Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 23 16:51:26 2023
| Host         : Seven running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (22)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_QUITA_R/currentState_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U_UART/U_CLOCK/UART_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.712    -2062.863                   1835                 3588        0.248        0.000                      0                 3588        3.750        0.000                       0                   647  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.712    -2062.863                   1835                 3588        0.248        0.000                      0                 3588        3.750        0.000                       0                   647  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1835  Failing Endpoints,  Worst Slack       -8.712ns,  Total Violation    -2062.863ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.712ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 8.033ns (59.799%)  route 5.400ns (40.201%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.429    18.526    arquitecture/U_PC/E[0]
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.450     9.791    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.051    
                         clock uncertainty           -0.035    10.016    
    SLICE_X48Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.814    arquitecture/U_PC/pcSignal_reg[0]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -8.712    

Slack (VIOLATED) :        -8.712ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[14]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 8.033ns (59.799%)  route 5.400ns (40.201%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.429    18.526    arquitecture/U_PC/E[0]
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.450     9.791    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.051    
                         clock uncertainty           -0.035    10.016    
    SLICE_X48Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.814    arquitecture/U_PC/pcSignal_reg[14]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -8.712    

Slack (VIOLATED) :        -8.712ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[22]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 8.033ns (59.799%)  route 5.400ns (40.201%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.429    18.526    arquitecture/U_PC/E[0]
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.450     9.791    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.051    
                         clock uncertainty           -0.035    10.016    
    SLICE_X48Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.814    arquitecture/U_PC/pcSignal_reg[22]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -8.712    

Slack (VIOLATED) :        -8.712ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 8.033ns (59.799%)  route 5.400ns (40.201%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.429    18.526    arquitecture/U_PC/E[0]
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.450     9.791    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.051    
                         clock uncertainty           -0.035    10.016    
    SLICE_X48Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.814    arquitecture/U_PC/pcSignal_reg[6]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -8.712    

Slack (VIOLATED) :        -8.712ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 8.033ns (59.799%)  route 5.400ns (40.201%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.429    18.526    arquitecture/U_PC/E[0]
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.450     9.791    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.051    
                         clock uncertainty           -0.035    10.016    
    SLICE_X48Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.814    arquitecture/U_PC/pcSignal_reg[7]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -8.712    

Slack (VIOLATED) :        -8.712ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 8.033ns (59.799%)  route 5.400ns (40.201%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.429    18.526    arquitecture/U_PC/E[0]
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.450     9.791    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.051    
                         clock uncertainty           -0.035    10.016    
    SLICE_X48Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.814    arquitecture/U_PC/pcSignal_reg[8]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -8.712    

Slack (VIOLATED) :        -8.712ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[9]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 8.033ns (59.799%)  route 5.400ns (40.201%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 9.791 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.429    18.526    arquitecture/U_PC/E[0]
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.450     9.791    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X48Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.051    
                         clock uncertainty           -0.035    10.016    
    SLICE_X48Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.814    arquitecture/U_PC/pcSignal_reg[9]
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                 -8.712    

Slack (VIOLATED) :        -8.668ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[16]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 8.033ns (59.988%)  route 5.358ns (40.012%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.386    18.483    arquitecture/U_PC/E[0]
    SLICE_X51Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.451     9.792    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X51Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X51Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[16]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.483    
  -------------------------------------------------------------------
                         slack                                 -8.668    

Slack (VIOLATED) :        -8.668ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[17]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 8.033ns (59.988%)  route 5.358ns (40.012%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.386    18.483    arquitecture/U_PC/E[0]
    SLICE_X51Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.451     9.792    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X51Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X51Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[17]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.483    
  -------------------------------------------------------------------
                         slack                                 -8.668    

Slack (VIOLATED) :        -8.668ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[23]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 8.033ns (59.988%)  route 5.358ns (40.012%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.792 - 5.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.571     5.092    arquitecture/control_unit/CLK
    SLICE_X57Y3          FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/Q
                         net (fo=9, routed)           0.847     6.395    arquitecture/control_unit/Q[2]_repN
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  arquitecture/control_unit/multOp_i_33/O
                         net (fo=116, routed)         0.741     7.260    arquitecture/U_REGISTER_A/main_alusrca
    SLICE_X57Y5          LUT3 (Prop_lut3_I1_O)        0.124     7.384 r  arquitecture/U_REGISTER_A/multOp__0_i_3/O
                         net (fo=10, routed)          0.575     7.959    arquitecture/U_ALU/tmpAluSrcA[14]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    11.995 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.997    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.515 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.788    14.303    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.427 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.427    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.960 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.960    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.077 r  arquitecture/U_ALU/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.077    arquitecture/U_ALU/multOp_carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.400 f  arquitecture/U_ALU/multOp_carry__1/O[1]
                         net (fo=1, routed)           0.607    16.007    arquitecture/control_unit/reg_output_reg[27]_1[1]
    SLICE_X53Y10         LUT5 (Prop_lut5_I4_O)        0.306    16.313 f  arquitecture/control_unit/reg_output[25]_i_5/O
                         net (fo=2, routed)           0.810    17.123    arquitecture/control_unit/reg_output[25]_i_5_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.124    17.247 r  arquitecture/control_unit/pcSignal[31]_i_15_comp_2/O
                         net (fo=1, routed)           0.292    17.540    arquitecture/control_unit/pcSignal[31]_i_15_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I4_O)        0.124    17.664 r  arquitecture/control_unit/pcSignal[31]_i_6_comp/O
                         net (fo=1, routed)           0.309    17.973    arquitecture/control_unit/pcSignal[31]_i_6_n_0
    SLICE_X49Y7          LUT4 (Prop_lut4_I2_O)        0.124    18.097 r  arquitecture/control_unit/pcSignal[31]_i_1/O
                         net (fo=32, routed)          0.386    18.483    arquitecture/U_PC/E[0]
    SLICE_X51Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.451     9.792    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X51Y7          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X51Y7          FDCE (Setup_fdce_C_CE)      -0.202     9.815    arquitecture/U_PC/pcSignal_reg[23]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -18.483    
  -------------------------------------------------------------------
                         slack                                 -8.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 arquitecture/U_PC/pcSignal_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.212ns (56.770%)  route 0.161ns (43.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.566     6.449    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X50Y6          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDCE (Prop_fdce_C_Q)         0.167     6.616 r  arquitecture/U_PC/pcSignal_reg[26]/Q
                         net (fo=6, routed)           0.161     6.778    arquitecture/control_unit/pcSignal_reg[31]_0[26]
    SLICE_X50Y6          LUT6 (Prop_lut6_I2_O)        0.045     6.823 r  arquitecture/control_unit/pcSignal[26]_i_1/O
                         net (fo=1, routed)           0.000     6.823    arquitecture/U_PC/pcSignal_reg[31]_0[26]
    SLICE_X50Y6          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.837     6.964    arquitecture/U_PC/pcSignal_reg[31]_1
    SLICE_X50Y6          FDCE                                         r  arquitecture/U_PC/pcSignal_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.449    
    SLICE_X50Y6          FDCE (Hold_fdce_C_D)         0.125     6.574    arquitecture/U_PC/pcSignal_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.823    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[1]/Q
                         net (fo=1, routed)           0.104     1.723    U_SEVSEG/U2/currentCount_reg_n_0_[1]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.833 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.833    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_6
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.865     1.992    U_SEVSEG/U2/CLK
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y0          FDCE (Hold_fdce_C_D)         0.105     1.583    U_SEVSEG/U2/currentCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.951%)  route 0.103ns (29.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[2]/Q
                         net (fo=1, routed)           0.103     1.722    U_SEVSEG/U2/currentCount_reg_n_0_[2]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_5
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.865     1.992    U_SEVSEG/U2/CLK
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[2]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y0          FDCE (Hold_fdce_C_D)         0.105     1.583    U_SEVSEG/U2/currentCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_QUITA_R/currentState_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QUITA_R/currentState_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.551     1.434    U_QUITA_R/CLK
    SLICE_X47Y24         FDRE                                         r  U_QUITA_R/currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  U_QUITA_R/currentState_reg[7]/Q
                         net (fo=1, routed)           0.108     1.683    U_QUITA_R/currentState_reg_n_0_[7]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  U_QUITA_R/currentState_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    U_QUITA_R/currentState_reg[4]_i_1_n_4
    SLICE_X47Y24         FDRE                                         r  U_QUITA_R/currentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.818     1.945    U_QUITA_R/CLK
    SLICE_X47Y24         FDRE                                         r  U_QUITA_R/currentState_reg[7]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y24         FDRE (Hold_fdre_C_D)         0.105     1.539    U_QUITA_R/currentState_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y2          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_4
    SLICE_X61Y2          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.865     1.992    U_SEVSEG/U2/CLK
    SLICE_X61Y2          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.105     1.583    U_SEVSEG/U2/currentCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.594     1.477    U_SEVSEG/U2/CLK
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_SEVSEG/U2/currentCount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    U_SEVSEG/U2/currentCount_reg_n_0_[15]
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_4
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.864     1.991    U_SEVSEG/U2/CLK
    SLICE_X61Y3          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.105     1.582    U_SEVSEG/U2/currentCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y0          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[3]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  U_SEVSEG/U2/currentCount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    U_SEVSEG/U2/currentCount_reg[0]_i_1_n_4
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.865     1.992    U_SEVSEG/U2/CLK
    SLICE_X61Y0          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[3]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y0          FDCE (Hold_fdce_C_D)         0.105     1.583    U_SEVSEG/U2/currentCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y1          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[7]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[7]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_4
    SLICE_X61Y1          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.865     1.992    U_SEVSEG/U2/CLK
    SLICE_X61Y1          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y1          FDCE (Hold_fdce_C_D)         0.105     1.583    U_SEVSEG/U2/currentCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_QUITA_R/currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QUITA_R/currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.552     1.435    U_QUITA_R/CLK
    SLICE_X47Y23         FDRE                                         r  U_QUITA_R/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  U_QUITA_R/currentState_reg[3]/Q
                         net (fo=1, routed)           0.108     1.684    U_QUITA_R/currentState_reg_n_0_[3]
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  U_QUITA_R/currentState_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    U_QUITA_R/currentState_reg[0]_i_1_n_4
    SLICE_X47Y23         FDRE                                         r  U_QUITA_R/currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.819     1.946    U_QUITA_R/CLK
    SLICE_X47Y23         FDRE                                         r  U_QUITA_R/currentState_reg[3]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.105     1.540    U_QUITA_R/currentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_QUITA_R/currentState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QUITA_R/currentState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.551     1.434    U_QUITA_R/CLK
    SLICE_X47Y24         FDRE                                         r  U_QUITA_R/currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  U_QUITA_R/currentState_reg[4]/Q
                         net (fo=1, routed)           0.105     1.680    U_QUITA_R/currentState_reg_n_0_[4]
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.795 r  U_QUITA_R/currentState_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    U_QUITA_R/currentState_reg[4]_i_1_n_7
    SLICE_X47Y24         FDRE                                         r  U_QUITA_R/currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.818     1.945    U_QUITA_R/CLK
    SLICE_X47Y24         FDRE                                         r  U_QUITA_R/currentState_reg[4]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X47Y24         FDRE (Hold_fdre_C_D)         0.105     1.539    U_QUITA_R/currentState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y3    U_LEDSREGISTER/reg_output_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y14   U_LEDSREGISTER/reg_output_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y14   U_LEDSREGISTER/reg_output_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y14   U_LEDSREGISTER/reg_output_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y14   U_LEDSREGISTER/reg_output_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y4    U_LEDSREGISTER/reg_output_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y5    U_LEDSREGISTER/reg_output_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y5    U_LEDSREGISTER/reg_output_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y4    U_LEDSREGISTER/reg_output_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y11   U_MEMORY/ramMemory_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y11   U_MEMORY/ramMemory_reg_0_255_21_21/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y11   U_MEMORY/ramMemory_reg_0_255_21_21/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y11   U_MEMORY/ramMemory_reg_0_255_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y10   U_MEMORY/ramMemory_reg_0_255_24_24/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y10   U_MEMORY/ramMemory_reg_0_255_24_24/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y10   U_MEMORY/ramMemory_reg_0_255_24_24/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y10   U_MEMORY/ramMemory_reg_0_255_24_24/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y9    U_MEMORY/ramMemory_reg_0_255_25_25/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y9    U_MEMORY/ramMemory_reg_0_255_25_25/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y2    U_MEMORY/ramMemory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y2    U_MEMORY/ramMemory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y2    U_MEMORY/ramMemory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y2    U_MEMORY/ramMemory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y10   U_MEMORY/ramMemory_reg_0_255_16_16/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y10   U_MEMORY/ramMemory_reg_0_255_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y10   U_MEMORY/ramMemory_reg_0_255_16_16/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y10   U_MEMORY/ramMemory_reg_0_255_16_16/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y8    U_MEMORY/ramMemory_reg_0_255_19_19/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y8    U_MEMORY/ramMemory_reg_0_255_19_19/RAMS64E_B/CLK



