Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul 12 07:46:14 2019
| Host         : travis-job-3f1cd043-e4de-4e5b-ac2a-e79aa57f8d1a running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0                26016        0.045        0.000                      0                26010       -0.822       -7.242                      21                  9153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
clk100                                              {0.000 5.000}        10.000          100.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  soc_videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  soc_videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  soc_videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                       {0.000 4.000}        8.000           125.000         
eth_rx_clk                                          {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  soc_ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                          {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                                  {0.000 0.673}        1.346           742.942         
hdmi_in0_pix_clk                                    {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                                 {0.000 0.673}        1.346           742.942         
hdmi_out0_pix_clk                                   {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                        {0.000 2.693}        5.387           185.632         
sys_clk                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                                3.000        0.000                       0                     3  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  soc_videosoc_pll_clk200                                 2.610        0.000                      0                   13        0.262        0.000                      0                   13        0.264        0.000                       0                    12  
  soc_videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  soc_videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  soc_videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  soc_videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                         5.845        0.000                       0                     1  
eth_rx_clk                                                1.044        0.000                      0                  428        0.069        0.000                      0                  428        2.000        0.000                       0                   152  
  soc_ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  soc_ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  soc_ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                                0.822        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                                   -0.321       -3.852                      12                    12  
hdmi_in0_pix_clk                                          0.224        0.000                      0                 2746        0.045        0.000                      0                 2746        2.117        0.000                       0                  1107  
hdmi_out0_pix5x_clk                                                                                                                                                                                  -0.321       -2.568                       8                     8  
hdmi_out0_pix_clk                                         0.008        0.000                      0                 1588        0.067        0.000                      0                 1588        2.117        0.000                       0                   836  
pix1p25x_clk                                              0.946        0.000                      0                  907        0.122        0.000                      0                  907        2.193        0.000                       0                   471  
sys_clk                                                   0.154        0.000                      0                20102        0.046        0.000                      0                20102        2.500        0.000                       0                  6351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                         soc_videosoc_pll_clk200        3.687        0.000                      0                    1                                                                        
                         eth_rx_clk                     2.489        0.000                      0                    1                                                                        
                         eth_tx_clk                     2.420        0.000                      0                    1                                                                        
                         hdmi_in0_pix_clk               2.401        0.000                      0                    1                                                                        
                         pix1p25x_clk                   2.393        0.000                      0                    1                                                                        
                         sys_clk                        2.349        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y12   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_12/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_clk200
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.642ns (28.844%)  route 1.584ns (71.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns = ( 11.021 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.518     6.901 r  soc_videosoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           1.056     7.957    soc_videosoc_reset_counter[2]
    SLICE_X96Y137        LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.528     8.609    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X95Y137        FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.543    11.021    clk200_clk
    SLICE_X95Y137        FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism              0.317    11.338    
                         clock uncertainty           -0.053    11.285    
    SLICE_X95Y137        FDRE (Setup_fdre_C_D)       -0.067    11.218    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.470%)  route 1.221ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.518     6.901 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.841     7.742    soc_videosoc_reset_counter[0]
    SLICE_X96Y137        LUT4 (Prop_lut4_I1_O)        0.124     7.866 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.246    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.358    11.383    
                         clock uncertainty           -0.053    11.330    
    SLICE_X96Y137        FDSE (Setup_fdse_C_CE)      -0.169    11.161    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.470%)  route 1.221ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.518     6.901 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.841     7.742    soc_videosoc_reset_counter[0]
    SLICE_X96Y137        LUT4 (Prop_lut4_I1_O)        0.124     7.866 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.246    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.358    11.383    
                         clock uncertainty           -0.053    11.330    
    SLICE_X96Y137        FDSE (Setup_fdse_C_CE)      -0.169    11.161    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.470%)  route 1.221ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.518     6.901 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.841     7.742    soc_videosoc_reset_counter[0]
    SLICE_X96Y137        LUT4 (Prop_lut4_I1_O)        0.124     7.866 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.246    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.358    11.383    
                         clock uncertainty           -0.053    11.330    
    SLICE_X96Y137        FDSE (Setup_fdse_C_CE)      -0.169    11.161    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.470%)  route 1.221ns (65.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.518     6.901 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.841     7.742    soc_videosoc_reset_counter[0]
    SLICE_X96Y137        LUT4 (Prop_lut4_I1_O)        0.124     7.866 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.246    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.358    11.383    
                         clock uncertainty           -0.053    11.330    
    SLICE_X96Y137        FDSE (Setup_fdse_C_CE)      -0.169    11.161    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.783%)  route 0.634ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE (Prop_fdpe_C_Q)         0.419     6.802 r  FDPE_3/Q
                         net (fo=5, routed)           0.634     7.436    clk200_rst
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.336    11.361    
                         clock uncertainty           -0.053    11.308    
    SLICE_X96Y137        FDSE (Setup_fdse_C_S)       -0.699    10.609    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.783%)  route 0.634ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE (Prop_fdpe_C_Q)         0.419     6.802 r  FDPE_3/Q
                         net (fo=5, routed)           0.634     7.436    clk200_rst
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.336    11.361    
                         clock uncertainty           -0.053    11.308    
    SLICE_X96Y137        FDSE (Setup_fdse_C_S)       -0.699    10.609    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.783%)  route 0.634ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE (Prop_fdpe_C_Q)         0.419     6.802 r  FDPE_3/Q
                         net (fo=5, routed)           0.634     7.436    clk200_rst
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.336    11.361    
                         clock uncertainty           -0.053    11.308    
    SLICE_X96Y137        FDSE (Setup_fdse_C_S)       -0.699    10.609    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.783%)  route 0.634ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE (Prop_fdpe_C_Q)         0.419     6.802 r  FDPE_3/Q
                         net (fo=5, routed)           0.634     7.436    clk200_rst
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.336    11.361    
                         clock uncertainty           -0.053    11.308    
    SLICE_X96Y137        FDSE (Setup_fdse_C_S)       -0.699    10.609    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.807ns (53.433%)  route 0.703ns (46.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.025ns = ( 11.025 - 5.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.668     6.383    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.478     6.861 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.703     7.564    soc_videosoc_reset_counter[3]
    SLICE_X96Y137        LUT4 (Prop_lut4_I3_O)        0.329     7.893 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.893    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.547    11.025    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.358    11.383    
                         clock uncertainty           -0.053    11.330    
    SLICE_X96Y137        FDSE (Setup_fdse_C_D)        0.118    11.448    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  3.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.164     2.047 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.233    soc_videosoc_reset_counter[0]
    SLICE_X96Y137        LUT2 (Prop_lut2_I0_O)        0.043     2.276 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.276    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.883    
    SLICE_X96Y137        FDSE (Hold_fdse_C_D)         0.131     2.014    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.164     2.047 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.233    soc_videosoc_reset_counter[0]
    SLICE_X96Y137        LUT4 (Prop_lut4_I1_O)        0.043     2.276 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.276    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.883    
    SLICE_X96Y137        FDSE (Hold_fdse_C_D)         0.131     2.014    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.164     2.047 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.233    soc_videosoc_reset_counter[0]
    SLICE_X96Y137        LUT3 (Prop_lut3_I1_O)        0.045     2.278 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.278    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.883    
    SLICE_X96Y137        FDSE (Hold_fdse_C_D)         0.121     2.004    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.164     2.047 f  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.233    soc_videosoc_reset_counter[0]
    SLICE_X96Y137        LUT1 (Prop_lut1_I0_O)        0.045     2.278 r  soc_videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.278    soc_videosoc_reset_counter0[0]
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.883    
    SLICE_X96Y137        FDSE (Hold_fdse_C_D)         0.120     2.003    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.480%)  route 0.243ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE (Prop_fdpe_C_Q)         0.128     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.243     2.254    clk200_rst
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.896    
    SLICE_X96Y137        FDSE (Hold_fdse_C_S)        -0.045     1.851    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.480%)  route 0.243ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE (Prop_fdpe_C_Q)         0.128     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.243     2.254    clk200_rst
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.896    
    SLICE_X96Y137        FDSE (Hold_fdse_C_S)        -0.045     1.851    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.480%)  route 0.243ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE (Prop_fdpe_C_Q)         0.128     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.243     2.254    clk200_rst
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.896    
    SLICE_X96Y137        FDSE (Hold_fdse_C_S)        -0.045     1.851    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.480%)  route 0.243ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE (Prop_fdpe_C_Q)         0.128     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.243     2.254    clk200_rst
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.896    
    SLICE_X96Y137        FDSE (Hold_fdse_C_S)        -0.045     1.851    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 soc_videosoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.929%)  route 0.318ns (63.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.577     1.882    clk200_clk
    SLICE_X95Y137        FDRE                                         r  soc_videosoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y137        FDRE (Prop_fdre_C_Q)         0.141     2.023 r  soc_videosoc_ic_reset_reg/Q
                         net (fo=4, routed)           0.142     2.165    soc_videosoc_ic_reset
    SLICE_X96Y137        LUT6 (Prop_lut6_I4_O)        0.045     2.210 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.176     2.385    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X95Y137        FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.846     2.434    clk200_clk
    SLICE_X95Y137        FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism             -0.552     1.882    
    SLICE_X95Y137        FDRE (Hold_fdre_C_D)         0.070     1.952    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     1.883    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDSE (Prop_fdse_C_Q)         0.148     2.031 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.144    soc_videosoc_reset_counter[3]
    SLICE_X96Y137        LUT4 (Prop_lut4_I3_O)        0.099     2.243 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.359    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.848     2.436    clk200_clk
    SLICE_X96Y137        FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.883    
    SLICE_X96Y137        FDSE (Hold_fdse_C_CE)       -0.016     1.867    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X97Y137    FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X97Y137    FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X95Y137    soc_videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X95Y137    soc_videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y137    FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y137    FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y137    FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y137    FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X95Y137    soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y137    FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y137    FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X95Y137    soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X96Y137    soc_videosoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y137    FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X97Y137    FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X95Y137    soc_videosoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_fb
  To Clock:  soc_videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys
  To Clock:  soc_videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x
  To Clock:  soc_videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x_dqs
  To Clock:  soc_videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y8   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 1.173ns (18.093%)  route 5.310ns (81.907%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 9.543 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 f  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.698     7.445    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.328     7.773 r  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.604     8.377    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.501 r  soc_ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.501    soc_ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X65Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.543     9.543    eth_rx_clk
    SLICE_X65Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.551    
                         clock uncertainty           -0.035     9.516    
    SLICE_X65Y107        FDRE (Setup_fdre_C_D)        0.029     9.545    soc_ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 1.173ns (18.092%)  route 5.311ns (81.908%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.698     7.445    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.328     7.773 f  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.604     8.377    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X65Y106        LUT6 (Prop_lut6_I1_O)        0.124     8.501 r  soc_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.501    soc_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.552    
                         clock uncertainty           -0.035     9.517    
    SLICE_X65Y106        FDRE (Setup_fdre_C_D)        0.029     9.546    soc_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 1.173ns (18.101%)  route 5.307ns (81.899%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 9.543 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 f  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.698     7.445    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.328     7.773 r  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.601     8.374    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I1_O)        0.124     8.498 r  soc_ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.498    soc_ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X65Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.543     9.543    eth_rx_clk
    SLICE_X65Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.551    
                         clock uncertainty           -0.035     9.516    
    SLICE_X65Y107        FDRE (Setup_fdre_C_D)        0.031     9.547    soc_ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 0.721ns (12.689%)  route 4.961ns (87.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 9.538 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.953     7.700    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X73Y106        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.538     9.538    eth_rx_clk
    SLICE_X73Y106        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.546    
                         clock uncertainty           -0.035     9.511    
    SLICE_X73Y106        FDRE (Setup_fdre_C_D)       -0.285     9.226    soc_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 0.721ns (12.737%)  route 4.940ns (87.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.932     7.679    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X73Y108        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.537     9.537    eth_rx_clk
    SLICE_X73Y108        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.285     9.225    soc_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 0.721ns (12.771%)  route 4.925ns (87.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.917     7.663    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X72Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.537     9.537    eth_rx_clk
    SLICE_X72Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X72Y107        FDRE (Setup_fdre_C_D)       -0.249     9.261    soc_ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 0.721ns (13.085%)  route 4.789ns (86.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.781     7.528    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X73Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.537     9.537    eth_rx_clk
    SLICE_X73Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X73Y107        FDRE (Setup_fdre_C_D)       -0.285     9.225    soc_ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.821ns (14.302%)  route 4.919ns (85.698%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.264     6.799    soc_ethphy_rx_ctl
    SLICE_X60Y105        LUT5 (Prop_lut5_I1_O)        0.180     6.979 r  vns_liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.656     7.634    vns_liteethmacpreamblechecker_next_state
    SLICE_X62Y105        LUT4 (Prop_lut4_I0_O)        0.124     7.758 r  vns_liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     7.758    vns_liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  vns_liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.545     9.545    eth_rx_clk
    SLICE_X62Y105        FDRE                                         r  vns_liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.553    
                         clock uncertainty           -0.035     9.518    
    SLICE_X62Y105        FDRE (Setup_fdre_C_D)        0.077     9.595    vns_liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.049ns (19.044%)  route 4.459ns (80.956%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.451     7.198    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X63Y106        LUT4 (Prop_lut4_I2_O)        0.328     7.526 r  soc_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     7.526    soc_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X63Y106        FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.545     9.545    eth_rx_clk
    SLICE_X63Y106        FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.553    
                         clock uncertainty           -0.035     9.518    
    SLICE_X63Y106        FDRE (Setup_fdre_C_D)        0.029     9.547    soc_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.049ns (19.250%)  route 4.400ns (80.750%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.008     6.543    soc_ethphy_rx_ctl
    SLICE_X62Y105        LUT3 (Prop_lut3_I0_O)        0.204     6.747 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.392     7.139    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X64Y106        LUT5 (Prop_lut5_I3_O)        0.328     7.467 r  soc_ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     7.467    soc_ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X64Y106        FDRE                                         r  soc_ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X64Y106        FDRE                                         r  soc_ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.552    
                         clock uncertainty           -0.035     9.517    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.077     9.594    soc_ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  2.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.867%)  route 0.223ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.572     0.572    eth_rx_clk
    SLICE_X76Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.148     0.720 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/Q
                         net (fo=1, routed)           0.223     0.943    soc_ethmac_rx_converter_converter_source_payload_data[29]
    RAMB36_X4Y21         RAMB36E1                                     r  storage_12_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.886     0.886    eth_rx_clk
    RAMB36_X4Y21         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.631    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     0.874    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X68Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X68Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X68Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X68Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X68Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y107        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X68Y107        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X68Y107        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y107        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X68Y107        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.902    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.985    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X68Y107        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.848     0.848    storage_10_reg_0_7_6_7/WCLK
    SLICE_X68Y107        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X68Y107        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.902    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.578     0.578    eth_rx_clk
    SLICE_X67Y104        FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  vns_xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.774    vns_xilinxmultiregimpl7_regs0[4]
    SLICE_X67Y104        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.849     0.849    eth_rx_clk
    SLICE_X67Y104        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.271     0.578    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.076     0.654    vns_xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y21    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X57Y103   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X57Y103   FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X57Y106   soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X68Y106   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx
  To Clock:  soc_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx90
  To Clock:  soc_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y9   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_fb
  To Clock:  soc_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.906ns (29.035%)  route 4.658ns (70.965%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     2.353 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.901     3.254    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.299     3.553 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.660     4.213    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     4.337 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.306     4.643    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124     4.767 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.337     5.104    soc_ethmac_padding_inserter_source_valid
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.684    soc_ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124     5.808 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.460     6.268    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.392 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.414     6.806    soc_ethmac_tx_converter_converter_mux0
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.118     6.924 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.233     7.157    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.326     7.483 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.325     7.808    storage_11_reg_i_46_n_0
    SLICE_X6Y80          LUT2 (Prop_lut2_I0_O)        0.124     7.932 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.567     8.499    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.956    
                         clock uncertainty           -0.069     9.887    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.321    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 1.782ns (27.190%)  route 4.772ns (72.810%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     2.353 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.901     3.254    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.299     3.553 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.660     4.213    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     4.337 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.306     4.643    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124     4.767 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.337     5.104    soc_ethmac_padding_inserter_source_valid
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.684    soc_ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124     5.808 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.460     6.268    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.392 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.414     6.806    soc_ethmac_tx_converter_converter_mux0
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.118     6.924 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.403     7.327    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X6Y80          LUT2 (Prop_lut2_I1_O)        0.326     7.653 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.835     8.488    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.956    
                         clock uncertainty           -0.069     9.887    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.321    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 1.782ns (27.202%)  route 4.769ns (72.798%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     2.353 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.901     3.254    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.299     3.553 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.660     4.213    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     4.337 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.306     4.643    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124     4.767 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.337     5.104    soc_ethmac_padding_inserter_source_valid
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.684    soc_ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124     5.808 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.460     6.268    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.392 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.414     6.806    soc_ethmac_tx_converter_converter_mux0
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.118     6.924 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.640     7.564    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.326     7.890 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.596     8.485    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.956    
                         clock uncertainty           -0.069     9.887    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.321    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.782ns (27.231%)  route 4.762ns (72.769%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     2.353 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.901     3.254    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.299     3.553 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.660     4.213    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     4.337 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.306     4.643    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124     4.767 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.337     5.104    soc_ethmac_padding_inserter_source_valid
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.684    soc_ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124     5.808 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.460     6.268    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.392 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.414     6.806    soc_ethmac_tx_converter_converter_mux0
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.118     6.924 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.629     7.553    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y80          LUT5 (Prop_lut5_I2_O)        0.326     7.879 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.600     8.478    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.956    
                         clock uncertainty           -0.069     9.887    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.321    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 3.029ns (49.454%)  route 3.096ns (50.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.980     1.980    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.434 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.165     5.599    soc_ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.124     5.723 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.804     6.527    ODDR_2_i_9_n_0
    SLICE_X4Y79          LUT4 (Prop_lut4_I3_O)        0.119     6.646 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.621     7.268    ODDR_2_i_7_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.332     7.600 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.505     8.105    soc_ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.898ns (28.287%)  route 4.812ns (71.713%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 9.806 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     2.353 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.901     3.254    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.299     3.553 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.660     4.213    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     4.337 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.306     4.643    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124     4.767 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.337     5.104    soc_ethmac_padding_inserter_source_valid
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.684    soc_ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124     5.808 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.460     6.268    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.392 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.414     6.806    soc_ethmac_tx_converter_converter_mux0
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.118     6.924 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.233     7.157    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.326     7.483 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.663     8.146    storage_11_reg_i_46_n_0
    SLICE_X8Y78          LUT3 (Prop_lut3_I0_O)        0.116     8.262 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.382     8.644    soc_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X8Y78          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.806     9.806    eth_tx_clk
    SLICE_X8Y78          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.102     9.908    
                         clock uncertainty           -0.069     9.839    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)       -0.244     9.595    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.782ns (27.718%)  route 4.647ns (72.282%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     2.353 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.901     3.254    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.299     3.553 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.660     4.213    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     4.337 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.306     4.643    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124     4.767 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.337     5.104    soc_ethmac_padding_inserter_source_valid
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.684    soc_ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124     5.808 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.460     6.268    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.392 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.414     6.806    soc_ethmac_tx_converter_converter_mux0
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.118     6.924 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.406     7.330    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X6Y80          LUT3 (Prop_lut3_I1_O)        0.326     7.656 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.708     8.363    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.956    
                         clock uncertainty           -0.069     9.887    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.321    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.782ns (27.889%)  route 4.608ns (72.111%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     2.353 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.901     3.254    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.299     3.553 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.660     4.213    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     4.337 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.306     4.643    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124     4.767 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.337     5.104    soc_ethmac_padding_inserter_source_valid
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.684    soc_ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124     5.808 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.460     6.268    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.392 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.414     6.806    soc_ethmac_tx_converter_converter_mux0
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.118     6.924 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.602     7.526    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y80          LUT4 (Prop_lut4_I0_O)        0.326     7.852 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.472     8.324    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.102     9.956    
                         clock uncertainty           -0.069     9.887    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.321    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.906ns (27.800%)  route 4.950ns (72.200%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 9.806 - 8.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.934     1.934    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.419     2.353 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.901     3.254    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.299     3.553 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.660     4.213    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     4.337 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.306     4.643    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.124     4.767 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.337     5.104    soc_ethmac_padding_inserter_source_valid
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.456     5.684    soc_ethmac_crc32_inserter_source_valid
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.124     5.808 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.460     6.268    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.392 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.414     6.806    soc_ethmac_tx_converter_converter_mux0
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.118     6.924 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.233     7.157    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.326     7.483 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.663     8.146    storage_11_reg_i_46_n_0
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.124     8.270 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.521     8.790    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X8Y78          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.806     9.806    eth_tx_clk
    SLICE_X8Y78          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.102     9.908    
                         clock uncertainty           -0.069     9.839    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)       -0.030     9.809    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.809    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.029ns (50.232%)  route 3.001ns (49.768%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.980     1.980    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.434 r  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.014     5.448    soc_ethmac_tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.124     5.572 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.813     6.385    ODDR_4_i_7_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.119     6.504 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.530     7.034    ODDR_4_i_4_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.332     7.366 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.644     8.010    soc_ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  1.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     0.827 r  vns_xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.883    vns_xilinxmultiregimpl4_regs0[2]
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.274     0.686    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.075     0.761    vns_xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     0.827 r  vns_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.883    vns_xilinxmultiregimpl4_regs0[1]
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X9Y81          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.274     0.686    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.071     0.757    vns_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.713     0.713    eth_tx_clk
    SLICE_X3Y77          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.141     0.854 r  soc_ethmac_crc32_inserter_reg_reg[4]/Q
                         net (fo=2, routed)           0.152     1.006    p_19_in163_in
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045     1.051 r  soc_ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.051    soc_ethmac_crc32_inserter_next_reg[12]
    SLICE_X2Y77          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.987     0.987    eth_tx_clk
    SLICE_X2Y77          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X2Y77          FDSE (Hold_fdse_C_D)         0.120     0.846    soc_ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.518%)  route 0.131ns (38.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X8Y80          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.849 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=11, routed)          0.131     0.980    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[0]
    SLICE_X9Y80          LUT5 (Prop_lut5_I1_O)        0.045     1.025 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.000     1.025    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X9Y80          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X9Y80          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism             -0.261     0.698    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.092     0.790    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.012%)  route 0.179ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.713     0.713    eth_tx_clk
    SLICE_X1Y78          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDSE (Prop_fdse_C_Q)         0.141     0.854 r  soc_ethmac_crc32_inserter_reg_reg[25]/Q
                         net (fo=4, routed)           0.179     1.033    p_6_in142_in
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.078 r  soc_ethmac_crc32_inserter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.078    soc_ethmac_crc32_inserter_next_reg[11]
    SLICE_X4Y78          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.986     0.986    eth_tx_clk
    SLICE_X4Y78          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[11]/C
                         clock pessimism             -0.237     0.748    
    SLICE_X4Y78          FDSE (Hold_fdse_C_D)         0.092     0.840    soc_ethmac_crc32_inserter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X9Y79          FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     0.825 r  vns_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.170     0.995    vns_xilinxmultiregimpl4_regs0[0]
    SLICE_X9Y79          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X9Y79          FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.274     0.684    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.071     0.755    vns_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 soc_ethmac_preamble_inserter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.713     0.713    eth_tx_clk
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.854 r  soc_ethmac_preamble_inserter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.155     1.009    soc_ethmac_preamble_inserter_cnt[2]
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.054 r  soc_ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.054    soc_ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.987     0.987    eth_tx_clk
    SLICE_X1Y77          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.273     0.713    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092     0.805    soc_ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.232%)  route 0.286ns (57.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X8Y80          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     0.849 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[2]/Q
                         net (fo=8, routed)           0.116     0.966    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[2]
    SLICE_X9Y80          LUT4 (Prop_lut4_I3_O)        0.045     1.011 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.169     1.180    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.005     1.005    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism             -0.260     0.745    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.928    storage_11_reg
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_gap_inserter_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.710     0.710    eth_tx_clk
    SLICE_X5Y78          FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.851 r  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.179     1.031    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.042     1.073 r  soc_ethmac_tx_gap_inserter_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.073    p_0_in__12[1]
    SLICE_X5Y78          FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.986     0.986    eth_tx_clk
    SLICE_X5Y78          FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[1]/C
                         clock pessimism             -0.275     0.710    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.107     0.817    soc_ethmac_tx_gap_inserter_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.710     0.710    eth_tx_clk
    SLICE_X5Y78          FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     0.851 r  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.181     1.033    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X5Y78          LUT4 (Prop_lut4_I1_O)        0.043     1.076 r  soc_ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.076    p_0_in__12[3]
    SLICE_X5Y78          FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.986     0.986    eth_tx_clk
    SLICE_X5Y78          FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.275     0.710    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.107     0.817    soc_ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y16  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X43Y95  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X43Y95  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y79   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y79   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y79   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y79   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y79   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y79   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   soc_ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y77   soc_ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y77   soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y76   soc_ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y76   soc_ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y77   soc_ethmac_crc32_inserter_reg_reg[19]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y95  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y95  FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y81   soc_ethmac_padding_inserter_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y81   soc_ethmac_padding_inserter_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y81   soc_ethmac_padding_inserter_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y81   soc_ethmac_padding_inserter_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y81   vns_liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y78   soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y78   soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y78   soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -3.852ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 0.419ns (7.336%)  route 5.293ns (92.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.293     7.539    hdmi_in0_pix_rst
    SLICE_X156Y150       FDRE                                         r  soc_charsync2_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X156Y150       FDRE                                         r  soc_charsync2_data_reg[9]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X156Y150       FDRE (Setup_fdre_C_R)       -0.604     7.763    soc_charsync2_data_reg[9]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_raw_data1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.419ns (7.525%)  route 5.149ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.149     7.395    hdmi_in0_pix_rst
    SLICE_X158Y151       FDRE                                         r  soc_charsync2_raw_data1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X158Y151       FDRE                                         r  soc_charsync2_raw_data1_reg[0]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X158Y151       FDRE (Setup_fdre_C_R)       -0.699     7.668    soc_charsync2_raw_data1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_raw_data1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.419ns (7.525%)  route 5.149ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.149     7.395    hdmi_in0_pix_rst
    SLICE_X158Y151       FDRE                                         r  soc_charsync2_raw_data1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X158Y151       FDRE                                         r  soc_charsync2_raw_data1_reg[1]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X158Y151       FDRE (Setup_fdre_C_R)       -0.699     7.668    soc_charsync2_raw_data1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_raw_data1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.419ns (7.525%)  route 5.149ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.149     7.395    hdmi_in0_pix_rst
    SLICE_X158Y151       FDRE                                         r  soc_charsync2_raw_data1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X158Y151       FDRE                                         r  soc_charsync2_raw_data1_reg[6]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X158Y151       FDRE (Setup_fdre_C_R)       -0.699     7.668    soc_charsync2_raw_data1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_raw_data1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.419ns (7.525%)  route 5.149ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.149     7.395    hdmi_in0_pix_rst
    SLICE_X158Y151       FDRE                                         r  soc_charsync2_raw_data1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X158Y151       FDRE                                         r  soc_charsync2_raw_data1_reg[8]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X158Y151       FDRE (Setup_fdre_C_R)       -0.699     7.668    soc_charsync2_raw_data1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_pix_overflow_reg/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.419ns (7.520%)  route 5.153ns (92.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.153     7.399    hdmi_in0_pix_rst
    SLICE_X149Y153       FDRE                                         r  soc_frame_pix_overflow_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.626     8.360    hdmi_in0_pix_clk
    SLICE_X149Y153       FDRE                                         r  soc_frame_pix_overflow_reg/C
                         clock pessimism              0.000     8.360    
                         clock uncertainty           -0.068     8.291    
    SLICE_X149Y153       FDRE (Setup_fdre_C_R)       -0.604     7.687    soc_frame_pix_overflow_reg
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.419ns (7.447%)  route 5.207ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.207     7.454    hdmi_in0_pix_rst
    SLICE_X156Y151       FDRE                                         r  soc_charsync2_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X156Y151       FDRE                                         r  soc_charsync2_data_reg[0]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X156Y151       FDRE (Setup_fdre_C_R)       -0.604     7.763    soc_charsync2_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.419ns (7.447%)  route 5.207ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.207     7.454    hdmi_in0_pix_rst
    SLICE_X156Y151       FDRE                                         r  soc_charsync2_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X156Y151       FDRE                                         r  soc_charsync2_data_reg[1]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X156Y151       FDRE (Setup_fdre_C_R)       -0.604     7.763    soc_charsync2_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.419ns (7.447%)  route 5.207ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.207     7.454    hdmi_in0_pix_rst
    SLICE_X156Y151       FDRE                                         r  soc_charsync2_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X156Y151       FDRE                                         r  soc_charsync2_data_reg[5]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X156Y151       FDRE (Setup_fdre_C_R)       -0.604     7.763    soc_charsync2_data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_synced_reg/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.419ns (7.453%)  route 5.203ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.827     1.827    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_11/Q
                         net (fo=839, routed)         5.203     7.449    hdmi_in0_pix_rst
    SLICE_X157Y151       FDRE                                         r  soc_charsync2_synced_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X157Y151       FDRE                                         r  soc_charsync2_synced_reg/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.068     8.367    
    SLICE_X157Y151       FDRE (Setup_fdre_C_R)       -0.604     7.763    soc_charsync2_synced_reg
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  0.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 soc_syncpol_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_record0_rgb_n_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.024%)  route 0.226ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.622     0.622    hdmi_in0_pix_clk
    SLICE_X152Y149       FDRE                                         r  soc_syncpol_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y149       FDRE (Prop_fdre_C_Q)         0.164     0.786 r  soc_syncpol_r_reg[3]/Q
                         net (fo=3, routed)           0.226     1.012    soc_syncpol_r[3]
    SLICE_X148Y150       FDRE                                         r  soc_frame_rgb2ycbcr_record0_rgb_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.890     0.890    hdmi_in0_pix_clk
    SLICE_X148Y150       FDRE                                         r  soc_frame_rgb2ycbcr_record0_rgb_n_r_reg[3]/C
                         clock pessimism              0.000     0.890    
    SLICE_X148Y150       FDRE (Hold_fdre_C_D)         0.076     0.966    soc_frame_rgb2ycbcr_record0_rgb_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y146       FDRE                                         r  soc_chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y146       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.989    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.892     0.892    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y146       FDRE                                         r  soc_chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y146       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.989    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.892     0.892    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y146       FDRE                                         r  soc_chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y146       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.989    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.892     0.892    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y146       FDRE                                         r  soc_chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y146       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.989    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.892     0.892    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y146       FDRE                                         r  soc_chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y146       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.989    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.892     0.892    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y146       FDRE                                         r  soc_chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y146       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.989    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.892     0.892    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y146       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y146       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y146       FDRE                                         r  soc_chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y146       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.989    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y146       RAMS32                                       r  storage_15_reg_0_7_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.892     0.892    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y146       RAMS32                                       r  storage_15_reg_0_7_12_17/RAMD/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y146       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.943    storage_15_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y146       FDRE                                         r  soc_chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y146       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.989    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y146       RAMS32                                       r  storage_15_reg_0_7_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.892     0.892    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y146       RAMS32                                       r  storage_15_reg_0_7_12_17/RAMD_D1/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y146       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.943    storage_15_reg_0_7_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.622     0.622    hdmi_in0_pix_clk
    SLICE_X153Y149       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y149       FDRE (Prop_fdre_C_Q)         0.141     0.763 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.229     0.991    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X152Y149       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.894     0.894    storage_17_reg_0_7_12_17/WCLK
    SLICE_X152Y149       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.259     0.635    
    SLICE_X152Y149       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.945    storage_17_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y61     soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y60     soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y31    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y32    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X145Y146  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X145Y146  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X145Y146  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X148Y152  soc_frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X143Y154  soc_frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X143Y154  soc_frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y146  storage_15_reg_0_7_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y146  storage_15_reg_0_7_18_20/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y146  storage_15_reg_0_7_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -2.568ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFG_12/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            memadr_22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 1.938ns (30.948%)  route 4.324ns (69.052%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.419     5.598    storage_24_reg_0_i_35_n_0
    SLICE_X139Y145       LUT2 (Prop_lut2_I0_O)        0.124     5.722 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.161     5.883    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X139Y145       LUT6 (Prop_lut6_I5_O)        0.124     6.007 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.514     6.521    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y149       LUT5 (Prop_lut5_I3_O)        0.124     6.645 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.256     6.901    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y149       LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.477     7.502    memadr_22[3]_i_2_n_0
    SLICE_X138Y150       LUT3 (Prop_lut3_I0_O)        0.118     7.620 r  memadr_22[1]_i_1/O
                         net (fo=2, routed)           0.335     7.954    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    SLICE_X138Y151       FDRE                                         r  memadr_22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.562     8.296    hdmi_out0_pix_clk
    SLICE_X138Y151       FDRE                                         r  memadr_22_reg[1]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.062     8.234    
    SLICE_X138Y151       FDRE (Setup_fdre_C_D)       -0.272     7.962    memadr_22_reg[1]
  -------------------------------------------------------------------
                         required time                          7.962    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.944ns (29.702%)  route 4.601ns (70.298%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.419     5.598    storage_24_reg_0_i_35_n_0
    SLICE_X139Y145       LUT2 (Prop_lut2_I0_O)        0.124     5.722 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.161     5.883    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X139Y145       LUT6 (Prop_lut6_I5_O)        0.124     6.007 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.514     6.521    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y149       LUT5 (Prop_lut5_I3_O)        0.124     6.645 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.256     6.901    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y149       LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.520     7.545    memadr_22[3]_i_2_n_0
    SLICE_X137Y148       LUT6 (Prop_lut6_I1_O)        0.124     7.669 r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_i_1/O
                         net (fo=2, routed)           0.568     8.238    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[4]
    SLICE_X137Y148       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.572     8.306    hdmi_out0_pix_clk
    SLICE_X137Y148       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/C
                         clock pessimism              0.096     8.402    
                         clock uncertainty           -0.062     8.341    
    SLICE_X137Y148       FDRE (Setup_fdre_C_D)       -0.040     8.301    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.301    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            memadr_22_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.944ns (30.418%)  route 4.447ns (69.582%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.419     5.598    storage_24_reg_0_i_35_n_0
    SLICE_X139Y145       LUT2 (Prop_lut2_I0_O)        0.124     5.722 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.161     5.883    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X139Y145       LUT6 (Prop_lut6_I5_O)        0.124     6.007 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.514     6.521    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y149       LUT5 (Prop_lut5_I3_O)        0.124     6.645 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.256     6.901    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y149       LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.460     7.485    memadr_22[3]_i_2_n_0
    SLICE_X137Y147       LUT4 (Prop_lut4_I1_O)        0.124     7.609 r  memadr_22[2]_i_1/O
                         net (fo=2, routed)           0.475     8.083    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[2]
    SLICE_X137Y150       FDRE                                         r  memadr_22_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.562     8.296    hdmi_out0_pix_clk
    SLICE_X137Y150       FDRE                                         r  memadr_22_reg[2]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.062     8.234    
    SLICE_X137Y150       FDRE (Setup_fdre_C_D)       -0.040     8.194    memadr_22_reg[2]
  -------------------------------------------------------------------
                         required time                          8.194    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 1.944ns (30.586%)  route 4.412ns (69.414%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.306 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.419     5.598    storage_24_reg_0_i_35_n_0
    SLICE_X139Y145       LUT2 (Prop_lut2_I0_O)        0.124     5.722 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.161     5.883    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X139Y145       LUT6 (Prop_lut6_I5_O)        0.124     6.007 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.514     6.521    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y149       LUT5 (Prop_lut5_I3_O)        0.124     6.645 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.256     6.901    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y149       LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.520     7.545    memadr_22[3]_i_2_n_0
    SLICE_X137Y148       LUT6 (Prop_lut6_I1_O)        0.124     7.669 r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_i_1/O
                         net (fo=2, routed)           0.379     8.048    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[4]
    SLICE_X137Y148       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.572     8.306    hdmi_out0_pix_clk
    SLICE_X137Y148       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.096     8.402    
                         clock uncertainty           -0.062     8.341    
    SLICE_X137Y148       FDRE (Setup_fdre_C_D)       -0.061     8.280    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.944ns (31.037%)  route 4.319ns (68.963%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 r  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.419     5.598    storage_24_reg_0_i_35_n_0
    SLICE_X139Y145       LUT2 (Prop_lut2_I0_O)        0.124     5.722 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=2, routed)           0.161     5.883    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X139Y145       LUT6 (Prop_lut6_I5_O)        0.124     6.007 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=5, routed)           0.514     6.521    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y149       LUT5 (Prop_lut5_I3_O)        0.124     6.645 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1/O
                         net (fo=130, routed)         0.256     6.901    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y149       LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.467     7.492    memadr_22[3]_i_2_n_0
    SLICE_X137Y149       LUT3 (Prop_lut3_I1_O)        0.124     7.616 r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q[0]_i_1/O
                         net (fo=1, routed)           0.340     7.956    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next[0]
    SLICE_X138Y150       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.562     8.296    hdmi_out0_pix_clk
    SLICE_X138Y150       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[0]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.062     8.234    
    SLICE_X138Y150       FDRE (Setup_fdre_C_D)       -0.043     8.191    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 2.603ns (40.221%)  route 3.869ns (59.779%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.642     5.822    storage_24_reg_0_i_35_n_0
    SLICE_X141Y143       LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  storage_24_reg_0_i_13/O
                         net (fo=34, routed)          0.599     6.545    storage_24_reg_0_i_13_n_0
    SLICE_X139Y143       LUT3 (Prop_lut3_I2_O)        0.124     6.669 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.464     7.133    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y142       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.713 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X137Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.164 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.164    soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X137Y145       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.571     8.305    hdmi_out0_pix_clk
    SLICE_X137Y145       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.096     8.401    
                         clock uncertainty           -0.062     8.340    
    SLICE_X137Y145       FDRE (Setup_fdre_C_D)        0.062     8.402    soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.600ns (40.194%)  route 3.869ns (59.806%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.642     5.822    storage_24_reg_0_i_35_n_0
    SLICE_X141Y143       LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  storage_24_reg_0_i_13/O
                         net (fo=34, routed)          0.599     6.545    storage_24_reg_0_i_13_n_0
    SLICE_X139Y143       LUT3 (Prop_lut3_I2_O)        0.124     6.669 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.464     7.133    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y142       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.713 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y144       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.161 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.161    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X137Y144       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.571     8.305    hdmi_out0_pix_clk
    SLICE_X137Y144       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.096     8.401    
                         clock uncertainty           -0.062     8.340    
    SLICE_X137Y144       FDRE (Setup_fdre_C_D)        0.062     8.402    soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 2.579ns (39.999%)  route 3.869ns (60.001%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.642     5.822    storage_24_reg_0_i_35_n_0
    SLICE_X141Y143       LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  storage_24_reg_0_i_13/O
                         net (fo=34, routed)          0.599     6.545    storage_24_reg_0_i_13_n_0
    SLICE_X139Y143       LUT3 (Prop_lut3_I2_O)        0.124     6.669 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.464     7.133    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y142       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.713 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y144       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.140 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.140    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X137Y144       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.571     8.305    hdmi_out0_pix_clk
    SLICE_X137Y144       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.096     8.401    
                         clock uncertainty           -0.062     8.340    
    SLICE_X137Y144       FDRE (Setup_fdre_C_D)        0.062     8.402    soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 2.505ns (39.302%)  route 3.869ns (60.698%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.642     5.822    storage_24_reg_0_i_35_n_0
    SLICE_X141Y143       LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  storage_24_reg_0_i_13/O
                         net (fo=34, routed)          0.599     6.545    storage_24_reg_0_i_13_n_0
    SLICE_X139Y143       LUT3 (Prop_lut3_I2_O)        0.124     6.669 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.464     7.133    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y142       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.713 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y144       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.066 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.066    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_5
    SLICE_X137Y144       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.571     8.305    hdmi_out0_pix_clk
    SLICE_X137Y144       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
                         clock pessimism              0.096     8.401    
                         clock uncertainty           -0.062     8.340    
    SLICE_X137Y144       FDRE (Setup_fdre_C_D)        0.062     8.402    soc_hdmi_out0_core_dmareader_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 2.489ns (39.149%)  route 3.869ns (60.851%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.692     1.692    hdmi_out0_pix_clk
    SLICE_X138Y143       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDRE (Prop_fdre_C_Q)         0.419     2.111 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.989     3.100    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X136Y143       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.326     3.426 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.569     3.995    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X139Y143       LUT5 (Prop_lut5_I3_O)        0.331     4.326 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.303     4.629    storage_24_reg_0_i_39_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.055    storage_24_reg_0_i_37_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I5_O)        0.124     5.179 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.642     5.822    storage_24_reg_0_i_35_n_0
    SLICE_X141Y143       LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  storage_24_reg_0_i_13/O
                         net (fo=34, routed)          0.599     6.545    storage_24_reg_0_i_13_n_0
    SLICE_X139Y143       LUT3 (Prop_lut3_I2_O)        0.124     6.669 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.464     7.133    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y142       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.713 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.050 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.050    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_7
    SLICE_X137Y144       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.571     8.305    hdmi_out0_pix_clk
    SLICE_X137Y144       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]/C
                         clock pessimism              0.096     8.401    
                         clock uncertainty           -0.062     8.340    
    SLICE_X137Y144       FDRE (Setup_fdre_C_D)        0.062     8.402    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X147Y136       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_26_reg_0_3_0_5/ADDRD0
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_26_reg_0_3_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.653    
    SLICE_X148Y135       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_26_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X147Y136       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_26_reg_0_3_0_5/ADDRD0
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_26_reg_0_3_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.653    
    SLICE_X148Y135       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_26_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X147Y136       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_26_reg_0_3_0_5/ADDRD0
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_26_reg_0_3_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.653    
    SLICE_X148Y135       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_26_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X147Y136       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_26_reg_0_3_0_5/ADDRD0
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_26_reg_0_3_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.653    
    SLICE_X148Y135       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_26_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X147Y136       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_26_reg_0_3_0_5/ADDRD0
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_26_reg_0_3_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.653    
    SLICE_X148Y135       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_26_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X147Y136       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_26_reg_0_3_0_5/ADDRD0
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_26_reg_0_3_0_5/WCLK
    SLICE_X148Y135       RAMD32                                       r  storage_26_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.653    
    SLICE_X148Y135       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.963    storage_26_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X147Y136       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_26_reg_0_3_0_5/ADDRD0
    SLICE_X148Y135       RAMS32                                       r  storage_26_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_26_reg_0_3_0_5/WCLK
    SLICE_X148Y135       RAMS32                                       r  storage_26_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.653    
    SLICE_X148Y135       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.963    storage_26_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X147Y136       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y136       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.273     1.030    storage_26_reg_0_3_0_5/ADDRD0
    SLICE_X148Y135       RAMS32                                       r  storage_26_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.887     0.887    storage_26_reg_0_3_0_5/WCLK
    SLICE_X148Y135       RAMS32                                       r  storage_26_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.653    
    SLICE_X148Y135       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.963    storage_26_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.614     0.614    hdmi_out0_pix_clk
    SLICE_X145Y132       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.261     1.015    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X146Y133       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.885     0.885    storage_27_reg_0_3_0_5/WCLK
    SLICE_X146Y133       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.629    
    SLICE_X146Y133       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_27_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.614     0.614    hdmi_out0_pix_clk
    SLICE_X145Y132       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.261     1.015    storage_27_reg_0_3_0_5/ADDRD0
    SLICE_X146Y133       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.885     0.885    storage_27_reg_0_3_0_5/WCLK
    SLICE_X146Y133       RAMD32                                       r  storage_27_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.629    
    SLICE_X146Y133       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_27_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_11/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y28    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y29    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y28    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y29    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y135  storage_25_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y135  storage_25_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X144Y136  storage_25_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_mdata_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.419ns (11.211%)  route 3.318ns (88.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.827     1.827    pix1p25x_clk
    SLICE_X160Y114       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_13/Q
                         net (fo=41, routed)          3.318     5.565    pix1p25x_rst
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[0]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X160Y146       FDRE (Setup_fdre_C_R)       -0.604     6.510    soc_s7datacapture2_mdata_d_reg[0]
  -------------------------------------------------------------------
                         required time                          6.510    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_mdata_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.419ns (11.211%)  route 3.318ns (88.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.827     1.827    pix1p25x_clk
    SLICE_X160Y114       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_13/Q
                         net (fo=41, routed)          3.318     5.565    pix1p25x_rst
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[1]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X160Y146       FDRE (Setup_fdre_C_R)       -0.604     6.510    soc_s7datacapture2_mdata_d_reg[1]
  -------------------------------------------------------------------
                         required time                          6.510    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_mdata_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.419ns (11.211%)  route 3.318ns (88.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.827     1.827    pix1p25x_clk
    SLICE_X160Y114       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_13/Q
                         net (fo=41, routed)          3.318     5.565    pix1p25x_rst
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[2]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X160Y146       FDRE (Setup_fdre_C_R)       -0.604     6.510    soc_s7datacapture2_mdata_d_reg[2]
  -------------------------------------------------------------------
                         required time                          6.510    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.985ns (44.987%)  route 2.427ns (55.013%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 7.090 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.477 r  ISERDESE2_16/Q8
                         net (fo=13, routed)          1.257     3.735    p_9_in[0]
    SLICE_X162Y133       LUT6 (Prop_lut6_I1_O)        0.124     3.859 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.307     4.166    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I5_O)        0.124     4.290 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.307     4.597    soc_s7datacapture0_transition
    SLICE_X163Y132       LUT6 (Prop_lut6_I0_O)        0.124     4.721 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.556     5.277    soc_s7datacapture0_inc
    SLICE_X162Y130       LUT2 (Prop_lut2_I1_O)        0.124     5.401 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.401    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.914 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.237 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.237    soc_s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X162Y131       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.703     7.090    pix1p25x_clk
    SLICE_X162Y131       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.080     7.170    
                         clock uncertainty           -0.066     7.104    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.109     7.213    soc_s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.718ns (19.048%)  route 3.051ns (80.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 7.101 - 5.387 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.827     1.827    pix1p25x_clk
    SLICE_X160Y114       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_13/Q
                         net (fo=41, routed)          2.279     4.526    pix1p25x_rst
    SLICE_X161Y146       LUT3 (Prop_lut3_I2_O)        0.299     4.825 r  soc_s7datacapture2_lateness[7]_i_1/O
                         net (fo=8, routed)           0.772     5.597    soc_s7datacapture2_lateness[7]_i_1_n_0
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.714     7.101    pix1p25x_clk
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.080     7.181    
                         clock uncertainty           -0.066     7.115    
    SLICE_X162Y147       FDRE (Setup_fdre_C_R)       -0.524     6.591    soc_s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.718ns (19.048%)  route 3.051ns (80.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 7.101 - 5.387 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.827     1.827    pix1p25x_clk
    SLICE_X160Y114       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_13/Q
                         net (fo=41, routed)          2.279     4.526    pix1p25x_rst
    SLICE_X161Y146       LUT3 (Prop_lut3_I2_O)        0.299     4.825 r  soc_s7datacapture2_lateness[7]_i_1/O
                         net (fo=8, routed)           0.772     5.597    soc_s7datacapture2_lateness[7]_i_1_n_0
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.714     7.101    pix1p25x_clk
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.080     7.181    
                         clock uncertainty           -0.066     7.115    
    SLICE_X162Y147       FDRE (Setup_fdre_C_R)       -0.524     6.591    soc_s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.718ns (19.048%)  route 3.051ns (80.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 7.101 - 5.387 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.827     1.827    pix1p25x_clk
    SLICE_X160Y114       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDPE (Prop_fdpe_C_Q)         0.419     2.246 r  FDPE_13/Q
                         net (fo=41, routed)          2.279     4.526    pix1p25x_rst
    SLICE_X161Y146       LUT3 (Prop_lut3_I2_O)        0.299     4.825 r  soc_s7datacapture2_lateness[7]_i_1/O
                         net (fo=8, routed)           0.772     5.597    soc_s7datacapture2_lateness[7]_i_1_n_0
    SLICE_X162Y147       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.714     7.101    pix1p25x_clk
    SLICE_X162Y147       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.080     7.181    
                         clock uncertainty           -0.066     7.115    
    SLICE_X162Y147       FDSE (Setup_fdse_C_S)       -0.524     6.591    soc_s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.985ns (45.222%)  route 2.404ns (54.778%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 7.099 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     2.485 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.149     3.635    soc_s7datacapture1_serdes_m_q[1]
    SLICE_X163Y141       LUT4 (Prop_lut4_I0_O)        0.124     3.759 r  soc_s7datacapture1_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     4.166    soc_s7datacapture1_lateness[4]_i_9_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.290 f  soc_s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     4.723    soc_s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I0_O)        0.124     4.847 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.415     5.262    soc_s7datacapture1_inc
    SLICE_X162Y140       LUT2 (Prop_lut2_I1_O)        0.124     5.386 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.386    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y140       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.899 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.899    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y141       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.222 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.222    soc_s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X162Y141       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.712     7.099    pix1p25x_clk
    SLICE_X162Y141       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.080     7.179    
                         clock uncertainty           -0.066     7.113    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.109     7.222    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 ISERDESE2_21/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.985ns (45.649%)  route 2.363ns (54.351%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 7.101 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y145        ISERDESE2                                    r  ISERDESE2_21/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     2.486 r  ISERDESE2_21/Q4
                         net (fo=1, routed)           1.060     3.546    ISERDESE2_21_n_4
    SLICE_X163Y145       LUT4 (Prop_lut4_I1_O)        0.124     3.670 r  soc_s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.433     4.103    soc_s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I3_O)        0.124     4.227 f  soc_s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.406     4.634    soc_s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X163Y146       LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.464     5.222    soc_s7datacapture2_inc
    SLICE_X162Y146       LUT2 (Prop_lut2_I1_O)        0.124     5.346 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.346    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.859 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.859    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.182 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.182    soc_s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.714     7.101    pix1p25x_clk
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.080     7.181    
                         clock uncertainty           -0.066     7.115    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)        0.109     7.224    soc_s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.901ns (43.919%)  route 2.427ns (56.081%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 7.090 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.477 r  ISERDESE2_16/Q8
                         net (fo=13, routed)          1.257     3.735    p_9_in[0]
    SLICE_X162Y133       LUT6 (Prop_lut6_I1_O)        0.124     3.859 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.307     4.166    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I5_O)        0.124     4.290 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.307     4.597    soc_s7datacapture0_transition
    SLICE_X163Y132       LUT6 (Prop_lut6_I0_O)        0.124     4.721 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.556     5.277    soc_s7datacapture0_inc
    SLICE_X162Y130       LUT2 (Prop_lut2_I1_O)        0.124     5.401 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.401    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.914 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y131       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.153 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.153    soc_s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X162Y131       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.703     7.090    pix1p25x_clk
    SLICE_X162Y131       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.080     7.170    
                         clock uncertainty           -0.066     7.104    
    SLICE_X162Y131       FDSE (Setup_fdse_C_D)        0.109     7.213    soc_s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl17_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl17_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.636     0.636    pix1p25x_clk
    SLICE_X163Y126       FDRE                                         r  vns_xilinxmultiregimpl17_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDRE (Prop_fdre_C_Q)         0.141     0.777 r  vns_xilinxmultiregimpl17_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.832    vns_xilinxmultiregimpl17_regs0
    SLICE_X163Y126       FDRE                                         r  vns_xilinxmultiregimpl17_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.906     0.906    pix1p25x_clk
    SLICE_X163Y126       FDRE                                         r  vns_xilinxmultiregimpl17_regs1_reg/C
                         clock pessimism             -0.270     0.636    
    SLICE_X163Y126       FDRE (Hold_fdre_C_D)         0.075     0.711    vns_xilinxmultiregimpl17_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl18_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl18_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.640     0.640    pix1p25x_clk
    SLICE_X163Y119       FDRE                                         r  vns_xilinxmultiregimpl18_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y119       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  vns_xilinxmultiregimpl18_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.836    vns_xilinxmultiregimpl18_regs0
    SLICE_X163Y119       FDRE                                         r  vns_xilinxmultiregimpl18_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.911     0.911    pix1p25x_clk
    SLICE_X163Y119       FDRE                                         r  vns_xilinxmultiregimpl18_regs1_reg/C
                         clock pessimism             -0.271     0.640    
    SLICE_X163Y119       FDRE (Hold_fdre_C_D)         0.075     0.715    vns_xilinxmultiregimpl18_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl20_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl20_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.638     0.638    pix1p25x_clk
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl20_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y121       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  vns_xilinxmultiregimpl20_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.834    vns_xilinxmultiregimpl20_regs0
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.909     0.909    pix1p25x_clk
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/C
                         clock pessimism             -0.271     0.638    
    SLICE_X163Y121       FDRE (Hold_fdre_C_D)         0.075     0.713    vns_xilinxmultiregimpl20_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X163Y138       FDRE                                         r  vns_xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl34_regs0
    SLICE_X163Y138       FDRE                                         r  vns_xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X163Y138       FDRE                                         r  vns_xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.075     0.721    vns_xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl36_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl36_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.645     0.645    pix1p25x_clk
    SLICE_X163Y137       FDRE                                         r  vns_xilinxmultiregimpl36_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  vns_xilinxmultiregimpl36_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.841    vns_xilinxmultiregimpl36_regs0
    SLICE_X163Y137       FDRE                                         r  vns_xilinxmultiregimpl36_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.917     0.917    pix1p25x_clk
    SLICE_X163Y137       FDRE                                         r  vns_xilinxmultiregimpl36_regs1_reg/C
                         clock pessimism             -0.272     0.645    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.075     0.720    vns_xilinxmultiregimpl36_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl49_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl49_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.648     0.648    pix1p25x_clk
    SLICE_X161Y146       FDRE                                         r  vns_xilinxmultiregimpl49_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y146       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  vns_xilinxmultiregimpl49_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.844    vns_xilinxmultiregimpl49_regs0
    SLICE_X161Y146       FDRE                                         r  vns_xilinxmultiregimpl49_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.921     0.921    pix1p25x_clk
    SLICE_X161Y146       FDRE                                         r  vns_xilinxmultiregimpl49_regs1_reg/C
                         clock pessimism             -0.273     0.648    
    SLICE_X161Y146       FDRE (Hold_fdre_C_D)         0.075     0.723    vns_xilinxmultiregimpl49_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl19_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl19_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.640     0.640    pix1p25x_clk
    SLICE_X163Y119       FDRE                                         r  vns_xilinxmultiregimpl19_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y119       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  vns_xilinxmultiregimpl19_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.836    vns_xilinxmultiregimpl19_regs0
    SLICE_X163Y119       FDRE                                         r  vns_xilinxmultiregimpl19_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.911     0.911    pix1p25x_clk
    SLICE_X163Y119       FDRE                                         r  vns_xilinxmultiregimpl19_regs1_reg/C
                         clock pessimism             -0.271     0.640    
    SLICE_X163Y119       FDRE (Hold_fdre_C_D)         0.071     0.711    vns_xilinxmultiregimpl19_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.638     0.638    pix1p25x_clk
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y121       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  vns_xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.834    vns_xilinxmultiregimpl21_regs0
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.909     0.909    pix1p25x_clk
    SLICE_X163Y121       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.271     0.638    
    SLICE_X163Y121       FDRE (Hold_fdre_C_D)         0.071     0.709    vns_xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.646     0.646    pix1p25x_clk
    SLICE_X163Y138       FDRE                                         r  vns_xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  vns_xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.842    vns_xilinxmultiregimpl35_regs0
    SLICE_X163Y138       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.919     0.919    pix1p25x_clk
    SLICE_X163Y138       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.071     0.717    vns_xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl37_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl37_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.645     0.645    pix1p25x_clk
    SLICE_X163Y137       FDRE                                         r  vns_xilinxmultiregimpl37_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  vns_xilinxmultiregimpl37_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.841    vns_xilinxmultiregimpl37_regs0
    SLICE_X163Y137       FDRE                                         r  vns_xilinxmultiregimpl37_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.917     0.917    pix1p25x_clk
    SLICE_X163Y137       FDRE                                         r  vns_xilinxmultiregimpl37_regs1_reg/C
                         clock pessimism             -0.272     0.645    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.071     0.716    vns_xilinxmultiregimpl37_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y119  soc_s7datacapture0_do_delay_master_dec_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y119  soc_s7datacapture0_do_delay_master_inc_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y142  soc_s7datacapture0_gearbox_storage_reg[24]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y142  soc_s7datacapture0_gearbox_storage_reg[25]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y142  soc_s7datacapture0_gearbox_storage_reg[26]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y142  soc_s7datacapture0_gearbox_storage_reg[27]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y142  soc_s7datacapture0_gearbox_storage_reg[28]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y142  soc_s7datacapture0_gearbox_storage_reg[29]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y142  soc_s7datacapture0_gearbox_storage_reg[30]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y142  soc_s7datacapture0_gearbox_storage_reg[31]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y121  soc_s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y121  soc_s7datacapture0_do_delay_slave_inc_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y121  soc_s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y142  soc_s7datacapture0_gearbox_storage_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y142  soc_s7datacapture0_gearbox_storage_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y142  soc_s7datacapture0_gearbox_storage_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y142  soc_s7datacapture0_gearbox_storage_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y142  soc_s7datacapture0_gearbox_storage_reg[13]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y142  soc_s7datacapture0_gearbox_storage_reg[14]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y142  soc_s7datacapture0_gearbox_storage_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.765ns (28.968%)  route 6.780ns (71.032%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.689     1.689    sys_clk
    SLICE_X126Y142       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y142       FDRE (Prop_fdre_C_Q)         0.456     2.145 r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.301     3.446    p_0_in4_in[6]
    SLICE_X118Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  vns_bankmachine4_state[3]_i_18/O
                         net (fo=1, routed)           0.000     3.570    vns_bankmachine4_state[3]_i_18_n_0
    SLICE_X118Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.968 r  vns_bankmachine4_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.968    vns_bankmachine4_state_reg[3]_i_13_n_0
    SLICE_X118Y146       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.239 f  vns_bankmachine4_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.469     4.708    soc_videosoc_videosoc_sdram_bankmachine4_row_hit
    SLICE_X118Y149       LUT6 (Prop_lut6_I0_O)        0.373     5.081 r  soc_videosoc_videosoc_sdram_tfawcon_window[0]_i_10/O
                         net (fo=3, routed)           0.802     5.883    soc_videosoc_videosoc_sdram_tfawcon_window[0]_i_10_n_0
    SLICE_X121Y151       LUT5 (Prop_lut5_I2_O)        0.124     6.007 r  soc_videosoc_videosoc_sdram_choose_req_grant[2]_i_4/O
                         net (fo=10, routed)          0.833     6.840    soc_videosoc_videosoc_sdram_choose_req_grant[2]_i_4_n_0
    SLICE_X126Y153       LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.579     7.542    soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X126Y150       LUT6 (Prop_lut6_I4_O)        0.124     7.666 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=31, routed)          0.812     8.478    soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X126Y148       LUT2 (Prop_lut2_I1_O)        0.118     8.596 r  soc_videosoc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.858     9.454    soc_videosoc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X126Y141       LUT4 (Prop_lut4_I1_O)        0.321     9.775 r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=3, routed)           0.620    10.395    lm32_cpu/load_store_unit/soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n_reg_0
    SLICE_X126Y146       LUT6 (Prop_lut6_I1_O)        0.332    10.727 r  lm32_cpu/load_store_unit/soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.507    11.234    lm32_cpu_n_90
    SLICE_X131Y145       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.570    11.570    sys_clk
    SLICE_X131Y145       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.080    11.650    
                         clock uncertainty           -0.057    11.594    
    SLICE_X131Y145       FDRE (Setup_fdre_C_CE)      -0.205    11.389    soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_interface_adr_reg[0]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 0.478ns (5.240%)  route 8.644ns (94.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.671     1.671    sys_clk
    SLICE_X98Y142        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDPE (Prop_fdpe_C_Q)         0.478     2.149 r  FDPE_1/Q
                         net (fo=3125, routed)        8.644    10.793    sys_rst
    SLICE_X140Y102       FDRE                                         r  soc_videosoc_videosoc_interface_adr_reg[0]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.634    11.634    sys_clk
    SLICE_X140Y102       FDRE                                         r  soc_videosoc_videosoc_interface_adr_reg[0]_rep__3/C
                         clock pessimism              0.080    11.714    
                         clock uncertainty           -0.057    11.658    
    SLICE_X140Y102       FDRE (Setup_fdre_C_R)       -0.695    10.963    soc_videosoc_videosoc_interface_adr_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector1_command_storage_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 0.456ns (4.753%)  route 9.139ns (95.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.673     1.673    sys_clk
    SLICE_X111Y131       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.456     2.129 r  soc_videosoc_videosoc_interface_dat_w_reg[0]/Q
                         net (fo=139, routed)         9.139    11.268    soc_videosoc_videosoc_interface_dat_w_reg_n_0_[0]
    SLICE_X145Y162       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector1_command_storage_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.621    11.621    sys_clk
    SLICE_X145Y162       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector1_command_storage_full_reg[0]/C
                         clock pessimism              0.000    11.621    
                         clock uncertainty           -0.057    11.564    
    SLICE_X145Y162       FDRE (Setup_fdre_C_D)       -0.058    11.506    soc_videosoc_videosoc_sdram_phaseinjector1_command_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.765ns (29.322%)  route 6.665ns (70.678%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.689     1.689    sys_clk
    SLICE_X126Y142       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y142       FDRE (Prop_fdre_C_Q)         0.456     2.145 r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.301     3.446    p_0_in4_in[6]
    SLICE_X118Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  vns_bankmachine4_state[3]_i_18/O
                         net (fo=1, routed)           0.000     3.570    vns_bankmachine4_state[3]_i_18_n_0
    SLICE_X118Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.968 r  vns_bankmachine4_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.968    vns_bankmachine4_state_reg[3]_i_13_n_0
    SLICE_X118Y146       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.239 f  vns_bankmachine4_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.469     4.708    soc_videosoc_videosoc_sdram_bankmachine4_row_hit
    SLICE_X118Y149       LUT6 (Prop_lut6_I0_O)        0.373     5.081 r  soc_videosoc_videosoc_sdram_tfawcon_window[0]_i_10/O
                         net (fo=3, routed)           0.802     5.883    soc_videosoc_videosoc_sdram_tfawcon_window[0]_i_10_n_0
    SLICE_X121Y151       LUT5 (Prop_lut5_I2_O)        0.124     6.007 r  soc_videosoc_videosoc_sdram_choose_req_grant[2]_i_4/O
                         net (fo=10, routed)          0.833     6.840    soc_videosoc_videosoc_sdram_choose_req_grant[2]_i_4_n_0
    SLICE_X126Y153       LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.579     7.542    soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X126Y150       LUT6 (Prop_lut6_I4_O)        0.124     7.666 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=31, routed)          0.812     8.478    soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X126Y148       LUT2 (Prop_lut2_I1_O)        0.118     8.596 r  soc_videosoc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.858     9.454    soc_videosoc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X126Y141       LUT4 (Prop_lut4_I1_O)        0.321     9.775 r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=3, routed)           0.620    10.395    lm32_cpu/load_store_unit/soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n_reg_0
    SLICE_X126Y146       LUT6 (Prop_lut6_I1_O)        0.332    10.727 r  lm32_cpu/load_store_unit/soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.392    11.119    lm32_cpu_n_90
    SLICE_X127Y146       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.569    11.569    sys_clk
    SLICE_X127Y146       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.096    11.665    
                         clock uncertainty           -0.057    11.609    
    SLICE_X127Y146       FDRE (Setup_fdre_C_CE)      -0.205    11.404    soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.765ns (29.322%)  route 6.665ns (70.678%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.689     1.689    sys_clk
    SLICE_X126Y142       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y142       FDRE (Prop_fdre_C_Q)         0.456     2.145 r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.301     3.446    p_0_in4_in[6]
    SLICE_X118Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  vns_bankmachine4_state[3]_i_18/O
                         net (fo=1, routed)           0.000     3.570    vns_bankmachine4_state[3]_i_18_n_0
    SLICE_X118Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.968 r  vns_bankmachine4_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.968    vns_bankmachine4_state_reg[3]_i_13_n_0
    SLICE_X118Y146       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.239 f  vns_bankmachine4_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.469     4.708    soc_videosoc_videosoc_sdram_bankmachine4_row_hit
    SLICE_X118Y149       LUT6 (Prop_lut6_I0_O)        0.373     5.081 r  soc_videosoc_videosoc_sdram_tfawcon_window[0]_i_10/O
                         net (fo=3, routed)           0.802     5.883    soc_videosoc_videosoc_sdram_tfawcon_window[0]_i_10_n_0
    SLICE_X121Y151       LUT5 (Prop_lut5_I2_O)        0.124     6.007 r  soc_videosoc_videosoc_sdram_choose_req_grant[2]_i_4/O
                         net (fo=10, routed)          0.833     6.840    soc_videosoc_videosoc_sdram_choose_req_grant[2]_i_4_n_0
    SLICE_X126Y153       LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.579     7.542    soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X126Y150       LUT6 (Prop_lut6_I4_O)        0.124     7.666 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=31, routed)          0.812     8.478    soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X126Y148       LUT2 (Prop_lut2_I1_O)        0.118     8.596 r  soc_videosoc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.858     9.454    soc_videosoc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X126Y141       LUT4 (Prop_lut4_I1_O)        0.321     9.775 r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=3, routed)           0.620    10.395    lm32_cpu/load_store_unit/soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n_reg_0
    SLICE_X126Y146       LUT6 (Prop_lut6_I1_O)        0.332    10.727 r  lm32_cpu/load_store_unit/soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.392    11.119    lm32_cpu_n_90
    SLICE_X127Y146       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.569    11.569    sys_clk
    SLICE_X127Y146       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.096    11.665    
                         clock uncertainty           -0.057    11.609    
    SLICE_X127Y146       FDRE (Setup_fdre_C_CE)      -0.205    11.404    soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 2.765ns (29.422%)  route 6.633ns (70.578%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.689     1.689    sys_clk
    SLICE_X126Y142       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y142       FDRE (Prop_fdre_C_Q)         0.456     2.145 r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.301     3.446    p_0_in4_in[6]
    SLICE_X118Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  vns_bankmachine4_state[3]_i_18/O
                         net (fo=1, routed)           0.000     3.570    vns_bankmachine4_state[3]_i_18_n_0
    SLICE_X118Y145       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.968 r  vns_bankmachine4_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.968    vns_bankmachine4_state_reg[3]_i_13_n_0
    SLICE_X118Y146       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.239 f  vns_bankmachine4_state_reg[3]_i_6/CO[0]
                         net (fo=5, routed)           0.469     4.708    soc_videosoc_videosoc_sdram_bankmachine4_row_hit
    SLICE_X118Y149       LUT6 (Prop_lut6_I0_O)        0.373     5.081 r  soc_videosoc_videosoc_sdram_tfawcon_window[0]_i_10/O
                         net (fo=3, routed)           0.802     5.883    soc_videosoc_videosoc_sdram_tfawcon_window[0]_i_10_n_0
    SLICE_X121Y151       LUT5 (Prop_lut5_I2_O)        0.124     6.007 r  soc_videosoc_videosoc_sdram_choose_req_grant[2]_i_4/O
                         net (fo=10, routed)          0.833     6.840    soc_videosoc_videosoc_sdram_choose_req_grant[2]_i_4_n_0
    SLICE_X126Y153       LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=2, routed)           0.579     7.542    soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X126Y150       LUT6 (Prop_lut6_I4_O)        0.124     7.666 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=31, routed)          0.812     8.478    soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X126Y148       LUT2 (Prop_lut2_I1_O)        0.118     8.596 r  soc_videosoc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.858     9.454    soc_videosoc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X126Y141       LUT4 (Prop_lut4_I1_O)        0.321     9.775 r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=3, routed)           0.620    10.395    lm32_cpu/load_store_unit/soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n_reg_0
    SLICE_X126Y146       LUT6 (Prop_lut6_I1_O)        0.332    10.727 r  lm32_cpu/load_store_unit/soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.360    11.087    lm32_cpu_n_90
    SLICE_X129Y146       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.570    11.570    sys_clk
    SLICE_X129Y146       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.080    11.650    
                         clock uncertainty           -0.057    11.594    
    SLICE_X129Y146       FDRE (Setup_fdre_C_CE)      -0.205    11.389    soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_storage_full_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 0.456ns (4.809%)  route 9.026ns (95.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.673     1.673    sys_clk
    SLICE_X111Y131       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.456     2.129 r  soc_videosoc_videosoc_interface_dat_w_reg[0]/Q
                         net (fo=139, routed)         9.026    11.155    soc_videosoc_videosoc_interface_dat_w_reg_n_0_[0]
    SLICE_X144Y155       FDRE                                         r  soc_videosoc_videosoc_sdram_storage_full_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.625    11.625    sys_clk
    SLICE_X144Y155       FDRE                                         r  soc_videosoc_videosoc_sdram_storage_full_reg[0]_rep__0/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.057    11.568    
    SLICE_X144Y155       FDRE (Setup_fdre_C_D)       -0.045    11.523    soc_videosoc_videosoc_sdram_storage_full_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector0_wrdata_storage_full_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.456ns (4.835%)  route 8.975ns (95.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.673     1.673    sys_clk
    SLICE_X111Y131       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDRE (Prop_fdre_C_Q)         0.456     2.129 r  soc_videosoc_videosoc_interface_dat_w_reg[0]/Q
                         net (fo=139, routed)         8.975    11.104    soc_videosoc_videosoc_interface_dat_w_reg_n_0_[0]
    SLICE_X145Y158       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector0_wrdata_storage_full_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.624    11.624    sys_clk
    SLICE_X145Y158       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector0_wrdata_storage_full_reg[8]/C
                         clock pessimism              0.000    11.624    
                         clock uncertainty           -0.057    11.567    
    SLICE_X145Y158       FDRE (Setup_fdre_C_D)       -0.061    11.506    soc_videosoc_videosoc_sdram_phaseinjector0_wrdata_storage_full_reg[8]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 0.478ns (5.280%)  route 8.576ns (94.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 11.879 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.671     1.671    sys_clk
    SLICE_X98Y142        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDPE (Prop_fdpe_C_Q)         0.478     2.149 r  FDPE_1/Q
                         net (fo=3125, routed)        8.576    10.725    sys_rst
    SLICE_X162Y98        FDRE                                         r  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.879    11.879    sys_clk
    SLICE_X162Y98        FDRE                                         r  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[0]/C
                         clock pessimism              0.008    11.887    
                         clock uncertainty           -0.057    11.830    
    SLICE_X162Y98        FDRE (Setup_fdre_C_R)       -0.695    11.135    soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 0.478ns (5.280%)  route 8.576ns (94.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 11.879 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.671     1.671    sys_clk
    SLICE_X98Y142        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDPE (Prop_fdpe_C_Q)         0.478     2.149 r  FDPE_1/Q
                         net (fo=3125, routed)        8.576    10.725    sys_rst
    SLICE_X162Y98        FDRE                                         r  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.879    11.879    sys_clk
    SLICE_X162Y98        FDRE                                         r  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/C
                         clock pessimism              0.008    11.887    
                         clock uncertainty           -0.057    11.830    
    SLICE_X162Y98        FDRE (Setup_fdre_C_R)       -0.695    11.135    soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  0.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X125Y129       FDRE                                         r  soc_videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y129       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.954    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.854     0.854    storage_1_reg_0_15_6_9/WCLK
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.256     0.598    
    SLICE_X124Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X125Y129       FDRE                                         r  soc_videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y129       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.954    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.854     0.854    storage_1_reg_0_15_6_9/WCLK
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.256     0.598    
    SLICE_X124Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X125Y129       FDRE                                         r  soc_videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y129       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.954    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.854     0.854    storage_1_reg_0_15_6_9/WCLK
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.256     0.598    
    SLICE_X124Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X125Y129       FDRE                                         r  soc_videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y129       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.954    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.854     0.854    storage_1_reg_0_15_6_9/WCLK
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.256     0.598    
    SLICE_X124Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X125Y129       FDRE                                         r  soc_videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y129       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.954    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.854     0.854    storage_1_reg_0_15_6_9/WCLK
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.256     0.598    
    SLICE_X124Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X125Y129       FDRE                                         r  soc_videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y129       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.954    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.854     0.854    storage_1_reg_0_15_6_9/WCLK
    SLICE_X124Y129       RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.256     0.598    
    SLICE_X124Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X125Y129       FDRE                                         r  soc_videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y129       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.954    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X124Y129       RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.854     0.854    storage_1_reg_0_15_6_9/WCLK
    SLICE_X124Y129       RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.256     0.598    
    SLICE_X124Y129       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.908    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X125Y129       FDRE                                         r  soc_videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y129       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.954    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X124Y129       RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.854     0.854    storage_1_reg_0_15_6_9/WCLK
    SLICE_X124Y129       RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.256     0.598    
    SLICE_X124Y129       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.908    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_22/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.593     0.593    sys_clk
    SLICE_X125Y140       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y140       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.230     0.963    storage_2_reg_0_7_18_22/ADDRD0
    SLICE_X124Y140       RAMD32                                       r  storage_2_reg_0_7_18_22/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.864     0.864    storage_2_reg_0_7_18_22/WCLK
    SLICE_X124Y140       RAMD32                                       r  storage_2_reg_0_7_18_22/RAMA/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X124Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_2_reg_0_7_18_22/RAMA
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_22/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.593     0.593    sys_clk
    SLICE_X125Y140       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y140       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.230     0.963    storage_2_reg_0_7_18_22/ADDRD0
    SLICE_X124Y140       RAMD32                                       r  storage_2_reg_0_7_18_22/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.864     0.864    storage_2_reg_0_7_18_22/WCLK
    SLICE_X124Y140       RAMD32                                       r  storage_2_reg_0_7_18_22/RAMA_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X124Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_2_reg_0_7_18_22/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y46      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y47      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y48     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y48     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y46     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y46     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y27     memadr_reg_3/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y134   storage_23_reg_0_1_84_89/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y134   storage_23_reg_0_1_84_89/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X142Y134   storage_23_reg_0_1_84_89/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y134   storage_23_reg_0_1_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y134   storage_23_reg_0_1_90_95/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X140Y134   storage_23_reg_0_1_90_95/RAMB/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y133   storage_23_reg_0_1_96_101/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y133   storage_23_reg_0_1_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y133   storage_23_reg_0_1_96_101/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y133   storage_23_reg_0_1_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y133   storage_23_reg_0_1_96_101/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y133   storage_23_reg_0_1_96_101/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.687ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X97Y137        FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.578     3.883    clk200_clk
    SLICE_X97Y137        FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.883    
                         clock uncertainty           -0.125     3.758    
    SLICE_X97Y137        FDPE (Setup_fdpe_C_D)       -0.005     3.753    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.687    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.489ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X57Y103        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.585     2.585    eth_rx_clk
    SLICE_X57Y103        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.585    
                         clock uncertainty           -0.025     2.560    
    SLICE_X57Y103        FDPE (Setup_fdpe_C_D)       -0.005     2.555    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.489    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.420ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X43Y95         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y4        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.652     2.652    eth_tx_clk
    SLICE_X43Y95         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.161     2.491    
    SLICE_X43Y95         FDPE (Setup_fdpe_C_D)       -0.005     2.486    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.486    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.420    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.401ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X161Y114       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y10       BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.644     2.644    hdmi_in0_pix_clk
    SLICE_X161Y114       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.644    
                         clock uncertainty           -0.172     2.471    
    SLICE_X161Y114       FDPE (Setup_fdpe_C_D)       -0.005     2.466    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.466    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.401    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.393ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X160Y114       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_9/O
                         net (fo=471, routed)         0.644     2.644    pix1p25x_clk
    SLICE_X160Y114       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.644    
                         clock uncertainty           -0.170     2.474    
    SLICE_X160Y114       FDPE (Setup_fdpe_C_D)       -0.005     2.469    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.469    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.393    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.349ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X98Y142        FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=6352, routed)        0.580     2.580    sys_clk
    SLICE_X98Y142        FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.580    
                         clock uncertainty           -0.129     2.450    
    SLICE_X98Y142        FDPE (Setup_fdpe_C_D)       -0.035     2.415    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.415    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.349    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                   |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
clk100             | cpu_reset        | FDPE           | -        |     1.180 (r) | FAST    |     0.942 (r) | SLOW    | soc_videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
sys_clk            | cpu_reset        | FDPE           | -        |     4.663 (r) | SLOW    |    -1.460 (r) | FAST    |                         |
sys_clk            | eth_mdio         | FDRE           | -        |     5.600 (r) | SLOW    |    -2.271 (r) | FAST    |                         |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.594 (r) | SLOW    |    -0.063 (r) | FAST    |                         |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.622 (r) | SLOW    |    -0.113 (r) | FAST    |                         |
sys_clk            | serial_rx        | FDRE           | -        |     5.694 (r) | SLOW    |    -2.122 (r) | FAST    |                         |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.938 (r) | SLOW    |    -2.080 (r) | FAST    |                         |
sys_clk            | user_sw0         | FDRE           | -        |    10.563 (r) | SLOW    |    -2.952 (r) | FAST    |                         |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                            |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      6.549 (r) | SLOW    |      1.546 (r) | FAST    |                            |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.689 (r) | SLOW    |      1.596 (r) | FAST    |                            |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.399 (r) | SLOW    |      1.470 (r) | FAST    |                            |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      6.691 (r) | SLOW    |      1.621 (r) | FAST    |                            |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      6.703 (r) | SLOW    |      1.637 (r) | FAST    |                            |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.549 (r) | SLOW    |      1.539 (r) | FAST    |                            |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      6.551 (r) | SLOW    |      1.551 (r) | FAST    |                            |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.539 (r) | SLOW    |      1.523 (r) | FAST    |                            |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      6.853 (r) | SLOW    |      1.690 (r) | FAST    |                            |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      7.748 (r) | SLOW    |      2.091 (r) | FAST    |                            |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.003 (r) | SLOW    |      1.743 (r) | FAST    |                            |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      7.296 (r) | SLOW    |      1.887 (r) | FAST    |                            |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      7.898 (r) | SLOW    |      2.148 (r) | FAST    |                            |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.048 (r) | SLOW    |      2.229 (r) | FAST    |                            |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      7.446 (r) | SLOW    |      1.946 (r) | FAST    |                            |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.188 (r) | SLOW    |      2.274 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      6.398 (r) | SLOW    |      1.460 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      7.598 (r) | SLOW    |      1.990 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      6.399 (r) | SLOW    |      1.462 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      7.599 (r) | SLOW    |      1.988 (r) | FAST    |                            |
sys_clk             | eth_mdc          | FDRE           | -     |     11.879 (r) | SLOW    |      4.596 (r) | FAST    |                            |
sys_clk             | eth_mdio         | FDSE           | -     |     12.194 (r) | SLOW    |      4.620 (r) | FAST    |                            |
sys_clk             | eth_rst_n        | FDRE           | -     |     12.576 (r) | SLOW    |      3.733 (r) | FAST    |                            |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     10.951 (r) | SLOW    |      3.996 (r) | FAST    |                            |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.611 (r) | SLOW    |      2.549 (r) | FAST    |                            |
sys_clk             | oled_dc          | FDRE           | -     |     12.864 (r) | SLOW    |      4.812 (r) | FAST    |                            |
sys_clk             | oled_res         | FDRE           | -     |     10.582 (r) | SLOW    |      3.633 (r) | FAST    |                            |
sys_clk             | oled_sclk        | FDRE           | -     |     10.302 (r) | SLOW    |      3.477 (r) | FAST    |                            |
sys_clk             | oled_sdin        | FDRE           | -     |     10.134 (r) | SLOW    |      3.420 (r) | FAST    |                            |
sys_clk             | oled_vbat        | FDRE           | -     |     12.593 (r) | SLOW    |      4.750 (r) | FAST    |                            |
sys_clk             | oled_vdd         | FDRE           | -     |     10.357 (r) | SLOW    |      3.546 (r) | FAST    |                            |
sys_clk             | serial_tx        | FDSE           | -     |     10.245 (r) | SLOW    |      3.524 (r) | FAST    |                            |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     13.874 (r) | SLOW    |      4.997 (r) | FAST    |                            |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     13.583 (r) | SLOW    |      4.663 (r) | FAST    |                            |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.390 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.956 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         5.139 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.178 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         5.656 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.510 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         4.367 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         1.796 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.352 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.726 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         6.172 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         4.452 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.441 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.099 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.794 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         2.756 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.174 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         7.738 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         4.053 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.846 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.789 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.549 (r) | SLOW    |   1.546 (r) | FAST    |    0.149 |
ddram_dq[1]        |   6.689 (r) | SLOW    |   1.596 (r) | FAST    |    0.290 |
ddram_dq[2]        |   6.399 (r) | SLOW    |   1.470 (r) | FAST    |    0.000 |
ddram_dq[3]        |   6.691 (r) | SLOW    |   1.621 (r) | FAST    |    0.292 |
ddram_dq[4]        |   6.703 (r) | SLOW    |   1.637 (r) | FAST    |    0.304 |
ddram_dq[5]        |   6.549 (r) | SLOW    |   1.539 (r) | FAST    |    0.150 |
ddram_dq[6]        |   6.551 (r) | SLOW    |   1.551 (r) | FAST    |    0.152 |
ddram_dq[7]        |   6.539 (r) | SLOW    |   1.523 (r) | FAST    |    0.140 |
ddram_dq[8]        |   6.853 (r) | SLOW    |   1.690 (r) | FAST    |    0.454 |
ddram_dq[9]        |   7.748 (r) | SLOW    |   2.091 (r) | FAST    |    1.349 |
ddram_dq[10]       |   7.003 (r) | SLOW    |   1.743 (r) | FAST    |    0.604 |
ddram_dq[11]       |   7.296 (r) | SLOW    |   1.887 (r) | FAST    |    0.897 |
ddram_dq[12]       |   7.898 (r) | SLOW    |   2.148 (r) | FAST    |    1.499 |
ddram_dq[13]       |   8.048 (r) | SLOW    |   2.229 (r) | FAST    |    1.649 |
ddram_dq[14]       |   7.446 (r) | SLOW    |   1.946 (r) | FAST    |    1.047 |
ddram_dq[15]       |   8.188 (r) | SLOW    |   2.274 (r) | FAST    |    1.789 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.188 (r) | SLOW    |   1.470 (r) | FAST    |    1.789 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.201 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.398 (r) | SLOW    |   1.460 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.598 (r) | SLOW    |   1.990 (r) | FAST    |    1.200 |
ddram_dqs_p[0]     |   6.399 (r) | SLOW    |   1.462 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.599 (r) | SLOW    |   1.988 (r) | FAST    |    1.201 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.599 (r) | SLOW    |   1.460 (r) | FAST    |    1.201 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




