{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 17:52:52 2024 " "Info: Processing started: Wed Feb 28 17:52:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_2 -c contador_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off contador_2 -c contador_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyecto/practica_3/temporizador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /proyecto/practica_3/temporizador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Info: Found entity 1: temporizador" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2 " "Info: Found entity 1: contador_2" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_2 " "Info: Elaborating entity \"contador_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7447 inst4 " "Warning: Block or symbol \"7447\" of instance \"inst4\" overlaps another block or symbol" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 264 784 904 424 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7447 inst9 " "Warning: Block or symbol \"7447\" of instance \"inst9\" overlaps another block or symbol" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 672 656 776 832 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADM " "Warning: Pin \"ADM\" is missing source" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 688 768 944 704 "ADM" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BDM " "Warning: Pin \"BDM\" is missing source" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 704 768 944 720 "BDM" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CDM " "Warning: Pin \"CDM\" is missing source" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 720 768 944 736 "CDM" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DDM " "Warning: Pin \"DDM\" is missing source" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 736 768 944 752 "DDM" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "EDM " "Warning: Pin \"EDM\" is missing source" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 752 768 944 768 "EDM" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "FDM " "Warning: Pin \"FDM\" is missing source" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 768 768 944 784 "FDM" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GDM " "Warning: Pin \"GDM\" is missing source" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 784 768 944 800 "GDM" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst3 " "Info: Elaborating entity \"7447\" for hierarchy \"7447:inst3\"" {  } { { "contador_2.bdf" "inst3" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 56 632 752 216 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst3 " "Info: Elaborated megafunction instantiation \"7447:inst3\"" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 56 632 752 216 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst1 " "Info: Elaborating entity \"74160\" for hierarchy \"74160:inst1\"" {  } { { "contador_2.bdf" "inst1" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 24 488 608 208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst1 " "Info: Elaborated megafunction instantiation \"74160:inst1\"" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 24 488 608 208 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:inst " "Info: Elaborating entity \"temporizador\" for hierarchy \"temporizador:inst\"" {  } { { "contador_2.bdf" "inst" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 152 328 424 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 temporizador:inst\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"temporizador:inst\|74161:inst1\"" {  } { { "../Practica_3/temporizador.bdf" "inst1" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 40 616 736 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "temporizador:inst\|74161:inst1 " "Info: Elaborated megafunction instantiation \"temporizador:inst\|74161:inst1\"" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 40 616 736 224 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 temporizador:inst\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"temporizador:inst\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "temporizador:inst\|74161:inst1\|f74161:sub temporizador:inst\|74161:inst1 " "Info: Elaborated megafunction instantiation \"temporizador:inst\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"temporizador:inst\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 40 616 736 224 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 temporizador:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"temporizador:inst\|74161:inst\"" {  } { { "../Practica_3/temporizador.bdf" "inst" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 40 448 568 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "temporizador:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"temporizador:inst\|74161:inst\"" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 40 448 568 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "9 " "Info: Ignored 9 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "9 " "Info: Ignored 9 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temporizador:inst\|inst11 temporizador:inst\|inst11~_emulated temporizador:inst\|inst11~latch " "Warning (13310): Register \"temporizador:inst\|inst11\" is converted into an equivalent circuit using register \"temporizador:inst\|inst11~_emulated\" and latch \"temporizador:inst\|inst11~latch\"" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ADM GND " "Warning (13410): Pin \"ADM\" is stuck at GND" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 688 768 944 704 "ADM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BDM GND " "Warning (13410): Pin \"BDM\" is stuck at GND" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 704 768 944 720 "BDM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CDM GND " "Warning (13410): Pin \"CDM\" is stuck at GND" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 720 768 944 736 "CDM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DDM GND " "Warning (13410): Pin \"DDM\" is stuck at GND" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 736 768 944 752 "DDM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EDM GND " "Warning (13410): Pin \"EDM\" is stuck at GND" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 752 768 944 768 "EDM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FDM GND " "Warning (13410): Pin \"FDM\" is stuck at GND" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 768 768 944 784 "FDM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GDM GND " "Warning (13410): Pin \"GDM\" is stuck at GND" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 784 768 944 800 "GDM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Info: Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Info: Implemented 79 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 17:53:24 2024 " "Info: Processing ended: Wed Feb 28 17:53:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
