# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/aae0/hdl/src/verilog" --include "../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/4868" \
"../../../../uart_verify.ip_user_files/bd/uart/ip/uart_axi_traffic_gen_0_0/sim/uart_axi_traffic_gen_0_0.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0_M00_AXI.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ipshared/5ff6/hdl/MASTER_v1_0.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ip/uart_MASTER_0_0/sim/uart_MASTER_0_0.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ipshared/9fd0/hdl/SLAVE_v1_0_S00_AXI.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ipshared/9fd0/hdl/SLAVE_v1_0.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ip/uart_SLAVE_0_0/sim/uart_SLAVE_0_0.v" \
"../../../../uart_verify.srcs/sources_1/bd/uart/ipshared/cc56/src/DATA_uart.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ip/uart_DATA_uart_0_0/sim/uart_DATA_uart_0_0.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ip/uart_clk_wiz_0_0/uart_clk_wiz_0_0_clk_wiz.v" \
"../../../../uart_verify.ip_user_files/bd/uart/ip/uart_clk_wiz_0_0/uart_clk_wiz_0_0.v" \
"../../../../uart_verify.ip_user_files/bd/uart/sim/uart.v" \
"../../../../uart_verify.srcs/sources_1/bd/uart/hdl/uart_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
