[{"DBLP title": "FuzzRoute: A Thermally Efficient Congestion-Free Global Routing Method for Three-Dimensional Integrated Circuits.", "DBLP authors": ["Debashri Roy", "Prasun Ghosal", "Saraju P. Mohanty"], "year": 2015, "MAG papers": [{"PaperId": 2182765545, "PaperTitle": "fuzzroute a thermally efficient congestion free global routing method for three dimensional integrated circuits", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of north texas": 1.0}}], "source": "ES"}, {"DBLP title": "Layout Decomposition with Pairwise Coloring and Adaptive Multi-Start for Triple Patterning Lithography.", "DBLP authors": ["Ye Zhang", "Wai-Shing Luk", "Yunfeng Yang", "Hai Zhou", "Changhao Yan", "David Z. Pan", "Xuan Zeng"], "year": 2015, "MAG papers": [{"PaperId": 2184406719, "PaperTitle": "layout decomposition with pairwise coloring and adaptive multi start for triple patterning lithography", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"fudan university": 5.0, "northwestern university": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "DARP-MP: Dynamically Adaptable Resilient Pipeline Design in Multicore Processors.", "DBLP authors": ["Hu Chen", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2015, "MAG papers": [{"PaperId": 2183118678, "PaperTitle": "darp mp dynamically adaptable resilient pipeline design in multicore processors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"utah state university": 3.0}}], "source": "ES"}, {"DBLP title": "Memory Management Scheme to Improve Utilization Efficiency and Provide Fast Contiguous Allocation without a Statically Reserved Area.", "DBLP authors": ["Myungsun Kim", "Jinkyu Koo", "Hyojung Lee", "James R. Geraci"], "year": 2015, "MAG papers": [{"PaperId": 2187091322, "PaperTitle": "memory management scheme to improve utilization efficiency and provide fast contiguous allocation without a statically reserved area", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 3.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Instruction Set Encoding for Aging-Aware Microprocessor Design.", "DBLP authors": ["Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2015, "MAG papers": [{"PaperId": 2185829336, "PaperTitle": "exploiting instruction set encoding for aging aware microprocessor design", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Locality-Aware Network Utilization Balancing in NoCs.", "DBLP authors": ["Ankit More", "Baris Taskin"], "year": 2015, "MAG papers": [{"PaperId": 2185021801, "PaperTitle": "locality aware network utilization balancing in nocs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive Burst-Writes (ABW): Memory Requests Scheduling to Reduce Write-Induced Interference.", "DBLP authors": ["Hsiang-Yun Cheng", "Mary Jane Irwin", "Yuan Xie"], "year": 2015, "MAG papers": [{"PaperId": 2186359646, "PaperTitle": "adaptive burst writes abw memory requests scheduling to reduce write induced interference", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pennsylvania state university": 2.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "An MDE Approach for Rapid Prototyping and Implementation of Dynamic Reconfigurable Systems.", "DBLP authors": ["Gilberto Ochoa-Ruiz", "S\u00e9bastien Guillet", "Florent de Lamotte", "\u00c9ric Rutten", "El-Bay Bourennane", "Jean-Philippe Diguet", "Guy Gogniat"], "year": 2015, "MAG papers": [{"PaperId": 2183330436, "PaperTitle": "an mde approach for rapid prototyping and implementation of dynamic reconfigurable systems", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Clock Period Minimization with Minimum Leakage Power.", "DBLP authors": ["Shih-Hsu Huang", "Hua-Hsin Yeh", "Yow-Tyng Nieh"], "year": 2015, "MAG papers": [{"PaperId": 2183222073, "PaperTitle": "clock period minimization with minimum leakage power", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chung yuan christian university": 2.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "A Finite-Point Method for Efficient Gate Characterization Under Multiple Input Switching.", "DBLP authors": ["Anupama R. Subramaniam", "Janet Roveda", "Yu Cao"], "year": 2015, "MAG papers": [{"PaperId": 2188437737, "PaperTitle": "a finite point method for efficient gate characterization under multiple input switching", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"arizona state university": 2.0, "university of arizona": 1.0}}], "source": "ES"}, {"DBLP title": "Lowering Minimum Supply Voltage for Power-Efficient Cache Design by Exploiting Data Redundancy.", "DBLP authors": ["Dongha Jung", "Hokyoon Lee", "Seon Wook Kim"], "year": 2015, "MAG papers": [{"PaperId": 2185403945, "PaperTitle": "lowering minimum supply voltage for power efficient cache design by exploiting data redundancy", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"korea university": 3.0}}], "source": "ES"}, {"DBLP title": "Complementary Synthesis for Encoder with Flow Control Mechanism.", "DBLP authors": ["Ying Qin", "ShengYu Shen", "Qingbo Wu", "Huadong Dai", "Yan Jia"], "year": 2015, "MAG papers": [{"PaperId": 2182762928, "PaperTitle": "complementary synthesis for encoder with flow control mechanism", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "Enhanced Test Compaction for Multicycle Broadside Tests by Using State Complementation.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "MAG papers": [{"PaperId": 2190312426, "PaperTitle": "enhanced test compaction for multicycle broadside tests by using state complementation", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "DFT Assisted Techniques for Peak Launch-to-Capture Power Reduction during Launch-On-Shift At-Speed Testing.", "DBLP authors": ["Seetal Potluri", "Satya Trinadh", "Ch. Sobhan Babu", "V. Kamakoti", "Nitin Chandrachoodan"], "year": 2015, "MAG papers": [{"PaperId": 2196330920, "PaperTitle": "dft assisted techniques for peak launch to capture power reduction during launch on shift at speed testing", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"indian institute of technology hyderabad": 2.0, "indian institute of technology madras": 3.0}}], "source": "ES"}, {"DBLP title": "Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs.", "DBLP authors": ["Chien-Chih Huang", "Chin-Long Wey", "Jwu-E Chen", "Pei-Wen Luo"], "year": 2015, "MAG papers": [{"PaperId": 2194574225, "PaperTitle": "performance driven unit capacitor placement of successive approximation register adcs", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 1.0, "industrial technology research institute": 2.0, "national central university": 1.0}}], "source": "ES"}, {"DBLP title": "A New Uncertainty Budgeting-Based Method for Robust Analog/Mixed-Signal Design.", "DBLP authors": ["Jin Sun", "Claudio Talarico", "Priyank Gupta", "Janet Roveda"], "year": 2015, "MAG papers": [{"PaperId": 2214653368, "PaperTitle": "a new uncertainty budgeting based method for robust analog mixed signal design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"gonzaga university": 1.0, "university of arizona": 1.0, "university of texas at austin": 1.0, "nanjing university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Offline Washing Schemes for Residue Removal in Digital Microfluidic Biochips.", "DBLP authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2015, "MAG papers": [{"PaperId": 2192515946, "PaperTitle": "offline washing schemes for residue removal in digital microfluidic biochips", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 1.0, "national institute of technology durgapur": 1.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "Security-Aware Design Methodology and Optimization for Automotive Systems.", "DBLP authors": ["Chung-Wei Lin", "Bowen Zheng", "Qi Zhu", "Alberto L. Sangiovanni-Vincentelli"], "year": 2015, "MAG papers": [{"PaperId": 2196434470, "PaperTitle": "security aware design methodology and optimization for automotive systems", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 53, "Affiliations": {"university of california berkeley": 2.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "ePlace: Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov's Method.", "DBLP authors": ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis Jen-Hsin Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "year": 2015, "MAG papers": [{"PaperId": 1985292881, "PaperTitle": "eplace electrostatics based placement using fast fourier transform and nesterov s method", "Year": 2015, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"cadence design systems": 4.0, "university of california san diego": 2.0, "national chung hsing university": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Design Space Modeling.", "DBLP authors": ["Qi Guo", "Tianshi Chen", "Zhi-Hua Zhou", "Olivier Temam", "Ling Li", "Depei Qian", "Yunji Chen"], "year": 2015, "MAG papers": [{"PaperId": 2008784780, "PaperTitle": "robust design space modeling", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"beihang university": 1.0, "chinese academy of sciences": 3.0, "nanjing university": 1.0, "french institute for research in computer science and automation": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer Matching.", "DBLP authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Erik Jan Marinissen"], "year": 2015, "MAG papers": [{"PaperId": 2065534833, "PaperTitle": "yield improvement for 3d wafer to wafer stacked ics using wafer matching", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"katholieke universiteit leuven": 1.0, "delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Conditional Diagnosability of Cayley Graphs Generated by Transposition Trees under the PMC Model.", "DBLP authors": ["Nai-Wen Chang", "Eddie Cheng", "Sun-Yuan Hsieh"], "year": 2015, "MAG papers": [{"PaperId": 2043960444, "PaperTitle": "conditional diagnosability of cayley graphs generated by transposition trees under the pmc model", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of rochester": 1.0, "national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Data-Driven Optimization of Order Admission Policies in a Digital Print Factory.", "DBLP authors": ["Qing Duan", "Jun Zeng", "Krishnendu Chakrabarty", "Gary Dispoto"], "year": 2015, "MAG papers": [{"PaperId": 2043648987, "PaperTitle": "data driven optimization of order admission policies in a digital print factory", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 2.0, "hewlett packard": 2.0}}], "source": "ES"}, {"DBLP title": "The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems.", "DBLP authors": ["Cheng-Yen Lin", "Chung-Wen Huang", "Chi-Bang Kuan", "Shi-Yu Huang", "Jenq Kuen Lee"], "year": 2015, "MAG papers": [{"PaperId": 2086056732, "PaperTitle": "the design and experiments of a sid based power aware simulator for embedded multicore systems", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 5.0}}], "source": "ES"}, {"DBLP title": "Prolonging Lifetime of PCM-Based Main Memories through On-Demand Page Pairing.", "DBLP authors": ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2015, "MAG papers": [{"PaperId": 1977713234, "PaperTitle": "prolonging lifetime of pcm based main memories through on demand page pairing", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Obstacle-Avoiding Algorithm in X-Architecture Based on Discrete Particle Swarm Optimization for VLSI Design.", "DBLP authors": ["Xing Huang", "Genggeng Liu", "Wenzhong Guo", "Yuzhen Niu", "Guolong Chen"], "year": 2015, "MAG papers": [{"PaperId": 2072005378, "PaperTitle": "obstacle avoiding algorithm in x architecture based on discrete particle swarm optimization for vlsi design", "Year": 2015, "CitationCount": 46, "EstimatedCitation": 55, "Affiliations": {"fuzhou university": 5.0}}], "source": "ES"}, {"DBLP title": "Marching-Based Wear-Leveling for PCM-Based Storage Systems.", "DBLP authors": ["Hung-Sheng Chang", "Yuan-Hao Chang", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Hsiang-Pang Li"], "year": 2015, "MAG papers": [{"PaperId": 2092885536, "PaperTitle": "marching based wear leveling for pcm based storage systems", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"academia sinica": 2.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Applying Pay-Burst-Only-Once Principle for Periodic Power Management in Hard Real-Time Pipelined Multiprocessor Systems.", "DBLP authors": ["Gang Chen", "Kai Huang", "Christian Buckl", "Alois C. Knoll"], "year": 2015, "MAG papers": [{"PaperId": 2083831202, "PaperTitle": "applying pay burst only once principle for periodic power management in hard real time pipelined multiprocessor systems", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "ASP-Based Encoding Model of Architecture Synthesis for Smart Cameras in Distributed Networks.", "DBLP authors": ["Franck Yonga", "Michael Mefenza", "Christophe Bobda"], "year": 2015, "MAG papers": [{"PaperId": 1989018305, "PaperTitle": "asp based encoding model of architecture synthesis for smart cameras in distributed networks", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of arkansas": 3.0}}], "source": "ES"}, {"DBLP title": "Automated Iterative Pipelining for ASIC Design.", "DBLP authors": ["Lok-Won Kim", "Dong-U Lee", "John D. Villasenor"], "year": 2015, "MAG papers": [{"PaperId": 2054833962, "PaperTitle": "automated iterative pipelining for asic design", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california los angeles": 1.0, "cisco systems inc": 1.0, "broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "A Generalized Definition of Unnecessary Test Vectors in Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "MAG papers": [{"PaperId": 1997017248, "PaperTitle": "a generalized definition of unnecessary test vectors in functional test sequences", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Scan Networks: Modeling, Verification, and Optimal Pattern Generation.", "DBLP authors": ["Rafal Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2015, "MAG papers": [{"PaperId": 2040760679, "PaperTitle": "reconfigurable scan networks modeling verification and optimal pattern generation", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "A Tool for Analog/RF BIST Evaluation Using Statistical Models of Circuit Parameters.", "DBLP authors": ["Kamel Beznia", "Ahc\u00e8ne Bounceur", "Reinhardt Euler", "Salvador Mir"], "year": 2015, "MAG papers": [{"PaperId": 2067161261, "PaperTitle": "a tool for analog rf bist evaluation using statistical models of circuit parameters", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Fault-Aware Toolchain Approach for FPGA Fault Tolerance.", "DBLP authors": ["Adwait Gupte", "Sudhanshu Vyas", "Phillip H. Jones"], "year": 2015, "MAG papers": [{"PaperId": 2084986771, "PaperTitle": "a fault aware toolchain approach for fpga fault tolerance", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Binding against FPGA Replay Attacks.", "DBLP authors": ["Jiliang Zhang", "Yaping Lin", "Gang Qu"], "year": 2015, "MAG papers": [{"PaperId": 2013574495, "PaperTitle": "reconfigurable binding against fpga replay attacks", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of maryland college park": 1.0, "hunan university": 2.0}}], "source": "ES"}, {"DBLP title": "Design of Ultra-Low Power Scalable-Throughput Many-Core DSP Applications.", "DBLP authors": ["Meeta Srivastav", "Mohammed Ehteshamuddin", "Kyle Stegner", "Leyla Nazhandali"], "year": 2015, "MAG papers": [{"PaperId": 1189103277, "PaperTitle": "design of ultra low power scalable throughput many core dsp applications", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"virginia tech": 4.0}}], "source": "ES"}, {"DBLP title": "Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels.", "DBLP authors": ["Fahimeh Jafari", "Zhonghai Lu", "Axel Jantsch"], "year": 2015, "MAG papers": [{"PaperId": 1519206895, "PaperTitle": "least upper delay bound for vbr flows in networks on chip with virtual channels", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"vienna university of technology": 1.0, "royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Methodology to Recover RTL IP Functionality for Automatic Generation of SW Applications.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Sara Vinco"], "year": 2015, "MAG papers": [{"PaperId": 2144849043, "PaperTitle": "a methodology to recover rtl ip functionality for automatic generation of sw applications", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of verona": 1.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "High-Throughput Logic Timing Simulation on GPGPUs.", "DBLP authors": ["Stefan Holst", "Michael E. Imhof", "Hans-Joachim Wunderlich"], "year": 2015, "MAG papers": [{"PaperId": 2277653173, "PaperTitle": "high throughput logic timing simulation on gpgpus", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of stuttgart": 2.0, "kyushu institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Decoupling Capacitance Design Strategies for Power Delivery Networks with Power Gating.", "DBLP authors": ["Tong Xu", "Peng Li", "Savithri Sundareswaran"], "year": 2015, "MAG papers": [{"PaperId": 1683469016, "PaperTitle": "decoupling capacitance design strategies for power delivery networks with power gating", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 2.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Aging- and Variation-Aware Delay Monitoring Using Representative Critical Path Selection.", "DBLP authors": ["Farshad Firouzi", "Fangming Ye", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2015, "MAG papers": [{"PaperId": 2271673038, "PaperTitle": "aging and variation aware delay monitoring using representative critical path selection", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"duke university": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Scheduling Globally Asynchronous Locally Synchronous Programs for Guaranteed Response Times.", "DBLP authors": ["HeeJong Park", "Avinash Malik", "Zoran A. Salcic"], "year": 2015, "MAG papers": [{"PaperId": 2251243674, "PaperTitle": "scheduling globally asynchronous locally synchronous programs for guaranteed response times", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of auckland": 3.0}}], "source": "ES"}, {"DBLP title": "Explaining Software Failures by Cascade Fault Localization.", "DBLP authors": ["Qiuping Yi", "Zijiang Yang", "Jian Liu", "Chen Zhao", "Chao Wang"], "year": 2015, "MAG papers": [{"PaperId": 2251207443, "PaperTitle": "explaining software failures by cascade fault localization", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"chinese academy of sciences": 3.0, "western michigan university": 1.0, "virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "System-Level Observation Framework for Non-Intrusive Runtime Monitoring of Embedded Systems.", "DBLP authors": ["Jong Chul Lee", "Roman L. Lysecky"], "year": 2015, "MAG papers": [{"PaperId": 175278625, "PaperTitle": "system level observation framework for non intrusive runtime monitoring of embedded systems", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Lazy-RTGC: A Real-Time Lazy Garbage Collection Mechanism with Jointly Optimizing Average and Worst Performance for NAND Flash Memory Storage Systems.", "DBLP authors": ["Qi Zhang", "Xuandong Li", "Linzhang Wang", "Tian Zhang", "Yi Wang", "Zili Shao"], "year": 2015, "MAG papers": [{"PaperId": 2272962182, "PaperTitle": "lazy rtgc a real time lazy garbage collection mechanism with jointly optimizing average and worst performance for nand flash memory storage systems", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"nanjing university": 4.0, "hong kong polytechnic university": 2.0}}], "source": "ES"}, {"DBLP title": "Array Interleaving - An Energy-Efficient Data Layout Transformation.", "DBLP authors": ["Namita Sharma", "Preeti Ranjan Panda", "Francky Catthoor", "Praveen Raghavan", "Tom Vander Aa"], "year": 2015, "MAG papers": [{"PaperId": 2265966405, "PaperTitle": "array interleaving an energy efficient data layout transformation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indian institute of technology delhi": 2.0, "imec": 3.0}}], "source": "ES"}, {"DBLP title": "Layout-Aware Mixture Preparation of Biochemical Fluids on Application-Specific Digital Microfluidic Biochips.", "DBLP authors": ["Sudip Roy", "Partha Pratim Chakrabarti", "Srijan Kumar", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2015, "MAG papers": [{"PaperId": 2201606084, "PaperTitle": "layout aware mixture preparation of biochemical fluids on application specific digital microfluidic biochips", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"indian statistical institute": 1.0, "indian institute of technology kharagpur": 2.0, "indian institute of technology roorkee": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Generation of Unique IDs for Digital Chips through Analog Excitation.", "DBLP authors": ["Chandra K. H. Suresh", "Sule Ozev", "Ozgur Sinanoglu"], "year": 2015, "MAG papers": [{"PaperId": 1418844487, "PaperTitle": "adaptive generation of unique ids for digital chips through analog excitation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"new york university": 1.0, "new york university abu dhabi": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "H-Matrix-Based Finite-Element-Based Thermal Analysis for 3D ICs.", "DBLP authors": ["Hai-Bao Chen", "Ying-Chi Li", "Sheldon X.-D. Tan", "Xin Huang", "Hai Wang", "Ngai Wong"], "year": 2015, "MAG papers": [{"PaperId": 2158684602, "PaperTitle": "h matrix based finite element based thermal analysis for 3d ics", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of electronic science and technology of china": 1.0, "university of hong kong": 2.0, "shanghai jiao tong university": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "TCONMAP: Technology Mapping for Parameterised FPGA Configurations.", "DBLP authors": ["Karel Heyse", "Brahim Al Farisi", "Karel Bruneel", "Dirk Stroobandt"], "year": 2015, "MAG papers": [{"PaperId": 2155417261, "PaperTitle": "tconmap technology mapping for parameterised fpga configurations", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ghent university": 4.0}}], "source": "ES"}, {"DBLP title": "Component-Based Synthesis of Embedded Systems Using Satisfiability Modulo Theories.", "DBLP authors": ["Steffen Peter", "Tony Givargis"], "year": 2015, "MAG papers": [{"PaperId": 2009673834, "PaperTitle": "component based synthesis of embedded systems using satisfiability modulo theories", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "An Application Adaptation Approach to Mitigate the Impact of Dynamic Thermal Management on Video Encoding.", "DBLP authors": ["Ali Mirtar", "Sujit Dey", "Anand Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 2030570353, "PaperTitle": "an application adaptation approach to mitigate the impact of dynamic thermal management on video encoding", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 2.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "VSSD: Performance Isolation in a Solid-State Drive.", "DBLP authors": ["Da-Wei Chang", "Hsin-Hung Chen", "Wei-Jian Su"], "year": 2015, "MAG papers": [{"PaperId": 2017896829, "PaperTitle": "vssd performance isolation in a solid state drive", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Accurate Analysis and Prediction of Enterprise Service-Level Performance.", "DBLP authors": ["Qing Duan", "Abhishek Koneru", "Jun Zeng", "Krishnendu Chakrabarty", "Gary Dispoto"], "year": 2015, "MAG papers": [{"PaperId": 2029756330, "PaperTitle": "accurate analysis and prediction of enterprise service level performance", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hewlett packard": 2.0, "duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Implementing an Application-Specific Instruction-Set Processor for System-Level Dynamic Program Analysis Engines.", "DBLP authors": ["Ingoo Heo", "Minsu Kim", "Yongje Lee", "Changho Choi", "Jinyong Lee", "Brent ByungHoon Kang", "Yunheung Paek"], "year": 2015, "MAG papers": [{"PaperId": 2010435059, "PaperTitle": "implementing an application specific instruction set processor for system level dynamic program analysis engines", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"seoul national university": 4.0, "kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Constructing Large and Fast On-Chip Cache for Mobile Processors with Multilevel Cell STT-MRAM Technology.", "DBLP authors": ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2074836897, "PaperTitle": "constructing large and fast on chip cache for mobile processors with multilevel cell stt mram technology", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Architecting the Last-Level Cache for GPUs using STT-RAM Technology.", "DBLP authors": ["Mohammad Hossein Samavatian", "Mohammad Arjomand", "Ramin Bashizade", "Hamid Sarbazi-Azad"], "year": 2015, "MAG papers": [{"PaperId": 2063731364, "PaperTitle": "architecting the last level cache for gpus using stt ram technology", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"sharif university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration.", "DBLP authors": ["Leandro Soares Indrusiak", "James Harbin", "Osmar Marchi dos Santos"], "year": 2015, "MAG papers": [{"PaperId": 2022110509, "PaperTitle": "fast simulation of networks on chip with priority preemptive arbitration", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of york": 2.0, "universidade federal de santa maria": 1.0}}], "source": "ES"}, {"DBLP title": "FOLD: Extreme Static Test Compaction by Folding of Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "MAG papers": [{"PaperId": 2026790637, "PaperTitle": "fold extreme static test compaction by folding of functional test sequences", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Built-In Self-Test and Test Scheduling for Interposer-Based 2.5D IC.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty", "Sudipta Bhawmik"], "year": 2015, "MAG papers": [{"PaperId": 2067111338, "PaperTitle": "built in self test and test scheduling for interposer based 2 5d ic", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"duke university": 2.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Single-Event Multiple-Transient Characterization and Mitigation via Alternative Standard Cell Placement Methods.", "DBLP authors": ["Bradley T. Kiddie", "William H. Robinson", "Daniel B. Limbrick"], "year": 2015, "MAG papers": [{"PaperId": 2047468661, "PaperTitle": "single event multiple transient characterization and mitigation via alternative standard cell placement methods", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"vanderbilt university": 2.0, "north carolina agricultural and technical state university": 1.0}}], "source": "ES"}, {"DBLP title": "In-Scratchpad Memory Replication: Protecting Scratchpad Memories in Multicore Embedded Systems against Soft Errors.", "DBLP authors": ["Leila Delshadtehrani", "Hamed Farbeh", "Seyed Ghassem Miremadi"], "year": 2015, "MAG papers": [{"PaperId": 2046313076, "PaperTitle": "in scratchpad memory replication protecting scratchpad memories in multicore embedded systems against soft errors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing the Reliability of MLC NAND Flash Memory Systems by Read Channel Optimization.", "DBLP authors": ["Nikolaos Papandreou", "Thomas P. Parnell", "Haralampos Pozidis", "Thomas Mittelholzer", "Evangelos Eleftheriou", "Charles Camp", "Thomas Griffin", "Gary A. Tressler", "Andrew Walls"], "year": 2015, "MAG papers": [{"PaperId": 1994295486, "PaperTitle": "enhancing the reliability of mlc nand flash memory systems by read channel optimization", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ibm": 9.0}}], "source": "ES"}, {"DBLP title": "Impact of Cell Failure on Reliable Cross-Point Resistive Memory Design.", "DBLP authors": ["Cong Xu", "Dimin Niu", "Yang Zheng", "Shimeng Yu", "Yuan Xie"], "year": 2015, "MAG papers": [{"PaperId": 1983382740, "PaperTitle": "impact of cell failure on reliable cross point resistive memory design", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"pennsylvania state university": 3.0, "samsung": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Robust and Low-Power Digitally Programmable Delay Element Designs Employing Neuron-MOS Mechanism.", "DBLP authors": ["Renyuan Zhang", "Mineo Kaneko"], "year": 2015, "MAG papers": [{"PaperId": 2093452503, "PaperTitle": "robust and low power digitally programmable delay element designs employing neuron mos mechanism", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"japan advanced institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Use It or Lose It: Proactive, Deterministic Longevity in Future Chip Multiprocessors.", "DBLP authors": ["Hyungjun Kim", "Siva Bhanu Krishna Boga", "Arseniy Vitkovskiy", "Stavros Hadjitheophanous", "Paul V. Gratz", "Vassos Soteriou", "Maria K. Michael"], "year": 2015, "MAG papers": [{"PaperId": 2094339145, "PaperTitle": "use it or lose it proactive deterministic longevity in future chip multiprocessors", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cyprus": 2.0, "texas a m university": 3.0, "cyprus university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Improved Methodology for Resilient Design Implementation.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Jiajia Li", "Jos\u00e9 Pineda de Gyvez"], "year": 2015, "MAG papers": [{"PaperId": 1971700309, "PaperTitle": "an improved methodology for resilient design implementation", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california san diego": 2.0, "nxp semiconductors": 1.0, "ulsan national institute of science and technology": 1.0}}], "source": "ES"}]