2021,ACM TACO,"KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls.",João P. L. de Carvalho; Braedy Kuzma; Ivan Korostelev; José Nelson Amaral; Christopher Barton; José E. Moreira; Guido Araujo,https://doi.org/10.1145/3459010,top,J,no_arxiv,0
2021,Euro-Par,"Accelerating Graph Applications Using Phased Transactional Memory.",Catalina Munoz Morales; Rafael Murari; Joao P. L. de Carvalho; Bruno Chinelato Honorio; Alexandro Baldassin; Guido Araujo,https://doi.org/10.1007/978-3-030-85665-6_26,null,C,no_arxiv,0
2020,Euro-Par,"NV-PhTM: An Efficient Phase-Based Transactional System for Non-volatile Memory.",Alexandro Baldassin; Rafael Murari; João P. L. de Carvalho; Guido Araujo; Daniel Castro 0004; João Barreto 0001; Paolo Romano 0002,https://doi.org/10.1007/978-3-030-57675-2_30,null,C,no_arxiv,0
2020,IPDPS,"Improving Transactional Code Generation via Variable Annotation and Barrier Elision.",João P. L. de Carvalho; Bruno C. Honorio; Alexandro Baldassin; Guido Araujo,https://doi.org/10.1109/IPDPS47924.2020.00107,null,C,no_arxiv,0
2019,J. Parallel Distrib. Comput.,"Data-flow analysis and optimization for data coherence in heterogeneous architectures.",Rafael C. F. Sousa; Marcio Machado Pereira; Fernando Magno Quintão Pereira; Guido Araujo,https://doi.org/10.1016/j.jpdc.2019.04.004,null,J,no_arxiv,0
2019,IEEE TPDS,"The Case for Phase-Based Transactional Memory.",Joao P. L. de Carvalho; Guido Araujo; Alexandro Baldassin,https://doi.org/10.1109/TPDS.2018.2861712,top,J,no_arxiv,0
2019,MICRO,"Adding Tightly-Integrated Task Scheduling Acceleration to a RISC-V Multi-core Processor.",Lucas Morais; Vitor Silva; Alfredo Goldman; Carlos Álvarez 0001; Jaume Bosch; Michael Frank 0008; Guido Araujo,https://doi.org/10.1145/3352460.3358271,top,C,no_arxiv,0
2018,ACM TACO,"Cluster Programming using the OpenMP Accelerator Model.",Hervé Yviquel; Lauro Cruz; Guido Araujo,https://doi.org/10.1145/3226112,top,J,no_arxiv,0
2018,IEEE TPDS,"Using Hardware-Transactional-Memory Support to Implement Thread-Level Speculation.",Juan Salamanca 0001; José Nelson Amaral; Guido Araujo,https://doi.org/10.1109/TPDS.2017.2752169,top,J,no_arxiv,0
2018,PACT,"Automatic annotation of tasks in structured code.",Pedro Ramos; Gleison Souza Diniz Mendonca; Divino Soares; Guido Araújo; Fernando Magno Quintão Pereira,https://doi.org/10.1145/3243176.3243200,null,C,no_arxiv,0
2017,Euro-Par,"Performance Evaluation of Thread-Level Speculation in Off-the-Shelf Hardware Transactional Memories.",Juan Salamanca 0001; José Nelson Amaral; Guido Araujo,https://doi.org/10.1007/978-3-319-64203-1_44,null,C,no_arxiv,0
2017,ICPP,"The Cloud as an OpenMP Offloading Device.",Hervé Yviquel; Guido Araujo,https://doi.org/10.1109/ICPP.2017.44,null,C,no_arxiv,0
2017,ICS,"Revisiting phased transactional memory.",Joao P. L. de Carvalho; Guido Araujo; Alexandro Baldassin,https://doi.org/10.1145/3079079.3079094,null,C,no_arxiv,0
2022,TACO,"Using Barrier Elision to Improve Transactional Code Generation.",Bruno Chinelato Honorio; João P. L. de Carvalho; Catalina Munoz Morales; Alexandro Baldassin; Guido Araujo,https://doi.org/10.1145/3533318,top,J,no_arxiv,0
2017,TACO,"DawnCC: Automatic Annotation for Data Parallelism and Offloading.",Gleison Souza Diniz Mendonca; Breno Campos Ferreira Guimarães; Péricles Alves; Marcio Machado Pereira; Guido Araujo; Fernando Magno Quintão Pereira,https://doi.org/10.1145/3084540,top,J,no_arxiv,0
