
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. my_design, 1371, 258, 928, 0, 28, 0, 2, 1, 70
.	. CORECORDIC_C0, 922, 77, 847, 0, 0, 0, 0, 0, 0
.	.	. CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0, 922, 77, 847, 0, 0, 0, 0, 0, 0
.	.	.	. CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0, 922, 77, 847, 0, 0, 0, 0, 0, 0
.	.	.	.	. CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s, 770, 21, 779, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_0s, 18, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_10s, 53, 1, 53, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_11s, 53, 1, 54, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_12s, 53, 2, 54, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_13s, 53, 1, 54, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_14s, 37, 1, 54, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_15s, 36, 0, 38, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_1s, 48, 1, 46, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_2s, 52, 1, 53, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_3s, 52, 2, 53, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_4s, 52, 1, 53, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_5s, 52, 1, 53, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_6s, 52, 2, 53, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_7s, 53, 1, 53, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_8s, 53, 2, 54, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_par_calc_0_18_4_9s, 53, 1, 54, 0, 0, 0, 0, 0, 0
.	.	.	.	. cordic_coarse_post_rotator_16_0_1s, 32, 32, 34, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_kitDelay_reg_16_1s, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_kitDelay_reg_16_1s_1, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. cordic_coarse_pre_rotator_16s_0_1s, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_kitDelay_reg_16s_1s_0, 16, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_kitDelay_reg_2s_1s, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. cordic_kitDelay_reg_2s_18s, 36, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. cordic_kitRoundTop_18_16_1s_0s_1, 33, 6, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_kitRndEven_18_16_0, 33, 6, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. cordic_kitDelay_bit_reg_1s_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. cordic_kitDelay_reg_16_1s_0_1, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. cordic_kitDelay_reg_16_1s_0_2, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. cordic_kitRoundTop_18_16_1s_1s, 33, 6, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. cordic_kitRndEven_18_16, 33, 6, 17, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. cordic_kitDelay_bit_reg_1s, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. cordic_kitDelay_reg_16_1s_0, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. cordic_kitDelay_reg_16_1s_0_0, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	. COREFIR_PF_C0, 183, 87, 0, 0, 11, 0, 1, 0, 0
.	.	. COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1, 183, 87, 0, 0, 11, 0, 1, 0, 0
.	.	.	. COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2, 183, 87, 0, 0, 11, 0, 1, 0, 0
.	.	.	.	. enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_2, 183, 87, 0, 0, 11, 0, 1, 0, 0
.	.	.	.	.	. enum_dly_line_18x192_4_11_1_0, 20, 47, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. enum_kitDelay_reg_4_11, 20, 47, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. enum_g5_latency_adv_11_2_3_2_2_6_1, 15, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitCountS_5_10_1, 5, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_7_1, 7, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_kitDelay_bit_reg_5, 5, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_pad_g5_3_2_2_0_0_12_0_4_1, 24, 22, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_2, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_2_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_reg_4_7_1, 21, 21, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_row_g5_work_corefir_pf_c0_rtl_0layer1, 10, 1, 0, 0, 6, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_2_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1, 6, 1, 0, 0, 6, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1, 0, 1, 0, 0, 6, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_10layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_5layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_5layer1, 0, 1, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_10layer1, 0, 1, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_6layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_9layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_7layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_8layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_8layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_7layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_9layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_6layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_row_g5_work_corefir_pf_c0_rtl_1layer1, 109, 1, 0, 0, 5, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_2_0_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_2_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_0_1, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_reg_48_2, 96, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1, 6, 1, 0, 0, 5, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_0_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_1, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1, 0, 1, 0, 0, 5, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_0layer1, 0, 1, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_4layer1, 0, 1, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_1layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_3layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_2layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_2layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_3layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_1layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_4layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_0layer1, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	. COREFIR_PF_C0_0, 168, 75, 0, 0, 11, 0, 1, 0, 0
.	.	. COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1_0, 168, 75, 0, 0, 11, 0, 1, 0, 0
.	.	.	. COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2_0, 168, 75, 0, 0, 11, 0, 1, 0, 0
.	.	.	.	. enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_2_0, 168, 75, 0, 0, 11, 0, 1, 0, 0
.	.	.	.	.	. enum_dly_line_18x192_4_11_1_1, 20, 47, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. enum_kitDelay_reg_4_11_0, 20, 47, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. enum_g5_latency_adv_11_2_3_2_6_1_0, 13, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitCountS_5_10_1_0, 5, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_7_1_0, 7, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_pad_g5_3_2_2_0_12_0_4_1_0, 16, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_2_1, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_reg_4_7_1_0, 14, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0, 10, 1, 0, 0, 6, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_2_0_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_2_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_0, 6, 1, 0, 0, 6, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_0_2, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_2, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1_0, 0, 1, 0, 0, 6, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_10layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_5layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_5layer1_0, 0, 1, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_10layer1_0, 0, 1, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_6layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_9layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_7layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_8layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_8layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_7layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_9layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_6layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	. enum_row_g5_work_corefir_pf_c0_rtl_1layer1_0, 109, 1, 0, 0, 5, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_2_0_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_2_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_0_4, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_kitDelay_reg_48_2_0, 96, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_0, 6, 1, 0, 0, 5, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_0_3, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_kitDelay_bit_reg_attr_3_3, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1_0, 0, 1, 0, 0, 5, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_0layer1_0, 0, 1, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_4layer1_0, 0, 1, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_1layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_3layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_2layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_2layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_3layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_1layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. enum_tap_g5_work_corefir_pf_c0_rtl_4layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_0layer1_0, 0, 0, 0, 0, 1, 0, 0, 0, 0
.	. combiner, 65, 0, 65, 0, 0, 0, 0, 0, 0
.	. four_pr, 8, 7, 0, 0, 0, 0, 0, 0, 0
.	. modulator, 0, 0, 0, 0, 6, 0, 0, 0, 0
.	. phase_counter, 16, 1, 16, 0, 0, 0, 0, 0, 0
.	. upsampler, 9, 10, 0, 0, 0, 0, 0, 0, 0