<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\gwsynthesis\gw138.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\gw138.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\gw138.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 11 20:35:20 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>15538</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>20785</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>12</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk100</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk100M </td>
</tr>
<tr>
<td>clk_x1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>mem400</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk100</td>
<td>100.000(MHz)</td>
<td>168.209(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_x1</td>
<td>100.000(MHz)</td>
<td>100.013(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>mem400</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>194.293(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>134.550(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem400</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem400</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.001</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_5_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>9.684</td>
</tr>
<tr>
<td>2</td>
<td>0.001</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_6_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>9.684</td>
</tr>
<tr>
<td>3</td>
<td>0.001</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_8_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>9.684</td>
</tr>
<tr>
<td>4</td>
<td>0.006</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_2_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>9.679</td>
</tr>
<tr>
<td>5</td>
<td>0.006</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_7_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>9.679</td>
</tr>
<tr>
<td>6</td>
<td>0.006</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_10_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>9.679</td>
</tr>
<tr>
<td>7</td>
<td>0.008</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_18_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.681</td>
</tr>
<tr>
<td>8</td>
<td>0.008</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_20_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.681</td>
</tr>
<tr>
<td>9</td>
<td>0.008</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_1_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>9.686</td>
</tr>
<tr>
<td>10</td>
<td>0.008</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_3_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>9.686</td>
</tr>
<tr>
<td>11</td>
<td>0.008</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_4_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>9.686</td>
</tr>
<tr>
<td>12</td>
<td>0.104</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_22_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>9.575</td>
</tr>
<tr>
<td>13</td>
<td>0.104</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_23_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>9.575</td>
</tr>
<tr>
<td>14</td>
<td>0.206</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_16_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.483</td>
</tr>
<tr>
<td>15</td>
<td>0.206</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_19_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.483</td>
</tr>
<tr>
<td>16</td>
<td>0.206</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_21_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.483</td>
</tr>
<tr>
<td>17</td>
<td>0.208</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_11_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>9.483</td>
</tr>
<tr>
<td>18</td>
<td>0.208</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_12_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>9.483</td>
</tr>
<tr>
<td>19</td>
<td>0.216</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_17_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.473</td>
</tr>
<tr>
<td>20</td>
<td>0.297</td>
<td>u_ddr3/gw3_top/u_eye_calib/cnt_r[0]_0_s3/Q</td>
<td>u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s1/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>9.410</td>
</tr>
<tr>
<td>21</td>
<td>0.306</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts_rr_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TX0</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.091</td>
<td>9.340</td>
</tr>
<tr>
<td>22</td>
<td>0.357</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[3].rburst_neg_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_34_s1/CE</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.374</td>
<td>4.706</td>
</tr>
<tr>
<td>23</td>
<td>0.424</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_0_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.004</td>
<td>9.269</td>
</tr>
<tr>
<td>24</td>
<td>0.424</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_13_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.004</td>
<td>9.269</td>
</tr>
<tr>
<td>25</td>
<td>0.424</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
<td>u_ddr_test/num_ok_14_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.004</td>
<td>9.269</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.341</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-3.453</td>
<td>1.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.367</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_rdy_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.192</td>
<td>1.109</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.105</td>
<td>u_ddr_test/app_en_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[6]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.179</td>
<td>1.358</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.053</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.177</td>
<td>1.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.933</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[10]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.177</td>
<td>1.528</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.711</td>
<td>u_ddr_test/state_2_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.167</td>
<td>1.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.537</td>
<td>u_ddr_test/state_0_s5/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.172</td>
<td>1.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.417</td>
<td>u_ddr_test/app_wdf_data_255_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[5]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.172</td>
<td>2.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.417</td>
<td>u_ddr_test/app_wdf_data_255_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[4]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.172</td>
<td>2.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.324</td>
<td>u_ddr_test/app_wdf_data_255_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[11]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.172</td>
<td>2.132</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.233</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.754</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.198</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/full_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]</td>
<td>clk_x1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-2.151</td>
<td>2.238</td>
</tr>
<tr>
<td>13</td>
<td>0.054</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_116_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.296</td>
</tr>
<tr>
<td>14</td>
<td>0.054</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_114_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[6]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.296</td>
</tr>
<tr>
<td>15</td>
<td>0.058</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_118_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[10]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.296</td>
</tr>
<tr>
<td>16</td>
<td>0.062</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_14_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.304</td>
</tr>
<tr>
<td>17</td>
<td>0.062</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_10_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[10]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.304</td>
</tr>
<tr>
<td>18</td>
<td>0.078</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_56_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[20]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.306</td>
</tr>
<tr>
<td>19</td>
<td>0.156</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_16_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[16]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.397</td>
</tr>
<tr>
<td>20</td>
<td>0.156</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_12_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.397</td>
</tr>
<tr>
<td>21</td>
<td>0.169</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[15]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.416</td>
</tr>
<tr>
<td>22</td>
<td>0.169</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.416</td>
</tr>
<tr>
<td>23</td>
<td>0.169</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[13]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.416</td>
</tr>
<tr>
<td>24</td>
<td>0.169</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.416</td>
</tr>
<tr>
<td>25</td>
<td>0.174</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_138_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[30]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.416</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.144</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.374</td>
<td>5.100</td>
</tr>
<tr>
<td>2</td>
<td>1.146</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.372</td>
<td>5.100</td>
</tr>
<tr>
<td>3</td>
<td>1.146</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.372</td>
<td>5.100</td>
</tr>
<tr>
<td>4</td>
<td>1.146</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.372</td>
<td>5.100</td>
</tr>
<tr>
<td>5</td>
<td>1.361</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.376</td>
<td>4.881</td>
</tr>
<tr>
<td>6</td>
<td>1.361</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.376</td>
<td>4.881</td>
</tr>
<tr>
<td>7</td>
<td>1.370</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.366</td>
<td>4.881</td>
</tr>
<tr>
<td>8</td>
<td>1.370</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.366</td>
<td>4.881</td>
</tr>
<tr>
<td>9</td>
<td>1.383</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.362</td>
<td>4.873</td>
</tr>
<tr>
<td>10</td>
<td>1.579</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.385</td>
<td>4.654</td>
</tr>
<tr>
<td>11</td>
<td>1.579</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.385</td>
<td>4.654</td>
</tr>
<tr>
<td>12</td>
<td>1.579</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.385</td>
<td>4.654</td>
</tr>
<tr>
<td>13</td>
<td>1.581</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.383</td>
<td>4.654</td>
</tr>
<tr>
<td>14</td>
<td>1.589</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.364</td>
<td>4.664</td>
</tr>
<tr>
<td>15</td>
<td>1.589</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.364</td>
<td>4.664</td>
</tr>
<tr>
<td>16</td>
<td>1.589</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.364</td>
<td>4.664</td>
</tr>
<tr>
<td>17</td>
<td>1.589</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.364</td>
<td>4.664</td>
</tr>
<tr>
<td>18</td>
<td>1.607</td>
<td>rcnt_9_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.374</td>
<td>4.637</td>
</tr>
<tr>
<td>19</td>
<td>1.740</td>
<td>rcnt_9_s0/Q</td>
<td>uart_wdata_3_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.396</td>
<td>4.482</td>
</tr>
<tr>
<td>20</td>
<td>1.740</td>
<td>rcnt_9_s0/Q</td>
<td>cnt_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.396</td>
<td>4.482</td>
</tr>
<tr>
<td>21</td>
<td>1.740</td>
<td>rcnt_9_s0/Q</td>
<td>cnt_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.396</td>
<td>4.482</td>
</tr>
<tr>
<td>22</td>
<td>1.740</td>
<td>rcnt_9_s0/Q</td>
<td>cnt_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.396</td>
<td>4.482</td>
</tr>
<tr>
<td>23</td>
<td>1.758</td>
<td>rcnt_9_s0/Q</td>
<td>cnt_0_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.386</td>
<td>4.473</td>
</tr>
<tr>
<td>24</td>
<td>1.758</td>
<td>rcnt_9_s0/Q</td>
<td>uart_wdata_5_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.386</td>
<td>4.473</td>
</tr>
<tr>
<td>25</td>
<td>1.758</td>
<td>rcnt_9_s0/Q</td>
<td>uart_wdata_7_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>clk100:[R]</td>
<td>10.000</td>
<td>3.386</td>
<td>4.473</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.525</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.169</td>
<td>0.540</td>
</tr>
<tr>
<td>2</td>
<td>0.664</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.159</td>
<td>0.669</td>
</tr>
<tr>
<td>3</td>
<td>0.664</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>sys_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.159</td>
<td>0.669</td>
</tr>
<tr>
<td>4</td>
<td>1.787</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.634</td>
</tr>
<tr>
<td>5</td>
<td>1.787</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.634</td>
</tr>
<tr>
<td>6</td>
<td>1.924</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.771</td>
</tr>
<tr>
<td>7</td>
<td>1.924</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.771</td>
</tr>
<tr>
<td>8</td>
<td>1.924</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.771</td>
</tr>
<tr>
<td>9</td>
<td>1.924</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.771</td>
</tr>
<tr>
<td>10</td>
<td>1.924</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.771</td>
</tr>
<tr>
<td>11</td>
<td>1.924</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>1.771</td>
</tr>
<tr>
<td>12</td>
<td>1.929</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>1.771</td>
</tr>
<tr>
<td>13</td>
<td>1.929</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>1.771</td>
</tr>
<tr>
<td>14</td>
<td>1.929</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>1.771</td>
</tr>
<tr>
<td>15</td>
<td>1.929</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>1.771</td>
</tr>
<tr>
<td>16</td>
<td>1.929</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>1.771</td>
</tr>
<tr>
<td>17</td>
<td>1.929</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>1.771</td>
</tr>
<tr>
<td>18</td>
<td>1.929</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>1.771</td>
</tr>
<tr>
<td>19</td>
<td>2.035</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.043</td>
<td>1.889</td>
</tr>
<tr>
<td>20</td>
<td>2.035</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.043</td>
<td>1.889</td>
</tr>
<tr>
<td>21</td>
<td>2.037</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.038</td>
<td>1.886</td>
</tr>
<tr>
<td>22</td>
<td>2.037</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.038</td>
<td>1.886</td>
</tr>
<tr>
<td>23</td>
<td>2.037</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.038</td>
<td>1.886</td>
</tr>
<tr>
<td>24</td>
<td>2.037</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.038</td>
<td>1.886</td>
</tr>
<tr>
<td>25</td>
<td>2.037</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.038</td>
<td>1.886</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.625</td>
<td>3.625</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.625</td>
<td>3.625</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.625</td>
<td>3.625</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.625</td>
<td>3.625</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>2.625</td>
<td>3.625</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_3_s</td>
</tr>
<tr>
<td>6</td>
<td>2.625</td>
<td>3.625</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s</td>
</tr>
<tr>
<td>7</td>
<td>2.625</td>
<td>3.625</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s</td>
</tr>
<tr>
<td>8</td>
<td>2.625</td>
<td>3.625</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>2.629</td>
<td>3.629</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>2.629</td>
<td>3.629</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[2][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.877</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[2][B]</td>
<td>u_ddr_test/num_ok_5_s0/CLK</td>
</tr>
<tr>
<td>12.566</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C111[2][B]</td>
<td>u_ddr_test/num_ok_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.270%; route: 7.823, 80.780%; tC2Q: 0.382, 3.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[2][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.877</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[2][A]</td>
<td>u_ddr_test/num_ok_6_s0/CLK</td>
</tr>
<tr>
<td>12.566</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C111[2][A]</td>
<td>u_ddr_test/num_ok_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.270%; route: 7.823, 80.780%; tC2Q: 0.382, 3.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.564</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[3][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.877</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[3][A]</td>
<td>u_ddr_test/num_ok_8_s0/CLK</td>
</tr>
<tr>
<td>12.566</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C111[3][A]</td>
<td>u_ddr_test/num_ok_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.270%; route: 7.823, 80.780%; tC2Q: 0.382, 3.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.559</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[1][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.877</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[1][B]</td>
<td>u_ddr_test/num_ok_2_s0/CLK</td>
</tr>
<tr>
<td>12.566</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C111[1][B]</td>
<td>u_ddr_test/num_ok_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.278%; route: 7.818, 80.770%; tC2Q: 0.382, 3.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.559</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.877</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td>u_ddr_test/num_ok_7_s0/CLK</td>
</tr>
<tr>
<td>12.566</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C111[0][A]</td>
<td>u_ddr_test/num_ok_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.278%; route: 7.818, 80.770%; tC2Q: 0.382, 3.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.559</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[1][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.877</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[1][A]</td>
<td>u_ddr_test/num_ok_10_s0/CLK</td>
</tr>
<tr>
<td>12.566</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C111[1][A]</td>
<td>u_ddr_test/num_ok_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.278%; route: 7.818, 80.770%; tC2Q: 0.382, 3.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.877, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.562</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][B]</td>
<td>u_ddr_test/num_ok_18_s0/CLK</td>
</tr>
<tr>
<td>12.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C112[2][B]</td>
<td>u_ddr_test/num_ok_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.274%; route: 7.820, 80.775%; tC2Q: 0.382, 3.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.562</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[2][A]</td>
<td>u_ddr_test/num_ok_20_s0/CLK</td>
</tr>
<tr>
<td>12.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C112[2][A]</td>
<td>u_ddr_test/num_ok_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.274%; route: 7.820, 80.775%; tC2Q: 0.382, 3.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.567</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[2][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.886</td>
<td>2.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[2][B]</td>
<td>u_ddr_test/num_ok_1_s0/CLK</td>
</tr>
<tr>
<td>12.575</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C112[2][B]</td>
<td>u_ddr_test/num_ok_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.266%; route: 7.825, 80.785%; tC2Q: 0.382, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.886, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.567</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[3][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.886</td>
<td>2.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[3][A]</td>
<td>u_ddr_test/num_ok_3_s0/CLK</td>
</tr>
<tr>
<td>12.575</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C112[3][A]</td>
<td>u_ddr_test/num_ok_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.266%; route: 7.825, 80.785%; tC2Q: 0.382, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.886, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.567</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[3][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.886</td>
<td>2.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[3][B]</td>
<td>u_ddr_test/num_ok_4_s0/CLK</td>
</tr>
<tr>
<td>12.575</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C112[3][B]</td>
<td>u_ddr_test/num_ok_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.266%; route: 7.825, 80.785%; tC2Q: 0.382, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.886, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.456</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.871</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][B]</td>
<td>u_ddr_test/num_ok_22_s0/CLK</td>
</tr>
<tr>
<td>12.560</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C111[0][B]</td>
<td>u_ddr_test/num_ok_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.444%; route: 7.714, 80.561%; tC2Q: 0.382, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.871, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.456</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.871</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[0][A]</td>
<td>u_ddr_test/num_ok_23_s0/CLK</td>
</tr>
<tr>
<td>12.560</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C111[0][A]</td>
<td>u_ddr_test/num_ok_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.444%; route: 7.714, 80.561%; tC2Q: 0.382, 3.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.871, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.363</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[0][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[0][B]</td>
<td>u_ddr_test/num_ok_16_s0/CLK</td>
</tr>
<tr>
<td>12.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C114[0][B]</td>
<td>u_ddr_test/num_ok_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.595%; route: 7.621, 80.372%; tC2Q: 0.382, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.363</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[3][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[3][A]</td>
<td>u_ddr_test/num_ok_19_s0/CLK</td>
</tr>
<tr>
<td>12.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C114[3][A]</td>
<td>u_ddr_test/num_ok_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.595%; route: 7.621, 80.372%; tC2Q: 0.382, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.363</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[2][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[2][B]</td>
<td>u_ddr_test/num_ok_21_s0/CLK</td>
</tr>
<tr>
<td>12.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C114[2][B]</td>
<td>u_ddr_test/num_ok_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.595%; route: 7.621, 80.372%; tC2Q: 0.382, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.363</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C114[3][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.882</td>
<td>2.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C114[3][A]</td>
<td>u_ddr_test/num_ok_11_s0/CLK</td>
</tr>
<tr>
<td>12.571</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C114[3][A]</td>
<td>u_ddr_test/num_ok_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.595%; route: 7.621, 80.372%; tC2Q: 0.382, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.883, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.363</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C114[2][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.882</td>
<td>2.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C114[2][B]</td>
<td>u_ddr_test/num_ok_12_s0/CLK</td>
</tr>
<tr>
<td>12.571</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C114[2][B]</td>
<td>u_ddr_test/num_ok_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.595%; route: 7.621, 80.372%; tC2Q: 0.382, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.883, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.353</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[1][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[1][A]</td>
<td>u_ddr_test/num_ok_17_s0/CLK</td>
</tr>
<tr>
<td>12.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C112[1][A]</td>
<td>u_ddr_test/num_ok_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.611%; route: 7.611, 80.351%; tC2Q: 0.382, 4.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.603</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_eye_calib/cnt_r[0]_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.896</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[1][A]</td>
<td>u_ddr3/gw3_top/u_eye_calib/cnt_r[0]_0_s3/CLK</td>
</tr>
<tr>
<td>3.278</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R54C97[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_eye_calib/cnt_r[0]_0_s3/Q</td>
</tr>
<tr>
<td>10.609</td>
<td>7.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C44[3][A]</td>
<td>u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s9/I2</td>
</tr>
<tr>
<td>11.183</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C44[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s9/F</td>
</tr>
<tr>
<td>11.356</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C43[0][A]</td>
<td>u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s5/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C43[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s5/F</td>
</tr>
<tr>
<td>11.866</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C43[1][A]</td>
<td>u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s3/I1</td>
</tr>
<tr>
<td>12.154</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C43[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s3/F</td>
</tr>
<tr>
<td>12.306</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C43[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.914</td>
<td>2.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C43[2][A]</td>
<td>u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s1/CLK</td>
</tr>
<tr>
<td>12.603</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C43[2][A]</td>
<td>u_ddr3/gw3_top/u_eye_calib/eye_calib_error2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.370, 14.559%; route: 7.657, 81.376%; tC2Q: 0.382, 4.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.914, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.926</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C43[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts_rr_s0/CLK</td>
</tr>
<tr>
<td>3.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C43[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts_rr_s0/Q</td>
</tr>
<tr>
<td>3.898</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C39[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n257_s2/I0</td>
</tr>
<tr>
<td>4.477</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R54C39[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n257_s2/F</td>
</tr>
<tr>
<td>12.266</td>
<td>7.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL107[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TX0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.835</td>
<td>2.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL107[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>12.572</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL107[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.926, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 6.196%; route: 8.379, 89.708%; tC2Q: 0.382, 4.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.835, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.606</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[3].rburst_neg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_34_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.543</td>
<td>2.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C73[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[3].rburst_neg_s0/CLK</td>
</tr>
<tr>
<td>7.977</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R67C73[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[3].rburst_neg_s0/Q</td>
</tr>
<tr>
<td>8.128</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C73[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[3].rburst_t_s0/I1</td>
</tr>
<tr>
<td>8.707</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C73[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[3].rburst_t_s0/F</td>
</tr>
<tr>
<td>9.584</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C79[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_39_s3/I0</td>
</tr>
<tr>
<td>10.092</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R68C79[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_39_s3/F</td>
</tr>
<tr>
<td>12.249</td>
<td>2.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_34_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.917</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_34_s1/CLK</td>
</tr>
<tr>
<td>12.606</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C84[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_34_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.543, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.086, 23.081%; route: 3.186, 67.703%; tC2Q: 0.434, 9.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C114[0][B]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C114[0][B]</td>
<td>u_ddr_test/num_ok_0_s0/CLK</td>
</tr>
<tr>
<td>12.573</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C114[0][B]</td>
<td>u_ddr_test/num_ok_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.954%; route: 7.408, 79.919%; tC2Q: 0.382, 4.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C114[2][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C114[2][A]</td>
<td>u_ddr_test/num_ok_13_s0/CLK</td>
</tr>
<tr>
<td>12.573</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C114[2][A]</td>
<td>u_ddr_test/num_ok_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.954%; route: 7.408, 79.919%; tC2Q: 0.382, 4.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr_test/num_ok_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.881</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C136[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_245_s0/Q</td>
</tr>
<tr>
<td>5.546</td>
<td>2.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td>u_ddr_test/num_ok_23_s78/I2</td>
</tr>
<tr>
<td>5.837</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C119[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s78/F</td>
</tr>
<tr>
<td>8.028</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>u_ddr_test/num_ok_23_s25/I1</td>
</tr>
<tr>
<td>8.317</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s25/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td>u_ddr_test/num_ok_23_s10/I3</td>
</tr>
<tr>
<td>8.638</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C136[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s10/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td>u_ddr_test/num_ok_23_s5/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[1][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s5/F</td>
</tr>
<tr>
<td>11.459</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C115[3][B]</td>
<td>u_ddr_test/num_ok_23_s4/I0</td>
</tr>
<tr>
<td>11.751</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R52C115[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/num_ok_23_s4/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C114[3][A]</td>
<td style=" font-weight:bold;">u_ddr_test/num_ok_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C114[3][A]</td>
<td>u_ddr_test/num_ok_14_s0/CLK</td>
</tr>
<tr>
<td>12.573</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C114[3][A]</td>
<td>u_ddr_test/num_ok_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 15.954%; route: 7.408, 79.919%; tC2Q: 0.382, 4.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.396</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.261</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C138[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_rdy_s0/CLK</td>
</tr>
<tr>
<td>21.441</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R66C138[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_rdy_s0/Q</td>
</tr>
<tr>
<td>22.370</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.929, 83.766%; tC2Q: 0.180, 16.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr_test/app_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[3][A]</td>
<td>u_ddr_test/app_en_s0/CLK</td>
</tr>
<tr>
<td>21.454</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R53C115[3][A]</td>
<td style=" font-weight:bold;">u_ddr_test/app_en_s0/Q</td>
</tr>
<tr>
<td>22.632</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.178, 86.740%; tC2Q: 0.180, 13.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C116[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0/CLK</td>
</tr>
<tr>
<td>21.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R51C116[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0/Q</td>
</tr>
<tr>
<td>22.684</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.228, 87.211%; tC2Q: 0.180, 12.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C116[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0/CLK</td>
</tr>
<tr>
<td>21.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R51C116[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0/Q</td>
</tr>
<tr>
<td>22.804</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.348, 88.216%; tC2Q: 0.180, 11.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr_test/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C113[2][A]</td>
<td>u_ddr_test/state_2_s1/CLK</td>
</tr>
<tr>
<td>21.466</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R54C113[2][A]</td>
<td style=" font-weight:bold;">u_ddr_test/state_2_s1/Q</td>
</tr>
<tr>
<td>21.606</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C114[3][B]</td>
<td>u_ddr_test/u_ddr_test_7_s/I1</td>
</tr>
<tr>
<td>21.853</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R54C114[3][B]</td>
<td style=" background: #97FFFF;">u_ddr_test/u_ddr_test_7_s/F</td>
</tr>
<tr>
<td>23.026</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 14.224%; route: 1.312, 75.431%; tC2Q: 0.180, 10.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr_test/state_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[0][B]</td>
<td>u_ddr_test/state_0_s5/CLK</td>
</tr>
<tr>
<td>21.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R54C112[0][B]</td>
<td style=" font-weight:bold;">u_ddr_test/state_0_s5/Q</td>
</tr>
<tr>
<td>22.083</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C116[0][A]</td>
<td>u_ddr_test/u_ddr_test_8_s/I1</td>
</tr>
<tr>
<td>22.266</td>
<td>0.183</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C116[0][A]</td>
<td style=" background: #97FFFF;">u_ddr_test/u_ddr_test_8_s/F</td>
</tr>
<tr>
<td>23.200</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 9.511%; route: 1.556, 81.107%; tC2Q: 0.180, 9.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr_test/app_wdf_data_255_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C116[0][A]</td>
<td>u_ddr_test/app_wdf_data_255_s0/CLK</td>
</tr>
<tr>
<td>21.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>133</td>
<td>R54C116[0][A]</td>
<td style=" font-weight:bold;">u_ddr_test/app_wdf_data_255_s0/Q</td>
</tr>
<tr>
<td>23.320</td>
<td>1.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.859, 91.171%; tC2Q: 0.180, 8.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr_test/app_wdf_data_255_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C116[0][A]</td>
<td>u_ddr_test/app_wdf_data_255_s0/CLK</td>
</tr>
<tr>
<td>21.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>133</td>
<td>R54C116[0][A]</td>
<td style=" font-weight:bold;">u_ddr_test/app_wdf_data_255_s0/Q</td>
</tr>
<tr>
<td>23.320</td>
<td>1.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.859, 91.171%; tC2Q: 0.180, 8.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr_test/app_wdf_data_255_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C116[0][A]</td>
<td>u_ddr_test/app_wdf_data_255_s0/CLK</td>
</tr>
<tr>
<td>21.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>133</td>
<td>R54C116[0][A]</td>
<td style=" font-weight:bold;">u_ddr_test/app_wdf_data_255_s0/Q</td>
</tr>
<tr>
<td>23.413</td>
<td>1.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.952, 91.559%; tC2Q: 0.180, 8.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>103.454</td>
<td>2.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>103.634</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R53C140[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/Q</td>
</tr>
<tr>
<td>103.754</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C141[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/n701_s1/I1</td>
</tr>
<tr>
<td>104.011</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C141[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n701_s1/F</td>
</tr>
<tr>
<td>104.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C141[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.208</td>
<td>2.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C141[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>104.243</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>104.244</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C141[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.559%; route: 2.778, 80.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 46.188%; route: 0.120, 21.525%; tC2Q: 0.180, 32.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.106%; route: 2.857, 67.894%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.302</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/full_s0/CLK</td>
</tr>
<tr>
<td>21.482</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R59C110[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/full_s0/Q</td>
</tr>
<tr>
<td>22.427</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C116[3][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_ready_d_s0/I0</td>
</tr>
<tr>
<td>22.612</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C116[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_ready_d_s0/F</td>
</tr>
<tr>
<td>23.539</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>23.453</td>
<td>2.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>23.488</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>23.737</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 8.268%; route: 1.873, 83.687%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.563%; route: 2.777, 80.437%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_116_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_116_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_116_s0/Q</td>
</tr>
<tr>
<td>1.576</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.523</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_114_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_114_s0/Q</td>
</tr>
<tr>
<td>1.576</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.523</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_118_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_118_s0/CLK</td>
</tr>
<tr>
<td>1.465</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C132[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_118_s0/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.523</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_14_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C126[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_14_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.533</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_10_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C126[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_10_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.533</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_56_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_56_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_56_s0/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 41.224%; tC2Q: 0.180, 58.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_16_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C126[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_16_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.533</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_12_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C126[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_12_s0/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.533</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C139[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C139[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C139[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C139[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C139[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_138_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_138_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_138_s0/Q</td>
</tr>
<tr>
<td>1.696</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.523</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>11.168</td>
<td>4.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C81[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C81[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>12.659</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
<tr>
<td>12.312</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C81[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.374</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.338%; route: 4.241, 83.162%; tC2Q: 0.382, 7.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>11.168</td>
<td>4.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.696</td>
<td>2.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>12.661</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
<tr>
<td>12.314</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C81[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.338%; route: 4.241, 83.162%; tC2Q: 0.382, 7.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.696, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>11.168</td>
<td>4.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.696</td>
<td>2.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>12.661</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td>12.314</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C81[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.338%; route: 4.241, 83.162%; tC2Q: 0.382, 7.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.696, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>11.168</td>
<td>4.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.696</td>
<td>2.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>12.661</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
<tr>
<td>12.314</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.338%; route: 4.241, 83.162%; tC2Q: 0.382, 7.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.696, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.949</td>
<td>3.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C81[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.693</td>
<td>2.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C81[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0/CLK</td>
</tr>
<tr>
<td>12.658</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0</td>
</tr>
<tr>
<td>12.310</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C81[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.376</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.757%; route: 4.023, 82.407%; tC2Q: 0.382, 7.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.692, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.949</td>
<td>3.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C81[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.693</td>
<td>2.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C81[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>12.658</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>12.310</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C81[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.376</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.757%; route: 4.023, 82.407%; tC2Q: 0.382, 7.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.692, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.949</td>
<td>3.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C82[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.702</td>
<td>2.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C82[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>12.667</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
<tr>
<td>12.319</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C82[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.366</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.757%; route: 4.023, 82.407%; tC2Q: 0.382, 7.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.702, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.949</td>
<td>3.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C82[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.702</td>
<td>2.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C82[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>12.667</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td>12.319</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C82[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.366</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.757%; route: 4.023, 82.407%; tC2Q: 0.382, 7.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.702, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.941</td>
<td>3.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C86[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.706</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C86[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>12.671</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td>12.323</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C86[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 9.774%; route: 4.014, 82.376%; tC2Q: 0.382, 7.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.722</td>
<td>3.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.683</td>
<td>2.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/CLK</td>
</tr>
<tr>
<td>12.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.234%; route: 3.795, 81.547%; tC2Q: 0.382, 8.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.722</td>
<td>3.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.683</td>
<td>2.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>12.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.234%; route: 3.795, 81.547%; tC2Q: 0.382, 8.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.722</td>
<td>3.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C80[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.683</td>
<td>2.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C80[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLK</td>
</tr>
<tr>
<td>12.648</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C80[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.234%; route: 3.795, 81.547%; tC2Q: 0.382, 8.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.722</td>
<td>3.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C80[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.685</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C80[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0/CLK</td>
</tr>
<tr>
<td>12.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0</td>
</tr>
<tr>
<td>12.302</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C80[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.234%; route: 3.795, 81.547%; tC2Q: 0.382, 8.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.732</td>
<td>3.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C82[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.704</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C82[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>12.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1</td>
</tr>
<tr>
<td>12.321</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C82[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.364</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.212%; route: 3.805, 81.587%; tC2Q: 0.382, 8.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.704, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.732</td>
<td>3.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C82[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.704</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C82[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>12.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1</td>
</tr>
<tr>
<td>12.321</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C82[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.364</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.212%; route: 3.805, 81.587%; tC2Q: 0.382, 8.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.704, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.732</td>
<td>3.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C82[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.704</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C82[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>12.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td>12.321</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C82[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.364</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.212%; route: 3.805, 81.587%; tC2Q: 0.382, 8.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.704, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.732</td>
<td>3.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C82[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.704</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C82[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>12.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
<tr>
<td>12.321</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C82[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.364</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.212%; route: 3.805, 81.587%; tC2Q: 0.382, 8.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.704, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.705</td>
<td>3.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C79[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.694</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C79[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0/CLK</td>
</tr>
<tr>
<td>12.659</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0</td>
</tr>
<tr>
<td>12.312</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C79[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.374</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.271%; route: 3.778, 81.480%; tC2Q: 0.382, 8.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_wdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.550</td>
<td>3.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C104[0][B]</td>
<td style=" font-weight:bold;">uart_wdata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.672</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[0][B]</td>
<td>uart_wdata_3_s1/CLK</td>
</tr>
<tr>
<td>12.637</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_wdata_3_s1</td>
</tr>
<tr>
<td>12.290</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C104[0][B]</td>
<td>uart_wdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.626%; route: 3.623, 80.839%; tC2Q: 0.382, 8.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.550</td>
<td>3.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C104[2][A]</td>
<td style=" font-weight:bold;">cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.672</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[2][A]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>12.637</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td>12.290</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C104[2][A]</td>
<td>cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.626%; route: 3.623, 80.839%; tC2Q: 0.382, 8.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.550</td>
<td>3.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C104[1][B]</td>
<td style=" font-weight:bold;">cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.672</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[1][B]</td>
<td>cnt_2_s0/CLK</td>
</tr>
<tr>
<td>12.637</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td>12.290</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C104[1][B]</td>
<td>cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.626%; route: 3.623, 80.839%; tC2Q: 0.382, 8.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.550</td>
<td>3.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C104[1][A]</td>
<td style=" font-weight:bold;">cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.672</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[1][A]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>12.637</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td>12.290</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C104[1][A]</td>
<td>cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.626%; route: 3.623, 80.839%; tC2Q: 0.382, 8.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.541</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C103[2][B]</td>
<td style=" font-weight:bold;">cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.682</td>
<td>2.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][B]</td>
<td>cnt_0_s1/CLK</td>
</tr>
<tr>
<td>12.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt_0_s1</td>
</tr>
<tr>
<td>12.299</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C103[2][B]</td>
<td>cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.647%; route: 3.614, 80.802%; tC2Q: 0.382, 8.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.682, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_wdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.541</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C103[0][B]</td>
<td style=" font-weight:bold;">uart_wdata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.682</td>
<td>2.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[0][B]</td>
<td>uart_wdata_5_s1/CLK</td>
</tr>
<tr>
<td>12.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_wdata_5_s1</td>
</tr>
<tr>
<td>12.299</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C103[0][B]</td>
<td>uart_wdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.647%; route: 3.614, 80.802%; tC2Q: 0.382, 8.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.682, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.299</td>
</tr>
<tr>
<td class="label">From</td>
<td>rcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_wdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.068</td>
<td>5.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>rcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.451</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R58C105[1][A]</td>
<td style=" font-weight:bold;">rcnt_9_s0/Q</td>
</tr>
<tr>
<td>6.604</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][A]</td>
<td>rst_n_s1/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>200</td>
<td>R58C105[3][A]</td>
<td style=" background: #97FFFF;">rst_n_s1/F</td>
</tr>
<tr>
<td>10.541</td>
<td>3.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td style=" font-weight:bold;">uart_wdata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>153</td>
<td>PLL_B[2]</td>
<td>upll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>12.682</td>
<td>2.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td>uart_wdata_7_s1/CLK</td>
</tr>
<tr>
<td>12.647</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_wdata_7_s1</td>
</tr>
<tr>
<td>12.299</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C103[0][A]</td>
<td>uart_wdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.247%; route: 5.386, 88.753%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.476, 10.647%; route: 3.614, 80.802%; tC2Q: 0.382, 8.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.682, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>54.049</td>
<td>3.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C144[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>54.247</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R54C144[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.589</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.218</td>
<td>2.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>54.253</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>54.064</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C143[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 16.731%; route: 3.372, 83.269%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.343, 63.426%; tC2Q: 0.198, 36.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.030%; route: 2.867, 67.970%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>54.049</td>
<td>3.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C144[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>54.247</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R54C144[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.718</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C141[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.208</td>
<td>2.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C141[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.243</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.054</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C141[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 16.731%; route: 3.372, 83.269%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.471, 70.467%; tC2Q: 0.198, 29.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.106%; route: 2.857, 67.894%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>IOB104[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>54.049</td>
<td>3.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C144[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>54.247</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R54C144[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.718</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C141[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.208</td>
<td>2.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C141[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>54.243</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>54.054</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C141[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 16.731%; route: 3.372, 83.269%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.471, 70.467%; tC2Q: 0.198, 29.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.106%; route: 2.857, 67.894%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.901</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C66[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C66[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C66[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 20.658%; route: 1.116, 68.324%; tC2Q: 0.180, 11.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.901</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C66[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C66[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C66[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 20.658%; route: 1.116, 68.324%; tC2Q: 0.180, 11.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C68[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C68[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C68[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C68[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C68[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.303</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C68[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.039</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 19.054%; route: 1.254, 70.783%; tC2Q: 0.180, 10.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.298, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.156</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C65[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.310</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C65[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.122</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C65[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 17.869%; route: 1.371, 72.601%; tC2Q: 0.180, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.156</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C65[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.310</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C65[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.122</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C65[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 17.869%; route: 1.371, 72.601%; tC2Q: 0.180, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.154</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.305</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.117</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C68[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 17.893%; route: 1.369, 72.565%; tC2Q: 0.180, 9.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.154</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.305</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.117</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C68[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 17.893%; route: 1.369, 72.565%; tC2Q: 0.180, 9.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.154</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.305</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.117</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C68[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 17.893%; route: 1.369, 72.565%; tC2Q: 0.180, 9.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.154</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.305</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.117</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C68[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 17.893%; route: 1.369, 72.565%; tC2Q: 0.180, 9.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C63[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[3][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.079</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R65C63[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.154</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5755</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.305</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.117</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C68[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 17.893%; route: 1.369, 72.565%; tC2Q: 0.180, 9.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.570</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.570</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.570</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.570</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.570</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.570</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.570</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_5_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.625</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.945</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.570</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.935</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.935</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5755</td>
<td>u_ddr3_4</td>
<td>0.001</td>
<td>3.066</td>
</tr>
<tr>
<td>341</td>
<td>ddr_init_internal_rr</td>
<td>2.456</td>
<td>6.256</td>
</tr>
<tr>
<td>341</td>
<td>eye_calib_start_rr</td>
<td>3.601</td>
<td>5.451</td>
</tr>
<tr>
<td>325</td>
<td>eye_calib_start_rr[0]</td>
<td>2.794</td>
<td>6.116</td>
</tr>
<tr>
<td>293</td>
<td>dqsts1</td>
<td>3.417</td>
<td>5.623</td>
</tr>
<tr>
<td>292</td>
<td>dqs_reg</td>
<td>4.690</td>
<td>4.261</td>
</tr>
<tr>
<td>257</td>
<td>phy_rddata_valid_d1</td>
<td>5.533</td>
<td>3.524</td>
</tr>
<tr>
<td>153</td>
<td>clk100M</td>
<td>4.055</td>
<td>2.721</td>
</tr>
<tr>
<td>138</td>
<td>cnt[0]</td>
<td>4.716</td>
<td>3.766</td>
</tr>
<tr>
<td>133</td>
<td>app_wdf_data_Z[255]</td>
<td>6.550</td>
<td>3.628</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R62C82</td>
<td>77.78%</td>
</tr>
<tr>
<td>R63C79</td>
<td>76.39%</td>
</tr>
<tr>
<td>R63C80</td>
<td>75.00%</td>
</tr>
<tr>
<td>R62C81</td>
<td>73.61%</td>
</tr>
<tr>
<td>R65C76</td>
<td>70.83%</td>
</tr>
<tr>
<td>R63C85</td>
<td>70.83%</td>
</tr>
<tr>
<td>R65C80</td>
<td>69.44%</td>
</tr>
<tr>
<td>R65C81</td>
<td>69.44%</td>
</tr>
<tr>
<td>R59C110</td>
<td>69.44%</td>
</tr>
<tr>
<td>R62C76</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk100 -period 10 -waveform {0 5} [get_nets {clk100M}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_x1 -period 10 -waveform {0 5} [get_pins {u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem400 -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk100}] -group [get_clocks {clk_x1}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_x1}] -group [get_clocks {mem400}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk100}] -group [get_clocks {mem400}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
