{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733762865372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733762865373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  9 13:47:45 2024 " "Processing started: Mon Dec  9 13:47:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733762865373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733762865373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733762865373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733762865459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733762865459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator_8bit-Structural " "Found design unit 1: calculator_8bit-Structural" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733762870218 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator_8bit " "Found entity 1: calculator_8bit" {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733762870218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733762870218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "full_adder.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733762870219 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733762870219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733762870219 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "S Calculadora.vhd(105) " "VHDL Interface Declaration error in Calculadora.vhd(105): interface object \"S\" of mode out cannot be read. Change object mode to buffer." {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 105 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1733762870219 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "S Calculadora.vhd(101) " "VHDL Interface Declaration error in Calculadora.vhd(101): interface object \"S\" of mode out cannot be read. Change object mode to buffer." {  } { { "Calculadora.vhd" "" { Text "/home/marina/Documents/2024_2_CircuitosLogicos/unidade02/Logic-Circuits/2.2/exercise-3/Calculadora/Calculadora.vhd" 101 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1733762870219 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733762870260 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  9 13:47:50 2024 " "Processing ended: Mon Dec  9 13:47:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733762870260 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733762870260 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733762870260 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733762870260 ""}
