#pragma once

#define DT_BASE						(0x8A080000)

#define FRAMEBUFFER_BASE				(0xF1000000)

#define DECON_F_BASE					(0x19050000)

#define IRAM_BASE					(0x02020000)
#define IRAM_NS_BASE					(IRAM_BASE + 0x18000)
#define BL_SYS_INFO					(IRAM_NS_BASE + 0x800)
#define BL_SYS_INFO_DRAM_SIZE				(BL_SYS_INFO + 0x48)
#define IRAM_STACK					(IRAM_NS_BASE + 0x1000)
#define DRAM_INFO					(IRAM_BASE + 0x2C000)
#define DRAM_SIZE_INFO					(IRAM_BASE + 0x18848)

#define EXYNOS_ADC_BASE					(0x15C40000)

/* DEBUG CORE MAILBOX register */
#define EXYNOS_DBG_MBOX_BASE				(0x158D0000)

#define EXYNOS_DBG_MBOX_SR				(EXYNOS_DBG_MBOX_BASE + 0x80)
#define EXYNOS_DBG_MBOX_SRn(x)				(EXYNOS_DBG_MBOX_BASE + (0x80 + (x * 4)))
#define EXYNOS_DBG_MBOX_FW_CH				(EXYNOS_DBG_MBOX_SR + (4 * 16))

#define SPEEDY0_BASE					0x15940000
#define SPEEDY1_BASE					0x15950000

#define EXYNOS_POWER_BASE				0x15860000
#define EXYNOS_POWER_PS_HOLD_CONTROL			(EXYNOS_POWER_BASE + 0x030C)
#define EXYNOS_POWER_SYSTEM_CONFIGURATION		(EXYNOS_POWER_BASE + 0x3A00)
#define EXYNOS_POWER_RST_STAT				(EXYNOS_POWER_BASE + 0x0404)
#define EXYNOS_POWER_RESET_SEQUENCER_CONFIGURATION	(EXYNOS_POWER_BASE + 0x0500)
#define EXYNOS_POWER_INFORM2                            (EXYNOS_POWER_BASE + 0x0808)
#define EXYNOS_POWER_INFORM3				(EXYNOS_POWER_BASE + 0x080C)
#define EXYNOS_POWER_SYSIP_DAT0				(EXYNOS_POWER_BASE + 0x0810)
