Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 11 10:06:26 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32I_control_sets_placed.rpt
| Design       : RV32I
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    75 |
|    Minimum number of control sets                        |    75 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    75 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             337 |          164 |
| No           | No                    | Yes                    |             203 |           57 |
| No           | Yes                   | No                     |              32 |           20 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |            1113 |          451 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                   Enable Signal                                  |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                     |                                                                                  |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/UART_CR_reg[31]_0[2]                                              | reset_IBUF                            |                1 |              1 |         1.00 |
|  tick_next_reg_i_1__0_n_0                          |                                                                                  |                                       |                1 |              1 |         1.00 |
|  tick_next_reg_i_1_n_0                             |                                                                                  |                                       |                1 |              1 |         1.00 |
|  U_fndController/U_ClkDiv/CLK                      |                                                                                  | reset_IBUF                            |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/U_uart/U_transmitter/br_cnt_reg[3]_i_1_n_0            | reset_IBUF                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                     | U_Timer/U_Timer4/U_Presclar/reset                                                |                                       |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/br_cnt_reg[4]_i_1_n_0               | reset_IBUF                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART2/U_UART_FIFO/U_uart/U_Receiver/br_cnt_reg[4]_i_1__0_n_0            | reset_IBUF                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/rd_ptr_reg[7]_i_1_n_0    | reset_IBUF                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/wr_ptr_reg[7]_i_1__0_n_0 | reset_IBUF                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_data_reg[7]_i_1_n_0              | reset_IBUF                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART2/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/rd_ptr_reg[7]_i_1__0_n_0 | reset_IBUF                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART2/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/wr_ptr_reg[7]_i_1__1_n_0 | reset_IBUF                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg[7]_i_1_n_0    | reset_IBUF                            |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/U_uart/U_transmitter/E[0]                             | reset_IBUF                            |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/full_reg_reg_0                                        |                                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/full_reg_reg                                          |                                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/full_reg_reg_1                                        |                                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/wr_ptr_reg_reg[7]                                     |                                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                     | U_UART/U_UART1/U_UART_FIFO/wr_ptr_reg_reg[6]                                     |                                       |                3 |             12 |         4.00 |
|  U_CPU_Core/U_DataPath/U_PC/rdata_reg[13]_i_5_0[0] |                                                                                  |                                       |                8 |             14 |         1.75 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_30[0]                                        | reset_IBUF                            |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__8_1[0]                             | reset_IBUF                            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__6_0[0]                             | reset_IBUF                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__6_2[0]                             | reset_IBUF                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__8_3[0]                             | reset_IBUF                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__7_2[0]                             | reset_IBUF                            |                7 |             16 |         2.29 |
|  U_Timer/U_Timer3/U_Presclar/r_tick_reg_0          | U_Timer/U_Timer3/U_Counter/count[15]_i_1__1_n_0                                  | reset_IBUF                            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_5_0[0]                                | reset_IBUF                            |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_5_2[0]                                | reset_IBUF                            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__7_0[0]                             | reset_IBUF                            |                4 |             16 |         4.00 |
|  U_Timer/U_Timer4/U_Presclar/r_tick_reg_0          | U_Timer/U_Timer4/U_Counter/count[15]_i_1__2_n_0                                  | reset_IBUF                            |                4 |             16 |         4.00 |
|  U_Timer/U_Timer2/U_Presclar/r_tick_reg_0          | U_Timer/U_Timer2/U_Counter/count[15]_i_1__0_n_0                                  | reset_IBUF                            |                3 |             16 |         5.33 |
|  U_Timer/U_Timer1/U_Presclar/CLK                   | U_Timer/U_Timer1/U_Counter/count[15]_i_1_n_0                                     | reset_IBUF                            |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_26[0]                                        | reset_IBUF                            |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                     | tick_next_reg_i_1__0_n_0                                                         | reset_IBUF                            |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_22[0]                                        | reset_IBUF                            |               19 |             32 |         1.68 |
|  U_CPU_Core/U_DataPath/U_PC/E[0]                   |                                                                                  |                                       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                     |                                                                                  | U_CPU_Core/U_DataPath/U_PC/q_reg[4]_0 |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__7_3[0]                             | reset_IBUF                            |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_5_1[0]                                | reset_IBUF                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_5_3[0]                                | reset_IBUF                            |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__6_3[0]                             | reset_IBUF                            |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__8_4[0]                             | reset_IBUF                            |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                     | tick_next_reg_i_1_n_0                                                            | reset_IBUF                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__8_2[0]                             | reset_IBUF                            |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__6_1[0]                             | reset_IBUF                            |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/rdata_reg[31]_i_3__7_1[0]                             | reset_IBUF                            |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_16[0]                                        | reset_IBUF                            |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_17[0]                                        | reset_IBUF                            |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_18[0]                                        | reset_IBUF                            |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_20[0]                                        | reset_IBUF                            |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_15[0]                                        | reset_IBUF                            |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/MODER                                                 | reset_IBUF                            |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_21[0]                                        | reset_IBUF                            |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_24                                           | reset_IBUF                            |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_19[0]                                        | reset_IBUF                            |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_28[0]                                        | reset_IBUF                            |               17 |             32 |         1.88 |
|  w_slave_sel_0[0]                                  |                                                                                  |                                       |               14 |             32 |         2.29 |
|  w_slave_sel_0[2]                                  |                                                                                  |                                       |               13 |             32 |         2.46 |
|  w_slave_sel_0[1]                                  |                                                                                  |                                       |               13 |             32 |         2.46 |
|  w_slave_sel_0[3]                                  |                                                                                  |                                       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/p_1_in                                                |                                       |                9 |             32 |         3.56 |
|  w_slave_sel_1[5]                                  |                                                                                  |                                       |               15 |             32 |         2.13 |
|  w_slave_sel_1[1]                                  |                                                                                  |                                       |               17 |             32 |         1.88 |
|  w_slave_sel_1[2]                                  |                                                                                  |                                       |               18 |             32 |         1.78 |
|  w_slave_sel_1[4]                                  |                                                                                  |                                       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_29[0]                                        | reset_IBUF                            |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_23[0]                                        | reset_IBUF                            |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_27[0]                                        | reset_IBUF                            |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/q_reg[7]_25[0]                                        | reset_IBUF                            |               17 |             32 |         1.88 |
|  w_slave_sel_1[0]                                  |                                                                                  |                                       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                     | U_CPU_Core/U_DataPath/U_PC/we                                                    |                                       |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG                                     |                                                                                  | reset_IBUF                            |               56 |            201 |         3.59 |
+----------------------------------------------------+----------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


