
PID_Myself.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6f8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006cc  0800a808  0800a808  0001a808  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aed4  0800aed4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800aed4  0800aed4  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aed4  0800aed4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aed4  0800aed4  0001aed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aed8  0800aed8  0001aed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800aedc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  200001e4  0800b0c0  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  0800b0c0  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef39  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021fa  00000000  00000000  0002f146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  00031340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f88  00000000  00000000  000323a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000dd5c  00000000  00000000  00033328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000049bd  00000000  00000000  00041084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00045a41  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005bc8  00000000  00000000  00045a94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a7f0 	.word	0x0800a7f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800a7f0 	.word	0x0800a7f0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_f2uiz>:
 800115c:	0042      	lsls	r2, r0, #1
 800115e:	d20e      	bcs.n	800117e <__aeabi_f2uiz+0x22>
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001164:	d30b      	bcc.n	800117e <__aeabi_f2uiz+0x22>
 8001166:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d409      	bmi.n	8001184 <__aeabi_f2uiz+0x28>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001178:	fa23 f002 	lsr.w	r0, r3, r2
 800117c:	4770      	bx	lr
 800117e:	f04f 0000 	mov.w	r0, #0
 8001182:	4770      	bx	lr
 8001184:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001188:	d101      	bne.n	800118e <__aeabi_f2uiz+0x32>
 800118a:	0242      	lsls	r2, r0, #9
 800118c:	d102      	bne.n	8001194 <__aeabi_f2uiz+0x38>
 800118e:	f04f 30ff 	mov.w	r0, #4294967295
 8001192:	4770      	bx	lr
 8001194:	f04f 0000 	mov.w	r0, #0
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop

0800119c <__aeabi_d2lz>:
 800119c:	b538      	push	{r3, r4, r5, lr}
 800119e:	4605      	mov	r5, r0
 80011a0:	460c      	mov	r4, r1
 80011a2:	2200      	movs	r2, #0
 80011a4:	2300      	movs	r3, #0
 80011a6:	4628      	mov	r0, r5
 80011a8:	4621      	mov	r1, r4
 80011aa:	f7ff fc07 	bl	80009bc <__aeabi_dcmplt>
 80011ae:	b928      	cbnz	r0, 80011bc <__aeabi_d2lz+0x20>
 80011b0:	4628      	mov	r0, r5
 80011b2:	4621      	mov	r1, r4
 80011b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011b8:	f000 b80a 	b.w	80011d0 <__aeabi_d2ulz>
 80011bc:	4628      	mov	r0, r5
 80011be:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011c2:	f000 f805 	bl	80011d0 <__aeabi_d2ulz>
 80011c6:	4240      	negs	r0, r0
 80011c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011cc:	bd38      	pop	{r3, r4, r5, pc}
 80011ce:	bf00      	nop

080011d0 <__aeabi_d2ulz>:
 80011d0:	b5d0      	push	{r4, r6, r7, lr}
 80011d2:	2200      	movs	r2, #0
 80011d4:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <__aeabi_d2ulz+0x34>)
 80011d6:	4606      	mov	r6, r0
 80011d8:	460f      	mov	r7, r1
 80011da:	f7ff f97d 	bl	80004d8 <__aeabi_dmul>
 80011de:	f7ff fc53 	bl	8000a88 <__aeabi_d2uiz>
 80011e2:	4604      	mov	r4, r0
 80011e4:	f7ff f8fe 	bl	80003e4 <__aeabi_ui2d>
 80011e8:	2200      	movs	r2, #0
 80011ea:	4b07      	ldr	r3, [pc, #28]	; (8001208 <__aeabi_d2ulz+0x38>)
 80011ec:	f7ff f974 	bl	80004d8 <__aeabi_dmul>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	4630      	mov	r0, r6
 80011f6:	4639      	mov	r1, r7
 80011f8:	f7fe ffb6 	bl	8000168 <__aeabi_dsub>
 80011fc:	f7ff fc44 	bl	8000a88 <__aeabi_d2uiz>
 8001200:	4621      	mov	r1, r4
 8001202:	bdd0      	pop	{r4, r6, r7, pc}
 8001204:	3df00000 	.word	0x3df00000
 8001208:	41f00000 	.word	0x41f00000

0800120c <PWM_control_position>:
//			HAL_GPIO_WritePin(IN1_GPIO_Port,IN1_Pin,GPIO_PIN_RESET);
//			htim1.Instance->CCR3 = 0;
//		}
//}
void PWM_control_position(TIM_HandleTypeDef *htim, float duty)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  //	if(duty>90.0)
  //	{
  //		duty = 90.0;
  //	}
  if (duty > 0)
 8001216:	f04f 0100 	mov.w	r1, #0
 800121a:	6838      	ldr	r0, [r7, #0]
 800121c:	f7ff ff6e 	bl	80010fc <__aeabi_fcmpgt>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d025      	beq.n	8001272 <PWM_control_position+0x66>
  {
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800122c:	4831      	ldr	r0, [pc, #196]	; (80012f4 <PWM_control_position+0xe8>)
 800122e:	f002 f96f 	bl	8003510 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);   // chieu thuan cung chieu kim dong ho
 8001232:	2200      	movs	r2, #0
 8001234:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001238:	482e      	ldr	r0, [pc, #184]	; (80012f4 <PWM_control_position+0xe8>)
 800123a:	f002 f969 	bl	8003510 <HAL_GPIO_WritePin>
                                                                 //    htim1.Instance->CCR2 = duty * (htim1.Instance->ARR) / 100;
                                                                 //    htim1.Instance->CCR3 = 0;
    htim1.Instance->CCR3 = (duty) * (htim1.Instance->ARR) / 100; // nguoc chieu kim dong ho
 800123e:	4b2e      	ldr	r3, [pc, #184]	; (80012f8 <PWM_control_position+0xec>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff fd45 	bl	8000cd4 <__aeabi_ui2f>
 800124a:	4603      	mov	r3, r0
 800124c:	6839      	ldr	r1, [r7, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fd98 	bl	8000d84 <__aeabi_fmul>
 8001254:	4603      	mov	r3, r0
 8001256:	4929      	ldr	r1, [pc, #164]	; (80012fc <PWM_control_position+0xf0>)
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fe47 	bl	8000eec <__aeabi_fdiv>
 800125e:	4603      	mov	r3, r0
 8001260:	461a      	mov	r2, r3
 8001262:	4b25      	ldr	r3, [pc, #148]	; (80012f8 <PWM_control_position+0xec>)
 8001264:	681c      	ldr	r4, [r3, #0]
 8001266:	4610      	mov	r0, r2
 8001268:	f7ff ff78 	bl	800115c <__aeabi_f2uiz>
 800126c:	4603      	mov	r3, r0
 800126e:	63e3      	str	r3, [r4, #60]	; 0x3c
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
    //	  htim1.Instance->CCR2 = 0;
    //	  htim1.Instance->CCR3 = 0;
  }
}
 8001270:	e03c      	b.n	80012ec <PWM_control_position+0xe0>
  else if (duty < 0)
 8001272:	f04f 0100 	mov.w	r1, #0
 8001276:	6838      	ldr	r0, [r7, #0]
 8001278:	f7ff ff22 	bl	80010c0 <__aeabi_fcmplt>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d028      	beq.n	80012d4 <PWM_control_position+0xc8>
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001282:	2200      	movs	r2, #0
 8001284:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001288:	481a      	ldr	r0, [pc, #104]	; (80012f4 <PWM_control_position+0xe8>)
 800128a:	f002 f941 	bl	8003510 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001294:	4817      	ldr	r0, [pc, #92]	; (80012f4 <PWM_control_position+0xe8>)
 8001296:	f002 f93b 	bl	8003510 <HAL_GPIO_WritePin>
    htim1.Instance->CCR3 = (-duty) * (htim1.Instance->ARR) / 100; // nguoc chieu kim dong ho
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80012a0:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <PWM_control_position+0xec>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff fd14 	bl	8000cd4 <__aeabi_ui2f>
 80012ac:	4603      	mov	r3, r0
 80012ae:	4619      	mov	r1, r3
 80012b0:	4620      	mov	r0, r4
 80012b2:	f7ff fd67 	bl	8000d84 <__aeabi_fmul>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4910      	ldr	r1, [pc, #64]	; (80012fc <PWM_control_position+0xf0>)
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff fe16 	bl	8000eec <__aeabi_fdiv>
 80012c0:	4603      	mov	r3, r0
 80012c2:	461a      	mov	r2, r3
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <PWM_control_position+0xec>)
 80012c6:	681c      	ldr	r4, [r3, #0]
 80012c8:	4610      	mov	r0, r2
 80012ca:	f7ff ff47 	bl	800115c <__aeabi_f2uiz>
 80012ce:	4603      	mov	r3, r0
 80012d0:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 80012d2:	e00b      	b.n	80012ec <PWM_control_position+0xe0>
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 80012d4:	2201      	movs	r2, #1
 80012d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012da:	4806      	ldr	r0, [pc, #24]	; (80012f4 <PWM_control_position+0xe8>)
 80012dc:	f002 f918 	bl	8003510 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 80012e0:	2201      	movs	r2, #1
 80012e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012e6:	4803      	ldr	r0, [pc, #12]	; (80012f4 <PWM_control_position+0xe8>)
 80012e8:	f002 f912 	bl	8003510 <HAL_GPIO_WritePin>
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd90      	pop	{r4, r7, pc}
 80012f4:	40010c00 	.word	0x40010c00
 80012f8:	20000254 	.word	0x20000254
 80012fc:	42c80000 	.word	0x42c80000

08001300 <PWM_control_velocity>:
void PWM_control_velocity(TIM_HandleTypeDef *htim, float duty)
{
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  if (duty > 0)
 800130a:	f04f 0100 	mov.w	r1, #0
 800130e:	6838      	ldr	r0, [r7, #0]
 8001310:	f7ff fef4 	bl	80010fc <__aeabi_fcmpgt>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d025      	beq.n	8001366 <PWM_control_velocity+0x66>
  {
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 800131a:	2201      	movs	r2, #1
 800131c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001320:	4831      	ldr	r0, [pc, #196]	; (80013e8 <PWM_control_velocity+0xe8>)
 8001322:	f002 f8f5 	bl	8003510 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET); // chieu thuan cung chieu kim dong ho
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800132c:	482e      	ldr	r0, [pc, #184]	; (80013e8 <PWM_control_velocity+0xe8>)
 800132e:	f002 f8ef 	bl	8003510 <HAL_GPIO_WritePin>
                                                               //    htim1.Instance->CCR2 = duty * (htim1.Instance->ARR) / 100;
                                                               //    htim1.Instance->CCR3 = 0;
    htim1.Instance->CCR3 = (duty) * (htim1.Instance->ARR) / 100;
 8001332:	4b2e      	ldr	r3, [pc, #184]	; (80013ec <PWM_control_velocity+0xec>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fccb 	bl	8000cd4 <__aeabi_ui2f>
 800133e:	4603      	mov	r3, r0
 8001340:	6839      	ldr	r1, [r7, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fd1e 	bl	8000d84 <__aeabi_fmul>
 8001348:	4603      	mov	r3, r0
 800134a:	4929      	ldr	r1, [pc, #164]	; (80013f0 <PWM_control_velocity+0xf0>)
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fdcd 	bl	8000eec <__aeabi_fdiv>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b25      	ldr	r3, [pc, #148]	; (80013ec <PWM_control_velocity+0xec>)
 8001358:	681c      	ldr	r4, [r3, #0]
 800135a:	4610      	mov	r0, r2
 800135c:	f7ff fefe 	bl	800115c <__aeabi_f2uiz>
 8001360:	4603      	mov	r3, r0
 8001362:	63e3      	str	r3, [r4, #60]	; 0x3c
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
    //	  htim1.Instance->CCR2 = 0;
    //	  htim1.Instance->CCR3 = 0;
  }
}
 8001364:	e03c      	b.n	80013e0 <PWM_control_velocity+0xe0>
  else if (duty < 0)
 8001366:	f04f 0100 	mov.w	r1, #0
 800136a:	6838      	ldr	r0, [r7, #0]
 800136c:	f7ff fea8 	bl	80010c0 <__aeabi_fcmplt>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d028      	beq.n	80013c8 <PWM_control_velocity+0xc8>
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800137c:	481a      	ldr	r0, [pc, #104]	; (80013e8 <PWM_control_velocity+0xe8>)
 800137e:	f002 f8c7 	bl	8003510 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001382:	2201      	movs	r2, #1
 8001384:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001388:	4817      	ldr	r0, [pc, #92]	; (80013e8 <PWM_control_velocity+0xe8>)
 800138a:	f002 f8c1 	bl	8003510 <HAL_GPIO_WritePin>
    htim1.Instance->CCR3 = (-duty) * (htim1.Instance->ARR) / 100; // nguoc chieu kim dong ho
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 8001394:	4b15      	ldr	r3, [pc, #84]	; (80013ec <PWM_control_velocity+0xec>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fc9a 	bl	8000cd4 <__aeabi_ui2f>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4619      	mov	r1, r3
 80013a4:	4620      	mov	r0, r4
 80013a6:	f7ff fced 	bl	8000d84 <__aeabi_fmul>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4910      	ldr	r1, [pc, #64]	; (80013f0 <PWM_control_velocity+0xf0>)
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fd9c 	bl	8000eec <__aeabi_fdiv>
 80013b4:	4603      	mov	r3, r0
 80013b6:	461a      	mov	r2, r3
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <PWM_control_velocity+0xec>)
 80013ba:	681c      	ldr	r4, [r3, #0]
 80013bc:	4610      	mov	r0, r2
 80013be:	f7ff fecd 	bl	800115c <__aeabi_f2uiz>
 80013c2:	4603      	mov	r3, r0
 80013c4:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 80013c6:	e00b      	b.n	80013e0 <PWM_control_velocity+0xe0>
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013ce:	4806      	ldr	r0, [pc, #24]	; (80013e8 <PWM_control_velocity+0xe8>)
 80013d0:	f002 f89e 	bl	8003510 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 80013d4:	2201      	movs	r2, #1
 80013d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013da:	4803      	ldr	r0, [pc, #12]	; (80013e8 <PWM_control_velocity+0xe8>)
 80013dc:	f002 f898 	bl	8003510 <HAL_GPIO_WritePin>
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd90      	pop	{r4, r7, pc}
 80013e8:	40010c00 	.word	0x40010c00
 80013ec:	20000254 	.word	0x20000254
 80013f0:	42c80000 	.word	0x42c80000

080013f4 <encoder>:
//
//		encoder_value -> pre_counter = now_counter;
//}  // velocity:   // vong/phut

void encoder()
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  if (data_after_cut[0] == 0x44)
 80013f8:	4b16      	ldr	r3, [pc, #88]	; (8001454 <encoder+0x60>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b44      	cmp	r3, #68	; 0x44
 80013fe:	d10a      	bne.n	8001416 <encoder+0x22>
  {
    htim2.Instance->CNT = 0;
 8001400:	4b15      	ldr	r3, [pc, #84]	; (8001458 <encoder+0x64>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2200      	movs	r2, #0
 8001406:	625a      	str	r2, [r3, #36]	; 0x24
    instance_enc.speed_by_encoder = 0;
 8001408:	4b14      	ldr	r3, [pc, #80]	; (800145c <encoder+0x68>)
 800140a:	2200      	movs	r2, #0
 800140c:	809a      	strh	r2, [r3, #4]
    instance_enc.pre_speed_by_encoder = 0;
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <encoder+0x68>)
 8001410:	2200      	movs	r2, #0
 8001412:	80da      	strh	r2, [r3, #6]
    instance_enc.pre_speed_by_encoder = htim2.Instance->CNT;
    //	instance_enc.speed_by_encoder = htim2.Instance->CNT;
    instance_enc.position += instance_enc.speed_by_encoder;
  }
  //	htim2.Instance->CNT = 0;
}
 8001414:	e01a      	b.n	800144c <encoder+0x58>
    instance_enc.speed_by_encoder = htim2.Instance->CNT - instance_enc.pre_speed_by_encoder;   // so xung giua 2 lan doc encoder
 8001416:	4b10      	ldr	r3, [pc, #64]	; (8001458 <encoder+0x64>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141c:	b29a      	uxth	r2, r3
 800141e:	4b0f      	ldr	r3, [pc, #60]	; (800145c <encoder+0x68>)
 8001420:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001424:	b29b      	uxth	r3, r3
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	b29b      	uxth	r3, r3
 800142a:	b21a      	sxth	r2, r3
 800142c:	4b0b      	ldr	r3, [pc, #44]	; (800145c <encoder+0x68>)
 800142e:	809a      	strh	r2, [r3, #4]
    instance_enc.pre_speed_by_encoder = htim2.Instance->CNT;
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <encoder+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001436:	b21a      	sxth	r2, r3
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <encoder+0x68>)
 800143a:	80da      	strh	r2, [r3, #6]
    instance_enc.position += instance_enc.speed_by_encoder;
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <encoder+0x68>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a06      	ldr	r2, [pc, #24]	; (800145c <encoder+0x68>)
 8001442:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001446:	4413      	add	r3, r2
 8001448:	4a04      	ldr	r2, [pc, #16]	; (800145c <encoder+0x68>)
 800144a:	6013      	str	r3, [r2, #0]
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	20000430 	.word	0x20000430
 8001458:	2000029c 	.word	0x2000029c
 800145c:	2000044c 	.word	0x2000044c

08001460 <send_data_to_Qt>:
/**
 *
 */

void send_data_to_Qt()
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0
  if (checkModeFromQt == 1 && flagAccept == 1)
 8001466:	4b34      	ldr	r3, [pc, #208]	; (8001538 <send_data_to_Qt+0xd8>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d12e      	bne.n	80014cc <send_data_to_Qt+0x6c>
 800146e:	4b33      	ldr	r3, [pc, #204]	; (800153c <send_data_to_Qt+0xdc>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d12a      	bne.n	80014cc <send_data_to_Qt+0x6c>
  {
    //    sprintf(sendDataToSTM, "%f ", now_position);
    //    HAL_UART_Transmit(&huart1, (uint8_t *)sendDataToSTM, strlen(sendDataToSTM), 200);
    char float_to_char[sizeof(float)];
    char mode = 0x66;
 8001476:	2366      	movs	r3, #102	; 0x66
 8001478:	72fb      	strb	r3, [r7, #11]
 800147a:	4b31      	ldr	r3, [pc, #196]	; (8001540 <send_data_to_Qt+0xe0>)
 800147c:	681b      	ldr	r3, [r3, #0]
    //	  {
    //		  now_position1 += 5;
    //		  count_test = 0;
    //	  }
    //	  memcpy(float_to_char, &now_position1, sizeof(float));  // real thi bo so 1 ra
    memcpy(float_to_char, &now_position, sizeof(float));
 800147e:	60fb      	str	r3, [r7, #12]
    uint8_t *array_data;
    array_data = (uint8_t *)malloc(5);
 8001480:	2005      	movs	r0, #5
 8001482:	f004 fd75 	bl	8005f70 <malloc>
 8001486:	4603      	mov	r3, r0
 8001488:	61fb      	str	r3, [r7, #28]
    uint8_t index = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	76fb      	strb	r3, [r7, #27]
    memcpy(array_data + index, &mode, 1); // Mode la 0x66 , neu Qt nhan 0x66 la vi tri
 800148e:	7efb      	ldrb	r3, [r7, #27]
 8001490:	69fa      	ldr	r2, [r7, #28]
 8001492:	4413      	add	r3, r2
 8001494:	7afa      	ldrb	r2, [r7, #11]
 8001496:	701a      	strb	r2, [r3, #0]
    index += 1;
 8001498:	7efb      	ldrb	r3, [r7, #27]
 800149a:	3301      	adds	r3, #1
 800149c:	76fb      	strb	r3, [r7, #27]
    memcpy(array_data + index, float_to_char, 4);
 800149e:	7efb      	ldrb	r3, [r7, #27]
 80014a0:	69fa      	ldr	r2, [r7, #28]
 80014a2:	4413      	add	r3, r2
 80014a4:	68fa      	ldr	r2, [r7, #12]
 80014a6:	601a      	str	r2, [r3, #0]
    //	  char mang[] = {0x53, 0x53, 0x22, 0x02, 0x65};
    UART_frame_data(array_data, PROTO_DATA_SIZE_TX, uart_here.au8TxBuffer, &frame_tx_lenght);
 80014a8:	4b26      	ldr	r3, [pc, #152]	; (8001544 <send_data_to_Qt+0xe4>)
 80014aa:	4a27      	ldr	r2, [pc, #156]	; (8001548 <send_data_to_Qt+0xe8>)
 80014ac:	2105      	movs	r1, #5
 80014ae:	69f8      	ldr	r0, [r7, #28]
 80014b0:	f004 fcb6 	bl	8005e20 <UART_frame_data>
    //	  UART_frame_data((uint8_t *)mang, PROTO_DATA_SIZE_TX, uart_here.au8TxBuffer, &frame_tx_lenght);
    //	  UART_get_data(&uart_here, uart_here.au8TxBuffer, &get_data_lenght);
    HAL_UART_Transmit_DMA(&huart1, uart_here.au8TxBuffer, frame_tx_lenght);
 80014b4:	4b23      	ldr	r3, [pc, #140]	; (8001544 <send_data_to_Qt+0xe4>)
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	461a      	mov	r2, r3
 80014ba:	4923      	ldr	r1, [pc, #140]	; (8001548 <send_data_to_Qt+0xe8>)
 80014bc:	4823      	ldr	r0, [pc, #140]	; (800154c <send_data_to_Qt+0xec>)
 80014be:	f003 fef1 	bl	80052a4 <HAL_UART_Transmit_DMA>
    free(array_data);
 80014c2:	69f8      	ldr	r0, [r7, #28]
 80014c4:	f004 fd5c 	bl	8005f80 <free>
  {
 80014c8:	bf00      	nop
    memcpy(array_data + index, float_to_char, 4);
    UART_frame_data(array_data, PROTO_DATA_SIZE_TX, uart_here.au8TxBuffer, &frame_tx_lenght);
    HAL_UART_Transmit_DMA(&huart1, uart_here.au8TxBuffer, frame_tx_lenght);
    free(array_data);
  }
}
 80014ca:	e030      	b.n	800152e <send_data_to_Qt+0xce>
  else if (checkModeFromQt == 2 && flagAccept == 1)
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <send_data_to_Qt+0xd8>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d12c      	bne.n	800152e <send_data_to_Qt+0xce>
 80014d4:	4b19      	ldr	r3, [pc, #100]	; (800153c <send_data_to_Qt+0xdc>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d128      	bne.n	800152e <send_data_to_Qt+0xce>
    char mode = 0x77;
 80014dc:	2377      	movs	r3, #119	; 0x77
 80014de:	70fb      	strb	r3, [r7, #3]
 80014e0:	4b1b      	ldr	r3, [pc, #108]	; (8001550 <send_data_to_Qt+0xf0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
    memcpy(float_to_char, &velocity_real, sizeof(float));
 80014e4:	607b      	str	r3, [r7, #4]
    array_data = (uint8_t *)malloc(5);
 80014e6:	2005      	movs	r0, #5
 80014e8:	f004 fd42 	bl	8005f70 <malloc>
 80014ec:	4603      	mov	r3, r0
 80014ee:	617b      	str	r3, [r7, #20]
    uint8_t index = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	74fb      	strb	r3, [r7, #19]
    memcpy(array_data + index, &mode, 1); // Mode la 0x77 , neu Qt nhan 0x77 la velocity
 80014f4:	7cfb      	ldrb	r3, [r7, #19]
 80014f6:	697a      	ldr	r2, [r7, #20]
 80014f8:	4413      	add	r3, r2
 80014fa:	78fa      	ldrb	r2, [r7, #3]
 80014fc:	701a      	strb	r2, [r3, #0]
    index += 1;
 80014fe:	7cfb      	ldrb	r3, [r7, #19]
 8001500:	3301      	adds	r3, #1
 8001502:	74fb      	strb	r3, [r7, #19]
    memcpy(array_data + index, float_to_char, 4);
 8001504:	7cfb      	ldrb	r3, [r7, #19]
 8001506:	697a      	ldr	r2, [r7, #20]
 8001508:	4413      	add	r3, r2
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
    UART_frame_data(array_data, PROTO_DATA_SIZE_TX, uart_here.au8TxBuffer, &frame_tx_lenght);
 800150e:	4b0d      	ldr	r3, [pc, #52]	; (8001544 <send_data_to_Qt+0xe4>)
 8001510:	4a0d      	ldr	r2, [pc, #52]	; (8001548 <send_data_to_Qt+0xe8>)
 8001512:	2105      	movs	r1, #5
 8001514:	6978      	ldr	r0, [r7, #20]
 8001516:	f004 fc83 	bl	8005e20 <UART_frame_data>
    HAL_UART_Transmit_DMA(&huart1, uart_here.au8TxBuffer, frame_tx_lenght);
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <send_data_to_Qt+0xe4>)
 800151c:	881b      	ldrh	r3, [r3, #0]
 800151e:	461a      	mov	r2, r3
 8001520:	4909      	ldr	r1, [pc, #36]	; (8001548 <send_data_to_Qt+0xe8>)
 8001522:	480a      	ldr	r0, [pc, #40]	; (800154c <send_data_to_Qt+0xec>)
 8001524:	f003 febe 	bl	80052a4 <HAL_UART_Transmit_DMA>
    free(array_data);
 8001528:	6978      	ldr	r0, [r7, #20]
 800152a:	f004 fd29 	bl	8005f80 <free>
}
 800152e:	bf00      	nop
 8001530:	3720      	adds	r7, #32
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2000042d 	.word	0x2000042d
 800153c:	2000042c 	.word	0x2000042c
 8001540:	20000414 	.word	0x20000414
 8001544:	2000048e 	.word	0x2000048e
 8001548:	20000460 	.word	0x20000460
 800154c:	2000032c 	.word	0x2000032c
 8001550:	2000041c 	.word	0x2000041c

08001554 <update_para_LPF>:
	LPF_para.LPF_output = 0;
	LPF_para.pre_LPF_output = 0;
}

float update_para_LPF(float input)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	LPF_para.LPF_output = LPF_para.pre_LPF_output*0.1f + 0.9f*input;
 800155c:	4b0f      	ldr	r3, [pc, #60]	; (800159c <update_para_LPF+0x48>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	490f      	ldr	r1, [pc, #60]	; (80015a0 <update_para_LPF+0x4c>)
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fc0e 	bl	8000d84 <__aeabi_fmul>
 8001568:	4603      	mov	r3, r0
 800156a:	461c      	mov	r4, r3
 800156c:	490d      	ldr	r1, [pc, #52]	; (80015a4 <update_para_LPF+0x50>)
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff fc08 	bl	8000d84 <__aeabi_fmul>
 8001574:	4603      	mov	r3, r0
 8001576:	4619      	mov	r1, r3
 8001578:	4620      	mov	r0, r4
 800157a:	f7ff fafb 	bl	8000b74 <__addsf3>
 800157e:	4603      	mov	r3, r0
 8001580:	461a      	mov	r2, r3
 8001582:	4b06      	ldr	r3, [pc, #24]	; (800159c <update_para_LPF+0x48>)
 8001584:	601a      	str	r2, [r3, #0]
	LPF_para.pre_LPF_output = LPF_para.LPF_output;
 8001586:	4b05      	ldr	r3, [pc, #20]	; (800159c <update_para_LPF+0x48>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a04      	ldr	r2, [pc, #16]	; (800159c <update_para_LPF+0x48>)
 800158c:	6053      	str	r3, [r2, #4]
	return LPF_para.LPF_output;
 800158e:	4b03      	ldr	r3, [pc, #12]	; (800159c <update_para_LPF+0x48>)
 8001590:	681b      	ldr	r3, [r3, #0]
}
 8001592:	4618      	mov	r0, r3
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	bd90      	pop	{r4, r7, pc}
 800159a:	bf00      	nop
 800159c:	20000494 	.word	0x20000494
 80015a0:	3dcccccd 	.word	0x3dcccccd
 80015a4:	3f666666 	.word	0x3f666666

080015a8 <control_PID_Position>:

void control_PID_Position(PID_control *pid_tune, float setpoint_posi_rotation, float Kp, float Ki, float Kd)
{
 80015a8:	b5b0      	push	{r4, r5, r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
 80015b4:	603b      	str	r3, [r7, #0]
  //	instance_enc.velocity_not = instance_enc.velocity;
  //	if(instance_enc.velocity_not < 0)
  //	{
  //		instance_enc.velocity_not = -instance_enc.velocity_not;   // am thi doi thanh duong cho de dung PID =))))
  //	}
  now_position = (float)instance_enc.position * 360 / Pulseee; // now_position = 
 80015b6:	4b60      	ldr	r3, [pc, #384]	; (8001738 <control_PID_Position+0x190>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fb8e 	bl	8000cdc <__aeabi_i2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	495e      	ldr	r1, [pc, #376]	; (800173c <control_PID_Position+0x194>)
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff fbdd 	bl	8000d84 <__aeabi_fmul>
 80015ca:	4603      	mov	r3, r0
 80015cc:	495c      	ldr	r1, [pc, #368]	; (8001740 <control_PID_Position+0x198>)
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fc8c 	bl	8000eec <__aeabi_fdiv>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b5a      	ldr	r3, [pc, #360]	; (8001744 <control_PID_Position+0x19c>)
 80015da:	601a      	str	r2, [r3, #0]
  number_rotation = now_position / 360;
 80015dc:	4b59      	ldr	r3, [pc, #356]	; (8001744 <control_PID_Position+0x19c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4956      	ldr	r1, [pc, #344]	; (800173c <control_PID_Position+0x194>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff fc82 	bl	8000eec <__aeabi_fdiv>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	4b56      	ldr	r3, [pc, #344]	; (8001748 <control_PID_Position+0x1a0>)
 80015ee:	601a      	str	r2, [r3, #0]
  //	setpoint_posi_degrees = setpoint_posi_rotation*360;   // setpoint_posi_rotation la set s vng cho d set
  //	now_position1 = 0.85*now_position1 + 0.15*now_position;
  error_posi = setpoint_posi_rotation - (now_position);
 80015f0:	4b54      	ldr	r3, [pc, #336]	; (8001744 <control_PID_Position+0x19c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4619      	mov	r1, r3
 80015f6:	68b8      	ldr	r0, [r7, #8]
 80015f8:	f7ff faba 	bl	8000b70 <__aeabi_fsub>
 80015fc:	4603      	mov	r3, r0
 80015fe:	461a      	mov	r2, r3
 8001600:	4b52      	ldr	r3, [pc, #328]	; (800174c <control_PID_Position+0x1a4>)
 8001602:	601a      	str	r2, [r3, #0]
  pid_tune->P_part = error_posi;
 8001604:	4b51      	ldr	r3, [pc, #324]	; (800174c <control_PID_Position+0x1a4>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	601a      	str	r2, [r3, #0]
  pid_tune->I_part += error_posi * Ts;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe ff09 	bl	8000428 <__aeabi_f2d>
 8001616:	4604      	mov	r4, r0
 8001618:	460d      	mov	r5, r1
 800161a:	4b4c      	ldr	r3, [pc, #304]	; (800174c <control_PID_Position+0x1a4>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f7fe ff02 	bl	8000428 <__aeabi_f2d>
 8001624:	a342      	add	r3, pc, #264	; (adr r3, 8001730 <control_PID_Position+0x188>)
 8001626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162a:	f7fe ff55 	bl	80004d8 <__aeabi_dmul>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4620      	mov	r0, r4
 8001634:	4629      	mov	r1, r5
 8001636:	f7fe fd99 	bl	800016c <__adddf3>
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	4610      	mov	r0, r2
 8001640:	4619      	mov	r1, r3
 8001642:	f7ff fa41 	bl	8000ac8 <__aeabi_d2f>
 8001646:	4602      	mov	r2, r0
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	605a      	str	r2, [r3, #4]
  pid_tune->D_part = (error_posi - pre_error_posi) / Ts;
 800164c:	4b3f      	ldr	r3, [pc, #252]	; (800174c <control_PID_Position+0x1a4>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a3f      	ldr	r2, [pc, #252]	; (8001750 <control_PID_Position+0x1a8>)
 8001652:	6812      	ldr	r2, [r2, #0]
 8001654:	4611      	mov	r1, r2
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff fa8a 	bl	8000b70 <__aeabi_fsub>
 800165c:	4603      	mov	r3, r0
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe fee2 	bl	8000428 <__aeabi_f2d>
 8001664:	a332      	add	r3, pc, #200	; (adr r3, 8001730 <control_PID_Position+0x188>)
 8001666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166a:	f7ff f85f 	bl	800072c <__aeabi_ddiv>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f7ff fa27 	bl	8000ac8 <__aeabi_d2f>
 800167a:	4602      	mov	r2, r0
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	609a      	str	r2, [r3, #8]
  if(error_posi < 0.001f*setpoint_posi_rotation)
 8001680:	4934      	ldr	r1, [pc, #208]	; (8001754 <control_PID_Position+0x1ac>)
 8001682:	68b8      	ldr	r0, [r7, #8]
 8001684:	f7ff fb7e 	bl	8000d84 <__aeabi_fmul>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	4b2f      	ldr	r3, [pc, #188]	; (800174c <control_PID_Position+0x1a4>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4619      	mov	r1, r3
 8001692:	4610      	mov	r0, r2
 8001694:	f7ff fd32 	bl	80010fc <__aeabi_fcmpgt>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <control_PID_Position+0xfe>
  {
	pid_tune->I_part = 0;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	605a      	str	r2, [r3, #4]
  }
  output_pid_posi = Kp * (pid_tune->P_part) + Ki * (pid_tune->I_part) + Kd * (pid_tune->D_part);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fb69 	bl	8000d84 <__aeabi_fmul>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461c      	mov	r4, r3
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	6839      	ldr	r1, [r7, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fb61 	bl	8000d84 <__aeabi_fmul>
 80016c2:	4603      	mov	r3, r0
 80016c4:	4619      	mov	r1, r3
 80016c6:	4620      	mov	r0, r4
 80016c8:	f7ff fa54 	bl	8000b74 <__addsf3>
 80016cc:	4603      	mov	r3, r0
 80016ce:	461c      	mov	r4, r3
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	6a39      	ldr	r1, [r7, #32]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fb54 	bl	8000d84 <__aeabi_fmul>
 80016dc:	4603      	mov	r3, r0
 80016de:	4619      	mov	r1, r3
 80016e0:	4620      	mov	r0, r4
 80016e2:	f7ff fa47 	bl	8000b74 <__addsf3>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <control_PID_Position+0x1b0>)
 80016ec:	601a      	str	r2, [r3, #0]
  if (output_pid_posi > 90.0)
 80016ee:	4b1a      	ldr	r3, [pc, #104]	; (8001758 <control_PID_Position+0x1b0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	491a      	ldr	r1, [pc, #104]	; (800175c <control_PID_Position+0x1b4>)
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fd01 	bl	80010fc <__aeabi_fcmpgt>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <control_PID_Position+0x160>
  {
    output_pid_posi = 90.0;
 8001700:	4b15      	ldr	r3, [pc, #84]	; (8001758 <control_PID_Position+0x1b0>)
 8001702:	4a16      	ldr	r2, [pc, #88]	; (800175c <control_PID_Position+0x1b4>)
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	e00b      	b.n	8001720 <control_PID_Position+0x178>
  }
  else if (output_pid_posi < -90.0)
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <control_PID_Position+0x1b0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4914      	ldr	r1, [pc, #80]	; (8001760 <control_PID_Position+0x1b8>)
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fcd6 	bl	80010c0 <__aeabi_fcmplt>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d002      	beq.n	8001720 <control_PID_Position+0x178>
  {
    output_pid_posi = -90.0;
 800171a:	4b0f      	ldr	r3, [pc, #60]	; (8001758 <control_PID_Position+0x1b0>)
 800171c:	4a10      	ldr	r2, [pc, #64]	; (8001760 <control_PID_Position+0x1b8>)
 800171e:	601a      	str	r2, [r3, #0]
  }
  //	else if(output_pid < 0)
  //	{
  //		output_pid = 0;
  //	}
  pre_error_posi = error_posi;
 8001720:	4b0a      	ldr	r3, [pc, #40]	; (800174c <control_PID_Position+0x1a4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a0a      	ldr	r2, [pc, #40]	; (8001750 <control_PID_Position+0x1a8>)
 8001726:	6013      	str	r3, [r2, #0]
}
 8001728:	bf00      	nop
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bdb0      	pop	{r4, r5, r7, pc}
 8001730:	47ae147b 	.word	0x47ae147b
 8001734:	3f847ae1 	.word	0x3f847ae1
 8001738:	2000044c 	.word	0x2000044c
 800173c:	43b40000 	.word	0x43b40000
 8001740:	44a50000 	.word	0x44a50000
 8001744:	20000414 	.word	0x20000414
 8001748:	20000418 	.word	0x20000418
 800174c:	20000404 	.word	0x20000404
 8001750:	20000408 	.word	0x20000408
 8001754:	3a83126f 	.word	0x3a83126f
 8001758:	20000400 	.word	0x20000400
 800175c:	42b40000 	.word	0x42b40000
 8001760:	c2b40000 	.word	0xc2b40000
 8001764:	00000000 	.word	0x00000000

08001768 <control_PID_Velocity>:
void control_PID_Velocity(PID_control *pid_tune, float setpoint_velo, float Kp, float Ki, float Kd)
{ // velocity vong/phut
 8001768:	b5b0      	push	{r4, r5, r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
 8001774:	603b      	str	r3, [r7, #0]
  velocity_real = (float)instance_enc.speed_by_encoder * 60.0f / (Ts * Pulseee);
 8001776:	4b62      	ldr	r3, [pc, #392]	; (8001900 <control_PID_Velocity+0x198>)
 8001778:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff faad 	bl	8000cdc <__aeabi_i2f>
 8001782:	4603      	mov	r3, r0
 8001784:	495f      	ldr	r1, [pc, #380]	; (8001904 <control_PID_Velocity+0x19c>)
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff fafc 	bl	8000d84 <__aeabi_fmul>
 800178c:	4603      	mov	r3, r0
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fe4a 	bl	8000428 <__aeabi_f2d>
 8001794:	a356      	add	r3, pc, #344	; (adr r3, 80018f0 <control_PID_Velocity+0x188>)
 8001796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179a:	f7fe ffc7 	bl	800072c <__aeabi_ddiv>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	f7ff f98f 	bl	8000ac8 <__aeabi_d2f>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4a56      	ldr	r2, [pc, #344]	; (8001908 <control_PID_Velocity+0x1a0>)
 80017ae:	6013      	str	r3, [r2, #0]
  velocity_real = update_para_LPF(velocity_real);
 80017b0:	4b55      	ldr	r3, [pc, #340]	; (8001908 <control_PID_Velocity+0x1a0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fecd 	bl	8001554 <update_para_LPF>
 80017ba:	4603      	mov	r3, r0
 80017bc:	4a52      	ldr	r2, [pc, #328]	; (8001908 <control_PID_Velocity+0x1a0>)
 80017be:	6013      	str	r3, [r2, #0]
  error_velo = setpoint_velo - (velocity_real);
 80017c0:	4b51      	ldr	r3, [pc, #324]	; (8001908 <control_PID_Velocity+0x1a0>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	68b8      	ldr	r0, [r7, #8]
 80017c8:	f7ff f9d2 	bl	8000b70 <__aeabi_fsub>
 80017cc:	4603      	mov	r3, r0
 80017ce:	461a      	mov	r2, r3
 80017d0:	4b4e      	ldr	r3, [pc, #312]	; (800190c <control_PID_Velocity+0x1a4>)
 80017d2:	601a      	str	r2, [r3, #0]
  instance_enc.velocity = velocity_real;
 80017d4:	4b4c      	ldr	r3, [pc, #304]	; (8001908 <control_PID_Velocity+0x1a0>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff fc99 	bl	8001110 <__aeabi_f2iz>
 80017de:	4603      	mov	r3, r0
 80017e0:	4a47      	ldr	r2, [pc, #284]	; (8001900 <control_PID_Velocity+0x198>)
 80017e2:	60d3      	str	r3, [r2, #12]
  pid_tune->P_part = error_velo;
 80017e4:	4b49      	ldr	r3, [pc, #292]	; (800190c <control_PID_Velocity+0x1a4>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	601a      	str	r2, [r3, #0]
  pid_tune->I_part += error_velo * Ts;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fe19 	bl	8000428 <__aeabi_f2d>
 80017f6:	4604      	mov	r4, r0
 80017f8:	460d      	mov	r5, r1
 80017fa:	4b44      	ldr	r3, [pc, #272]	; (800190c <control_PID_Velocity+0x1a4>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fe12 	bl	8000428 <__aeabi_f2d>
 8001804:	a33c      	add	r3, pc, #240	; (adr r3, 80018f8 <control_PID_Velocity+0x190>)
 8001806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180a:	f7fe fe65 	bl	80004d8 <__aeabi_dmul>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4620      	mov	r0, r4
 8001814:	4629      	mov	r1, r5
 8001816:	f7fe fca9 	bl	800016c <__adddf3>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	f7ff f951 	bl	8000ac8 <__aeabi_d2f>
 8001826:	4602      	mov	r2, r0
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	605a      	str	r2, [r3, #4]
  pid_tune->D_part = (error_velo - pre_error_velo) / Ts;
 800182c:	4b37      	ldr	r3, [pc, #220]	; (800190c <control_PID_Velocity+0x1a4>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a37      	ldr	r2, [pc, #220]	; (8001910 <control_PID_Velocity+0x1a8>)
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	4611      	mov	r1, r2
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff f99a 	bl	8000b70 <__aeabi_fsub>
 800183c:	4603      	mov	r3, r0
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe fdf2 	bl	8000428 <__aeabi_f2d>
 8001844:	a32c      	add	r3, pc, #176	; (adr r3, 80018f8 <control_PID_Velocity+0x190>)
 8001846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184a:	f7fe ff6f 	bl	800072c <__aeabi_ddiv>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	f7ff f937 	bl	8000ac8 <__aeabi_d2f>
 800185a:	4602      	mov	r2, r0
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	609a      	str	r2, [r3, #8]
//  if(error_velo < 0.005f*setpoint_velo)
//  {
//	pid_tune->I_part = 0;
//  }
  output_pid_velo = Kp * (pid_tune->P_part) + Ki * (pid_tune->I_part) + Kd * (pid_tune->D_part);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6879      	ldr	r1, [r7, #4]
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff fa8c 	bl	8000d84 <__aeabi_fmul>
 800186c:	4603      	mov	r3, r0
 800186e:	461c      	mov	r4, r3
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	6839      	ldr	r1, [r7, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff fa84 	bl	8000d84 <__aeabi_fmul>
 800187c:	4603      	mov	r3, r0
 800187e:	4619      	mov	r1, r3
 8001880:	4620      	mov	r0, r4
 8001882:	f7ff f977 	bl	8000b74 <__addsf3>
 8001886:	4603      	mov	r3, r0
 8001888:	461c      	mov	r4, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	6a39      	ldr	r1, [r7, #32]
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff fa77 	bl	8000d84 <__aeabi_fmul>
 8001896:	4603      	mov	r3, r0
 8001898:	4619      	mov	r1, r3
 800189a:	4620      	mov	r0, r4
 800189c:	f7ff f96a 	bl	8000b74 <__addsf3>
 80018a0:	4603      	mov	r3, r0
 80018a2:	461a      	mov	r2, r3
 80018a4:	4b1b      	ldr	r3, [pc, #108]	; (8001914 <control_PID_Velocity+0x1ac>)
 80018a6:	601a      	str	r2, [r3, #0]
  if (output_pid_velo > 90.0)
 80018a8:	4b1a      	ldr	r3, [pc, #104]	; (8001914 <control_PID_Velocity+0x1ac>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	491a      	ldr	r1, [pc, #104]	; (8001918 <control_PID_Velocity+0x1b0>)
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fc24 	bl	80010fc <__aeabi_fcmpgt>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d003      	beq.n	80018c2 <control_PID_Velocity+0x15a>
  {
    output_pid_velo = 90.0;
 80018ba:	4b16      	ldr	r3, [pc, #88]	; (8001914 <control_PID_Velocity+0x1ac>)
 80018bc:	4a16      	ldr	r2, [pc, #88]	; (8001918 <control_PID_Velocity+0x1b0>)
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	e00b      	b.n	80018da <control_PID_Velocity+0x172>
  }
  else if (output_pid_velo < -90.0)
 80018c2:	4b14      	ldr	r3, [pc, #80]	; (8001914 <control_PID_Velocity+0x1ac>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4915      	ldr	r1, [pc, #84]	; (800191c <control_PID_Velocity+0x1b4>)
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff fbf9 	bl	80010c0 <__aeabi_fcmplt>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d002      	beq.n	80018da <control_PID_Velocity+0x172>
  {
    output_pid_velo = -90.0;
 80018d4:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <control_PID_Velocity+0x1ac>)
 80018d6:	4a11      	ldr	r2, [pc, #68]	; (800191c <control_PID_Velocity+0x1b4>)
 80018d8:	601a      	str	r2, [r3, #0]
  }
  pre_error_velo = error_velo;
 80018da:	4b0c      	ldr	r3, [pc, #48]	; (800190c <control_PID_Velocity+0x1a4>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a0c      	ldr	r2, [pc, #48]	; (8001910 <control_PID_Velocity+0x1a8>)
 80018e0:	6013      	str	r3, [r2, #0]
}
 80018e2:	bf00      	nop
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bdb0      	pop	{r4, r5, r7, pc}
 80018ea:	bf00      	nop
 80018ec:	f3af 8000 	nop.w
 80018f0:	66666667 	.word	0x66666667
 80018f4:	402a6666 	.word	0x402a6666
 80018f8:	47ae147b 	.word	0x47ae147b
 80018fc:	3f847ae1 	.word	0x3f847ae1
 8001900:	2000044c 	.word	0x2000044c
 8001904:	42700000 	.word	0x42700000
 8001908:	2000041c 	.word	0x2000041c
 800190c:	2000040c 	.word	0x2000040c
 8001910:	20000410 	.word	0x20000410
 8001914:	200003fc 	.word	0x200003fc
 8001918:	42b40000 	.word	0x42b40000
 800191c:	c2b40000 	.word	0xc2b40000

08001920 <tune_PID_after1>:

void tune_PID_after1(Select_Tune select)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af02      	add	r7, sp, #8
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  switch (select)
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d019      	beq.n	8001964 <tune_PID_after1+0x44>
 8001930:	2b01      	cmp	r3, #1
 8001932:	d12f      	bne.n	8001994 <tune_PID_after1+0x74>
  {
  case Select_Posi:
    control_PID_Position(&PID_contr, setpointQt, Kp_true, Ki_true, Kd_true);
 8001934:	4b1a      	ldr	r3, [pc, #104]	; (80019a0 <tune_PID_after1+0x80>)
 8001936:	6819      	ldr	r1, [r3, #0]
 8001938:	4b1a      	ldr	r3, [pc, #104]	; (80019a4 <tune_PID_after1+0x84>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4b1a      	ldr	r3, [pc, #104]	; (80019a8 <tune_PID_after1+0x88>)
 800193e:	6818      	ldr	r0, [r3, #0]
 8001940:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <tune_PID_after1+0x8c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	9300      	str	r3, [sp, #0]
 8001946:	4603      	mov	r3, r0
 8001948:	4819      	ldr	r0, [pc, #100]	; (80019b0 <tune_PID_after1+0x90>)
 800194a:	f7ff fe2d 	bl	80015a8 <control_PID_Position>
    output_pid = output_pid_posi;
 800194e:	4b19      	ldr	r3, [pc, #100]	; (80019b4 <tune_PID_after1+0x94>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a19      	ldr	r2, [pc, #100]	; (80019b8 <tune_PID_after1+0x98>)
 8001954:	6013      	str	r3, [r2, #0]
    PWM_control_position(&htim1, output_pid);
 8001956:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <tune_PID_after1+0x98>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4619      	mov	r1, r3
 800195c:	4817      	ldr	r0, [pc, #92]	; (80019bc <tune_PID_after1+0x9c>)
 800195e:	f7ff fc55 	bl	800120c <PWM_control_position>
    break;
 8001962:	e018      	b.n	8001996 <tune_PID_after1+0x76>
  case Select_Velo:
    control_PID_Velocity(&PID_contr, setpointQt, Kp_true, Ki_true, Kd_true);
 8001964:	4b0e      	ldr	r3, [pc, #56]	; (80019a0 <tune_PID_after1+0x80>)
 8001966:	6819      	ldr	r1, [r3, #0]
 8001968:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <tune_PID_after1+0x84>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <tune_PID_after1+0x88>)
 800196e:	6818      	ldr	r0, [r3, #0]
 8001970:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <tune_PID_after1+0x8c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	4603      	mov	r3, r0
 8001978:	480d      	ldr	r0, [pc, #52]	; (80019b0 <tune_PID_after1+0x90>)
 800197a:	f7ff fef5 	bl	8001768 <control_PID_Velocity>
    output_pid = output_pid_velo;
 800197e:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <tune_PID_after1+0xa0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a0d      	ldr	r2, [pc, #52]	; (80019b8 <tune_PID_after1+0x98>)
 8001984:	6013      	str	r3, [r2, #0]
    PWM_control_velocity(&htim1, output_pid);
 8001986:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <tune_PID_after1+0x98>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4619      	mov	r1, r3
 800198c:	480b      	ldr	r0, [pc, #44]	; (80019bc <tune_PID_after1+0x9c>)
 800198e:	f7ff fcb7 	bl	8001300 <PWM_control_velocity>
    break;
 8001992:	e000      	b.n	8001996 <tune_PID_after1+0x76>
  default:
    break;
 8001994:	bf00      	nop
  }
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	200004dc 	.word	0x200004dc
 80019a4:	20000420 	.word	0x20000420
 80019a8:	20000424 	.word	0x20000424
 80019ac:	20000428 	.word	0x20000428
 80019b0:	20000440 	.word	0x20000440
 80019b4:	20000400 	.word	0x20000400
 80019b8:	200003f8 	.word	0x200003f8
 80019bc:	20000254 	.word	0x20000254
 80019c0:	200003fc 	.word	0x200003fc

080019c4 <tune_PID_after2>:

void tune_PID_after2(Select_Tune select)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af02      	add	r7, sp, #8
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
  switch (select)
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d076      	beq.n	8001ac2 <tune_PID_after2+0xfe>
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	f040 808c 	bne.w	8001af2 <tune_PID_after2+0x12e>
  {
  case Select_Posi:
    if (count_PID_position_first_time == true)
 80019da:	4b48      	ldr	r3, [pc, #288]	; (8001afc <tune_PID_after2+0x138>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d027      	beq.n	8001a32 <tune_PID_after2+0x6e>
    {
      control_PID_Position(&PID_contr, setpointQt, Kp_true, Ki_true, Kd_true);      // theo , tinh o lan dau vua moi chay dong co 1 lan duy nhat
 80019e2:	4b47      	ldr	r3, [pc, #284]	; (8001b00 <tune_PID_after2+0x13c>)
 80019e4:	6819      	ldr	r1, [r3, #0]
 80019e6:	4b47      	ldr	r3, [pc, #284]	; (8001b04 <tune_PID_after2+0x140>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	4b47      	ldr	r3, [pc, #284]	; (8001b08 <tune_PID_after2+0x144>)
 80019ec:	6818      	ldr	r0, [r3, #0]
 80019ee:	4b47      	ldr	r3, [pc, #284]	; (8001b0c <tune_PID_after2+0x148>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	4603      	mov	r3, r0
 80019f6:	4846      	ldr	r0, [pc, #280]	; (8001b10 <tune_PID_after2+0x14c>)
 80019f8:	f7ff fdd6 	bl	80015a8 <control_PID_Position>
      control_PID_Velocity(&PID_contr, output_pid_posi, Kp_true, Ki_true, Kd_true); // setpoint cua speed bang voi output cua position
 80019fc:	4b45      	ldr	r3, [pc, #276]	; (8001b14 <tune_PID_after2+0x150>)
 80019fe:	6819      	ldr	r1, [r3, #0]
 8001a00:	4b40      	ldr	r3, [pc, #256]	; (8001b04 <tune_PID_after2+0x140>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	4b40      	ldr	r3, [pc, #256]	; (8001b08 <tune_PID_after2+0x144>)
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	4b40      	ldr	r3, [pc, #256]	; (8001b0c <tune_PID_after2+0x148>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	4603      	mov	r3, r0
 8001a10:	483f      	ldr	r0, [pc, #252]	; (8001b10 <tune_PID_after2+0x14c>)
 8001a12:	f7ff fea9 	bl	8001768 <control_PID_Velocity>
      output_pid = output_pid_velo;
 8001a16:	4b40      	ldr	r3, [pc, #256]	; (8001b18 <tune_PID_after2+0x154>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a40      	ldr	r2, [pc, #256]	; (8001b1c <tune_PID_after2+0x158>)
 8001a1c:	6013      	str	r3, [r2, #0]
      PWM_control_position(&htim1, output_pid);
 8001a1e:	4b3f      	ldr	r3, [pc, #252]	; (8001b1c <tune_PID_after2+0x158>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4619      	mov	r1, r3
 8001a24:	483e      	ldr	r0, [pc, #248]	; (8001b20 <tune_PID_after2+0x15c>)
 8001a26:	f7ff fbf1 	bl	800120c <PWM_control_position>
      count_PID_position_first_time = false;
 8001a2a:	4b34      	ldr	r3, [pc, #208]	; (8001afc <tune_PID_after2+0x138>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
      break;
 8001a30:	e060      	b.n	8001af4 <tune_PID_after2+0x130>
    }
    if (count_PID == 3) // 3 lan tinh PID toc do moi tinh 1 lan PID vi tri
 8001a32:	4b3c      	ldr	r3, [pc, #240]	; (8001b24 <tune_PID_after2+0x160>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	d127      	bne.n	8001a8a <tune_PID_after2+0xc6>
      //      if (countUpdate == 250)
      //      {
      //        setpointQt += 10;
      //        countUpdate = 0;
      //      }
      control_PID_Position(&PID_contr, setpointQt, Kp_true, Ki_true, Kd_true);      // tinh lai output_pid_posi moi
 8001a3a:	4b31      	ldr	r3, [pc, #196]	; (8001b00 <tune_PID_after2+0x13c>)
 8001a3c:	6819      	ldr	r1, [r3, #0]
 8001a3e:	4b31      	ldr	r3, [pc, #196]	; (8001b04 <tune_PID_after2+0x140>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	4b31      	ldr	r3, [pc, #196]	; (8001b08 <tune_PID_after2+0x144>)
 8001a44:	6818      	ldr	r0, [r3, #0]
 8001a46:	4b31      	ldr	r3, [pc, #196]	; (8001b0c <tune_PID_after2+0x148>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	4830      	ldr	r0, [pc, #192]	; (8001b10 <tune_PID_after2+0x14c>)
 8001a50:	f7ff fdaa 	bl	80015a8 <control_PID_Position>
      control_PID_Velocity(&PID_contr, output_pid_posi, Kp_true, Ki_true, Kd_true); // setpoint cua speed bang voi output cua position
 8001a54:	4b2f      	ldr	r3, [pc, #188]	; (8001b14 <tune_PID_after2+0x150>)
 8001a56:	6819      	ldr	r1, [r3, #0]
 8001a58:	4b2a      	ldr	r3, [pc, #168]	; (8001b04 <tune_PID_after2+0x140>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <tune_PID_after2+0x144>)
 8001a5e:	6818      	ldr	r0, [r3, #0]
 8001a60:	4b2a      	ldr	r3, [pc, #168]	; (8001b0c <tune_PID_after2+0x148>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	4603      	mov	r3, r0
 8001a68:	4829      	ldr	r0, [pc, #164]	; (8001b10 <tune_PID_after2+0x14c>)
 8001a6a:	f7ff fe7d 	bl	8001768 <control_PID_Velocity>
      output_pid = output_pid_velo;
 8001a6e:	4b2a      	ldr	r3, [pc, #168]	; (8001b18 <tune_PID_after2+0x154>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a2a      	ldr	r2, [pc, #168]	; (8001b1c <tune_PID_after2+0x158>)
 8001a74:	6013      	str	r3, [r2, #0]
      PWM_control_position(&htim1, output_pid);
 8001a76:	4b29      	ldr	r3, [pc, #164]	; (8001b1c <tune_PID_after2+0x158>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4828      	ldr	r0, [pc, #160]	; (8001b20 <tune_PID_after2+0x15c>)
 8001a7e:	f7ff fbc5 	bl	800120c <PWM_control_position>
      count_PID = 0;
 8001a82:	4b28      	ldr	r3, [pc, #160]	; (8001b24 <tune_PID_after2+0x160>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	701a      	strb	r2, [r3, #0]
      break;
 8001a88:	e034      	b.n	8001af4 <tune_PID_after2+0x130>
    }
    else if (count_PID != 3)
 8001a8a:	4b26      	ldr	r3, [pc, #152]	; (8001b24 <tune_PID_after2+0x160>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b03      	cmp	r3, #3
 8001a90:	d017      	beq.n	8001ac2 <tune_PID_after2+0xfe>
      //      if (countUpdate == 250)
      //      {
      //        setpointQt += 10;
      //        countUpdate = 0;
      //      }
      control_PID_Velocity(&PID_contr, output_pid_posi, Kp_true, Ki_true, Kd_true); // setpoint cua speed bang voi output cua position
 8001a92:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <tune_PID_after2+0x150>)
 8001a94:	6819      	ldr	r1, [r3, #0]
 8001a96:	4b1b      	ldr	r3, [pc, #108]	; (8001b04 <tune_PID_after2+0x140>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4b1b      	ldr	r3, [pc, #108]	; (8001b08 <tune_PID_after2+0x144>)
 8001a9c:	6818      	ldr	r0, [r3, #0]
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <tune_PID_after2+0x148>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	481a      	ldr	r0, [pc, #104]	; (8001b10 <tune_PID_after2+0x14c>)
 8001aa8:	f7ff fe5e 	bl	8001768 <control_PID_Velocity>
      output_pid = output_pid_velo;
 8001aac:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <tune_PID_after2+0x154>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a1a      	ldr	r2, [pc, #104]	; (8001b1c <tune_PID_after2+0x158>)
 8001ab2:	6013      	str	r3, [r2, #0]
      PWM_control_position(&htim1, output_pid);
 8001ab4:	4b19      	ldr	r3, [pc, #100]	; (8001b1c <tune_PID_after2+0x158>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4819      	ldr	r0, [pc, #100]	; (8001b20 <tune_PID_after2+0x15c>)
 8001abc:	f7ff fba6 	bl	800120c <PWM_control_position>
      break;
 8001ac0:	e018      	b.n	8001af4 <tune_PID_after2+0x130>
    //    if (countUpdate == 250)
    //    {
    //      setpointQt += 10;
    //      countUpdate = 0;
    //    }
    control_PID_Velocity(&PID_contr, setpointQt, Kp_true, Ki_true, Kd_true);
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <tune_PID_after2+0x13c>)
 8001ac4:	6819      	ldr	r1, [r3, #0]
 8001ac6:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <tune_PID_after2+0x140>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <tune_PID_after2+0x144>)
 8001acc:	6818      	ldr	r0, [r3, #0]
 8001ace:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <tune_PID_after2+0x148>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	480e      	ldr	r0, [pc, #56]	; (8001b10 <tune_PID_after2+0x14c>)
 8001ad8:	f7ff fe46 	bl	8001768 <control_PID_Velocity>
    output_pid = output_pid_velo; // dong nhat het ve output_pid cho de kiem soat @_@
 8001adc:	4b0e      	ldr	r3, [pc, #56]	; (8001b18 <tune_PID_after2+0x154>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a0e      	ldr	r2, [pc, #56]	; (8001b1c <tune_PID_after2+0x158>)
 8001ae2:	6013      	str	r3, [r2, #0]
    PWM_control_velocity(&htim1, output_pid);
 8001ae4:	4b0d      	ldr	r3, [pc, #52]	; (8001b1c <tune_PID_after2+0x158>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	480d      	ldr	r0, [pc, #52]	; (8001b20 <tune_PID_after2+0x15c>)
 8001aec:	f7ff fc08 	bl	8001300 <PWM_control_velocity>
    break;
 8001af0:	e000      	b.n	8001af4 <tune_PID_after2+0x130>
  default:
    break;
 8001af2:	bf00      	nop
  }
}
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000000 	.word	0x20000000
 8001b00:	200004dc 	.word	0x200004dc
 8001b04:	20000420 	.word	0x20000420
 8001b08:	20000424 	.word	0x20000424
 8001b0c:	20000428 	.word	0x20000428
 8001b10:	20000440 	.word	0x20000440
 8001b14:	20000400 	.word	0x20000400
 8001b18:	200003fc 	.word	0x200003fc
 8001b1c:	200003f8 	.word	0x200003f8
 8001b20:	20000254 	.word	0x20000254
 8001b24:	2000042e 	.word	0x2000042e

08001b28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a27      	ldr	r2, [pc, #156]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d101      	bne.n	8001b3e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    //		encoder(&htim2,&instance_enc);
    encoder();
 8001b3a:	f7ff fc5b 	bl	80013f4 <encoder>
  }
  if (checkModeFromQt == 1 && flagAccept == 1 && choose_PID == Select_PID1)
 8001b3e:	4b26      	ldr	r3, [pc, #152]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d10b      	bne.n	8001b5e <HAL_TIM_PeriodElapsedCallback+0x36>
 8001b46:	4b25      	ldr	r3, [pc, #148]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d107      	bne.n	8001b5e <HAL_TIM_PeriodElapsedCallback+0x36>
 8001b4e:	4b24      	ldr	r3, [pc, #144]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d103      	bne.n	8001b5e <HAL_TIM_PeriodElapsedCallback+0x36>
  {
    tune_PID_after1(Select_Posi);
 8001b56:	2001      	movs	r0, #1
 8001b58:	f7ff fee2 	bl	8001920 <tune_PID_after1>
 8001b5c:	e034      	b.n	8001bc8 <HAL_TIM_PeriodElapsedCallback+0xa0>
  }

  else if (checkModeFromQt == 2 && flagAccept == 1 && choose_PID == Select_PID1)
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d10b      	bne.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0x56>
 8001b66:	4b1d      	ldr	r3, [pc, #116]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d107      	bne.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0x56>
 8001b6e:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d103      	bne.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0x56>
  {
    tune_PID_after1(Select_Velo);
 8001b76:	2000      	movs	r0, #0
 8001b78:	f7ff fed2 	bl	8001920 <tune_PID_after1>
 8001b7c:	e024      	b.n	8001bc8 <HAL_TIM_PeriodElapsedCallback+0xa0>
  }

  else if (checkModeFromQt == 1 && flagAccept == 1 && choose_PID == Select_PID2)
 8001b7e:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d111      	bne.n	8001baa <HAL_TIM_PeriodElapsedCallback+0x82>
 8001b86:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d10d      	bne.n	8001baa <HAL_TIM_PeriodElapsedCallback+0x82>
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b03      	cmp	r3, #3
 8001b94:	d109      	bne.n	8001baa <HAL_TIM_PeriodElapsedCallback+0x82>
  {
        count_PID++;
 8001b96:	4b13      	ldr	r3, [pc, #76]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001ba0:	701a      	strb	r2, [r3, #0]
    //    countUpdate++;
    tune_PID_after2(Select_Posi);
 8001ba2:	2001      	movs	r0, #1
 8001ba4:	f7ff ff0e 	bl	80019c4 <tune_PID_after2>
 8001ba8:	e00e      	b.n	8001bc8 <HAL_TIM_PeriodElapsedCallback+0xa0>
  }
  else if (checkModeFromQt == 2 && flagAccept == 1 && choose_PID == Select_PID2)
 8001baa:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d10a      	bne.n	8001bc8 <HAL_TIM_PeriodElapsedCallback+0xa0>
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d106      	bne.n	8001bc8 <HAL_TIM_PeriodElapsedCallback+0xa0>
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	d102      	bne.n	8001bc8 <HAL_TIM_PeriodElapsedCallback+0xa0>
  {
    // control_PID_Velocity(&PID_contr, setpointQt, Kp_true, Ki_true, Kd_true);
    //	  control_PID_Velocity(&PID_contr, 30, 0.7, 1.9, 0.04);
    //	countUpdate++;
    tune_PID_after2(Select_Velo);
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	f7ff fefe 	bl	80019c4 <tune_PID_after2>
  }
  send_data_to_Qt();
 8001bc8:	f7ff fc4a 	bl	8001460 <send_data_to_Qt>
  //  	control_PID_Velocity(&PID_contr, 40, Kp_true, Kd_true, Ki_true); // toc do 30vong/phut
  //  	select_mode(Select_Velo);
}
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40000400 	.word	0x40000400
 8001bd8:	2000042d 	.word	0x2000042d
 8001bdc:	2000042c 	.word	0x2000042c
 8001be0:	20000490 	.word	0x20000490
 8001be4:	2000042e 	.word	0x2000042e

08001be8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a15      	ldr	r2, [pc, #84]	; (8001c4c <HAL_UART_RxCpltCallback+0x64>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d124      	bne.n	8001c44 <HAL_UART_RxCpltCallback+0x5c>
  {
    if (data_rx == PROTO_END_BYTE)
 8001bfa:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <HAL_UART_RxCpltCallback+0x68>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b03      	cmp	r3, #3
 8001c00:	d10e      	bne.n	8001c20 <HAL_UART_RxCpltCallback+0x38>
    {
      //     data_uart[uart_count++] = '\0';
      data_uart[uart_count++] = data_rx;
 8001c02:	4b14      	ldr	r3, [pc, #80]	; (8001c54 <HAL_UART_RxCpltCallback+0x6c>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	1c5a      	adds	r2, r3, #1
 8001c08:	b2d1      	uxtb	r1, r2
 8001c0a:	4a12      	ldr	r2, [pc, #72]	; (8001c54 <HAL_UART_RxCpltCallback+0x6c>)
 8001c0c:	7011      	strb	r1, [r2, #0]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <HAL_UART_RxCpltCallback+0x68>)
 8001c12:	7819      	ldrb	r1, [r3, #0]
 8001c14:	4b10      	ldr	r3, [pc, #64]	; (8001c58 <HAL_UART_RxCpltCallback+0x70>)
 8001c16:	5499      	strb	r1, [r3, r2]

      uart_flag = 1; // co ky tu  la chuoi da duoc truyen xong
 8001c18:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <HAL_UART_RxCpltCallback+0x74>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	701a      	strb	r2, [r3, #0]
 8001c1e:	e00c      	b.n	8001c3a <HAL_UART_RxCpltCallback+0x52>
    }
    else
    {
      data_uart[uart_count] = data_rx;
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <HAL_UART_RxCpltCallback+0x6c>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <HAL_UART_RxCpltCallback+0x68>)
 8001c28:	7819      	ldrb	r1, [r3, #0]
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <HAL_UART_RxCpltCallback+0x70>)
 8001c2c:	5499      	strb	r1, [r3, r2]
      uart_count++;
 8001c2e:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <HAL_UART_RxCpltCallback+0x6c>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	3301      	adds	r3, #1
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <HAL_UART_RxCpltCallback+0x6c>)
 8001c38:	701a      	strb	r2, [r3, #0]
    }
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&data_rx, 1);
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	4904      	ldr	r1, [pc, #16]	; (8001c50 <HAL_UART_RxCpltCallback+0x68>)
 8001c3e:	4808      	ldr	r0, [pc, #32]	; (8001c60 <HAL_UART_RxCpltCallback+0x78>)
 8001c40:	f003 fb00 	bl	8005244 <HAL_UART_Receive_IT>
  }
}
 8001c44:	bf00      	nop
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40013800 	.word	0x40013800
 8001c50:	200004d6 	.word	0x200004d6
 8001c54:	200004d7 	.word	0x200004d7
 8001c58:	200004a4 	.word	0x200004a4
 8001c5c:	200004d8 	.word	0x200004d8
 8001c60:	2000032c 	.word	0x2000032c

08001c64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c6a:	f000 febf 	bl	80029ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c6e:	f000 f95b 	bl	8001f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c72:	f000 fb4b 	bl	800230c <MX_GPIO_Init>
  MX_DMA_Init();
 8001c76:	f000 fb23 	bl	80022c0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001c7a:	f000 f997 	bl	8001fac <MX_I2C1_Init>
  MX_TIM1_Init();
 8001c7e:	f000 f9c3 	bl	8002008 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001c82:	f000 fa51 	bl	8002128 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001c86:	f000 faa3 	bl	80021d0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001c8a:	f000 faef 	bl	800226c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001c8e:	213c      	movs	r1, #60	; 0x3c
 8001c90:	488c      	ldr	r0, [pc, #560]	; (8001ec4 <main+0x260>)
 8001c92:	f002 fbe9 	bl	8004468 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001c96:	488c      	ldr	r0, [pc, #560]	; (8001ec8 <main+0x264>)
 8001c98:	f002 fa00 	bl	800409c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001c9c:	2108      	movs	r1, #8
 8001c9e:	488b      	ldr	r0, [pc, #556]	; (8001ecc <main+0x268>)
 8001ca0:	f002 fa9e 	bl	80041e0 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&data_rx, 1);
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	498a      	ldr	r1, [pc, #552]	; (8001ed0 <main+0x26c>)
 8001ca8:	488a      	ldr	r0, [pc, #552]	; (8001ed4 <main+0x270>)
 8001caa:	f003 facb 	bl	8005244 <HAL_UART_Receive_IT>
  while (1)
  {
    //	  a = __HAL_TIM_GET_COUNTER(&htim2);
    //	  HAL_GPIO_WritePin(IN1_GPIO_Port,IN1_Pin,GPIO_PIN_SET);
    //	  HAL_GPIO_WritePin(IN2_GPIO_Port,IN2_Pin,GPIO_PIN_RESET); chieu thuan cung chieu kim dong ho day!!!
    real_data = 1;
 8001cae:	4b8a      	ldr	r3, [pc, #552]	; (8001ed8 <main+0x274>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	701a      	strb	r2, [r3, #0]
    //    checkModeFromQt = 1;
    //    flagAccept = 1;
    //    send_data_to_Qt();
    if (uart_flag == 1)
 8001cb4:	4b89      	ldr	r3, [pc, #548]	; (8001edc <main+0x278>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d1f8      	bne.n	8001cae <main+0x4a>
    {
      memset(data_after_cut, 0, uart_count);
 8001cbc:	4b88      	ldr	r3, [pc, #544]	; (8001ee0 <main+0x27c>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4887      	ldr	r0, [pc, #540]	; (8001ee4 <main+0x280>)
 8001cc6:	f004 f971 	bl	8005fac <memset>
      //    memset(uart_here.au8RxBuffer, 0, PROTO_DATA_SIZE_RX+4);
      memcpy(uart_here.au8RxBuffer, (uint8_t *)data_uart, uart_count);
 8001cca:	4b85      	ldr	r3, [pc, #532]	; (8001ee0 <main+0x27c>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	4985      	ldr	r1, [pc, #532]	; (8001ee8 <main+0x284>)
 8001cd2:	4886      	ldr	r0, [pc, #536]	; (8001eec <main+0x288>)
 8001cd4:	f004 f95c 	bl	8005f90 <memcpy>
      check_true_false = UART_get_data(uart_here.au8RxBuffer, uart_count, data_after_cut, &get_data_lenght); // sau ham nay data_after_cut se chua cac data byte cua Kp Ki Kd
 8001cd8:	4b81      	ldr	r3, [pc, #516]	; (8001ee0 <main+0x27c>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	b299      	uxth	r1, r3
 8001cde:	4b84      	ldr	r3, [pc, #528]	; (8001ef0 <main+0x28c>)
 8001ce0:	4a80      	ldr	r2, [pc, #512]	; (8001ee4 <main+0x280>)
 8001ce2:	4882      	ldr	r0, [pc, #520]	; (8001eec <main+0x288>)
 8001ce4:	f003 ffe8 	bl	8005cb8 <UART_get_data>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	461a      	mov	r2, r3
 8001cec:	4b81      	ldr	r3, [pc, #516]	; (8001ef4 <main+0x290>)
 8001cee:	701a      	strb	r2, [r3, #0]
                                                                                                             //     char message[] = {0};
      if (check_true_false == Phuc_no_valid)
 8001cf0:	4b80      	ldr	r3, [pc, #512]	; (8001ef4 <main+0x290>)
 8001cf2:	f993 3000 	ldrsb.w	r3, [r3]
 8001cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cfa:	d103      	bne.n	8001d04 <main+0xa0>
      {
        real_data = 0;
 8001cfc:	4b76      	ldr	r3, [pc, #472]	; (8001ed8 <main+0x274>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	701a      	strb	r2, [r3, #0]
 8001d02:	e01c      	b.n	8001d3e <main+0xda>
        // hien thi thong bao No valid message found tren Qt
        //        sprintf(message, "No valid message because %d", check_true_false);
        //        HAL_UART_Transmit_DMA(&huart1, (uint8_t *)message, strlen(message));
      }
      else if (check_true_false == Phuc_false_CRC)
 8001d04:	4b7b      	ldr	r3, [pc, #492]	; (8001ef4 <main+0x290>)
 8001d06:	f993 3000 	ldrsb.w	r3, [r3]
 8001d0a:	f113 0f02 	cmn.w	r3, #2
 8001d0e:	d103      	bne.n	8001d18 <main+0xb4>
      {
        real_data = 0;
 8001d10:	4b71      	ldr	r3, [pc, #452]	; (8001ed8 <main+0x274>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	701a      	strb	r2, [r3, #0]
 8001d16:	e012      	b.n	8001d3e <main+0xda>
        //        sprintf(message, "Invalid CRC because %d", check_true_false);
        //        HAL_UART_Transmit_DMA(&huart1, (uint8_t *)message, strlen(message));
        // hien thi Invalid CRC tren Qt
      }
      else if (check_true_false == Phuc_buffer_small)
 8001d18:	4b76      	ldr	r3, [pc, #472]	; (8001ef4 <main+0x290>)
 8001d1a:	f993 3000 	ldrsb.w	r3, [r3]
 8001d1e:	f113 0f03 	cmn.w	r3, #3
 8001d22:	d103      	bne.n	8001d2c <main+0xc8>
      {
        real_data = 0;
 8001d24:	4b6c      	ldr	r3, [pc, #432]	; (8001ed8 <main+0x274>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	701a      	strb	r2, [r3, #0]
 8001d2a:	e008      	b.n	8001d3e <main+0xda>
        //        sprintf(message, "Destination buffer too small because %d", check_true_false);
        //        HAL_UART_Transmit_DMA(&huart1, (uint8_t *)message, strlen(message));
        // hien thi Destination buffer too small tren Qt
      }
      else if (check_true_false == Phuc_false_lenght_data)
 8001d2c:	4b71      	ldr	r3, [pc, #452]	; (8001ef4 <main+0x290>)
 8001d2e:	f993 3000 	ldrsb.w	r3, [r3]
 8001d32:	f113 0f04 	cmn.w	r3, #4
 8001d36:	d102      	bne.n	8001d3e <main+0xda>
      {
        real_data = 0;
 8001d38:	4b67      	ldr	r3, [pc, #412]	; (8001ed8 <main+0x274>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]
      }
      if (real_data == 1)
 8001d3e:	4b66      	ldr	r3, [pc, #408]	; (8001ed8 <main+0x274>)
 8001d40:	f993 3000 	ldrsb.w	r3, [r3]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	f040 80ae 	bne.w	8001ea6 <main+0x242>
      {
        while (1) // neu toi duoc day thi  nhn ng data ri
        {
          //   strcpy(data_after_cut, data_uart);
          if (data_after_cut[0] == 0x22) // 'S' la set a' :))
 8001d4a:	4b66      	ldr	r3, [pc, #408]	; (8001ee4 <main+0x280>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b22      	cmp	r3, #34	; 0x22
 8001d50:	d108      	bne.n	8001d64 <main+0x100>
          {
            //  checkModeFromQt = string_cut_checkMode(data_after_cut);
            setpointQt = *((float *)(data_after_cut + 1));
 8001d52:	4b64      	ldr	r3, [pc, #400]	; (8001ee4 <main+0x280>)
 8001d54:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001d58:	4a67      	ldr	r2, [pc, #412]	; (8001ef8 <main+0x294>)
 8001d5a:	6013      	str	r3, [r2, #0]
            checkModeFromQt = 1; // position
 8001d5c:	4b67      	ldr	r3, [pc, #412]	; (8001efc <main+0x298>)
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]
            //htim3.Init.Period = 999;
            break;
 8001d62:	e0a0      	b.n	8001ea6 <main+0x242>
          }
          else if (data_after_cut[0] == 0x33) // 'S' la set a' :))
 8001d64:	4b5f      	ldr	r3, [pc, #380]	; (8001ee4 <main+0x280>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b33      	cmp	r3, #51	; 0x33
 8001d6a:	d108      	bne.n	8001d7e <main+0x11a>
          {
            setpointQt = *((float *)(data_after_cut + 1));
 8001d6c:	4b5d      	ldr	r3, [pc, #372]	; (8001ee4 <main+0x280>)
 8001d6e:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001d72:	4a61      	ldr	r2, [pc, #388]	; (8001ef8 <main+0x294>)
 8001d74:	6013      	str	r3, [r2, #0]
            checkModeFromQt = 2; // velocity
 8001d76:	4b61      	ldr	r3, [pc, #388]	; (8001efc <main+0x298>)
 8001d78:	2202      	movs	r2, #2
 8001d7a:	701a      	strb	r2, [r3, #0]
            //htim3.Init.Period = 1999;
            break;
 8001d7c:	e093      	b.n	8001ea6 <main+0x242>
          }
          else if (data_after_cut[0] == 0x55) // G la GOOOO!!! a' :)), nhap nut RUN trong GUI thi gi ch 'G'
 8001d7e:	4b59      	ldr	r3, [pc, #356]	; (8001ee4 <main+0x280>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b55      	cmp	r3, #85	; 0x55
 8001d84:	d103      	bne.n	8001d8e <main+0x12a>
          {
            flagAccept = 1;
 8001d86:	4b5e      	ldr	r3, [pc, #376]	; (8001f00 <main+0x29c>)
 8001d88:	2201      	movs	r2, #1
 8001d8a:	701a      	strb	r2, [r3, #0]
            break;
 8001d8c:	e08b      	b.n	8001ea6 <main+0x242>
          }
          //      else if (data_after_cut[0] == 'K')
          else if (data_after_cut[0] == 0x11)
 8001d8e:	4b55      	ldr	r3, [pc, #340]	; (8001ee4 <main+0x280>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b11      	cmp	r3, #17
 8001d94:	d10f      	bne.n	8001db6 <main+0x152>
          {
            //        Kp_true = string_cut(data_after_cut, "Kp");
            //        Ki_true = string_cut(data_after_cut, "Ki");
            //        Kd_true = string_cut(data_after_cut, "Kd");
            Kp_true = *((float *)(data_after_cut + 1));
 8001d96:	4b53      	ldr	r3, [pc, #332]	; (8001ee4 <main+0x280>)
 8001d98:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001d9c:	4a59      	ldr	r2, [pc, #356]	; (8001f04 <main+0x2a0>)
 8001d9e:	6013      	str	r3, [r2, #0]
            Ki_true = *((float *)(data_after_cut + 5));
 8001da0:	4b50      	ldr	r3, [pc, #320]	; (8001ee4 <main+0x280>)
 8001da2:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001da6:	4a58      	ldr	r2, [pc, #352]	; (8001f08 <main+0x2a4>)
 8001da8:	6013      	str	r3, [r2, #0]
            Kd_true = *((float *)(data_after_cut + 9));
 8001daa:	4b4e      	ldr	r3, [pc, #312]	; (8001ee4 <main+0x280>)
 8001dac:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8001db0:	4a56      	ldr	r2, [pc, #344]	; (8001f0c <main+0x2a8>)
 8001db2:	6013      	str	r3, [r2, #0]
            break;
 8001db4:	e077      	b.n	8001ea6 <main+0x242>
          }
          else if (data_after_cut[0] == 0x88) // choose mode PID1 or PID2
 8001db6:	4b4b      	ldr	r3, [pc, #300]	; (8001ee4 <main+0x280>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b88      	cmp	r3, #136	; 0x88
 8001dbc:	d11c      	bne.n	8001df8 <main+0x194>
          {
            if (*((float *)(data_after_cut + 1)) == 1) // PID1
 8001dbe:	4b54      	ldr	r3, [pc, #336]	; (8001f10 <main+0x2ac>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff f970 	bl	80010ac <__aeabi_fcmpeq>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <main+0x176>
            {
              choose_PID = Select_PID1;
 8001dd2:	4b50      	ldr	r3, [pc, #320]	; (8001f14 <main+0x2b0>)
 8001dd4:	2202      	movs	r2, #2
 8001dd6:	701a      	strb	r2, [r3, #0]
              break;
 8001dd8:	e065      	b.n	8001ea6 <main+0x242>
            }
            else if (*((float *)(data_after_cut + 1)) == 2) // PID2
 8001dda:	4b4d      	ldr	r3, [pc, #308]	; (8001f10 <main+0x2ac>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff f962 	bl	80010ac <__aeabi_fcmpeq>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d100      	bne.n	8001df0 <main+0x18c>
              choose_PID = Select_PID2;
              break;
            }
            else
            {
              break;
 8001dee:	e05a      	b.n	8001ea6 <main+0x242>
              choose_PID = Select_PID2;
 8001df0:	4b48      	ldr	r3, [pc, #288]	; (8001f14 <main+0x2b0>)
 8001df2:	2203      	movs	r2, #3
 8001df4:	701a      	strb	r2, [r3, #0]
              break;
 8001df6:	e056      	b.n	8001ea6 <main+0x242>
            }
          }
          else if (data_after_cut[0] == 0x44)
 8001df8:	4b3a      	ldr	r3, [pc, #232]	; (8001ee4 <main+0x280>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b44      	cmp	r3, #68	; 0x44
 8001dfe:	d1a4      	bne.n	8001d4a <main+0xe6>
          {
            Kp_true = Ki_true = Kd_true = 0; // nhan nut Reset
 8001e00:	4b42      	ldr	r3, [pc, #264]	; (8001f0c <main+0x2a8>)
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	4b40      	ldr	r3, [pc, #256]	; (8001f0c <main+0x2a8>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a3e      	ldr	r2, [pc, #248]	; (8001f08 <main+0x2a4>)
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	4b3d      	ldr	r3, [pc, #244]	; (8001f08 <main+0x2a4>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a3b      	ldr	r2, [pc, #236]	; (8001f04 <main+0x2a0>)
 8001e16:	6013      	str	r3, [r2, #0]
            htim2.Instance->CNT = 0;
 8001e18:	4b2a      	ldr	r3, [pc, #168]	; (8001ec4 <main+0x260>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	625a      	str	r2, [r3, #36]	; 0x24
            instance_enc.position = 0;
 8001e20:	4b3d      	ldr	r3, [pc, #244]	; (8001f18 <main+0x2b4>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
            instance_enc.speed_by_encoder = 0;
 8001e26:	4b3c      	ldr	r3, [pc, #240]	; (8001f18 <main+0x2b4>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	809a      	strh	r2, [r3, #4]
            setpointQt = 0;
 8001e2c:	4b32      	ldr	r3, [pc, #200]	; (8001ef8 <main+0x294>)
 8001e2e:	f04f 0200 	mov.w	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
            if (checkModeFromQt == 1)
 8001e34:	4b31      	ldr	r3, [pc, #196]	; (8001efc <main+0x298>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d10d      	bne.n	8001e58 <main+0x1f4>
            {
              control_PID_Position(&PID_contr, setpointQt, Kp_true, Ki_true, Kd_true);
 8001e3c:	4b2e      	ldr	r3, [pc, #184]	; (8001ef8 <main+0x294>)
 8001e3e:	6819      	ldr	r1, [r3, #0]
 8001e40:	4b30      	ldr	r3, [pc, #192]	; (8001f04 <main+0x2a0>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4b30      	ldr	r3, [pc, #192]	; (8001f08 <main+0x2a4>)
 8001e46:	6818      	ldr	r0, [r3, #0]
 8001e48:	4b30      	ldr	r3, [pc, #192]	; (8001f0c <main+0x2a8>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	4603      	mov	r3, r0
 8001e50:	4832      	ldr	r0, [pc, #200]	; (8001f1c <main+0x2b8>)
 8001e52:	f7ff fba9 	bl	80015a8 <control_PID_Position>
 8001e56:	e010      	b.n	8001e7a <main+0x216>
            }
            else if (checkModeFromQt == 2)
 8001e58:	4b28      	ldr	r3, [pc, #160]	; (8001efc <main+0x298>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d10c      	bne.n	8001e7a <main+0x216>
            {
              control_PID_Velocity(&PID_contr, setpointQt, Kp_true, Ki_true, Kd_true);
 8001e60:	4b25      	ldr	r3, [pc, #148]	; (8001ef8 <main+0x294>)
 8001e62:	6819      	ldr	r1, [r3, #0]
 8001e64:	4b27      	ldr	r3, [pc, #156]	; (8001f04 <main+0x2a0>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b27      	ldr	r3, [pc, #156]	; (8001f08 <main+0x2a4>)
 8001e6a:	6818      	ldr	r0, [r3, #0]
 8001e6c:	4b27      	ldr	r3, [pc, #156]	; (8001f0c <main+0x2a8>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	4603      	mov	r3, r0
 8001e74:	4829      	ldr	r0, [pc, #164]	; (8001f1c <main+0x2b8>)
 8001e76:	f7ff fc77 	bl	8001768 <control_PID_Velocity>
            }
            output_pid = 0;
 8001e7a:	4b29      	ldr	r3, [pc, #164]	; (8001f20 <main+0x2bc>)
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
            HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET); // ko co cai nay dong co no chi dung lai thui chu ko co het keu :)))
 8001e82:	2201      	movs	r2, #1
 8001e84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e88:	4826      	ldr	r0, [pc, #152]	; (8001f24 <main+0x2c0>)
 8001e8a:	f001 fb41 	bl	8003510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e94:	4823      	ldr	r0, [pc, #140]	; (8001f24 <main+0x2c0>)
 8001e96:	f001 fb3b 	bl	8003510 <HAL_GPIO_WritePin>
            checkModeFromQt = 0; // do co ham nay = 0, nen phai set output_pid ve 0 luon do no ko nhay vo ham tinh output_pid tu Kp Ki Kd
 8001e9a:	4b18      	ldr	r3, [pc, #96]	; (8001efc <main+0x298>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
            flagAccept = 0;
 8001ea0:	4b17      	ldr	r3, [pc, #92]	; (8001f00 <main+0x29c>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
            break;
          }
        }
      }
      memset(data_uart, 0, uart_count);
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <main+0x27c>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	2100      	movs	r1, #0
 8001eae:	480e      	ldr	r0, [pc, #56]	; (8001ee8 <main+0x284>)
 8001eb0:	f004 f87c 	bl	8005fac <memset>
      uart_flag = 0;
 8001eb4:	4b09      	ldr	r3, [pc, #36]	; (8001edc <main+0x278>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]
      uart_count = 0;
 8001eba:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <main+0x27c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	701a      	strb	r2, [r3, #0]
    real_data = 1;
 8001ec0:	e6f5      	b.n	8001cae <main+0x4a>
 8001ec2:	bf00      	nop
 8001ec4:	2000029c 	.word	0x2000029c
 8001ec8:	200002e4 	.word	0x200002e4
 8001ecc:	20000254 	.word	0x20000254
 8001ed0:	200004d6 	.word	0x200004d6
 8001ed4:	2000032c 	.word	0x2000032c
 8001ed8:	20000001 	.word	0x20000001
 8001edc:	200004d8 	.word	0x200004d8
 8001ee0:	200004d7 	.word	0x200004d7
 8001ee4:	20000430 	.word	0x20000430
 8001ee8:	200004a4 	.word	0x200004a4
 8001eec:	2000046e 	.word	0x2000046e
 8001ef0:	2000045c 	.word	0x2000045c
 8001ef4:	2000048c 	.word	0x2000048c
 8001ef8:	200004dc 	.word	0x200004dc
 8001efc:	2000042d 	.word	0x2000042d
 8001f00:	2000042c 	.word	0x2000042c
 8001f04:	20000420 	.word	0x20000420
 8001f08:	20000424 	.word	0x20000424
 8001f0c:	20000428 	.word	0x20000428
 8001f10:	20000431 	.word	0x20000431
 8001f14:	20000490 	.word	0x20000490
 8001f18:	2000044c 	.word	0x2000044c
 8001f1c:	20000440 	.word	0x20000440
 8001f20:	200003f8 	.word	0x200003f8
 8001f24:	40010c00 	.word	0x40010c00

08001f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b090      	sub	sp, #64	; 0x40
 8001f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f2e:	f107 0318 	add.w	r3, r7, #24
 8001f32:	2228      	movs	r2, #40	; 0x28
 8001f34:	2100      	movs	r1, #0
 8001f36:	4618      	mov	r0, r3
 8001f38:	f004 f838 	bl	8005fac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f3c:	1d3b      	adds	r3, r7, #4
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]
 8001f44:	609a      	str	r2, [r3, #8]
 8001f46:	60da      	str	r2, [r3, #12]
 8001f48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f52:	2310      	movs	r3, #16
 8001f54:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f56:	2302      	movs	r3, #2
 8001f58:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001f5e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001f62:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f64:	f107 0318 	add.w	r3, r7, #24
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f001 fc2d 	bl	80037c8 <HAL_RCC_OscConfig>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001f74:	f000 fa0a 	bl	800238c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f78:	230f      	movs	r3, #15
 8001f7a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f8e:	1d3b      	adds	r3, r7, #4
 8001f90:	2102      	movs	r1, #2
 8001f92:	4618      	mov	r0, r3
 8001f94:	f001 fe9a 	bl	8003ccc <HAL_RCC_ClockConfig>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001f9e:	f000 f9f5 	bl	800238c <Error_Handler>
  }
}
 8001fa2:	bf00      	nop
 8001fa4:	3740      	adds	r7, #64	; 0x40
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fb0:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fb2:	4a13      	ldr	r2, [pc, #76]	; (8002000 <MX_I2C1_Init+0x54>)
 8001fb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001fb6:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fb8:	4a12      	ldr	r2, [pc, #72]	; (8002004 <MX_I2C1_Init+0x58>)
 8001fba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fdc:	4b07      	ldr	r3, [pc, #28]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fe8:	4804      	ldr	r0, [pc, #16]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fea:	f001 faa9 	bl	8003540 <HAL_I2C_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ff4:	f000 f9ca 	bl	800238c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ff8:	bf00      	nop
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20000200 	.word	0x20000200
 8002000:	40005400 	.word	0x40005400
 8002004:	000186a0 	.word	0x000186a0

08002008 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b092      	sub	sp, #72	; 0x48
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002018:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
 8002028:	615a      	str	r2, [r3, #20]
 800202a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	2220      	movs	r2, #32
 8002030:	2100      	movs	r1, #0
 8002032:	4618      	mov	r0, r3
 8002034:	f003 ffba 	bl	8005fac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002038:	4b39      	ldr	r3, [pc, #228]	; (8002120 <MX_TIM1_Init+0x118>)
 800203a:	4a3a      	ldr	r2, [pc, #232]	; (8002124 <MX_TIM1_Init+0x11c>)
 800203c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 639;
 800203e:	4b38      	ldr	r3, [pc, #224]	; (8002120 <MX_TIM1_Init+0x118>)
 8002040:	f240 227f 	movw	r2, #639	; 0x27f
 8002044:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002046:	4b36      	ldr	r3, [pc, #216]	; (8002120 <MX_TIM1_Init+0x118>)
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800204c:	4b34      	ldr	r3, [pc, #208]	; (8002120 <MX_TIM1_Init+0x118>)
 800204e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002052:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002054:	4b32      	ldr	r3, [pc, #200]	; (8002120 <MX_TIM1_Init+0x118>)
 8002056:	2200      	movs	r2, #0
 8002058:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800205a:	4b31      	ldr	r3, [pc, #196]	; (8002120 <MX_TIM1_Init+0x118>)
 800205c:	2200      	movs	r2, #0
 800205e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002060:	4b2f      	ldr	r3, [pc, #188]	; (8002120 <MX_TIM1_Init+0x118>)
 8002062:	2200      	movs	r2, #0
 8002064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002066:	482e      	ldr	r0, [pc, #184]	; (8002120 <MX_TIM1_Init+0x118>)
 8002068:	f002 f86a 	bl	8004140 <HAL_TIM_PWM_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002072:	f000 f98b 	bl	800238c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002076:	2300      	movs	r3, #0
 8002078:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800207a:	2300      	movs	r3, #0
 800207c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800207e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002082:	4619      	mov	r1, r3
 8002084:	4826      	ldr	r0, [pc, #152]	; (8002120 <MX_TIM1_Init+0x118>)
 8002086:	f002 ffcf 	bl	8005028 <HAL_TIMEx_MasterConfigSynchronization>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8002090:	f000 f97c 	bl	800238c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002094:	2360      	movs	r3, #96	; 0x60
 8002096:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002098:	2300      	movs	r3, #0
 800209a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800209c:	2300      	movs	r3, #0
 800209e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020a0:	2300      	movs	r3, #0
 80020a2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020a8:	2300      	movs	r3, #0
 80020aa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020ac:	2300      	movs	r3, #0
 80020ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b4:	2204      	movs	r2, #4
 80020b6:	4619      	mov	r1, r3
 80020b8:	4819      	ldr	r0, [pc, #100]	; (8002120 <MX_TIM1_Init+0x118>)
 80020ba:	f002 fb6b 	bl	8004794 <HAL_TIM_PWM_ConfigChannel>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80020c4:	f000 f962 	bl	800238c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020cc:	2208      	movs	r2, #8
 80020ce:	4619      	mov	r1, r3
 80020d0:	4813      	ldr	r0, [pc, #76]	; (8002120 <MX_TIM1_Init+0x118>)
 80020d2:	f002 fb5f 	bl	8004794 <HAL_TIM_PWM_ConfigChannel>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 80020dc:	f000 f956 	bl	800238c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020e0:	2300      	movs	r3, #0
 80020e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020f8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020fa:	2300      	movs	r3, #0
 80020fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	4619      	mov	r1, r3
 8002102:	4807      	ldr	r0, [pc, #28]	; (8002120 <MX_TIM1_Init+0x118>)
 8002104:	f002 ffee 	bl	80050e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 800210e:	f000 f93d 	bl	800238c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002112:	4803      	ldr	r0, [pc, #12]	; (8002120 <MX_TIM1_Init+0x118>)
 8002114:	f000 fa42 	bl	800259c <HAL_TIM_MspPostInit>

}
 8002118:	bf00      	nop
 800211a:	3748      	adds	r7, #72	; 0x48
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20000254 	.word	0x20000254
 8002124:	40012c00 	.word	0x40012c00

08002128 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08c      	sub	sp, #48	; 0x30
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800212e:	f107 030c 	add.w	r3, r7, #12
 8002132:	2224      	movs	r2, #36	; 0x24
 8002134:	2100      	movs	r1, #0
 8002136:	4618      	mov	r0, r3
 8002138:	f003 ff38 	bl	8005fac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800213c:	1d3b      	adds	r3, r7, #4
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002144:	4b21      	ldr	r3, [pc, #132]	; (80021cc <MX_TIM2_Init+0xa4>)
 8002146:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800214a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800214c:	4b1f      	ldr	r3, [pc, #124]	; (80021cc <MX_TIM2_Init+0xa4>)
 800214e:	2200      	movs	r2, #0
 8002150:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002152:	4b1e      	ldr	r3, [pc, #120]	; (80021cc <MX_TIM2_Init+0xa4>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002158:	4b1c      	ldr	r3, [pc, #112]	; (80021cc <MX_TIM2_Init+0xa4>)
 800215a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800215e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002160:	4b1a      	ldr	r3, [pc, #104]	; (80021cc <MX_TIM2_Init+0xa4>)
 8002162:	2200      	movs	r2, #0
 8002164:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002166:	4b19      	ldr	r3, [pc, #100]	; (80021cc <MX_TIM2_Init+0xa4>)
 8002168:	2200      	movs	r2, #0
 800216a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800216c:	2303      	movs	r3, #3
 800216e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002170:	2300      	movs	r3, #0
 8002172:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002174:	2301      	movs	r3, #1
 8002176:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002178:	2300      	movs	r3, #0
 800217a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002180:	2300      	movs	r3, #0
 8002182:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002184:	2301      	movs	r3, #1
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002188:	2300      	movs	r3, #0
 800218a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800218c:	2300      	movs	r3, #0
 800218e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002190:	f107 030c 	add.w	r3, r7, #12
 8002194:	4619      	mov	r1, r3
 8002196:	480d      	ldr	r0, [pc, #52]	; (80021cc <MX_TIM2_Init+0xa4>)
 8002198:	f002 f8c4 	bl	8004324 <HAL_TIM_Encoder_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80021a2:	f000 f8f3 	bl	800238c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	4619      	mov	r1, r3
 80021b2:	4806      	ldr	r0, [pc, #24]	; (80021cc <MX_TIM2_Init+0xa4>)
 80021b4:	f002 ff38 	bl	8005028 <HAL_TIMEx_MasterConfigSynchronization>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80021be:	f000 f8e5 	bl	800238c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021c2:	bf00      	nop
 80021c4:	3730      	adds	r7, #48	; 0x30
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	2000029c 	.word	0x2000029c

080021d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021d6:	f107 0308 	add.w	r3, r7, #8
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	605a      	str	r2, [r3, #4]
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e4:	463b      	mov	r3, r7
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
 80021ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021ec:	4b1d      	ldr	r3, [pc, #116]	; (8002264 <MX_TIM3_Init+0x94>)
 80021ee:	4a1e      	ldr	r2, [pc, #120]	; (8002268 <MX_TIM3_Init+0x98>)
 80021f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 639;
 80021f2:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <MX_TIM3_Init+0x94>)
 80021f4:	f240 227f 	movw	r2, #639	; 0x27f
 80021f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fa:	4b1a      	ldr	r3, [pc, #104]	; (8002264 <MX_TIM3_Init+0x94>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002200:	4b18      	ldr	r3, [pc, #96]	; (8002264 <MX_TIM3_Init+0x94>)
 8002202:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002206:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002208:	4b16      	ldr	r3, [pc, #88]	; (8002264 <MX_TIM3_Init+0x94>)
 800220a:	2200      	movs	r2, #0
 800220c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <MX_TIM3_Init+0x94>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002214:	4813      	ldr	r0, [pc, #76]	; (8002264 <MX_TIM3_Init+0x94>)
 8002216:	f001 fef1 	bl	8003ffc <HAL_TIM_Base_Init>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002220:	f000 f8b4 	bl	800238c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002224:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002228:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800222a:	f107 0308 	add.w	r3, r7, #8
 800222e:	4619      	mov	r1, r3
 8002230:	480c      	ldr	r0, [pc, #48]	; (8002264 <MX_TIM3_Init+0x94>)
 8002232:	f002 fb6d 	bl	8004910 <HAL_TIM_ConfigClockSource>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800223c:	f000 f8a6 	bl	800238c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002240:	2300      	movs	r3, #0
 8002242:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002244:	2300      	movs	r3, #0
 8002246:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002248:	463b      	mov	r3, r7
 800224a:	4619      	mov	r1, r3
 800224c:	4805      	ldr	r0, [pc, #20]	; (8002264 <MX_TIM3_Init+0x94>)
 800224e:	f002 feeb 	bl	8005028 <HAL_TIMEx_MasterConfigSynchronization>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002258:	f000 f898 	bl	800238c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800225c:	bf00      	nop
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	200002e4 	.word	0x200002e4
 8002268:	40000400 	.word	0x40000400

0800226c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002270:	4b11      	ldr	r3, [pc, #68]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 8002272:	4a12      	ldr	r2, [pc, #72]	; (80022bc <MX_USART1_UART_Init+0x50>)
 8002274:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002276:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 8002278:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800227c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800227e:	4b0e      	ldr	r3, [pc, #56]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 8002280:	2200      	movs	r2, #0
 8002282:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002284:	4b0c      	ldr	r3, [pc, #48]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 8002286:	2200      	movs	r2, #0
 8002288:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800228a:	4b0b      	ldr	r3, [pc, #44]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 800228c:	2200      	movs	r2, #0
 800228e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002290:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 8002292:	220c      	movs	r2, #12
 8002294:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002296:	4b08      	ldr	r3, [pc, #32]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 8002298:	2200      	movs	r2, #0
 800229a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800229c:	4b06      	ldr	r3, [pc, #24]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 800229e:	2200      	movs	r2, #0
 80022a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022a2:	4805      	ldr	r0, [pc, #20]	; (80022b8 <MX_USART1_UART_Init+0x4c>)
 80022a4:	f002 ff81 	bl	80051aa <HAL_UART_Init>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022ae:	f000 f86d 	bl	800238c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	2000032c 	.word	0x2000032c
 80022bc:	40013800 	.word	0x40013800

080022c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022c6:	4b10      	ldr	r3, [pc, #64]	; (8002308 <MX_DMA_Init+0x48>)
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	4a0f      	ldr	r2, [pc, #60]	; (8002308 <MX_DMA_Init+0x48>)
 80022cc:	f043 0301 	orr.w	r3, r3, #1
 80022d0:	6153      	str	r3, [r2, #20]
 80022d2:	4b0d      	ldr	r3, [pc, #52]	; (8002308 <MX_DMA_Init+0x48>)
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	607b      	str	r3, [r7, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80022de:	2200      	movs	r2, #0
 80022e0:	2100      	movs	r1, #0
 80022e2:	200e      	movs	r0, #14
 80022e4:	f000 fcbb 	bl	8002c5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80022e8:	200e      	movs	r0, #14
 80022ea:	f000 fcd4 	bl	8002c96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80022ee:	2200      	movs	r2, #0
 80022f0:	2100      	movs	r1, #0
 80022f2:	200f      	movs	r0, #15
 80022f4:	f000 fcb3 	bl	8002c5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80022f8:	200f      	movs	r0, #15
 80022fa:	f000 fccc 	bl	8002c96 <HAL_NVIC_EnableIRQ>

}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40021000 	.word	0x40021000

0800230c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002312:	f107 0308 	add.w	r3, r7, #8
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002320:	4b18      	ldr	r3, [pc, #96]	; (8002384 <MX_GPIO_Init+0x78>)
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	4a17      	ldr	r2, [pc, #92]	; (8002384 <MX_GPIO_Init+0x78>)
 8002326:	f043 0304 	orr.w	r3, r3, #4
 800232a:	6193      	str	r3, [r2, #24]
 800232c:	4b15      	ldr	r3, [pc, #84]	; (8002384 <MX_GPIO_Init+0x78>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	607b      	str	r3, [r7, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002338:	4b12      	ldr	r3, [pc, #72]	; (8002384 <MX_GPIO_Init+0x78>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	4a11      	ldr	r2, [pc, #68]	; (8002384 <MX_GPIO_Init+0x78>)
 800233e:	f043 0308 	orr.w	r3, r3, #8
 8002342:	6193      	str	r3, [r2, #24]
 8002344:	4b0f      	ldr	r3, [pc, #60]	; (8002384 <MX_GPIO_Init+0x78>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	603b      	str	r3, [r7, #0]
 800234e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8002350:	2200      	movs	r2, #0
 8002352:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8002356:	480c      	ldr	r0, [pc, #48]	; (8002388 <MX_GPIO_Init+0x7c>)
 8002358:	f001 f8da 	bl	8003510 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 800235c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002360:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002362:	2301      	movs	r3, #1
 8002364:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236a:	2302      	movs	r3, #2
 800236c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236e:	f107 0308 	add.w	r3, r7, #8
 8002372:	4619      	mov	r1, r3
 8002374:	4804      	ldr	r0, [pc, #16]	; (8002388 <MX_GPIO_Init+0x7c>)
 8002376:	f000 ff47 	bl	8003208 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800237a:	bf00      	nop
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40021000 	.word	0x40021000
 8002388:	40010c00 	.word	0x40010c00

0800238c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002390:	b672      	cpsid	i
}
 8002392:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002394:	e7fe      	b.n	8002394 <Error_Handler+0x8>
	...

08002398 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800239e:	4b15      	ldr	r3, [pc, #84]	; (80023f4 <HAL_MspInit+0x5c>)
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	4a14      	ldr	r2, [pc, #80]	; (80023f4 <HAL_MspInit+0x5c>)
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	6193      	str	r3, [r2, #24]
 80023aa:	4b12      	ldr	r3, [pc, #72]	; (80023f4 <HAL_MspInit+0x5c>)
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	60bb      	str	r3, [r7, #8]
 80023b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023b6:	4b0f      	ldr	r3, [pc, #60]	; (80023f4 <HAL_MspInit+0x5c>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	4a0e      	ldr	r2, [pc, #56]	; (80023f4 <HAL_MspInit+0x5c>)
 80023bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023c0:	61d3      	str	r3, [r2, #28]
 80023c2:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <HAL_MspInit+0x5c>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ca:	607b      	str	r3, [r7, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80023ce:	4b0a      	ldr	r3, [pc, #40]	; (80023f8 <HAL_MspInit+0x60>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	4a04      	ldr	r2, [pc, #16]	; (80023f8 <HAL_MspInit+0x60>)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ea:	bf00      	nop
 80023ec:	3714      	adds	r7, #20
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40010000 	.word	0x40010000

080023fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08a      	sub	sp, #40	; 0x28
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a1d      	ldr	r2, [pc, #116]	; (800248c <HAL_I2C_MspInit+0x90>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d132      	bne.n	8002482 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800241c:	4b1c      	ldr	r3, [pc, #112]	; (8002490 <HAL_I2C_MspInit+0x94>)
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	4a1b      	ldr	r2, [pc, #108]	; (8002490 <HAL_I2C_MspInit+0x94>)
 8002422:	f043 0308 	orr.w	r3, r3, #8
 8002426:	6193      	str	r3, [r2, #24]
 8002428:	4b19      	ldr	r3, [pc, #100]	; (8002490 <HAL_I2C_MspInit+0x94>)
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	f003 0308 	and.w	r3, r3, #8
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002434:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800243a:	2312      	movs	r3, #18
 800243c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800243e:	2303      	movs	r3, #3
 8002440:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002442:	f107 0314 	add.w	r3, r7, #20
 8002446:	4619      	mov	r1, r3
 8002448:	4812      	ldr	r0, [pc, #72]	; (8002494 <HAL_I2C_MspInit+0x98>)
 800244a:	f000 fedd 	bl	8003208 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800244e:	4b12      	ldr	r3, [pc, #72]	; (8002498 <HAL_I2C_MspInit+0x9c>)
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	627b      	str	r3, [r7, #36]	; 0x24
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800245a:	627b      	str	r3, [r7, #36]	; 0x24
 800245c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245e:	f043 0302 	orr.w	r3, r3, #2
 8002462:	627b      	str	r3, [r7, #36]	; 0x24
 8002464:	4a0c      	ldr	r2, [pc, #48]	; (8002498 <HAL_I2C_MspInit+0x9c>)
 8002466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002468:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800246a:	4b09      	ldr	r3, [pc, #36]	; (8002490 <HAL_I2C_MspInit+0x94>)
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	4a08      	ldr	r2, [pc, #32]	; (8002490 <HAL_I2C_MspInit+0x94>)
 8002470:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002474:	61d3      	str	r3, [r2, #28]
 8002476:	4b06      	ldr	r3, [pc, #24]	; (8002490 <HAL_I2C_MspInit+0x94>)
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002482:	bf00      	nop
 8002484:	3728      	adds	r7, #40	; 0x28
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	40005400 	.word	0x40005400
 8002490:	40021000 	.word	0x40021000
 8002494:	40010c00 	.word	0x40010c00
 8002498:	40010000 	.word	0x40010000

0800249c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a09      	ldr	r2, [pc, #36]	; (80024d0 <HAL_TIM_PWM_MspInit+0x34>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d10b      	bne.n	80024c6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024ae:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <HAL_TIM_PWM_MspInit+0x38>)
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	4a08      	ldr	r2, [pc, #32]	; (80024d4 <HAL_TIM_PWM_MspInit+0x38>)
 80024b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024b8:	6193      	str	r3, [r2, #24]
 80024ba:	4b06      	ldr	r3, [pc, #24]	; (80024d4 <HAL_TIM_PWM_MspInit+0x38>)
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80024c6:	bf00      	nop
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr
 80024d0:	40012c00 	.word	0x40012c00
 80024d4:	40021000 	.word	0x40021000

080024d8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b088      	sub	sp, #32
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e0:	f107 0310 	add.w	r3, r7, #16
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024f6:	d123      	bne.n	8002540 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024f8:	4b13      	ldr	r3, [pc, #76]	; (8002548 <HAL_TIM_Encoder_MspInit+0x70>)
 80024fa:	69db      	ldr	r3, [r3, #28]
 80024fc:	4a12      	ldr	r2, [pc, #72]	; (8002548 <HAL_TIM_Encoder_MspInit+0x70>)
 80024fe:	f043 0301 	orr.w	r3, r3, #1
 8002502:	61d3      	str	r3, [r2, #28]
 8002504:	4b10      	ldr	r3, [pc, #64]	; (8002548 <HAL_TIM_Encoder_MspInit+0x70>)
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	60fb      	str	r3, [r7, #12]
 800250e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002510:	4b0d      	ldr	r3, [pc, #52]	; (8002548 <HAL_TIM_Encoder_MspInit+0x70>)
 8002512:	699b      	ldr	r3, [r3, #24]
 8002514:	4a0c      	ldr	r2, [pc, #48]	; (8002548 <HAL_TIM_Encoder_MspInit+0x70>)
 8002516:	f043 0304 	orr.w	r3, r3, #4
 800251a:	6193      	str	r3, [r2, #24]
 800251c:	4b0a      	ldr	r3, [pc, #40]	; (8002548 <HAL_TIM_Encoder_MspInit+0x70>)
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	f003 0304 	and.w	r3, r3, #4
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = TIM2_ENCODER1_Pin|TIM2_ENCODER2_Pin;
 8002528:	2303      	movs	r3, #3
 800252a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	2300      	movs	r3, #0
 8002532:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002534:	f107 0310 	add.w	r3, r7, #16
 8002538:	4619      	mov	r1, r3
 800253a:	4804      	ldr	r0, [pc, #16]	; (800254c <HAL_TIM_Encoder_MspInit+0x74>)
 800253c:	f000 fe64 	bl	8003208 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002540:	bf00      	nop
 8002542:	3720      	adds	r7, #32
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40021000 	.word	0x40021000
 800254c:	40010800 	.word	0x40010800

08002550 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a0d      	ldr	r2, [pc, #52]	; (8002594 <HAL_TIM_Base_MspInit+0x44>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d113      	bne.n	800258a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002562:	4b0d      	ldr	r3, [pc, #52]	; (8002598 <HAL_TIM_Base_MspInit+0x48>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	4a0c      	ldr	r2, [pc, #48]	; (8002598 <HAL_TIM_Base_MspInit+0x48>)
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	61d3      	str	r3, [r2, #28]
 800256e:	4b0a      	ldr	r3, [pc, #40]	; (8002598 <HAL_TIM_Base_MspInit+0x48>)
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	60fb      	str	r3, [r7, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800257a:	2200      	movs	r2, #0
 800257c:	2100      	movs	r1, #0
 800257e:	201d      	movs	r0, #29
 8002580:	f000 fb6d 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002584:	201d      	movs	r0, #29
 8002586:	f000 fb86 	bl	8002c96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800258a:	bf00      	nop
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40000400 	.word	0x40000400
 8002598:	40021000 	.word	0x40021000

0800259c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a4:	f107 0310 	add.w	r3, r7, #16
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a10      	ldr	r2, [pc, #64]	; (80025f8 <HAL_TIM_MspPostInit+0x5c>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d118      	bne.n	80025ee <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025bc:	4b0f      	ldr	r3, [pc, #60]	; (80025fc <HAL_TIM_MspPostInit+0x60>)
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	4a0e      	ldr	r2, [pc, #56]	; (80025fc <HAL_TIM_MspPostInit+0x60>)
 80025c2:	f043 0304 	orr.w	r3, r3, #4
 80025c6:	6193      	str	r3, [r2, #24]
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <HAL_TIM_MspPostInit+0x60>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	f003 0304 	and.w	r3, r3, #4
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWM_CH2_Pin|PWM_CH3_Pin;
 80025d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80025d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025da:	2302      	movs	r3, #2
 80025dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025de:	2302      	movs	r3, #2
 80025e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e2:	f107 0310 	add.w	r3, r7, #16
 80025e6:	4619      	mov	r1, r3
 80025e8:	4805      	ldr	r0, [pc, #20]	; (8002600 <HAL_TIM_MspPostInit+0x64>)
 80025ea:	f000 fe0d 	bl	8003208 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80025ee:	bf00      	nop
 80025f0:	3720      	adds	r7, #32
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40012c00 	.word	0x40012c00
 80025fc:	40021000 	.word	0x40021000
 8002600:	40010800 	.word	0x40010800

08002604 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b08a      	sub	sp, #40	; 0x28
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260c:	f107 0314 	add.w	r3, r7, #20
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	609a      	str	r2, [r3, #8]
 8002618:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a4d      	ldr	r2, [pc, #308]	; (8002754 <HAL_UART_MspInit+0x150>)
 8002620:	4293      	cmp	r3, r2
 8002622:	f040 8092 	bne.w	800274a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002626:	4b4c      	ldr	r3, [pc, #304]	; (8002758 <HAL_UART_MspInit+0x154>)
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	4a4b      	ldr	r2, [pc, #300]	; (8002758 <HAL_UART_MspInit+0x154>)
 800262c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002630:	6193      	str	r3, [r2, #24]
 8002632:	4b49      	ldr	r3, [pc, #292]	; (8002758 <HAL_UART_MspInit+0x154>)
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800263e:	4b46      	ldr	r3, [pc, #280]	; (8002758 <HAL_UART_MspInit+0x154>)
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	4a45      	ldr	r2, [pc, #276]	; (8002758 <HAL_UART_MspInit+0x154>)
 8002644:	f043 0308 	orr.w	r3, r3, #8
 8002648:	6193      	str	r3, [r2, #24]
 800264a:	4b43      	ldr	r3, [pc, #268]	; (8002758 <HAL_UART_MspInit+0x154>)
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	f003 0308 	and.w	r3, r3, #8
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002656:	2340      	movs	r3, #64	; 0x40
 8002658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265a:	2302      	movs	r3, #2
 800265c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800265e:	2303      	movs	r3, #3
 8002660:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	4619      	mov	r1, r3
 8002668:	483c      	ldr	r0, [pc, #240]	; (800275c <HAL_UART_MspInit+0x158>)
 800266a:	f000 fdcd 	bl	8003208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800266e:	2380      	movs	r3, #128	; 0x80
 8002670:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002672:	2300      	movs	r3, #0
 8002674:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002676:	2301      	movs	r3, #1
 8002678:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800267a:	f107 0314 	add.w	r3, r7, #20
 800267e:	4619      	mov	r1, r3
 8002680:	4836      	ldr	r0, [pc, #216]	; (800275c <HAL_UART_MspInit+0x158>)
 8002682:	f000 fdc1 	bl	8003208 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002686:	4b36      	ldr	r3, [pc, #216]	; (8002760 <HAL_UART_MspInit+0x15c>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	627b      	str	r3, [r7, #36]	; 0x24
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002692:	627b      	str	r3, [r7, #36]	; 0x24
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	f043 0304 	orr.w	r3, r3, #4
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
 800269c:	4a30      	ldr	r2, [pc, #192]	; (8002760 <HAL_UART_MspInit+0x15c>)
 800269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a0:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80026a2:	4b30      	ldr	r3, [pc, #192]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026a4:	4a30      	ldr	r2, [pc, #192]	; (8002768 <HAL_UART_MspInit+0x164>)
 80026a6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026a8:	4b2e      	ldr	r3, [pc, #184]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ae:	4b2d      	ldr	r3, [pc, #180]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026b4:	4b2b      	ldr	r3, [pc, #172]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026b6:	2280      	movs	r2, #128	; 0x80
 80026b8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ba:	4b2a      	ldr	r3, [pc, #168]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026bc:	2200      	movs	r2, #0
 80026be:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026c0:	4b28      	ldr	r3, [pc, #160]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80026c6:	4b27      	ldr	r3, [pc, #156]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026cc:	4b25      	ldr	r3, [pc, #148]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80026d2:	4824      	ldr	r0, [pc, #144]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026d4:	f000 fafa 	bl	8002ccc <HAL_DMA_Init>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <HAL_UART_MspInit+0xde>
    {
      Error_Handler();
 80026de:	f7ff fe55 	bl	800238c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a1f      	ldr	r2, [pc, #124]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026e6:	639a      	str	r2, [r3, #56]	; 0x38
 80026e8:	4a1e      	ldr	r2, [pc, #120]	; (8002764 <HAL_UART_MspInit+0x160>)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80026ee:	4b1f      	ldr	r3, [pc, #124]	; (800276c <HAL_UART_MspInit+0x168>)
 80026f0:	4a1f      	ldr	r2, [pc, #124]	; (8002770 <HAL_UART_MspInit+0x16c>)
 80026f2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f4:	4b1d      	ldr	r3, [pc, #116]	; (800276c <HAL_UART_MspInit+0x168>)
 80026f6:	2210      	movs	r2, #16
 80026f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026fa:	4b1c      	ldr	r3, [pc, #112]	; (800276c <HAL_UART_MspInit+0x168>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002700:	4b1a      	ldr	r3, [pc, #104]	; (800276c <HAL_UART_MspInit+0x168>)
 8002702:	2280      	movs	r2, #128	; 0x80
 8002704:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002706:	4b19      	ldr	r3, [pc, #100]	; (800276c <HAL_UART_MspInit+0x168>)
 8002708:	2200      	movs	r2, #0
 800270a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800270c:	4b17      	ldr	r3, [pc, #92]	; (800276c <HAL_UART_MspInit+0x168>)
 800270e:	2200      	movs	r2, #0
 8002710:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002712:	4b16      	ldr	r3, [pc, #88]	; (800276c <HAL_UART_MspInit+0x168>)
 8002714:	2200      	movs	r2, #0
 8002716:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002718:	4b14      	ldr	r3, [pc, #80]	; (800276c <HAL_UART_MspInit+0x168>)
 800271a:	2200      	movs	r2, #0
 800271c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800271e:	4813      	ldr	r0, [pc, #76]	; (800276c <HAL_UART_MspInit+0x168>)
 8002720:	f000 fad4 	bl	8002ccc <HAL_DMA_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800272a:	f7ff fe2f 	bl	800238c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a0e      	ldr	r2, [pc, #56]	; (800276c <HAL_UART_MspInit+0x168>)
 8002732:	635a      	str	r2, [r3, #52]	; 0x34
 8002734:	4a0d      	ldr	r2, [pc, #52]	; (800276c <HAL_UART_MspInit+0x168>)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800273a:	2200      	movs	r2, #0
 800273c:	2100      	movs	r1, #0
 800273e:	2025      	movs	r0, #37	; 0x25
 8002740:	f000 fa8d 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002744:	2025      	movs	r0, #37	; 0x25
 8002746:	f000 faa6 	bl	8002c96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800274a:	bf00      	nop
 800274c:	3728      	adds	r7, #40	; 0x28
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40013800 	.word	0x40013800
 8002758:	40021000 	.word	0x40021000
 800275c:	40010c00 	.word	0x40010c00
 8002760:	40010000 	.word	0x40010000
 8002764:	20000370 	.word	0x20000370
 8002768:	40020058 	.word	0x40020058
 800276c:	200003b4 	.word	0x200003b4
 8002770:	40020044 	.word	0x40020044

08002774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002778:	e7fe      	b.n	8002778 <NMI_Handler+0x4>

0800277a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800277a:	b480      	push	{r7}
 800277c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800277e:	e7fe      	b.n	800277e <HardFault_Handler+0x4>

08002780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002784:	e7fe      	b.n	8002784 <MemManage_Handler+0x4>

08002786 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002786:	b480      	push	{r7}
 8002788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800278a:	e7fe      	b.n	800278a <BusFault_Handler+0x4>

0800278c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002790:	e7fe      	b.n	8002790 <UsageFault_Handler+0x4>

08002792 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002792:	b480      	push	{r7}
 8002794:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002796:	bf00      	nop
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr

0800279e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800279e:	b480      	push	{r7}
 80027a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027a2:	bf00      	nop
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr

080027aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027aa:	b480      	push	{r7}
 80027ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027ae:	bf00      	nop
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr

080027b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027ba:	f000 f95d 	bl	8002a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80027c8:	4802      	ldr	r0, [pc, #8]	; (80027d4 <DMA1_Channel4_IRQHandler+0x10>)
 80027ca:	f000 fbe9 	bl	8002fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	200003b4 	.word	0x200003b4

080027d8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80027dc:	4802      	ldr	r0, [pc, #8]	; (80027e8 <DMA1_Channel5_IRQHandler+0x10>)
 80027de:	f000 fbdf 	bl	8002fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80027e2:	bf00      	nop
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000370 	.word	0x20000370

080027ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80027f0:	4802      	ldr	r0, [pc, #8]	; (80027fc <TIM3_IRQHandler+0x10>)
 80027f2:	f001 fec7 	bl	8004584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	200002e4 	.word	0x200002e4

08002800 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002804:	4802      	ldr	r0, [pc, #8]	; (8002810 <USART1_IRQHandler+0x10>)
 8002806:	f002 fdb9 	bl	800537c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	2000032c 	.word	0x2000032c

08002814 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return 1;
 8002818:	2301      	movs	r3, #1
}
 800281a:	4618      	mov	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	bc80      	pop	{r7}
 8002820:	4770      	bx	lr

08002822 <_kill>:

int _kill(int pid, int sig)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b082      	sub	sp, #8
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
 800282a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800282c:	f003 fb76 	bl	8005f1c <__errno>
 8002830:	4603      	mov	r3, r0
 8002832:	2216      	movs	r2, #22
 8002834:	601a      	str	r2, [r3, #0]
  return -1;
 8002836:	f04f 33ff 	mov.w	r3, #4294967295
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <_exit>:

void _exit (int status)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800284a:	f04f 31ff 	mov.w	r1, #4294967295
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7ff ffe7 	bl	8002822 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002854:	e7fe      	b.n	8002854 <_exit+0x12>

08002856 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b086      	sub	sp, #24
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
 8002866:	e00a      	b.n	800287e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002868:	f3af 8000 	nop.w
 800286c:	4601      	mov	r1, r0
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	1c5a      	adds	r2, r3, #1
 8002872:	60ba      	str	r2, [r7, #8]
 8002874:	b2ca      	uxtb	r2, r1
 8002876:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	3301      	adds	r3, #1
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	429a      	cmp	r2, r3
 8002884:	dbf0      	blt.n	8002868 <_read+0x12>
  }

  return len;
 8002886:	687b      	ldr	r3, [r7, #4]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	e009      	b.n	80028b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	1c5a      	adds	r2, r3, #1
 80028a6:	60ba      	str	r2, [r7, #8]
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	3301      	adds	r3, #1
 80028b4:	617b      	str	r3, [r7, #20]
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	dbf1      	blt.n	80028a2 <_write+0x12>
  }
  return len;
 80028be:	687b      	ldr	r3, [r7, #4]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <_close>:

int _close(int file)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	bc80      	pop	{r7}
 80028dc:	4770      	bx	lr

080028de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028de:	b480      	push	{r7}
 80028e0:	b083      	sub	sp, #12
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
 80028e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028ee:	605a      	str	r2, [r3, #4]
  return 0;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <_isatty>:

int _isatty(int file)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002904:	2301      	movs	r3, #1
}
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr

08002910 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3714      	adds	r7, #20
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end;             /* Symbol defined in the linker script */
  extern uint8_t _estack;          /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002930:	4a14      	ldr	r2, [pc, #80]	; (8002984 <_sbrk+0x5c>)
 8002932:	4b15      	ldr	r3, [pc, #84]	; (8002988 <_sbrk+0x60>)
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800293c:	4b13      	ldr	r3, [pc, #76]	; (800298c <_sbrk+0x64>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d102      	bne.n	800294a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002944:	4b11      	ldr	r3, [pc, #68]	; (800298c <_sbrk+0x64>)
 8002946:	4a12      	ldr	r2, [pc, #72]	; (8002990 <_sbrk+0x68>)
 8002948:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800294a:	4b10      	ldr	r3, [pc, #64]	; (800298c <_sbrk+0x64>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	429a      	cmp	r2, r3
 8002956:	d207      	bcs.n	8002968 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002958:	f003 fae0 	bl	8005f1c <__errno>
 800295c:	4603      	mov	r3, r0
 800295e:	220c      	movs	r2, #12
 8002960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002962:	f04f 33ff 	mov.w	r3, #4294967295
 8002966:	e009      	b.n	800297c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002968:	4b08      	ldr	r3, [pc, #32]	; (800298c <_sbrk+0x64>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800296e:	4b07      	ldr	r3, [pc, #28]	; (800298c <_sbrk+0x64>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4413      	add	r3, r2
 8002976:	4a05      	ldr	r2, [pc, #20]	; (800298c <_sbrk+0x64>)
 8002978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800297a:	68fb      	ldr	r3, [r7, #12]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	20005000 	.word	0x20005000
 8002988:	00000400 	.word	0x00000400
 800298c:	2000049c 	.word	0x2000049c
 8002990:	200004f0 	.word	0x200004f0

08002994 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002998:	bf00      	nop
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029a0:	480c      	ldr	r0, [pc, #48]	; (80029d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029a2:	490d      	ldr	r1, [pc, #52]	; (80029d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029a4:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029a8:	e002      	b.n	80029b0 <LoopCopyDataInit>

080029aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029ae:	3304      	adds	r3, #4

080029b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029b4:	d3f9      	bcc.n	80029aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029b6:	4a0a      	ldr	r2, [pc, #40]	; (80029e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029b8:	4c0a      	ldr	r4, [pc, #40]	; (80029e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029bc:	e001      	b.n	80029c2 <LoopFillZerobss>

080029be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029c0:	3204      	adds	r2, #4

080029c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029c4:	d3fb      	bcc.n	80029be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029c6:	f7ff ffe5 	bl	8002994 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029ca:	f003 faad 	bl	8005f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029ce:	f7ff f949 	bl	8001c64 <main>
  bx lr
 80029d2:	4770      	bx	lr
  ldr r0, =_sdata
 80029d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029d8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80029dc:	0800aedc 	.word	0x0800aedc
  ldr r2, =_sbss
 80029e0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80029e4:	200004f0 	.word	0x200004f0

080029e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029e8:	e7fe      	b.n	80029e8 <ADC1_2_IRQHandler>
	...

080029ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029f0:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <HAL_Init+0x28>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a07      	ldr	r2, [pc, #28]	; (8002a14 <HAL_Init+0x28>)
 80029f6:	f043 0310 	orr.w	r3, r3, #16
 80029fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029fc:	2003      	movs	r0, #3
 80029fe:	f000 f923 	bl	8002c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a02:	200f      	movs	r0, #15
 8002a04:	f000 f808 	bl	8002a18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a08:	f7ff fcc6 	bl	8002398 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	40022000 	.word	0x40022000

08002a18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a20:	4b12      	ldr	r3, [pc, #72]	; (8002a6c <HAL_InitTick+0x54>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	4b12      	ldr	r3, [pc, #72]	; (8002a70 <HAL_InitTick+0x58>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 f93b 	bl	8002cb2 <HAL_SYSTICK_Config>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e00e      	b.n	8002a64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2b0f      	cmp	r3, #15
 8002a4a:	d80a      	bhi.n	8002a62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	6879      	ldr	r1, [r7, #4]
 8002a50:	f04f 30ff 	mov.w	r0, #4294967295
 8002a54:	f000 f903 	bl	8002c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a58:	4a06      	ldr	r2, [pc, #24]	; (8002a74 <HAL_InitTick+0x5c>)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	e000      	b.n	8002a64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	20000004 	.word	0x20000004
 8002a70:	2000000c 	.word	0x2000000c
 8002a74:	20000008 	.word	0x20000008

08002a78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <HAL_IncTick+0x1c>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	461a      	mov	r2, r3
 8002a82:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <HAL_IncTick+0x20>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4413      	add	r3, r2
 8002a88:	4a03      	ldr	r2, [pc, #12]	; (8002a98 <HAL_IncTick+0x20>)
 8002a8a:	6013      	str	r3, [r2, #0]
}
 8002a8c:	bf00      	nop
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	2000000c 	.word	0x2000000c
 8002a98:	200004a0 	.word	0x200004a0

08002a9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa0:	4b02      	ldr	r3, [pc, #8]	; (8002aac <HAL_GetTick+0x10>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr
 8002aac:	200004a0 	.word	0x200004a0

08002ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f003 0307 	and.w	r3, r3, #7
 8002abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac0:	4b0c      	ldr	r3, [pc, #48]	; (8002af4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002acc:	4013      	ands	r3, r2
 8002ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ad8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ae2:	4a04      	ldr	r2, [pc, #16]	; (8002af4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	60d3      	str	r3, [r2, #12]
}
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bc80      	pop	{r7}
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002afc:	4b04      	ldr	r3, [pc, #16]	; (8002b10 <__NVIC_GetPriorityGrouping+0x18>)
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	0a1b      	lsrs	r3, r3, #8
 8002b02:	f003 0307 	and.w	r3, r3, #7
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	e000ed00 	.word	0xe000ed00

08002b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	db0b      	blt.n	8002b3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	f003 021f 	and.w	r2, r3, #31
 8002b2c:	4906      	ldr	r1, [pc, #24]	; (8002b48 <__NVIC_EnableIRQ+0x34>)
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	095b      	lsrs	r3, r3, #5
 8002b34:	2001      	movs	r0, #1
 8002b36:	fa00 f202 	lsl.w	r2, r0, r2
 8002b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr
 8002b48:	e000e100 	.word	0xe000e100

08002b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	6039      	str	r1, [r7, #0]
 8002b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	db0a      	blt.n	8002b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	490c      	ldr	r1, [pc, #48]	; (8002b98 <__NVIC_SetPriority+0x4c>)
 8002b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6a:	0112      	lsls	r2, r2, #4
 8002b6c:	b2d2      	uxtb	r2, r2
 8002b6e:	440b      	add	r3, r1
 8002b70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b74:	e00a      	b.n	8002b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	b2da      	uxtb	r2, r3
 8002b7a:	4908      	ldr	r1, [pc, #32]	; (8002b9c <__NVIC_SetPriority+0x50>)
 8002b7c:	79fb      	ldrb	r3, [r7, #7]
 8002b7e:	f003 030f 	and.w	r3, r3, #15
 8002b82:	3b04      	subs	r3, #4
 8002b84:	0112      	lsls	r2, r2, #4
 8002b86:	b2d2      	uxtb	r2, r2
 8002b88:	440b      	add	r3, r1
 8002b8a:	761a      	strb	r2, [r3, #24]
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	e000e100 	.word	0xe000e100
 8002b9c:	e000ed00 	.word	0xe000ed00

08002ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b089      	sub	sp, #36	; 0x24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f1c3 0307 	rsb	r3, r3, #7
 8002bba:	2b04      	cmp	r3, #4
 8002bbc:	bf28      	it	cs
 8002bbe:	2304      	movcs	r3, #4
 8002bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	3304      	adds	r3, #4
 8002bc6:	2b06      	cmp	r3, #6
 8002bc8:	d902      	bls.n	8002bd0 <NVIC_EncodePriority+0x30>
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	3b03      	subs	r3, #3
 8002bce:	e000      	b.n	8002bd2 <NVIC_EncodePriority+0x32>
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	fa02 f303 	lsl.w	r3, r2, r3
 8002bde:	43da      	mvns	r2, r3
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	401a      	ands	r2, r3
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002be8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf2:	43d9      	mvns	r1, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf8:	4313      	orrs	r3, r2
         );
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3724      	adds	r7, #36	; 0x24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr

08002c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c14:	d301      	bcc.n	8002c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c16:	2301      	movs	r3, #1
 8002c18:	e00f      	b.n	8002c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c1a:	4a0a      	ldr	r2, [pc, #40]	; (8002c44 <SysTick_Config+0x40>)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c22:	210f      	movs	r1, #15
 8002c24:	f04f 30ff 	mov.w	r0, #4294967295
 8002c28:	f7ff ff90 	bl	8002b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c2c:	4b05      	ldr	r3, [pc, #20]	; (8002c44 <SysTick_Config+0x40>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c32:	4b04      	ldr	r3, [pc, #16]	; (8002c44 <SysTick_Config+0x40>)
 8002c34:	2207      	movs	r2, #7
 8002c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	e000e010 	.word	0xe000e010

08002c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f7ff ff2d 	bl	8002ab0 <__NVIC_SetPriorityGrouping>
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b086      	sub	sp, #24
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	4603      	mov	r3, r0
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	607a      	str	r2, [r7, #4]
 8002c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c70:	f7ff ff42 	bl	8002af8 <__NVIC_GetPriorityGrouping>
 8002c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	68b9      	ldr	r1, [r7, #8]
 8002c7a:	6978      	ldr	r0, [r7, #20]
 8002c7c:	f7ff ff90 	bl	8002ba0 <NVIC_EncodePriority>
 8002c80:	4602      	mov	r2, r0
 8002c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c86:	4611      	mov	r1, r2
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff5f 	bl	8002b4c <__NVIC_SetPriority>
}
 8002c8e:	bf00      	nop
 8002c90:	3718      	adds	r7, #24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff35 	bl	8002b14 <__NVIC_EnableIRQ>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f7ff ffa2 	bl	8002c04 <SysTick_Config>
 8002cc0:	4603      	mov	r3, r0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
	...

08002ccc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e043      	b.n	8002d6a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	4b22      	ldr	r3, [pc, #136]	; (8002d74 <HAL_DMA_Init+0xa8>)
 8002cea:	4413      	add	r3, r2
 8002cec:	4a22      	ldr	r2, [pc, #136]	; (8002d78 <HAL_DMA_Init+0xac>)
 8002cee:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf2:	091b      	lsrs	r3, r3, #4
 8002cf4:	009a      	lsls	r2, r3, #2
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a1f      	ldr	r2, [pc, #124]	; (8002d7c <HAL_DMA_Init+0xb0>)
 8002cfe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2202      	movs	r2, #2
 8002d04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002d16:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002d1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002d24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	bffdfff8 	.word	0xbffdfff8
 8002d78:	cccccccd 	.word	0xcccccccd
 8002d7c:	40020000 	.word	0x40020000

08002d80 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
 8002d8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d101      	bne.n	8002da0 <HAL_DMA_Start_IT+0x20>
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	e04a      	b.n	8002e36 <HAL_DMA_Start_IT+0xb6>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d13a      	bne.n	8002e28 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2202      	movs	r2, #2
 8002db6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0201 	bic.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	68b9      	ldr	r1, [r7, #8]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f9e8 	bl	80031ac <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d008      	beq.n	8002df6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 020e 	orr.w	r2, r2, #14
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	e00f      	b.n	8002e16 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0204 	bic.w	r2, r2, #4
 8002e04:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f042 020a 	orr.w	r2, r2, #10
 8002e14:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f042 0201 	orr.w	r2, r2, #1
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	e005      	b.n	8002e34 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002e30:	2302      	movs	r3, #2
 8002e32:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002e34:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3718      	adds	r7, #24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b085      	sub	sp, #20
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e46:	2300      	movs	r3, #0
 8002e48:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d008      	beq.n	8002e66 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2204      	movs	r2, #4
 8002e58:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e020      	b.n	8002ea8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 020e 	bic.w	r2, r2, #14
 8002e74:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0201 	bic.w	r2, r2, #1
 8002e84:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e8e:	2101      	movs	r1, #1
 8002e90:	fa01 f202 	lsl.w	r2, r1, r2
 8002e94:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr
	...

08002eb4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d005      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2204      	movs	r2, #4
 8002ece:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
 8002ed4:	e051      	b.n	8002f7a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 020e 	bic.w	r2, r2, #14
 8002ee4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 0201 	bic.w	r2, r2, #1
 8002ef4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a22      	ldr	r2, [pc, #136]	; (8002f84 <HAL_DMA_Abort_IT+0xd0>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d029      	beq.n	8002f54 <HAL_DMA_Abort_IT+0xa0>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a20      	ldr	r2, [pc, #128]	; (8002f88 <HAL_DMA_Abort_IT+0xd4>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d022      	beq.n	8002f50 <HAL_DMA_Abort_IT+0x9c>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a1f      	ldr	r2, [pc, #124]	; (8002f8c <HAL_DMA_Abort_IT+0xd8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d01a      	beq.n	8002f4a <HAL_DMA_Abort_IT+0x96>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a1d      	ldr	r2, [pc, #116]	; (8002f90 <HAL_DMA_Abort_IT+0xdc>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d012      	beq.n	8002f44 <HAL_DMA_Abort_IT+0x90>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a1c      	ldr	r2, [pc, #112]	; (8002f94 <HAL_DMA_Abort_IT+0xe0>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d00a      	beq.n	8002f3e <HAL_DMA_Abort_IT+0x8a>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a1a      	ldr	r2, [pc, #104]	; (8002f98 <HAL_DMA_Abort_IT+0xe4>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d102      	bne.n	8002f38 <HAL_DMA_Abort_IT+0x84>
 8002f32:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002f36:	e00e      	b.n	8002f56 <HAL_DMA_Abort_IT+0xa2>
 8002f38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f3c:	e00b      	b.n	8002f56 <HAL_DMA_Abort_IT+0xa2>
 8002f3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f42:	e008      	b.n	8002f56 <HAL_DMA_Abort_IT+0xa2>
 8002f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f48:	e005      	b.n	8002f56 <HAL_DMA_Abort_IT+0xa2>
 8002f4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f4e:	e002      	b.n	8002f56 <HAL_DMA_Abort_IT+0xa2>
 8002f50:	2310      	movs	r3, #16
 8002f52:	e000      	b.n	8002f56 <HAL_DMA_Abort_IT+0xa2>
 8002f54:	2301      	movs	r3, #1
 8002f56:	4a11      	ldr	r2, [pc, #68]	; (8002f9c <HAL_DMA_Abort_IT+0xe8>)
 8002f58:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d003      	beq.n	8002f7a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	4798      	blx	r3
    } 
  }
  return status;
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3710      	adds	r7, #16
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40020008 	.word	0x40020008
 8002f88:	4002001c 	.word	0x4002001c
 8002f8c:	40020030 	.word	0x40020030
 8002f90:	40020044 	.word	0x40020044
 8002f94:	40020058 	.word	0x40020058
 8002f98:	4002006c 	.word	0x4002006c
 8002f9c:	40020000 	.word	0x40020000

08002fa0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbc:	2204      	movs	r2, #4
 8002fbe:	409a      	lsls	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d04f      	beq.n	8003068 <HAL_DMA_IRQHandler+0xc8>
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	f003 0304 	and.w	r3, r3, #4
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d04a      	beq.n	8003068 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0320 	and.w	r3, r3, #32
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d107      	bne.n	8002ff0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0204 	bic.w	r2, r2, #4
 8002fee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a66      	ldr	r2, [pc, #408]	; (8003190 <HAL_DMA_IRQHandler+0x1f0>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d029      	beq.n	800304e <HAL_DMA_IRQHandler+0xae>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a65      	ldr	r2, [pc, #404]	; (8003194 <HAL_DMA_IRQHandler+0x1f4>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d022      	beq.n	800304a <HAL_DMA_IRQHandler+0xaa>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a63      	ldr	r2, [pc, #396]	; (8003198 <HAL_DMA_IRQHandler+0x1f8>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d01a      	beq.n	8003044 <HAL_DMA_IRQHandler+0xa4>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a62      	ldr	r2, [pc, #392]	; (800319c <HAL_DMA_IRQHandler+0x1fc>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d012      	beq.n	800303e <HAL_DMA_IRQHandler+0x9e>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a60      	ldr	r2, [pc, #384]	; (80031a0 <HAL_DMA_IRQHandler+0x200>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d00a      	beq.n	8003038 <HAL_DMA_IRQHandler+0x98>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a5f      	ldr	r2, [pc, #380]	; (80031a4 <HAL_DMA_IRQHandler+0x204>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d102      	bne.n	8003032 <HAL_DMA_IRQHandler+0x92>
 800302c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003030:	e00e      	b.n	8003050 <HAL_DMA_IRQHandler+0xb0>
 8003032:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003036:	e00b      	b.n	8003050 <HAL_DMA_IRQHandler+0xb0>
 8003038:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800303c:	e008      	b.n	8003050 <HAL_DMA_IRQHandler+0xb0>
 800303e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003042:	e005      	b.n	8003050 <HAL_DMA_IRQHandler+0xb0>
 8003044:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003048:	e002      	b.n	8003050 <HAL_DMA_IRQHandler+0xb0>
 800304a:	2340      	movs	r3, #64	; 0x40
 800304c:	e000      	b.n	8003050 <HAL_DMA_IRQHandler+0xb0>
 800304e:	2304      	movs	r3, #4
 8003050:	4a55      	ldr	r2, [pc, #340]	; (80031a8 <HAL_DMA_IRQHandler+0x208>)
 8003052:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 8094 	beq.w	8003186 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003066:	e08e      	b.n	8003186 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306c:	2202      	movs	r2, #2
 800306e:	409a      	lsls	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4013      	ands	r3, r2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d056      	beq.n	8003126 <HAL_DMA_IRQHandler+0x186>
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d051      	beq.n	8003126 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0320 	and.w	r3, r3, #32
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10b      	bne.n	80030a8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 020a 	bic.w	r2, r2, #10
 800309e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a38      	ldr	r2, [pc, #224]	; (8003190 <HAL_DMA_IRQHandler+0x1f0>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d029      	beq.n	8003106 <HAL_DMA_IRQHandler+0x166>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a37      	ldr	r2, [pc, #220]	; (8003194 <HAL_DMA_IRQHandler+0x1f4>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d022      	beq.n	8003102 <HAL_DMA_IRQHandler+0x162>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a35      	ldr	r2, [pc, #212]	; (8003198 <HAL_DMA_IRQHandler+0x1f8>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d01a      	beq.n	80030fc <HAL_DMA_IRQHandler+0x15c>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a34      	ldr	r2, [pc, #208]	; (800319c <HAL_DMA_IRQHandler+0x1fc>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d012      	beq.n	80030f6 <HAL_DMA_IRQHandler+0x156>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a32      	ldr	r2, [pc, #200]	; (80031a0 <HAL_DMA_IRQHandler+0x200>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d00a      	beq.n	80030f0 <HAL_DMA_IRQHandler+0x150>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a31      	ldr	r2, [pc, #196]	; (80031a4 <HAL_DMA_IRQHandler+0x204>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d102      	bne.n	80030ea <HAL_DMA_IRQHandler+0x14a>
 80030e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030e8:	e00e      	b.n	8003108 <HAL_DMA_IRQHandler+0x168>
 80030ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030ee:	e00b      	b.n	8003108 <HAL_DMA_IRQHandler+0x168>
 80030f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030f4:	e008      	b.n	8003108 <HAL_DMA_IRQHandler+0x168>
 80030f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030fa:	e005      	b.n	8003108 <HAL_DMA_IRQHandler+0x168>
 80030fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003100:	e002      	b.n	8003108 <HAL_DMA_IRQHandler+0x168>
 8003102:	2320      	movs	r3, #32
 8003104:	e000      	b.n	8003108 <HAL_DMA_IRQHandler+0x168>
 8003106:	2302      	movs	r3, #2
 8003108:	4a27      	ldr	r2, [pc, #156]	; (80031a8 <HAL_DMA_IRQHandler+0x208>)
 800310a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003118:	2b00      	cmp	r3, #0
 800311a:	d034      	beq.n	8003186 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003124:	e02f      	b.n	8003186 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	2208      	movs	r2, #8
 800312c:	409a      	lsls	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	4013      	ands	r3, r2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d028      	beq.n	8003188 <HAL_DMA_IRQHandler+0x1e8>
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	f003 0308 	and.w	r3, r3, #8
 800313c:	2b00      	cmp	r3, #0
 800313e:	d023      	beq.n	8003188 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 020e 	bic.w	r2, r2, #14
 800314e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003158:	2101      	movs	r1, #1
 800315a:	fa01 f202 	lsl.w	r2, r1, r2
 800315e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317a:	2b00      	cmp	r3, #0
 800317c:	d004      	beq.n	8003188 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	4798      	blx	r3
    }
  }
  return;
 8003186:	bf00      	nop
 8003188:	bf00      	nop
}
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40020008 	.word	0x40020008
 8003194:	4002001c 	.word	0x4002001c
 8003198:	40020030 	.word	0x40020030
 800319c:	40020044 	.word	0x40020044
 80031a0:	40020058 	.word	0x40020058
 80031a4:	4002006c 	.word	0x4002006c
 80031a8:	40020000 	.word	0x40020000

080031ac <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
 80031b8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c2:	2101      	movs	r1, #1
 80031c4:	fa01 f202 	lsl.w	r2, r1, r2
 80031c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	683a      	ldr	r2, [r7, #0]
 80031d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b10      	cmp	r3, #16
 80031d8:	d108      	bne.n	80031ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80031ea:	e007      	b.n	80031fc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68ba      	ldr	r2, [r7, #8]
 80031f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	60da      	str	r2, [r3, #12]
}
 80031fc:	bf00      	nop
 80031fe:	3714      	adds	r7, #20
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr
	...

08003208 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003208:	b480      	push	{r7}
 800320a:	b08b      	sub	sp, #44	; 0x2c
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003212:	2300      	movs	r3, #0
 8003214:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003216:	2300      	movs	r3, #0
 8003218:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800321a:	e169      	b.n	80034f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800321c:	2201      	movs	r2, #1
 800321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	69fa      	ldr	r2, [r7, #28]
 800322c:	4013      	ands	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	429a      	cmp	r2, r3
 8003236:	f040 8158 	bne.w	80034ea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	4a9a      	ldr	r2, [pc, #616]	; (80034a8 <HAL_GPIO_Init+0x2a0>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d05e      	beq.n	8003302 <HAL_GPIO_Init+0xfa>
 8003244:	4a98      	ldr	r2, [pc, #608]	; (80034a8 <HAL_GPIO_Init+0x2a0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d875      	bhi.n	8003336 <HAL_GPIO_Init+0x12e>
 800324a:	4a98      	ldr	r2, [pc, #608]	; (80034ac <HAL_GPIO_Init+0x2a4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d058      	beq.n	8003302 <HAL_GPIO_Init+0xfa>
 8003250:	4a96      	ldr	r2, [pc, #600]	; (80034ac <HAL_GPIO_Init+0x2a4>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d86f      	bhi.n	8003336 <HAL_GPIO_Init+0x12e>
 8003256:	4a96      	ldr	r2, [pc, #600]	; (80034b0 <HAL_GPIO_Init+0x2a8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d052      	beq.n	8003302 <HAL_GPIO_Init+0xfa>
 800325c:	4a94      	ldr	r2, [pc, #592]	; (80034b0 <HAL_GPIO_Init+0x2a8>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d869      	bhi.n	8003336 <HAL_GPIO_Init+0x12e>
 8003262:	4a94      	ldr	r2, [pc, #592]	; (80034b4 <HAL_GPIO_Init+0x2ac>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d04c      	beq.n	8003302 <HAL_GPIO_Init+0xfa>
 8003268:	4a92      	ldr	r2, [pc, #584]	; (80034b4 <HAL_GPIO_Init+0x2ac>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d863      	bhi.n	8003336 <HAL_GPIO_Init+0x12e>
 800326e:	4a92      	ldr	r2, [pc, #584]	; (80034b8 <HAL_GPIO_Init+0x2b0>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d046      	beq.n	8003302 <HAL_GPIO_Init+0xfa>
 8003274:	4a90      	ldr	r2, [pc, #576]	; (80034b8 <HAL_GPIO_Init+0x2b0>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d85d      	bhi.n	8003336 <HAL_GPIO_Init+0x12e>
 800327a:	2b12      	cmp	r3, #18
 800327c:	d82a      	bhi.n	80032d4 <HAL_GPIO_Init+0xcc>
 800327e:	2b12      	cmp	r3, #18
 8003280:	d859      	bhi.n	8003336 <HAL_GPIO_Init+0x12e>
 8003282:	a201      	add	r2, pc, #4	; (adr r2, 8003288 <HAL_GPIO_Init+0x80>)
 8003284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003288:	08003303 	.word	0x08003303
 800328c:	080032dd 	.word	0x080032dd
 8003290:	080032ef 	.word	0x080032ef
 8003294:	08003331 	.word	0x08003331
 8003298:	08003337 	.word	0x08003337
 800329c:	08003337 	.word	0x08003337
 80032a0:	08003337 	.word	0x08003337
 80032a4:	08003337 	.word	0x08003337
 80032a8:	08003337 	.word	0x08003337
 80032ac:	08003337 	.word	0x08003337
 80032b0:	08003337 	.word	0x08003337
 80032b4:	08003337 	.word	0x08003337
 80032b8:	08003337 	.word	0x08003337
 80032bc:	08003337 	.word	0x08003337
 80032c0:	08003337 	.word	0x08003337
 80032c4:	08003337 	.word	0x08003337
 80032c8:	08003337 	.word	0x08003337
 80032cc:	080032e5 	.word	0x080032e5
 80032d0:	080032f9 	.word	0x080032f9
 80032d4:	4a79      	ldr	r2, [pc, #484]	; (80034bc <HAL_GPIO_Init+0x2b4>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d013      	beq.n	8003302 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80032da:	e02c      	b.n	8003336 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	623b      	str	r3, [r7, #32]
          break;
 80032e2:	e029      	b.n	8003338 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	3304      	adds	r3, #4
 80032ea:	623b      	str	r3, [r7, #32]
          break;
 80032ec:	e024      	b.n	8003338 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	3308      	adds	r3, #8
 80032f4:	623b      	str	r3, [r7, #32]
          break;
 80032f6:	e01f      	b.n	8003338 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	330c      	adds	r3, #12
 80032fe:	623b      	str	r3, [r7, #32]
          break;
 8003300:	e01a      	b.n	8003338 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d102      	bne.n	8003310 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800330a:	2304      	movs	r3, #4
 800330c:	623b      	str	r3, [r7, #32]
          break;
 800330e:	e013      	b.n	8003338 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d105      	bne.n	8003324 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003318:	2308      	movs	r3, #8
 800331a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	69fa      	ldr	r2, [r7, #28]
 8003320:	611a      	str	r2, [r3, #16]
          break;
 8003322:	e009      	b.n	8003338 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003324:	2308      	movs	r3, #8
 8003326:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	69fa      	ldr	r2, [r7, #28]
 800332c:	615a      	str	r2, [r3, #20]
          break;
 800332e:	e003      	b.n	8003338 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003330:	2300      	movs	r3, #0
 8003332:	623b      	str	r3, [r7, #32]
          break;
 8003334:	e000      	b.n	8003338 <HAL_GPIO_Init+0x130>
          break;
 8003336:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	2bff      	cmp	r3, #255	; 0xff
 800333c:	d801      	bhi.n	8003342 <HAL_GPIO_Init+0x13a>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	e001      	b.n	8003346 <HAL_GPIO_Init+0x13e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3304      	adds	r3, #4
 8003346:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	2bff      	cmp	r3, #255	; 0xff
 800334c:	d802      	bhi.n	8003354 <HAL_GPIO_Init+0x14c>
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	e002      	b.n	800335a <HAL_GPIO_Init+0x152>
 8003354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003356:	3b08      	subs	r3, #8
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	210f      	movs	r1, #15
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	fa01 f303 	lsl.w	r3, r1, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	401a      	ands	r2, r3
 800336c:	6a39      	ldr	r1, [r7, #32]
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	fa01 f303 	lsl.w	r3, r1, r3
 8003374:	431a      	orrs	r2, r3
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	f000 80b1 	beq.w	80034ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003388:	4b4d      	ldr	r3, [pc, #308]	; (80034c0 <HAL_GPIO_Init+0x2b8>)
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	4a4c      	ldr	r2, [pc, #304]	; (80034c0 <HAL_GPIO_Init+0x2b8>)
 800338e:	f043 0301 	orr.w	r3, r3, #1
 8003392:	6193      	str	r3, [r2, #24]
 8003394:	4b4a      	ldr	r3, [pc, #296]	; (80034c0 <HAL_GPIO_Init+0x2b8>)
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	60bb      	str	r3, [r7, #8]
 800339e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033a0:	4a48      	ldr	r2, [pc, #288]	; (80034c4 <HAL_GPIO_Init+0x2bc>)
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	089b      	lsrs	r3, r3, #2
 80033a6:	3302      	adds	r3, #2
 80033a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80033ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	220f      	movs	r2, #15
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43db      	mvns	r3, r3
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	4013      	ands	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a40      	ldr	r2, [pc, #256]	; (80034c8 <HAL_GPIO_Init+0x2c0>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d013      	beq.n	80033f4 <HAL_GPIO_Init+0x1ec>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a3f      	ldr	r2, [pc, #252]	; (80034cc <HAL_GPIO_Init+0x2c4>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d00d      	beq.n	80033f0 <HAL_GPIO_Init+0x1e8>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a3e      	ldr	r2, [pc, #248]	; (80034d0 <HAL_GPIO_Init+0x2c8>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d007      	beq.n	80033ec <HAL_GPIO_Init+0x1e4>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a3d      	ldr	r2, [pc, #244]	; (80034d4 <HAL_GPIO_Init+0x2cc>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d101      	bne.n	80033e8 <HAL_GPIO_Init+0x1e0>
 80033e4:	2303      	movs	r3, #3
 80033e6:	e006      	b.n	80033f6 <HAL_GPIO_Init+0x1ee>
 80033e8:	2304      	movs	r3, #4
 80033ea:	e004      	b.n	80033f6 <HAL_GPIO_Init+0x1ee>
 80033ec:	2302      	movs	r3, #2
 80033ee:	e002      	b.n	80033f6 <HAL_GPIO_Init+0x1ee>
 80033f0:	2301      	movs	r3, #1
 80033f2:	e000      	b.n	80033f6 <HAL_GPIO_Init+0x1ee>
 80033f4:	2300      	movs	r3, #0
 80033f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033f8:	f002 0203 	and.w	r2, r2, #3
 80033fc:	0092      	lsls	r2, r2, #2
 80033fe:	4093      	lsls	r3, r2
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003406:	492f      	ldr	r1, [pc, #188]	; (80034c4 <HAL_GPIO_Init+0x2bc>)
 8003408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340a:	089b      	lsrs	r3, r3, #2
 800340c:	3302      	adds	r3, #2
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d006      	beq.n	800342e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003420:	4b2d      	ldr	r3, [pc, #180]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	492c      	ldr	r1, [pc, #176]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	4313      	orrs	r3, r2
 800342a:	600b      	str	r3, [r1, #0]
 800342c:	e006      	b.n	800343c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800342e:	4b2a      	ldr	r3, [pc, #168]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	43db      	mvns	r3, r3
 8003436:	4928      	ldr	r1, [pc, #160]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003438:	4013      	ands	r3, r2
 800343a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d006      	beq.n	8003456 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003448:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	4922      	ldr	r1, [pc, #136]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	4313      	orrs	r3, r2
 8003452:	604b      	str	r3, [r1, #4]
 8003454:	e006      	b.n	8003464 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003456:	4b20      	ldr	r3, [pc, #128]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	43db      	mvns	r3, r3
 800345e:	491e      	ldr	r1, [pc, #120]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003460:	4013      	ands	r3, r2
 8003462:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d006      	beq.n	800347e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003470:	4b19      	ldr	r3, [pc, #100]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003472:	689a      	ldr	r2, [r3, #8]
 8003474:	4918      	ldr	r1, [pc, #96]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	4313      	orrs	r3, r2
 800347a:	608b      	str	r3, [r1, #8]
 800347c:	e006      	b.n	800348c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800347e:	4b16      	ldr	r3, [pc, #88]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	43db      	mvns	r3, r3
 8003486:	4914      	ldr	r1, [pc, #80]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 8003488:	4013      	ands	r3, r2
 800348a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d021      	beq.n	80034dc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003498:	4b0f      	ldr	r3, [pc, #60]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 800349a:	68da      	ldr	r2, [r3, #12]
 800349c:	490e      	ldr	r1, [pc, #56]	; (80034d8 <HAL_GPIO_Init+0x2d0>)
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	60cb      	str	r3, [r1, #12]
 80034a4:	e021      	b.n	80034ea <HAL_GPIO_Init+0x2e2>
 80034a6:	bf00      	nop
 80034a8:	10320000 	.word	0x10320000
 80034ac:	10310000 	.word	0x10310000
 80034b0:	10220000 	.word	0x10220000
 80034b4:	10210000 	.word	0x10210000
 80034b8:	10120000 	.word	0x10120000
 80034bc:	10110000 	.word	0x10110000
 80034c0:	40021000 	.word	0x40021000
 80034c4:	40010000 	.word	0x40010000
 80034c8:	40010800 	.word	0x40010800
 80034cc:	40010c00 	.word	0x40010c00
 80034d0:	40011000 	.word	0x40011000
 80034d4:	40011400 	.word	0x40011400
 80034d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034dc:	4b0b      	ldr	r3, [pc, #44]	; (800350c <HAL_GPIO_Init+0x304>)
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	43db      	mvns	r3, r3
 80034e4:	4909      	ldr	r1, [pc, #36]	; (800350c <HAL_GPIO_Init+0x304>)
 80034e6:	4013      	ands	r3, r2
 80034e8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80034ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ec:	3301      	adds	r3, #1
 80034ee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f6:	fa22 f303 	lsr.w	r3, r2, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f47f ae8e 	bne.w	800321c <HAL_GPIO_Init+0x14>
  }
}
 8003500:	bf00      	nop
 8003502:	bf00      	nop
 8003504:	372c      	adds	r7, #44	; 0x2c
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	40010400 	.word	0x40010400

08003510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	460b      	mov	r3, r1
 800351a:	807b      	strh	r3, [r7, #2]
 800351c:	4613      	mov	r3, r2
 800351e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003520:	787b      	ldrb	r3, [r7, #1]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003526:	887a      	ldrh	r2, [r7, #2]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800352c:	e003      	b.n	8003536 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800352e:	887b      	ldrh	r3, [r7, #2]
 8003530:	041a      	lsls	r2, r3, #16
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	611a      	str	r2, [r3, #16]
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr

08003540 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e12b      	b.n	80037aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d106      	bne.n	800356c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7fe ff48 	bl	80023fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2224      	movs	r2, #36	; 0x24
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003592:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035a4:	f000 fce4 	bl	8003f70 <HAL_RCC_GetPCLK1Freq>
 80035a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	4a81      	ldr	r2, [pc, #516]	; (80037b4 <HAL_I2C_Init+0x274>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d807      	bhi.n	80035c4 <HAL_I2C_Init+0x84>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4a80      	ldr	r2, [pc, #512]	; (80037b8 <HAL_I2C_Init+0x278>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	bf94      	ite	ls
 80035bc:	2301      	movls	r3, #1
 80035be:	2300      	movhi	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	e006      	b.n	80035d2 <HAL_I2C_Init+0x92>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4a7d      	ldr	r2, [pc, #500]	; (80037bc <HAL_I2C_Init+0x27c>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	bf94      	ite	ls
 80035cc:	2301      	movls	r3, #1
 80035ce:	2300      	movhi	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e0e7      	b.n	80037aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	4a78      	ldr	r2, [pc, #480]	; (80037c0 <HAL_I2C_Init+0x280>)
 80035de:	fba2 2303 	umull	r2, r3, r2, r3
 80035e2:	0c9b      	lsrs	r3, r3, #18
 80035e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	4a6a      	ldr	r2, [pc, #424]	; (80037b4 <HAL_I2C_Init+0x274>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d802      	bhi.n	8003614 <HAL_I2C_Init+0xd4>
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	3301      	adds	r3, #1
 8003612:	e009      	b.n	8003628 <HAL_I2C_Init+0xe8>
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	4a69      	ldr	r2, [pc, #420]	; (80037c4 <HAL_I2C_Init+0x284>)
 8003620:	fba2 2303 	umull	r2, r3, r2, r3
 8003624:	099b      	lsrs	r3, r3, #6
 8003626:	3301      	adds	r3, #1
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	6812      	ldr	r2, [r2, #0]
 800362c:	430b      	orrs	r3, r1
 800362e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800363a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	495c      	ldr	r1, [pc, #368]	; (80037b4 <HAL_I2C_Init+0x274>)
 8003644:	428b      	cmp	r3, r1
 8003646:	d819      	bhi.n	800367c <HAL_I2C_Init+0x13c>
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	1e59      	subs	r1, r3, #1
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	fbb1 f3f3 	udiv	r3, r1, r3
 8003656:	1c59      	adds	r1, r3, #1
 8003658:	f640 73fc 	movw	r3, #4092	; 0xffc
 800365c:	400b      	ands	r3, r1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <HAL_I2C_Init+0x138>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	1e59      	subs	r1, r3, #1
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003670:	3301      	adds	r3, #1
 8003672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003676:	e051      	b.n	800371c <HAL_I2C_Init+0x1dc>
 8003678:	2304      	movs	r3, #4
 800367a:	e04f      	b.n	800371c <HAL_I2C_Init+0x1dc>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d111      	bne.n	80036a8 <HAL_I2C_Init+0x168>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1e58      	subs	r0, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6859      	ldr	r1, [r3, #4]
 800368c:	460b      	mov	r3, r1
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	440b      	add	r3, r1
 8003692:	fbb0 f3f3 	udiv	r3, r0, r3
 8003696:	3301      	adds	r3, #1
 8003698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800369c:	2b00      	cmp	r3, #0
 800369e:	bf0c      	ite	eq
 80036a0:	2301      	moveq	r3, #1
 80036a2:	2300      	movne	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	e012      	b.n	80036ce <HAL_I2C_Init+0x18e>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e58      	subs	r0, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6859      	ldr	r1, [r3, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	0099      	lsls	r1, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80036be:	3301      	adds	r3, #1
 80036c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	bf0c      	ite	eq
 80036c8:	2301      	moveq	r3, #1
 80036ca:	2300      	movne	r3, #0
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <HAL_I2C_Init+0x196>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e022      	b.n	800371c <HAL_I2C_Init+0x1dc>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10e      	bne.n	80036fc <HAL_I2C_Init+0x1bc>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	1e58      	subs	r0, r3, #1
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	460b      	mov	r3, r1
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	440b      	add	r3, r1
 80036ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f0:	3301      	adds	r3, #1
 80036f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036fa:	e00f      	b.n	800371c <HAL_I2C_Init+0x1dc>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	0099      	lsls	r1, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003712:	3301      	adds	r3, #1
 8003714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003718:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	6809      	ldr	r1, [r1, #0]
 8003720:	4313      	orrs	r3, r2
 8003722:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69da      	ldr	r2, [r3, #28]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	431a      	orrs	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800374a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6911      	ldr	r1, [r2, #16]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	68d2      	ldr	r2, [r2, #12]
 8003756:	4311      	orrs	r1, r2
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	430b      	orrs	r3, r1
 800375e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 0201 	orr.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2220      	movs	r2, #32
 8003796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	000186a0 	.word	0x000186a0
 80037b8:	001e847f 	.word	0x001e847f
 80037bc:	003d08ff 	.word	0x003d08ff
 80037c0:	431bde83 	.word	0x431bde83
 80037c4:	10624dd3 	.word	0x10624dd3

080037c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e272      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	f000 8087 	beq.w	80038f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037e8:	4b92      	ldr	r3, [pc, #584]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 030c 	and.w	r3, r3, #12
 80037f0:	2b04      	cmp	r3, #4
 80037f2:	d00c      	beq.n	800380e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037f4:	4b8f      	ldr	r3, [pc, #572]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f003 030c 	and.w	r3, r3, #12
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d112      	bne.n	8003826 <HAL_RCC_OscConfig+0x5e>
 8003800:	4b8c      	ldr	r3, [pc, #560]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003808:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800380c:	d10b      	bne.n	8003826 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800380e:	4b89      	ldr	r3, [pc, #548]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d06c      	beq.n	80038f4 <HAL_RCC_OscConfig+0x12c>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d168      	bne.n	80038f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e24c      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800382e:	d106      	bne.n	800383e <HAL_RCC_OscConfig+0x76>
 8003830:	4b80      	ldr	r3, [pc, #512]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a7f      	ldr	r2, [pc, #508]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800383a:	6013      	str	r3, [r2, #0]
 800383c:	e02e      	b.n	800389c <HAL_RCC_OscConfig+0xd4>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10c      	bne.n	8003860 <HAL_RCC_OscConfig+0x98>
 8003846:	4b7b      	ldr	r3, [pc, #492]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a7a      	ldr	r2, [pc, #488]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 800384c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003850:	6013      	str	r3, [r2, #0]
 8003852:	4b78      	ldr	r3, [pc, #480]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a77      	ldr	r2, [pc, #476]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003858:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800385c:	6013      	str	r3, [r2, #0]
 800385e:	e01d      	b.n	800389c <HAL_RCC_OscConfig+0xd4>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003868:	d10c      	bne.n	8003884 <HAL_RCC_OscConfig+0xbc>
 800386a:	4b72      	ldr	r3, [pc, #456]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a71      	ldr	r2, [pc, #452]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003870:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003874:	6013      	str	r3, [r2, #0]
 8003876:	4b6f      	ldr	r3, [pc, #444]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a6e      	ldr	r2, [pc, #440]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 800387c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003880:	6013      	str	r3, [r2, #0]
 8003882:	e00b      	b.n	800389c <HAL_RCC_OscConfig+0xd4>
 8003884:	4b6b      	ldr	r3, [pc, #428]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a6a      	ldr	r2, [pc, #424]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 800388a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800388e:	6013      	str	r3, [r2, #0]
 8003890:	4b68      	ldr	r3, [pc, #416]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a67      	ldr	r2, [pc, #412]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800389a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d013      	beq.n	80038cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a4:	f7ff f8fa 	bl	8002a9c <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038ac:	f7ff f8f6 	bl	8002a9c <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b64      	cmp	r3, #100	; 0x64
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e200      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038be:	4b5d      	ldr	r3, [pc, #372]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0f0      	beq.n	80038ac <HAL_RCC_OscConfig+0xe4>
 80038ca:	e014      	b.n	80038f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038cc:	f7ff f8e6 	bl	8002a9c <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d4:	f7ff f8e2 	bl	8002a9c <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	; 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e1ec      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038e6:	4b53      	ldr	r3, [pc, #332]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0x10c>
 80038f2:	e000      	b.n	80038f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d063      	beq.n	80039ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003902:	4b4c      	ldr	r3, [pc, #304]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f003 030c 	and.w	r3, r3, #12
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00b      	beq.n	8003926 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800390e:	4b49      	ldr	r3, [pc, #292]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 030c 	and.w	r3, r3, #12
 8003916:	2b08      	cmp	r3, #8
 8003918:	d11c      	bne.n	8003954 <HAL_RCC_OscConfig+0x18c>
 800391a:	4b46      	ldr	r3, [pc, #280]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d116      	bne.n	8003954 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003926:	4b43      	ldr	r3, [pc, #268]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d005      	beq.n	800393e <HAL_RCC_OscConfig+0x176>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d001      	beq.n	800393e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e1c0      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393e:	4b3d      	ldr	r3, [pc, #244]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	4939      	ldr	r1, [pc, #228]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 800394e:	4313      	orrs	r3, r2
 8003950:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003952:	e03a      	b.n	80039ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d020      	beq.n	800399e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800395c:	4b36      	ldr	r3, [pc, #216]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800395e:	2201      	movs	r2, #1
 8003960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003962:	f7ff f89b 	bl	8002a9c <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800396a:	f7ff f897 	bl	8002a9c <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e1a1      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800397c:	4b2d      	ldr	r3, [pc, #180]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0f0      	beq.n	800396a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003988:	4b2a      	ldr	r3, [pc, #168]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	4927      	ldr	r1, [pc, #156]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003998:	4313      	orrs	r3, r2
 800399a:	600b      	str	r3, [r1, #0]
 800399c:	e015      	b.n	80039ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800399e:	4b26      	ldr	r3, [pc, #152]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a4:	f7ff f87a 	bl	8002a9c <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ac:	f7ff f876 	bl	8002a9c <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e180      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039be:	4b1d      	ldr	r3, [pc, #116]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1f0      	bne.n	80039ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0308 	and.w	r3, r3, #8
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d03a      	beq.n	8003a4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d019      	beq.n	8003a12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039de:	4b17      	ldr	r3, [pc, #92]	; (8003a3c <HAL_RCC_OscConfig+0x274>)
 80039e0:	2201      	movs	r2, #1
 80039e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e4:	f7ff f85a 	bl	8002a9c <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ec:	f7ff f856 	bl	8002a9c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e160      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039fe:	4b0d      	ldr	r3, [pc, #52]	; (8003a34 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d0f0      	beq.n	80039ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a0a:	2001      	movs	r0, #1
 8003a0c:	f000 fad8 	bl	8003fc0 <RCC_Delay>
 8003a10:	e01c      	b.n	8003a4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a12:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <HAL_RCC_OscConfig+0x274>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a18:	f7ff f840 	bl	8002a9c <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a1e:	e00f      	b.n	8003a40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a20:	f7ff f83c 	bl	8002a9c <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d908      	bls.n	8003a40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e146      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000
 8003a38:	42420000 	.word	0x42420000
 8003a3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a40:	4b92      	ldr	r3, [pc, #584]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1e9      	bne.n	8003a20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0304 	and.w	r3, r3, #4
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 80a6 	beq.w	8003ba6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a5e:	4b8b      	ldr	r3, [pc, #556]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10d      	bne.n	8003a86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a6a:	4b88      	ldr	r3, [pc, #544]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	4a87      	ldr	r2, [pc, #540]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a74:	61d3      	str	r3, [r2, #28]
 8003a76:	4b85      	ldr	r3, [pc, #532]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a7e:	60bb      	str	r3, [r7, #8]
 8003a80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a82:	2301      	movs	r3, #1
 8003a84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a86:	4b82      	ldr	r3, [pc, #520]	; (8003c90 <HAL_RCC_OscConfig+0x4c8>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d118      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a92:	4b7f      	ldr	r3, [pc, #508]	; (8003c90 <HAL_RCC_OscConfig+0x4c8>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a7e      	ldr	r2, [pc, #504]	; (8003c90 <HAL_RCC_OscConfig+0x4c8>)
 8003a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a9e:	f7fe fffd 	bl	8002a9c <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa4:	e008      	b.n	8003ab8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa6:	f7fe fff9 	bl	8002a9c <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b64      	cmp	r3, #100	; 0x64
 8003ab2:	d901      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e103      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab8:	4b75      	ldr	r3, [pc, #468]	; (8003c90 <HAL_RCC_OscConfig+0x4c8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d0f0      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d106      	bne.n	8003ada <HAL_RCC_OscConfig+0x312>
 8003acc:	4b6f      	ldr	r3, [pc, #444]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	4a6e      	ldr	r2, [pc, #440]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003ad2:	f043 0301 	orr.w	r3, r3, #1
 8003ad6:	6213      	str	r3, [r2, #32]
 8003ad8:	e02d      	b.n	8003b36 <HAL_RCC_OscConfig+0x36e>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10c      	bne.n	8003afc <HAL_RCC_OscConfig+0x334>
 8003ae2:	4b6a      	ldr	r3, [pc, #424]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	4a69      	ldr	r2, [pc, #420]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003ae8:	f023 0301 	bic.w	r3, r3, #1
 8003aec:	6213      	str	r3, [r2, #32]
 8003aee:	4b67      	ldr	r3, [pc, #412]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	4a66      	ldr	r2, [pc, #408]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003af4:	f023 0304 	bic.w	r3, r3, #4
 8003af8:	6213      	str	r3, [r2, #32]
 8003afa:	e01c      	b.n	8003b36 <HAL_RCC_OscConfig+0x36e>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	2b05      	cmp	r3, #5
 8003b02:	d10c      	bne.n	8003b1e <HAL_RCC_OscConfig+0x356>
 8003b04:	4b61      	ldr	r3, [pc, #388]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	4a60      	ldr	r2, [pc, #384]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b0a:	f043 0304 	orr.w	r3, r3, #4
 8003b0e:	6213      	str	r3, [r2, #32]
 8003b10:	4b5e      	ldr	r3, [pc, #376]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	4a5d      	ldr	r2, [pc, #372]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b16:	f043 0301 	orr.w	r3, r3, #1
 8003b1a:	6213      	str	r3, [r2, #32]
 8003b1c:	e00b      	b.n	8003b36 <HAL_RCC_OscConfig+0x36e>
 8003b1e:	4b5b      	ldr	r3, [pc, #364]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	4a5a      	ldr	r2, [pc, #360]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b24:	f023 0301 	bic.w	r3, r3, #1
 8003b28:	6213      	str	r3, [r2, #32]
 8003b2a:	4b58      	ldr	r3, [pc, #352]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	4a57      	ldr	r2, [pc, #348]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b30:	f023 0304 	bic.w	r3, r3, #4
 8003b34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d015      	beq.n	8003b6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b3e:	f7fe ffad 	bl	8002a9c <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b44:	e00a      	b.n	8003b5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b46:	f7fe ffa9 	bl	8002a9c <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d901      	bls.n	8003b5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e0b1      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5c:	4b4b      	ldr	r3, [pc, #300]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d0ee      	beq.n	8003b46 <HAL_RCC_OscConfig+0x37e>
 8003b68:	e014      	b.n	8003b94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b6a:	f7fe ff97 	bl	8002a9c <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b70:	e00a      	b.n	8003b88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b72:	f7fe ff93 	bl	8002a9c <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e09b      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b88:	4b40      	ldr	r3, [pc, #256]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1ee      	bne.n	8003b72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b94:	7dfb      	ldrb	r3, [r7, #23]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d105      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b9a:	4b3c      	ldr	r3, [pc, #240]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	4a3b      	ldr	r2, [pc, #236]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003ba0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ba4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 8087 	beq.w	8003cbe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bb0:	4b36      	ldr	r3, [pc, #216]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f003 030c 	and.w	r3, r3, #12
 8003bb8:	2b08      	cmp	r3, #8
 8003bba:	d061      	beq.n	8003c80 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d146      	bne.n	8003c52 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc4:	4b33      	ldr	r3, [pc, #204]	; (8003c94 <HAL_RCC_OscConfig+0x4cc>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fe ff67 	bl	8002a9c <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd2:	f7fe ff63 	bl	8002a9c <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e06d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003be4:	4b29      	ldr	r3, [pc, #164]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1f0      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a1b      	ldr	r3, [r3, #32]
 8003bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bf8:	d108      	bne.n	8003c0c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003bfa:	4b24      	ldr	r3, [pc, #144]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	4921      	ldr	r1, [pc, #132]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c0c:	4b1f      	ldr	r3, [pc, #124]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a19      	ldr	r1, [r3, #32]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1c:	430b      	orrs	r3, r1
 8003c1e:	491b      	ldr	r1, [pc, #108]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c24:	4b1b      	ldr	r3, [pc, #108]	; (8003c94 <HAL_RCC_OscConfig+0x4cc>)
 8003c26:	2201      	movs	r2, #1
 8003c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c2a:	f7fe ff37 	bl	8002a9c <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c30:	e008      	b.n	8003c44 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c32:	f7fe ff33 	bl	8002a9c <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e03d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c44:	4b11      	ldr	r3, [pc, #68]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d0f0      	beq.n	8003c32 <HAL_RCC_OscConfig+0x46a>
 8003c50:	e035      	b.n	8003cbe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c52:	4b10      	ldr	r3, [pc, #64]	; (8003c94 <HAL_RCC_OscConfig+0x4cc>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c58:	f7fe ff20 	bl	8002a9c <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c60:	f7fe ff1c 	bl	8002a9c <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e026      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c72:	4b06      	ldr	r3, [pc, #24]	; (8003c8c <HAL_RCC_OscConfig+0x4c4>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x498>
 8003c7e:	e01e      	b.n	8003cbe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d107      	bne.n	8003c98 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e019      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
 8003c8c:	40021000 	.word	0x40021000
 8003c90:	40007000 	.word	0x40007000
 8003c94:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c98:	4b0b      	ldr	r3, [pc, #44]	; (8003cc8 <HAL_RCC_OscConfig+0x500>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d106      	bne.n	8003cba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d001      	beq.n	8003cbe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e000      	b.n	8003cc0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	40021000 	.word	0x40021000

08003ccc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d101      	bne.n	8003ce0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e0d0      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ce0:	4b6a      	ldr	r3, [pc, #424]	; (8003e8c <HAL_RCC_ClockConfig+0x1c0>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d910      	bls.n	8003d10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cee:	4b67      	ldr	r3, [pc, #412]	; (8003e8c <HAL_RCC_ClockConfig+0x1c0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f023 0207 	bic.w	r2, r3, #7
 8003cf6:	4965      	ldr	r1, [pc, #404]	; (8003e8c <HAL_RCC_ClockConfig+0x1c0>)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cfe:	4b63      	ldr	r3, [pc, #396]	; (8003e8c <HAL_RCC_ClockConfig+0x1c0>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0307 	and.w	r3, r3, #7
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d001      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e0b8      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d020      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0304 	and.w	r3, r3, #4
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d005      	beq.n	8003d34 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d28:	4b59      	ldr	r3, [pc, #356]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	4a58      	ldr	r2, [pc, #352]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003d32:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0308 	and.w	r3, r3, #8
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d40:	4b53      	ldr	r3, [pc, #332]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	4a52      	ldr	r2, [pc, #328]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d46:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003d4a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d4c:	4b50      	ldr	r3, [pc, #320]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	494d      	ldr	r1, [pc, #308]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d040      	beq.n	8003dec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d107      	bne.n	8003d82 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d72:	4b47      	ldr	r3, [pc, #284]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d115      	bne.n	8003daa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e07f      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d107      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d8a:	4b41      	ldr	r3, [pc, #260]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d109      	bne.n	8003daa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e073      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d9a:	4b3d      	ldr	r3, [pc, #244]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e06b      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003daa:	4b39      	ldr	r3, [pc, #228]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f023 0203 	bic.w	r2, r3, #3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	4936      	ldr	r1, [pc, #216]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dbc:	f7fe fe6e 	bl	8002a9c <HAL_GetTick>
 8003dc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dc2:	e00a      	b.n	8003dda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dc4:	f7fe fe6a 	bl	8002a9c <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e053      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dda:	4b2d      	ldr	r3, [pc, #180]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f003 020c 	and.w	r2, r3, #12
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d1eb      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dec:	4b27      	ldr	r3, [pc, #156]	; (8003e8c <HAL_RCC_ClockConfig+0x1c0>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d210      	bcs.n	8003e1c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dfa:	4b24      	ldr	r3, [pc, #144]	; (8003e8c <HAL_RCC_ClockConfig+0x1c0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f023 0207 	bic.w	r2, r3, #7
 8003e02:	4922      	ldr	r1, [pc, #136]	; (8003e8c <HAL_RCC_ClockConfig+0x1c0>)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e0a:	4b20      	ldr	r3, [pc, #128]	; (8003e8c <HAL_RCC_ClockConfig+0x1c0>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d001      	beq.n	8003e1c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e032      	b.n	8003e82 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d008      	beq.n	8003e3a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e28:	4b19      	ldr	r3, [pc, #100]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	4916      	ldr	r1, [pc, #88]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d009      	beq.n	8003e5a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e46:	4b12      	ldr	r3, [pc, #72]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	00db      	lsls	r3, r3, #3
 8003e54:	490e      	ldr	r1, [pc, #56]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e5a:	f000 f821 	bl	8003ea0 <HAL_RCC_GetSysClockFreq>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	4b0b      	ldr	r3, [pc, #44]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	091b      	lsrs	r3, r3, #4
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	490a      	ldr	r1, [pc, #40]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e6c:	5ccb      	ldrb	r3, [r1, r3]
 8003e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e72:	4a09      	ldr	r2, [pc, #36]	; (8003e98 <HAL_RCC_ClockConfig+0x1cc>)
 8003e74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e76:	4b09      	ldr	r3, [pc, #36]	; (8003e9c <HAL_RCC_ClockConfig+0x1d0>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fe fdcc 	bl	8002a18 <HAL_InitTick>

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40022000 	.word	0x40022000
 8003e90:	40021000 	.word	0x40021000
 8003e94:	0800a818 	.word	0x0800a818
 8003e98:	20000004 	.word	0x20000004
 8003e9c:	20000008 	.word	0x20000008

08003ea0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ea0:	b490      	push	{r4, r7}
 8003ea2:	b08a      	sub	sp, #40	; 0x28
 8003ea4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003ea6:	4b29      	ldr	r3, [pc, #164]	; (8003f4c <HAL_RCC_GetSysClockFreq+0xac>)
 8003ea8:	1d3c      	adds	r4, r7, #4
 8003eaa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003eac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003eb0:	f240 2301 	movw	r3, #513	; 0x201
 8003eb4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61fb      	str	r3, [r7, #28]
 8003eba:	2300      	movs	r3, #0
 8003ebc:	61bb      	str	r3, [r7, #24]
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003eca:	4b21      	ldr	r3, [pc, #132]	; (8003f50 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d002      	beq.n	8003ee0 <HAL_RCC_GetSysClockFreq+0x40>
 8003eda:	2b08      	cmp	r3, #8
 8003edc:	d003      	beq.n	8003ee6 <HAL_RCC_GetSysClockFreq+0x46>
 8003ede:	e02b      	b.n	8003f38 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ee0:	4b1c      	ldr	r3, [pc, #112]	; (8003f54 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ee2:	623b      	str	r3, [r7, #32]
      break;
 8003ee4:	e02b      	b.n	8003f3e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	0c9b      	lsrs	r3, r3, #18
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	3328      	adds	r3, #40	; 0x28
 8003ef0:	443b      	add	r3, r7
 8003ef2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003ef6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d012      	beq.n	8003f28 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f02:	4b13      	ldr	r3, [pc, #76]	; (8003f50 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	0c5b      	lsrs	r3, r3, #17
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	3328      	adds	r3, #40	; 0x28
 8003f0e:	443b      	add	r3, r7
 8003f10:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003f14:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	4a0e      	ldr	r2, [pc, #56]	; (8003f54 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f1a:	fb03 f202 	mul.w	r2, r3, r2
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f24:	627b      	str	r3, [r7, #36]	; 0x24
 8003f26:	e004      	b.n	8003f32 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	4a0b      	ldr	r2, [pc, #44]	; (8003f58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f2c:	fb02 f303 	mul.w	r3, r2, r3
 8003f30:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f34:	623b      	str	r3, [r7, #32]
      break;
 8003f36:	e002      	b.n	8003f3e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f38:	4b06      	ldr	r3, [pc, #24]	; (8003f54 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f3a:	623b      	str	r3, [r7, #32]
      break;
 8003f3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f3e:	6a3b      	ldr	r3, [r7, #32]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3728      	adds	r7, #40	; 0x28
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bc90      	pop	{r4, r7}
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	0800a808 	.word	0x0800a808
 8003f50:	40021000 	.word	0x40021000
 8003f54:	007a1200 	.word	0x007a1200
 8003f58:	003d0900 	.word	0x003d0900

08003f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f60:	4b02      	ldr	r3, [pc, #8]	; (8003f6c <HAL_RCC_GetHCLKFreq+0x10>)
 8003f62:	681b      	ldr	r3, [r3, #0]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bc80      	pop	{r7}
 8003f6a:	4770      	bx	lr
 8003f6c:	20000004 	.word	0x20000004

08003f70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f74:	f7ff fff2 	bl	8003f5c <HAL_RCC_GetHCLKFreq>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	0a1b      	lsrs	r3, r3, #8
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	4903      	ldr	r1, [pc, #12]	; (8003f94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f86:	5ccb      	ldrb	r3, [r1, r3]
 8003f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40021000 	.word	0x40021000
 8003f94:	0800a828 	.word	0x0800a828

08003f98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f9c:	f7ff ffde 	bl	8003f5c <HAL_RCC_GetHCLKFreq>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	4b05      	ldr	r3, [pc, #20]	; (8003fb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	0adb      	lsrs	r3, r3, #11
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	4903      	ldr	r1, [pc, #12]	; (8003fbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fae:	5ccb      	ldrb	r3, [r1, r3]
 8003fb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	0800a828 	.word	0x0800a828

08003fc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003fc8:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <RCC_Delay+0x34>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a0a      	ldr	r2, [pc, #40]	; (8003ff8 <RCC_Delay+0x38>)
 8003fce:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd2:	0a5b      	lsrs	r3, r3, #9
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	fb02 f303 	mul.w	r3, r2, r3
 8003fda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003fdc:	bf00      	nop
  }
  while (Delay --);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	1e5a      	subs	r2, r3, #1
 8003fe2:	60fa      	str	r2, [r7, #12]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1f9      	bne.n	8003fdc <RCC_Delay+0x1c>
}
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr
 8003ff4:	20000004 	.word	0x20000004
 8003ff8:	10624dd3 	.word	0x10624dd3

08003ffc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e041      	b.n	8004092 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d106      	bne.n	8004028 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7fe fa94 	bl	8002550 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3304      	adds	r3, #4
 8004038:	4619      	mov	r1, r3
 800403a:	4610      	mov	r0, r2
 800403c:	f000 fd50 	bl	8004ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
	...

0800409c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800409c:	b480      	push	{r7}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d001      	beq.n	80040b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e03a      	b.n	800412a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68da      	ldr	r2, [r3, #12]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f042 0201 	orr.w	r2, r2, #1
 80040ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a18      	ldr	r2, [pc, #96]	; (8004134 <HAL_TIM_Base_Start_IT+0x98>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d00e      	beq.n	80040f4 <HAL_TIM_Base_Start_IT+0x58>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040de:	d009      	beq.n	80040f4 <HAL_TIM_Base_Start_IT+0x58>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a14      	ldr	r2, [pc, #80]	; (8004138 <HAL_TIM_Base_Start_IT+0x9c>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d004      	beq.n	80040f4 <HAL_TIM_Base_Start_IT+0x58>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a13      	ldr	r2, [pc, #76]	; (800413c <HAL_TIM_Base_Start_IT+0xa0>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d111      	bne.n	8004118 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b06      	cmp	r3, #6
 8004104:	d010      	beq.n	8004128 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f042 0201 	orr.w	r2, r2, #1
 8004114:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004116:	e007      	b.n	8004128 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 0201 	orr.w	r2, r2, #1
 8004126:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3714      	adds	r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr
 8004134:	40012c00 	.word	0x40012c00
 8004138:	40000400 	.word	0x40000400
 800413c:	40000800 	.word	0x40000800

08004140 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d101      	bne.n	8004152 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e041      	b.n	80041d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d106      	bne.n	800416c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7fe f998 	bl	800249c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	3304      	adds	r3, #4
 800417c:	4619      	mov	r1, r3
 800417e:	4610      	mov	r0, r2
 8004180:	f000 fcae 	bl	8004ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
	...

080041e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d109      	bne.n	8004204 <HAL_TIM_PWM_Start+0x24>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	bf14      	ite	ne
 80041fc:	2301      	movne	r3, #1
 80041fe:	2300      	moveq	r3, #0
 8004200:	b2db      	uxtb	r3, r3
 8004202:	e022      	b.n	800424a <HAL_TIM_PWM_Start+0x6a>
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	2b04      	cmp	r3, #4
 8004208:	d109      	bne.n	800421e <HAL_TIM_PWM_Start+0x3e>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b01      	cmp	r3, #1
 8004214:	bf14      	ite	ne
 8004216:	2301      	movne	r3, #1
 8004218:	2300      	moveq	r3, #0
 800421a:	b2db      	uxtb	r3, r3
 800421c:	e015      	b.n	800424a <HAL_TIM_PWM_Start+0x6a>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b08      	cmp	r3, #8
 8004222:	d109      	bne.n	8004238 <HAL_TIM_PWM_Start+0x58>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b01      	cmp	r3, #1
 800422e:	bf14      	ite	ne
 8004230:	2301      	movne	r3, #1
 8004232:	2300      	moveq	r3, #0
 8004234:	b2db      	uxtb	r3, r3
 8004236:	e008      	b.n	800424a <HAL_TIM_PWM_Start+0x6a>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b01      	cmp	r3, #1
 8004242:	bf14      	ite	ne
 8004244:	2301      	movne	r3, #1
 8004246:	2300      	moveq	r3, #0
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e05e      	b.n	8004310 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d104      	bne.n	8004262 <HAL_TIM_PWM_Start+0x82>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2202      	movs	r2, #2
 800425c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004260:	e013      	b.n	800428a <HAL_TIM_PWM_Start+0xaa>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b04      	cmp	r3, #4
 8004266:	d104      	bne.n	8004272 <HAL_TIM_PWM_Start+0x92>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004270:	e00b      	b.n	800428a <HAL_TIM_PWM_Start+0xaa>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	2b08      	cmp	r3, #8
 8004276:	d104      	bne.n	8004282 <HAL_TIM_PWM_Start+0xa2>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2202      	movs	r2, #2
 800427c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004280:	e003      	b.n	800428a <HAL_TIM_PWM_Start+0xaa>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2202      	movs	r2, #2
 8004286:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2201      	movs	r2, #1
 8004290:	6839      	ldr	r1, [r7, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fea4 	bl	8004fe0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a1e      	ldr	r2, [pc, #120]	; (8004318 <HAL_TIM_PWM_Start+0x138>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d107      	bne.n	80042b2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a18      	ldr	r2, [pc, #96]	; (8004318 <HAL_TIM_PWM_Start+0x138>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d00e      	beq.n	80042da <HAL_TIM_PWM_Start+0xfa>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042c4:	d009      	beq.n	80042da <HAL_TIM_PWM_Start+0xfa>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a14      	ldr	r2, [pc, #80]	; (800431c <HAL_TIM_PWM_Start+0x13c>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d004      	beq.n	80042da <HAL_TIM_PWM_Start+0xfa>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a12      	ldr	r2, [pc, #72]	; (8004320 <HAL_TIM_PWM_Start+0x140>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d111      	bne.n	80042fe <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2b06      	cmp	r3, #6
 80042ea:	d010      	beq.n	800430e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f042 0201 	orr.w	r2, r2, #1
 80042fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042fc:	e007      	b.n	800430e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0201 	orr.w	r2, r2, #1
 800430c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40012c00 	.word	0x40012c00
 800431c:	40000400 	.word	0x40000400
 8004320:	40000800 	.word	0x40000800

08004324 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d101      	bne.n	8004338 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e093      	b.n	8004460 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d106      	bne.n	8004352 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7fe f8c3 	bl	80024d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2202      	movs	r2, #2
 8004356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6812      	ldr	r2, [r2, #0]
 8004364:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004368:	f023 0307 	bic.w	r3, r3, #7
 800436c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	3304      	adds	r3, #4
 8004376:	4619      	mov	r1, r3
 8004378:	4610      	mov	r0, r2
 800437a:	f000 fbb1 	bl	8004ae0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	4313      	orrs	r3, r2
 800439e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043a6:	f023 0303 	bic.w	r3, r3, #3
 80043aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	021b      	lsls	r3, r3, #8
 80043b6:	4313      	orrs	r3, r2
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80043c4:	f023 030c 	bic.w	r3, r3, #12
 80043c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	021b      	lsls	r3, r3, #8
 80043e0:	4313      	orrs	r3, r2
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	011a      	lsls	r2, r3, #4
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	031b      	lsls	r3, r3, #12
 80043f4:	4313      	orrs	r3, r2
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004402:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	011b      	lsls	r3, r3, #4
 800440e:	4313      	orrs	r3, r2
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	4313      	orrs	r3, r2
 8004414:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	3718      	adds	r7, #24
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004478:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004480:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004488:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004490:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d110      	bne.n	80044ba <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004498:	7bfb      	ldrb	r3, [r7, #15]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d102      	bne.n	80044a4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800449e:	7b7b      	ldrb	r3, [r7, #13]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d001      	beq.n	80044a8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e069      	b.n	800457c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2202      	movs	r2, #2
 80044ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2202      	movs	r2, #2
 80044b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044b8:	e031      	b.n	800451e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	2b04      	cmp	r3, #4
 80044be:	d110      	bne.n	80044e2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80044c0:	7bbb      	ldrb	r3, [r7, #14]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d102      	bne.n	80044cc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80044c6:	7b3b      	ldrb	r3, [r7, #12]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d001      	beq.n	80044d0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e055      	b.n	800457c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044e0:	e01d      	b.n	800451e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d108      	bne.n	80044fa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80044e8:	7bbb      	ldrb	r3, [r7, #14]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d105      	bne.n	80044fa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044ee:	7b7b      	ldrb	r3, [r7, #13]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d102      	bne.n	80044fa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80044f4:	7b3b      	ldrb	r3, [r7, #12]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d001      	beq.n	80044fe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e03e      	b.n	800457c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2202      	movs	r2, #2
 8004502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2202      	movs	r2, #2
 800450a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2202      	movs	r2, #2
 8004512:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2202      	movs	r2, #2
 800451a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d003      	beq.n	800452c <HAL_TIM_Encoder_Start+0xc4>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	2b04      	cmp	r3, #4
 8004528:	d008      	beq.n	800453c <HAL_TIM_Encoder_Start+0xd4>
 800452a:	e00f      	b.n	800454c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2201      	movs	r2, #1
 8004532:	2100      	movs	r1, #0
 8004534:	4618      	mov	r0, r3
 8004536:	f000 fd53 	bl	8004fe0 <TIM_CCxChannelCmd>
      break;
 800453a:	e016      	b.n	800456a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2201      	movs	r2, #1
 8004542:	2104      	movs	r1, #4
 8004544:	4618      	mov	r0, r3
 8004546:	f000 fd4b 	bl	8004fe0 <TIM_CCxChannelCmd>
      break;
 800454a:	e00e      	b.n	800456a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2201      	movs	r2, #1
 8004552:	2100      	movs	r1, #0
 8004554:	4618      	mov	r0, r3
 8004556:	f000 fd43 	bl	8004fe0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2201      	movs	r2, #1
 8004560:	2104      	movs	r1, #4
 8004562:	4618      	mov	r0, r3
 8004564:	f000 fd3c 	bl	8004fe0 <TIM_CCxChannelCmd>
      break;
 8004568:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f042 0201 	orr.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	f003 0302 	and.w	r3, r3, #2
 8004596:	2b02      	cmp	r3, #2
 8004598:	d122      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d11b      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f06f 0202 	mvn.w	r2, #2
 80045b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa6f 	bl	8004aaa <HAL_TIM_IC_CaptureCallback>
 80045cc:	e005      	b.n	80045da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 fa62 	bl	8004a98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 fa71 	bl	8004abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	f003 0304 	and.w	r3, r3, #4
 80045ea:	2b04      	cmp	r3, #4
 80045ec:	d122      	bne.n	8004634 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 0304 	and.w	r3, r3, #4
 80045f8:	2b04      	cmp	r3, #4
 80045fa:	d11b      	bne.n	8004634 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f06f 0204 	mvn.w	r2, #4
 8004604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2202      	movs	r2, #2
 800460a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 fa45 	bl	8004aaa <HAL_TIM_IC_CaptureCallback>
 8004620:	e005      	b.n	800462e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 fa38 	bl	8004a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f000 fa47 	bl	8004abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	f003 0308 	and.w	r3, r3, #8
 800463e:	2b08      	cmp	r3, #8
 8004640:	d122      	bne.n	8004688 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	f003 0308 	and.w	r3, r3, #8
 800464c:	2b08      	cmp	r3, #8
 800464e:	d11b      	bne.n	8004688 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f06f 0208 	mvn.w	r2, #8
 8004658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2204      	movs	r2, #4
 800465e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f003 0303 	and.w	r3, r3, #3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fa1b 	bl	8004aaa <HAL_TIM_IC_CaptureCallback>
 8004674:	e005      	b.n	8004682 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fa0e 	bl	8004a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 fa1d 	bl	8004abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	2b10      	cmp	r3, #16
 8004694:	d122      	bne.n	80046dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b10      	cmp	r3, #16
 80046a2:	d11b      	bne.n	80046dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0210 	mvn.w	r2, #16
 80046ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2208      	movs	r2, #8
 80046b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	69db      	ldr	r3, [r3, #28]
 80046ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f9f1 	bl	8004aaa <HAL_TIM_IC_CaptureCallback>
 80046c8:	e005      	b.n	80046d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f9e4 	bl	8004a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f9f3 	bl	8004abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d10e      	bne.n	8004708 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	f003 0301 	and.w	r3, r3, #1
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d107      	bne.n	8004708 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f06f 0201 	mvn.w	r2, #1
 8004700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7fd fa10 	bl	8001b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004712:	2b80      	cmp	r3, #128	; 0x80
 8004714:	d10e      	bne.n	8004734 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004720:	2b80      	cmp	r3, #128	; 0x80
 8004722:	d107      	bne.n	8004734 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800472c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 fd32 	bl	8005198 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800473e:	2b40      	cmp	r3, #64	; 0x40
 8004740:	d10e      	bne.n	8004760 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474c:	2b40      	cmp	r3, #64	; 0x40
 800474e:	d107      	bne.n	8004760 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f9b7 	bl	8004ace <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	f003 0320 	and.w	r3, r3, #32
 800476a:	2b20      	cmp	r3, #32
 800476c:	d10e      	bne.n	800478c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	f003 0320 	and.w	r3, r3, #32
 8004778:	2b20      	cmp	r3, #32
 800477a:	d107      	bne.n	800478c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f06f 0220 	mvn.w	r2, #32
 8004784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 fcfd 	bl	8005186 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800478c:	bf00      	nop
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d101      	bne.n	80047ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80047aa:	2302      	movs	r3, #2
 80047ac:	e0ac      	b.n	8004908 <HAL_TIM_PWM_ConfigChannel+0x174>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b0c      	cmp	r3, #12
 80047ba:	f200 809f 	bhi.w	80048fc <HAL_TIM_PWM_ConfigChannel+0x168>
 80047be:	a201      	add	r2, pc, #4	; (adr r2, 80047c4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80047c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c4:	080047f9 	.word	0x080047f9
 80047c8:	080048fd 	.word	0x080048fd
 80047cc:	080048fd 	.word	0x080048fd
 80047d0:	080048fd 	.word	0x080048fd
 80047d4:	08004839 	.word	0x08004839
 80047d8:	080048fd 	.word	0x080048fd
 80047dc:	080048fd 	.word	0x080048fd
 80047e0:	080048fd 	.word	0x080048fd
 80047e4:	0800487b 	.word	0x0800487b
 80047e8:	080048fd 	.word	0x080048fd
 80047ec:	080048fd 	.word	0x080048fd
 80047f0:	080048fd 	.word	0x080048fd
 80047f4:	080048bb 	.word	0x080048bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68b9      	ldr	r1, [r7, #8]
 80047fe:	4618      	mov	r0, r3
 8004800:	f000 f9d0 	bl	8004ba4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699a      	ldr	r2, [r3, #24]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0208 	orr.w	r2, r2, #8
 8004812:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	699a      	ldr	r2, [r3, #24]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0204 	bic.w	r2, r2, #4
 8004822:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	6999      	ldr	r1, [r3, #24]
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	691a      	ldr	r2, [r3, #16]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	619a      	str	r2, [r3, #24]
      break;
 8004836:	e062      	b.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68b9      	ldr	r1, [r7, #8]
 800483e:	4618      	mov	r0, r3
 8004840:	f000 fa16 	bl	8004c70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699a      	ldr	r2, [r3, #24]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004852:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	699a      	ldr	r2, [r3, #24]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6999      	ldr	r1, [r3, #24]
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	691b      	ldr	r3, [r3, #16]
 800486e:	021a      	lsls	r2, r3, #8
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	430a      	orrs	r2, r1
 8004876:	619a      	str	r2, [r3, #24]
      break;
 8004878:	e041      	b.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68b9      	ldr	r1, [r7, #8]
 8004880:	4618      	mov	r0, r3
 8004882:	f000 fa5f 	bl	8004d44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69da      	ldr	r2, [r3, #28]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f042 0208 	orr.w	r2, r2, #8
 8004894:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	69da      	ldr	r2, [r3, #28]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 0204 	bic.w	r2, r2, #4
 80048a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	69d9      	ldr	r1, [r3, #28]
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	691a      	ldr	r2, [r3, #16]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	61da      	str	r2, [r3, #28]
      break;
 80048b8:	e021      	b.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68b9      	ldr	r1, [r7, #8]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 faa9 	bl	8004e18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	69da      	ldr	r2, [r3, #28]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	69da      	ldr	r2, [r3, #28]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	69d9      	ldr	r1, [r3, #28]
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	021a      	lsls	r2, r3, #8
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	430a      	orrs	r2, r1
 80048f8:	61da      	str	r2, [r3, #28]
      break;
 80048fa:	e000      	b.n	80048fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80048fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3710      	adds	r7, #16
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004920:	2b01      	cmp	r3, #1
 8004922:	d101      	bne.n	8004928 <HAL_TIM_ConfigClockSource+0x18>
 8004924:	2302      	movs	r3, #2
 8004926:	e0b3      	b.n	8004a90 <HAL_TIM_ConfigClockSource+0x180>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004946:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800494e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004960:	d03e      	beq.n	80049e0 <HAL_TIM_ConfigClockSource+0xd0>
 8004962:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004966:	f200 8087 	bhi.w	8004a78 <HAL_TIM_ConfigClockSource+0x168>
 800496a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800496e:	f000 8085 	beq.w	8004a7c <HAL_TIM_ConfigClockSource+0x16c>
 8004972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004976:	d87f      	bhi.n	8004a78 <HAL_TIM_ConfigClockSource+0x168>
 8004978:	2b70      	cmp	r3, #112	; 0x70
 800497a:	d01a      	beq.n	80049b2 <HAL_TIM_ConfigClockSource+0xa2>
 800497c:	2b70      	cmp	r3, #112	; 0x70
 800497e:	d87b      	bhi.n	8004a78 <HAL_TIM_ConfigClockSource+0x168>
 8004980:	2b60      	cmp	r3, #96	; 0x60
 8004982:	d050      	beq.n	8004a26 <HAL_TIM_ConfigClockSource+0x116>
 8004984:	2b60      	cmp	r3, #96	; 0x60
 8004986:	d877      	bhi.n	8004a78 <HAL_TIM_ConfigClockSource+0x168>
 8004988:	2b50      	cmp	r3, #80	; 0x50
 800498a:	d03c      	beq.n	8004a06 <HAL_TIM_ConfigClockSource+0xf6>
 800498c:	2b50      	cmp	r3, #80	; 0x50
 800498e:	d873      	bhi.n	8004a78 <HAL_TIM_ConfigClockSource+0x168>
 8004990:	2b40      	cmp	r3, #64	; 0x40
 8004992:	d058      	beq.n	8004a46 <HAL_TIM_ConfigClockSource+0x136>
 8004994:	2b40      	cmp	r3, #64	; 0x40
 8004996:	d86f      	bhi.n	8004a78 <HAL_TIM_ConfigClockSource+0x168>
 8004998:	2b30      	cmp	r3, #48	; 0x30
 800499a:	d064      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0x156>
 800499c:	2b30      	cmp	r3, #48	; 0x30
 800499e:	d86b      	bhi.n	8004a78 <HAL_TIM_ConfigClockSource+0x168>
 80049a0:	2b20      	cmp	r3, #32
 80049a2:	d060      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0x156>
 80049a4:	2b20      	cmp	r3, #32
 80049a6:	d867      	bhi.n	8004a78 <HAL_TIM_ConfigClockSource+0x168>
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d05c      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0x156>
 80049ac:	2b10      	cmp	r3, #16
 80049ae:	d05a      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80049b0:	e062      	b.n	8004a78 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6818      	ldr	r0, [r3, #0]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	6899      	ldr	r1, [r3, #8]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f000 faee 	bl	8004fa2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	609a      	str	r2, [r3, #8]
      break;
 80049de:	e04e      	b.n	8004a7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	6899      	ldr	r1, [r3, #8]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	685a      	ldr	r2, [r3, #4]
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f000 fad7 	bl	8004fa2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a02:	609a      	str	r2, [r3, #8]
      break;
 8004a04:	e03b      	b.n	8004a7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6818      	ldr	r0, [r3, #0]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	6859      	ldr	r1, [r3, #4]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	461a      	mov	r2, r3
 8004a14:	f000 fa4e 	bl	8004eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2150      	movs	r1, #80	; 0x50
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f000 faa5 	bl	8004f6e <TIM_ITRx_SetConfig>
      break;
 8004a24:	e02b      	b.n	8004a7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6818      	ldr	r0, [r3, #0]
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	6859      	ldr	r1, [r3, #4]
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	461a      	mov	r2, r3
 8004a34:	f000 fa6c 	bl	8004f10 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2160      	movs	r1, #96	; 0x60
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f000 fa95 	bl	8004f6e <TIM_ITRx_SetConfig>
      break;
 8004a44:	e01b      	b.n	8004a7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6818      	ldr	r0, [r3, #0]
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	6859      	ldr	r1, [r3, #4]
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	461a      	mov	r2, r3
 8004a54:	f000 fa2e 	bl	8004eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2140      	movs	r1, #64	; 0x40
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f000 fa85 	bl	8004f6e <TIM_ITRx_SetConfig>
      break;
 8004a64:	e00b      	b.n	8004a7e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4610      	mov	r0, r2
 8004a72:	f000 fa7c 	bl	8004f6e <TIM_ITRx_SetConfig>
        break;
 8004a76:	e002      	b.n	8004a7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004a78:	bf00      	nop
 8004a7a:	e000      	b.n	8004a7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004a7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bc80      	pop	{r7}
 8004aa8:	4770      	bx	lr

08004aaa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b083      	sub	sp, #12
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ab2:	bf00      	nop
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr

08004abc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bc80      	pop	{r7}
 8004acc:	4770      	bx	lr

08004ace <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b083      	sub	sp, #12
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bc80      	pop	{r7}
 8004ade:	4770      	bx	lr

08004ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a29      	ldr	r2, [pc, #164]	; (8004b98 <TIM_Base_SetConfig+0xb8>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d00b      	beq.n	8004b10 <TIM_Base_SetConfig+0x30>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004afe:	d007      	beq.n	8004b10 <TIM_Base_SetConfig+0x30>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a26      	ldr	r2, [pc, #152]	; (8004b9c <TIM_Base_SetConfig+0xbc>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d003      	beq.n	8004b10 <TIM_Base_SetConfig+0x30>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a25      	ldr	r2, [pc, #148]	; (8004ba0 <TIM_Base_SetConfig+0xc0>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d108      	bne.n	8004b22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a1c      	ldr	r2, [pc, #112]	; (8004b98 <TIM_Base_SetConfig+0xb8>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d00b      	beq.n	8004b42 <TIM_Base_SetConfig+0x62>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b30:	d007      	beq.n	8004b42 <TIM_Base_SetConfig+0x62>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a19      	ldr	r2, [pc, #100]	; (8004b9c <TIM_Base_SetConfig+0xbc>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d003      	beq.n	8004b42 <TIM_Base_SetConfig+0x62>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a18      	ldr	r2, [pc, #96]	; (8004ba0 <TIM_Base_SetConfig+0xc0>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d108      	bne.n	8004b54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a07      	ldr	r2, [pc, #28]	; (8004b98 <TIM_Base_SetConfig+0xb8>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d103      	bne.n	8004b88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	691a      	ldr	r2, [r3, #16]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	615a      	str	r2, [r3, #20]
}
 8004b8e:	bf00      	nop
 8004b90:	3714      	adds	r7, #20
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bc80      	pop	{r7}
 8004b96:	4770      	bx	lr
 8004b98:	40012c00 	.word	0x40012c00
 8004b9c:	40000400 	.word	0x40000400
 8004ba0:	40000800 	.word	0x40000800

08004ba4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b087      	sub	sp, #28
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	f023 0201 	bic.w	r2, r3, #1
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f023 0303 	bic.w	r3, r3, #3
 8004bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f023 0302 	bic.w	r3, r3, #2
 8004bec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a1c      	ldr	r2, [pc, #112]	; (8004c6c <TIM_OC1_SetConfig+0xc8>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d10c      	bne.n	8004c1a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	f023 0308 	bic.w	r3, r3, #8
 8004c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f023 0304 	bic.w	r3, r3, #4
 8004c18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a13      	ldr	r2, [pc, #76]	; (8004c6c <TIM_OC1_SetConfig+0xc8>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d111      	bne.n	8004c46 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	697a      	ldr	r2, [r7, #20]
 8004c5e:	621a      	str	r2, [r3, #32]
}
 8004c60:	bf00      	nop
 8004c62:	371c      	adds	r7, #28
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	40012c00 	.word	0x40012c00

08004c70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b087      	sub	sp, #28
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	f023 0210 	bic.w	r2, r3, #16
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	021b      	lsls	r3, r3, #8
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f023 0320 	bic.w	r3, r3, #32
 8004cba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a1d      	ldr	r2, [pc, #116]	; (8004d40 <TIM_OC2_SetConfig+0xd0>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d10d      	bne.n	8004cec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a14      	ldr	r2, [pc, #80]	; (8004d40 <TIM_OC2_SetConfig+0xd0>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d113      	bne.n	8004d1c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cfa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	699b      	ldr	r3, [r3, #24]
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685a      	ldr	r2, [r3, #4]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	621a      	str	r2, [r3, #32]
}
 8004d36:	bf00      	nop
 8004d38:	371c      	adds	r7, #28
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr
 8004d40:	40012c00 	.word	0x40012c00

08004d44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b087      	sub	sp, #28
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f023 0303 	bic.w	r3, r3, #3
 8004d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	021b      	lsls	r3, r3, #8
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a1d      	ldr	r2, [pc, #116]	; (8004e14 <TIM_OC3_SetConfig+0xd0>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d10d      	bne.n	8004dbe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004da8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	021b      	lsls	r3, r3, #8
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a14      	ldr	r2, [pc, #80]	; (8004e14 <TIM_OC3_SetConfig+0xd0>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d113      	bne.n	8004dee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	011b      	lsls	r3, r3, #4
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	011b      	lsls	r3, r3, #4
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	697a      	ldr	r2, [r7, #20]
 8004e06:	621a      	str	r2, [r3, #32]
}
 8004e08:	bf00      	nop
 8004e0a:	371c      	adds	r7, #28
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bc80      	pop	{r7}
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	40012c00 	.word	0x40012c00

08004e18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b087      	sub	sp, #28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	021b      	lsls	r3, r3, #8
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	031b      	lsls	r3, r3, #12
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a0f      	ldr	r2, [pc, #60]	; (8004eb0 <TIM_OC4_SetConfig+0x98>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d109      	bne.n	8004e8c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	019b      	lsls	r3, r3, #6
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	621a      	str	r2, [r3, #32]
}
 8004ea6:	bf00      	nop
 8004ea8:	371c      	adds	r7, #28
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bc80      	pop	{r7}
 8004eae:	4770      	bx	lr
 8004eb0:	40012c00 	.word	0x40012c00

08004eb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6a1b      	ldr	r3, [r3, #32]
 8004ec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	f023 0201 	bic.w	r2, r3, #1
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	011b      	lsls	r3, r3, #4
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f023 030a 	bic.w	r3, r3, #10
 8004ef0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	621a      	str	r2, [r3, #32]
}
 8004f06:	bf00      	nop
 8004f08:	371c      	adds	r7, #28
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr

08004f10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	f023 0210 	bic.w	r2, r3, #16
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6a1b      	ldr	r3, [r3, #32]
 8004f32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	031b      	lsls	r3, r3, #12
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	011b      	lsls	r3, r3, #4
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	621a      	str	r2, [r3, #32]
}
 8004f64:	bf00      	nop
 8004f66:	371c      	adds	r7, #28
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bc80      	pop	{r7}
 8004f6c:	4770      	bx	lr

08004f6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b085      	sub	sp, #20
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
 8004f76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f043 0307 	orr.w	r3, r3, #7
 8004f90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	609a      	str	r2, [r3, #8]
}
 8004f98:	bf00      	nop
 8004f9a:	3714      	adds	r7, #20
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bc80      	pop	{r7}
 8004fa0:	4770      	bx	lr

08004fa2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	b087      	sub	sp, #28
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	60f8      	str	r0, [r7, #12]
 8004faa:	60b9      	str	r1, [r7, #8]
 8004fac:	607a      	str	r2, [r7, #4]
 8004fae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fbc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	021a      	lsls	r2, r3, #8
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	431a      	orrs	r2, r3
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	609a      	str	r2, [r3, #8]
}
 8004fd6:	bf00      	nop
 8004fd8:	371c      	adds	r7, #28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bc80      	pop	{r7}
 8004fde:	4770      	bx	lr

08004fe0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b087      	sub	sp, #28
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f003 031f 	and.w	r3, r3, #31
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a1a      	ldr	r2, [r3, #32]
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	43db      	mvns	r3, r3
 8005002:	401a      	ands	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6a1a      	ldr	r2, [r3, #32]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	f003 031f 	and.w	r3, r3, #31
 8005012:	6879      	ldr	r1, [r7, #4]
 8005014:	fa01 f303 	lsl.w	r3, r1, r3
 8005018:	431a      	orrs	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	621a      	str	r2, [r3, #32]
}
 800501e:	bf00      	nop
 8005020:	371c      	adds	r7, #28
 8005022:	46bd      	mov	sp, r7
 8005024:	bc80      	pop	{r7}
 8005026:	4770      	bx	lr

08005028 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005038:	2b01      	cmp	r3, #1
 800503a:	d101      	bne.n	8005040 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800503c:	2302      	movs	r3, #2
 800503e:	e046      	b.n	80050ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005066:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	4313      	orrs	r3, r2
 8005070:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a16      	ldr	r2, [pc, #88]	; (80050d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d00e      	beq.n	80050a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800508c:	d009      	beq.n	80050a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a12      	ldr	r2, [pc, #72]	; (80050dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d004      	beq.n	80050a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a10      	ldr	r2, [pc, #64]	; (80050e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d10c      	bne.n	80050bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	68ba      	ldr	r2, [r7, #8]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68ba      	ldr	r2, [r7, #8]
 80050ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3714      	adds	r7, #20
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr
 80050d8:	40012c00 	.word	0x40012c00
 80050dc:	40000400 	.word	0x40000400
 80050e0:	40000800 	.word	0x40000800

080050e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d101      	bne.n	8005100 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80050fc:	2302      	movs	r3, #2
 80050fe:	e03d      	b.n	800517c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	4313      	orrs	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	4313      	orrs	r3, r2
 8005130:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4313      	orrs	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	4313      	orrs	r3, r2
 800514c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	695b      	ldr	r3, [r3, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	4313      	orrs	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3714      	adds	r7, #20
 8005180:	46bd      	mov	sp, r7
 8005182:	bc80      	pop	{r7}
 8005184:	4770      	bx	lr

08005186 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005186:	b480      	push	{r7}
 8005188:	b083      	sub	sp, #12
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	bc80      	pop	{r7}
 8005196:	4770      	bx	lr

08005198 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bc80      	pop	{r7}
 80051a8:	4770      	bx	lr

080051aa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b082      	sub	sp, #8
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e03f      	b.n	800523c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d106      	bne.n	80051d6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f7fd fa17 	bl	8002604 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2224      	movs	r2, #36	; 0x24
 80051da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68da      	ldr	r2, [r3, #12]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051ec:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 fcb4 	bl	8005b5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	691a      	ldr	r2, [r3, #16]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005202:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695a      	ldr	r2, [r3, #20]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005212:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005222:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2220      	movs	r2, #32
 800522e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2220      	movs	r2, #32
 8005236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	3708      	adds	r7, #8
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	4613      	mov	r3, r2
 8005250:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b20      	cmp	r3, #32
 800525c:	d11d      	bne.n	800529a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d002      	beq.n	800526a <HAL_UART_Receive_IT+0x26>
 8005264:	88fb      	ldrh	r3, [r7, #6]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e016      	b.n	800529c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005274:	2b01      	cmp	r3, #1
 8005276:	d101      	bne.n	800527c <HAL_UART_Receive_IT+0x38>
 8005278:	2302      	movs	r3, #2
 800527a:	e00f      	b.n	800529c <HAL_UART_Receive_IT+0x58>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800528a:	88fb      	ldrh	r3, [r7, #6]
 800528c:	461a      	mov	r2, r3
 800528e:	68b9      	ldr	r1, [r7, #8]
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f000 fac4 	bl	800581e <UART_Start_Receive_IT>
 8005296:	4603      	mov	r3, r0
 8005298:	e000      	b.n	800529c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800529a:	2302      	movs	r3, #2
  }
}
 800529c:	4618      	mov	r0, r3
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	4613      	mov	r3, r2
 80052b0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b20      	cmp	r3, #32
 80052bc:	d153      	bne.n	8005366 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d002      	beq.n	80052ca <HAL_UART_Transmit_DMA+0x26>
 80052c4:	88fb      	ldrh	r3, [r7, #6]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e04c      	b.n	8005368 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d101      	bne.n	80052dc <HAL_UART_Transmit_DMA+0x38>
 80052d8:	2302      	movs	r3, #2
 80052da:	e045      	b.n	8005368 <HAL_UART_Transmit_DMA+0xc4>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	88fa      	ldrh	r2, [r7, #6]
 80052ee:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	88fa      	ldrh	r2, [r7, #6]
 80052f4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2221      	movs	r2, #33	; 0x21
 8005300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005308:	4a19      	ldr	r2, [pc, #100]	; (8005370 <HAL_UART_Transmit_DMA+0xcc>)
 800530a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005310:	4a18      	ldr	r2, [pc, #96]	; (8005374 <HAL_UART_Transmit_DMA+0xd0>)
 8005312:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005318:	4a17      	ldr	r2, [pc, #92]	; (8005378 <HAL_UART_Transmit_DMA+0xd4>)
 800531a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005320:	2200      	movs	r2, #0
 8005322:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8005324:	f107 0308 	add.w	r3, r7, #8
 8005328:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	6819      	ldr	r1, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	3304      	adds	r3, #4
 8005338:	461a      	mov	r2, r3
 800533a:	88fb      	ldrh	r3, [r7, #6]
 800533c:	f7fd fd20 	bl	8002d80 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005348:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	695a      	ldr	r2, [r3, #20]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005360:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005362:	2300      	movs	r3, #0
 8005364:	e000      	b.n	8005368 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8005366:	2302      	movs	r3, #2
  }
}
 8005368:	4618      	mov	r0, r3
 800536a:	3718      	adds	r7, #24
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	0800571d 	.word	0x0800571d
 8005374:	0800576f 	.word	0x0800576f
 8005378:	0800578b 	.word	0x0800578b

0800537c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b08a      	sub	sp, #40	; 0x28
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800539c:	2300      	movs	r3, #0
 800539e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80053a0:	2300      	movs	r3, #0
 80053a2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a6:	f003 030f 	and.w	r3, r3, #15
 80053aa:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d10d      	bne.n	80053ce <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b4:	f003 0320 	and.w	r3, r3, #32
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d008      	beq.n	80053ce <HAL_UART_IRQHandler+0x52>
 80053bc:	6a3b      	ldr	r3, [r7, #32]
 80053be:	f003 0320 	and.w	r3, r3, #32
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d003      	beq.n	80053ce <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fb1e 	bl	8005a08 <UART_Receive_IT>
      return;
 80053cc:	e17b      	b.n	80056c6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 80b1 	beq.w	8005538 <HAL_UART_IRQHandler+0x1bc>
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	f003 0301 	and.w	r3, r3, #1
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d105      	bne.n	80053ec <HAL_UART_IRQHandler+0x70>
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 80a6 	beq.w	8005538 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <HAL_UART_IRQHandler+0x90>
 80053f6:	6a3b      	ldr	r3, [r7, #32]
 80053f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d005      	beq.n	800540c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005404:	f043 0201 	orr.w	r2, r3, #1
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800540c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540e:	f003 0304 	and.w	r3, r3, #4
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00a      	beq.n	800542c <HAL_UART_IRQHandler+0xb0>
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	2b00      	cmp	r3, #0
 800541e:	d005      	beq.n	800542c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005424:	f043 0202 	orr.w	r2, r3, #2
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800542c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00a      	beq.n	800544c <HAL_UART_IRQHandler+0xd0>
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	2b00      	cmp	r3, #0
 800543e:	d005      	beq.n	800544c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	f043 0204 	orr.w	r2, r3, #4
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	f003 0308 	and.w	r3, r3, #8
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00f      	beq.n	8005476 <HAL_UART_IRQHandler+0xfa>
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	f003 0320 	and.w	r3, r3, #32
 800545c:	2b00      	cmp	r3, #0
 800545e:	d104      	bne.n	800546a <HAL_UART_IRQHandler+0xee>
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	f043 0208 	orr.w	r2, r3, #8
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 811e 	beq.w	80056bc <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005482:	f003 0320 	and.w	r3, r3, #32
 8005486:	2b00      	cmp	r3, #0
 8005488:	d007      	beq.n	800549a <HAL_UART_IRQHandler+0x11e>
 800548a:	6a3b      	ldr	r3, [r7, #32]
 800548c:	f003 0320 	and.w	r3, r3, #32
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 fab7 	bl	8005a08 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	695b      	ldr	r3, [r3, #20]
 80054a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	bf14      	ite	ne
 80054a8:	2301      	movne	r3, #1
 80054aa:	2300      	moveq	r3, #0
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b4:	f003 0308 	and.w	r3, r3, #8
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d102      	bne.n	80054c2 <HAL_UART_IRQHandler+0x146>
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d031      	beq.n	8005526 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f9f9 	bl	80058ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d023      	beq.n	800551e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	695a      	ldr	r2, [r3, #20]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054e4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d013      	beq.n	8005516 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f2:	4a76      	ldr	r2, [pc, #472]	; (80056cc <HAL_UART_IRQHandler+0x350>)
 80054f4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fd fcda 	bl	8002eb4 <HAL_DMA_Abort_IT>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d016      	beq.n	8005534 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005510:	4610      	mov	r0, r2
 8005512:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005514:	e00e      	b.n	8005534 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f8ec 	bl	80056f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800551c:	e00a      	b.n	8005534 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f8e8 	bl	80056f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005524:	e006      	b.n	8005534 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f8e4 	bl	80056f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005532:	e0c3      	b.n	80056bc <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005534:	bf00      	nop
    return;
 8005536:	e0c1      	b.n	80056bc <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553c:	2b01      	cmp	r3, #1
 800553e:	f040 80a1 	bne.w	8005684 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	f003 0310 	and.w	r3, r3, #16
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 809b 	beq.w	8005684 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800554e:	6a3b      	ldr	r3, [r7, #32]
 8005550:	f003 0310 	and.w	r3, r3, #16
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 8095 	beq.w	8005684 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800555a:	2300      	movs	r3, #0
 800555c:	60fb      	str	r3, [r7, #12]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	60fb      	str	r3, [r7, #12]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	60fb      	str	r3, [r7, #12]
 800556e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557a:	2b00      	cmp	r3, #0
 800557c:	d04e      	beq.n	800561c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005588:	8a3b      	ldrh	r3, [r7, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 8098 	beq.w	80056c0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005594:	8a3a      	ldrh	r2, [r7, #16]
 8005596:	429a      	cmp	r2, r3
 8005598:	f080 8092 	bcs.w	80056c0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	8a3a      	ldrh	r2, [r7, #16]
 80055a0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	2b20      	cmp	r3, #32
 80055aa:	d02b      	beq.n	8005604 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68da      	ldr	r2, [r3, #12]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055ba:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	695a      	ldr	r2, [r3, #20]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f022 0201 	bic.w	r2, r2, #1
 80055ca:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	695a      	ldr	r2, [r3, #20]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055da:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2220      	movs	r2, #32
 80055e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68da      	ldr	r2, [r3, #12]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 0210 	bic.w	r2, r2, #16
 80055f8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055fe:	4618      	mov	r0, r3
 8005600:	f7fd fc1d 	bl	8002e3e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800560c:	b29b      	uxth	r3, r3
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	b29b      	uxth	r3, r3
 8005612:	4619      	mov	r1, r3
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f876 	bl	8005706 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800561a:	e051      	b.n	80056c0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005624:	b29b      	uxth	r3, r3
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800562e:	b29b      	uxth	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	d047      	beq.n	80056c4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005634:	8a7b      	ldrh	r3, [r7, #18]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d044      	beq.n	80056c4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68da      	ldr	r2, [r3, #12]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005648:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	695a      	ldr	r2, [r3, #20]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f022 0201 	bic.w	r2, r2, #1
 8005658:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2220      	movs	r2, #32
 800565e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68da      	ldr	r2, [r3, #12]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f022 0210 	bic.w	r2, r2, #16
 8005676:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005678:	8a7b      	ldrh	r3, [r7, #18]
 800567a:	4619      	mov	r1, r3
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 f842 	bl	8005706 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005682:	e01f      	b.n	80056c4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800568a:	2b00      	cmp	r3, #0
 800568c:	d008      	beq.n	80056a0 <HAL_UART_IRQHandler+0x324>
 800568e:	6a3b      	ldr	r3, [r7, #32]
 8005690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 f94e 	bl	800593a <UART_Transmit_IT>
    return;
 800569e:	e012      	b.n	80056c6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00d      	beq.n	80056c6 <HAL_UART_IRQHandler+0x34a>
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d008      	beq.n	80056c6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 f98f 	bl	80059d8 <UART_EndTransmit_IT>
    return;
 80056ba:	e004      	b.n	80056c6 <HAL_UART_IRQHandler+0x34a>
    return;
 80056bc:	bf00      	nop
 80056be:	e002      	b.n	80056c6 <HAL_UART_IRQHandler+0x34a>
      return;
 80056c0:	bf00      	nop
 80056c2:	e000      	b.n	80056c6 <HAL_UART_IRQHandler+0x34a>
      return;
 80056c4:	bf00      	nop
  }
}
 80056c6:	3728      	adds	r7, #40	; 0x28
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}
 80056cc:	08005913 	.word	0x08005913

080056d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b083      	sub	sp, #12
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80056ea:	bf00      	nop
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr

080056f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	bc80      	pop	{r7}
 8005704:	4770      	bx	lr

08005706 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005706:	b480      	push	{r7}
 8005708:	b083      	sub	sp, #12
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
 800570e:	460b      	mov	r3, r1
 8005710:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005712:	bf00      	nop
 8005714:	370c      	adds	r7, #12
 8005716:	46bd      	mov	sp, r7
 8005718:	bc80      	pop	{r7}
 800571a:	4770      	bx	lr

0800571c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005728:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0320 	and.w	r3, r3, #32
 8005734:	2b00      	cmp	r3, #0
 8005736:	d113      	bne.n	8005760 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695a      	ldr	r2, [r3, #20]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800574c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68da      	ldr	r2, [r3, #12]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800575c:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800575e:	e002      	b.n	8005766 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f7ff ffb5 	bl	80056d0 <HAL_UART_TxCpltCallback>
}
 8005766:	bf00      	nop
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f7ff ffb0 	bl	80056e2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005782:	bf00      	nop
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b084      	sub	sp, #16
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005792:	2300      	movs	r3, #0
 8005794:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	bf14      	ite	ne
 80057aa:	2301      	movne	r3, #1
 80057ac:	2300      	moveq	r3, #0
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b21      	cmp	r3, #33	; 0x21
 80057bc:	d108      	bne.n	80057d0 <UART_DMAError+0x46>
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d005      	beq.n	80057d0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	2200      	movs	r2, #0
 80057c8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80057ca:	68b8      	ldr	r0, [r7, #8]
 80057cc:	f000 f860 	bl	8005890 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057da:	2b00      	cmp	r3, #0
 80057dc:	bf14      	ite	ne
 80057de:	2301      	movne	r3, #1
 80057e0:	2300      	moveq	r3, #0
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	2b22      	cmp	r3, #34	; 0x22
 80057f0:	d108      	bne.n	8005804 <UART_DMAError+0x7a>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d005      	beq.n	8005804 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	2200      	movs	r2, #0
 80057fc:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80057fe:	68b8      	ldr	r0, [r7, #8]
 8005800:	f000 f85b 	bl	80058ba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005808:	f043 0210 	orr.w	r2, r3, #16
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005810:	68b8      	ldr	r0, [r7, #8]
 8005812:	f7ff ff6f 	bl	80056f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005816:	bf00      	nop
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800581e:	b480      	push	{r7}
 8005820:	b085      	sub	sp, #20
 8005822:	af00      	add	r7, sp, #0
 8005824:	60f8      	str	r0, [r7, #12]
 8005826:	60b9      	str	r1, [r7, #8]
 8005828:	4613      	mov	r3, r2
 800582a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	88fa      	ldrh	r2, [r7, #6]
 8005836:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	88fa      	ldrh	r2, [r7, #6]
 800583c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2222      	movs	r2, #34	; 0x22
 8005848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68da      	ldr	r2, [r3, #12]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005862:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	695a      	ldr	r2, [r3, #20]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f042 0201 	orr.w	r2, r2, #1
 8005872:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0220 	orr.w	r2, r2, #32
 8005882:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	3714      	adds	r7, #20
 800588a:	46bd      	mov	sp, r7
 800588c:	bc80      	pop	{r7}
 800588e:	4770      	bx	lr

08005890 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68da      	ldr	r2, [r3, #12]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80058a6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2220      	movs	r2, #32
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bc80      	pop	{r7}
 80058b8:	4770      	bx	lr

080058ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b083      	sub	sp, #12
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80058d0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	695a      	ldr	r2, [r3, #20]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0201 	bic.w	r2, r2, #1
 80058e0:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d107      	bne.n	80058fa <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0210 	bic.w	r2, r2, #16
 80058f8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2220      	movs	r2, #32
 80058fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005908:	bf00      	nop
 800590a:	370c      	adds	r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	bc80      	pop	{r7}
 8005910:	4770      	bx	lr

08005912 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b084      	sub	sp, #16
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f7ff fee1 	bl	80056f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005932:	bf00      	nop
 8005934:	3710      	adds	r7, #16
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}

0800593a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800593a:	b480      	push	{r7}
 800593c:	b085      	sub	sp, #20
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b21      	cmp	r3, #33	; 0x21
 800594c:	d13e      	bne.n	80059cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005956:	d114      	bne.n	8005982 <UART_Transmit_IT+0x48>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d110      	bne.n	8005982 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	881b      	ldrh	r3, [r3, #0]
 800596a:	461a      	mov	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005974:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	1c9a      	adds	r2, r3, #2
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	621a      	str	r2, [r3, #32]
 8005980:	e008      	b.n	8005994 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	1c59      	adds	r1, r3, #1
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	6211      	str	r1, [r2, #32]
 800598c:	781a      	ldrb	r2, [r3, #0]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005998:	b29b      	uxth	r3, r3
 800599a:	3b01      	subs	r3, #1
 800599c:	b29b      	uxth	r3, r3
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	4619      	mov	r1, r3
 80059a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d10f      	bne.n	80059c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68da      	ldr	r2, [r3, #12]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68da      	ldr	r2, [r3, #12]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059c8:	2300      	movs	r3, #0
 80059ca:	e000      	b.n	80059ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80059cc:	2302      	movs	r3, #2
  }
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bc80      	pop	{r7}
 80059d6:	4770      	bx	lr

080059d8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68da      	ldr	r2, [r3, #12]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059ee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2220      	movs	r2, #32
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff fe69 	bl	80056d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3708      	adds	r7, #8
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b086      	sub	sp, #24
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b22      	cmp	r3, #34	; 0x22
 8005a1a:	f040 8099 	bne.w	8005b50 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a26:	d117      	bne.n	8005a58 <UART_Receive_IT+0x50>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d113      	bne.n	8005a58 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a30:	2300      	movs	r3, #0
 8005a32:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a38:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a50:	1c9a      	adds	r2, r3, #2
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	629a      	str	r2, [r3, #40]	; 0x28
 8005a56:	e026      	b.n	8005aa6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a6a:	d007      	beq.n	8005a7c <UART_Receive_IT+0x74>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10a      	bne.n	8005a8a <UART_Receive_IT+0x82>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d106      	bne.n	8005a8a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	b2da      	uxtb	r2, r3
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	701a      	strb	r2, [r3, #0]
 8005a88:	e008      	b.n	8005a9c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a96:	b2da      	uxtb	r2, r3
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa0:	1c5a      	adds	r2, r3, #1
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	3b01      	subs	r3, #1
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d148      	bne.n	8005b4c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f022 0220 	bic.w	r2, r2, #32
 8005ac8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68da      	ldr	r2, [r3, #12]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ad8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	695a      	ldr	r2, [r3, #20]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 0201 	bic.w	r2, r2, #1
 8005ae8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2220      	movs	r2, #32
 8005aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d123      	bne.n	8005b42 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f022 0210 	bic.w	r2, r2, #16
 8005b0e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0310 	and.w	r3, r3, #16
 8005b1a:	2b10      	cmp	r3, #16
 8005b1c:	d10a      	bne.n	8005b34 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b1e:	2300      	movs	r3, #0
 8005b20:	60fb      	str	r3, [r7, #12]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	60fb      	str	r3, [r7, #12]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	60fb      	str	r3, [r7, #12]
 8005b32:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b38:	4619      	mov	r1, r3
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f7ff fde3 	bl	8005706 <HAL_UARTEx_RxEventCallback>
 8005b40:	e002      	b.n	8005b48 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f7fc f850 	bl	8001be8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	e002      	b.n	8005b52 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	e000      	b.n	8005b52 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005b50:	2302      	movs	r3, #2
  }
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3718      	adds	r7, #24
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
	...

08005b5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68da      	ldr	r2, [r3, #12]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	689a      	ldr	r2, [r3, #8]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	431a      	orrs	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005b96:	f023 030c 	bic.w	r3, r3, #12
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	6812      	ldr	r2, [r2, #0]
 8005b9e:	68b9      	ldr	r1, [r7, #8]
 8005ba0:	430b      	orrs	r3, r1
 8005ba2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	699a      	ldr	r2, [r3, #24]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a2c      	ldr	r2, [pc, #176]	; (8005c70 <UART_SetConfig+0x114>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d103      	bne.n	8005bcc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005bc4:	f7fe f9e8 	bl	8003f98 <HAL_RCC_GetPCLK2Freq>
 8005bc8:	60f8      	str	r0, [r7, #12]
 8005bca:	e002      	b.n	8005bd2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005bcc:	f7fe f9d0 	bl	8003f70 <HAL_RCC_GetPCLK1Freq>
 8005bd0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	009a      	lsls	r2, r3, #2
 8005bdc:	441a      	add	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005be8:	4a22      	ldr	r2, [pc, #136]	; (8005c74 <UART_SetConfig+0x118>)
 8005bea:	fba2 2303 	umull	r2, r3, r2, r3
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	0119      	lsls	r1, r3, #4
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009a      	lsls	r2, r3, #2
 8005bfc:	441a      	add	r2, r3
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c08:	4b1a      	ldr	r3, [pc, #104]	; (8005c74 <UART_SetConfig+0x118>)
 8005c0a:	fba3 0302 	umull	r0, r3, r3, r2
 8005c0e:	095b      	lsrs	r3, r3, #5
 8005c10:	2064      	movs	r0, #100	; 0x64
 8005c12:	fb00 f303 	mul.w	r3, r0, r3
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	011b      	lsls	r3, r3, #4
 8005c1a:	3332      	adds	r3, #50	; 0x32
 8005c1c:	4a15      	ldr	r2, [pc, #84]	; (8005c74 <UART_SetConfig+0x118>)
 8005c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c22:	095b      	lsrs	r3, r3, #5
 8005c24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c28:	4419      	add	r1, r3
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	4413      	add	r3, r2
 8005c32:	009a      	lsls	r2, r3, #2
 8005c34:	441a      	add	r2, r3
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c40:	4b0c      	ldr	r3, [pc, #48]	; (8005c74 <UART_SetConfig+0x118>)
 8005c42:	fba3 0302 	umull	r0, r3, r3, r2
 8005c46:	095b      	lsrs	r3, r3, #5
 8005c48:	2064      	movs	r0, #100	; 0x64
 8005c4a:	fb00 f303 	mul.w	r3, r0, r3
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	011b      	lsls	r3, r3, #4
 8005c52:	3332      	adds	r3, #50	; 0x32
 8005c54:	4a07      	ldr	r2, [pc, #28]	; (8005c74 <UART_SetConfig+0x118>)
 8005c56:	fba2 2303 	umull	r2, r3, r2, r3
 8005c5a:	095b      	lsrs	r3, r3, #5
 8005c5c:	f003 020f 	and.w	r2, r3, #15
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	440a      	add	r2, r1
 8005c66:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005c68:	bf00      	nop
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	40013800 	.word	0x40013800
 8005c74:	51eb851f 	.word	0x51eb851f

08005c78 <crc16_floating>:
	for(counter = 0; counter < len; counter++)
		crc = (crc<<8) ^ crc16tab[((crc>>8) ^ *(uint8_t *)buf++)&0x00FF];
	return crc;
}

uint16_t crc16_floating(uint8_t next, uint16_t seed) {
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	4603      	mov	r3, r0
 8005c80:	460a      	mov	r2, r1
 8005c82:	71fb      	strb	r3, [r7, #7]
 8005c84:	4613      	mov	r3, r2
 8005c86:	80bb      	strh	r3, [r7, #4]
    return (seed<<8) ^ crc16tab[(seed>>8) ^ next & 0x00FF];
 8005c88:	88bb      	ldrh	r3, [r7, #4]
 8005c8a:	021b      	lsls	r3, r3, #8
 8005c8c:	b21a      	sxth	r2, r3
 8005c8e:	88bb      	ldrh	r3, [r7, #4]
 8005c90:	0a1b      	lsrs	r3, r3, #8
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	4619      	mov	r1, r3
 8005c96:	79fb      	ldrb	r3, [r7, #7]
 8005c98:	404b      	eors	r3, r1
 8005c9a:	4906      	ldr	r1, [pc, #24]	; (8005cb4 <crc16_floating+0x3c>)
 8005c9c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005ca0:	b21b      	sxth	r3, r3
 8005ca2:	4053      	eors	r3, r2
 8005ca4:	b21b      	sxth	r3, r3
 8005ca6:	b29b      	uxth	r3, r3
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bc80      	pop	{r7}
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	0800a830 	.word	0x0800a830

08005cb8 <UART_get_data>:
 * @param pu8Dest :Data cut out of frame 
 * @param pu16Dest_len :Length of data that has been trimmed from frame 
 * @return int8_t to check if frame can be trimmed correctly
 */
int8_t UART_get_data(uint8_t *pu8Src, uint16_t u16Src_len, uint8_t *pu8Dest, uint16_t *pu16Dest_len)
{   
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b08a      	sub	sp, #40	; 0x28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	607a      	str	r2, [r7, #4]
 8005cc2:	603b      	str	r3, [r7, #0]
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	817b      	strh	r3, [r7, #10]
	const uint8_t *pu8Src_start = pu8Src;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	61fb      	str	r3, [r7, #28]
	const uint8_t *pu8Src_findStart = pu8Src + (u16Src_len);
 8005ccc:	897b      	ldrh	r3, [r7, #10]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	61bb      	str	r3, [r7, #24]
	char checkFindStart = 0;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t checkESC = 0;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t index = 0;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint16_t crc_check = 0;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	847b      	strh	r3, [r7, #34]	; 0x22
	// Advance src to start byte
	while(pu8Src < pu8Src_findStart && *pu8Src != PROTO_START_BYTE)
 8005cea:	e002      	b.n	8005cf2 <UART_get_data+0x3a>
	{
		pu8Src++;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	3301      	adds	r3, #1
 8005cf0:	60fb      	str	r3, [r7, #12]
	while(pu8Src < pu8Src_findStart && *pu8Src != PROTO_START_BYTE)
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d203      	bcs.n	8005d02 <UART_get_data+0x4a>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	781b      	ldrb	r3, [r3, #0]
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d1f4      	bne.n	8005cec <UART_get_data+0x34>
	}
	if(*pu8Src == PROTO_START_BYTE)   // neu vua vo ma nhan duoc byte start luon thi khoi vo ham while
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d102      	bne.n	8005d10 <UART_get_data+0x58>
	{
		checkFindStart = 1;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	// Set our error return val for dest_len
	if(checkFindStart == 0)
 8005d10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d102      	bne.n	8005d1e <UART_get_data+0x66>
	{
	   return Phuc_no_valid;
 8005d18:	f04f 33ff 	mov.w	r3, #4294967295
 8005d1c:	e07c      	b.n	8005e18 <UART_get_data+0x160>
	}
	// Loop through the data
	pu8Src++;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	3301      	adds	r3, #1
 8005d22:	60fb      	str	r3, [r7, #12]
	while(index < PROTO_DATA_SIZE_RX)
 8005d24:	e03e      	b.n	8005da4 <UART_get_data+0xec>
	{
		if (*pu8Src == PROTO_ESC_BYTE) // 7E
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	2b7e      	cmp	r3, #126	; 0x7e
 8005d2c:	d123      	bne.n	8005d76 <UART_get_data+0xbe>
		{
			crc_check = crc16_floating(*pu8Src, crc_check);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8005d34:	4611      	mov	r1, r2
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7ff ff9e 	bl	8005c78 <crc16_floating>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	847b      	strh	r3, [r7, #34]	; 0x22
			*(pu8Dest++)  = (*(++pu8Src)) ^ 0x20;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	3301      	adds	r3, #1
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	781a      	ldrb	r2, [r3, #0]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	1c59      	adds	r1, r3, #1
 8005d4e:	6079      	str	r1, [r7, #4]
 8005d50:	f082 0220 	eor.w	r2, r2, #32
 8005d54:	b2d2      	uxtb	r2, r2
 8005d56:	701a      	strb	r2, [r3, #0]
			crc_check = crc16_floating(*pu8Src, crc_check);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8005d5e:	4611      	mov	r1, r2
 8005d60:	4618      	mov	r0, r3
 8005d62:	f7ff ff89 	bl	8005c78 <crc16_floating>
 8005d66:	4603      	mov	r3, r0
 8005d68:	847b      	strh	r3, [r7, #34]	; 0x22
			checkESC++;
 8005d6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005d6e:	3301      	adds	r3, #1
 8005d70:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8005d74:	e00e      	b.n	8005d94 <UART_get_data+0xdc>
		}
		else
		{
			crc_check = crc16_floating(*pu8Src, crc_check);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8005d7c:	4611      	mov	r1, r2
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7ff ff7a 	bl	8005c78 <crc16_floating>
 8005d84:	4603      	mov	r3, r0
 8005d86:	847b      	strh	r3, [r7, #34]	; 0x22
			*(pu8Dest++) = *pu8Src;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	1c5a      	adds	r2, r3, #1
 8005d8c:	607a      	str	r2, [r7, #4]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	7812      	ldrb	r2, [r2, #0]
 8005d92:	701a      	strb	r2, [r3, #0]
		}
		pu8Src++;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	3301      	adds	r3, #1
 8005d98:	60fb      	str	r3, [r7, #12]
		index++;
 8005d9a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005d9e:	3301      	adds	r3, #1
 8005da0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	while(index < PROTO_DATA_SIZE_RX)
 8005da4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005da8:	2b0c      	cmp	r3, #12
 8005daa:	d9bc      	bls.n	8005d26 <UART_get_data+0x6e>
	}

	if (*(pu8Src + 2) != PROTO_END_BYTE)
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	3302      	adds	r3, #2
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	2b03      	cmp	r3, #3
 8005db4:	d002      	beq.n	8005dbc <UART_get_data+0x104>
		{  // luc nay pu8Src dang o byte CRC dau tien
			return Phuc_no_valid;
 8005db6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dba:	e02d      	b.n	8005e18 <UART_get_data+0x160>
		}
		uint8_t byte2_crc = (crc_check) & 0xFF;
 8005dbc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005dbe:	75fb      	strb	r3, [r7, #23]
		uint8_t byte1_crc = (crc_check >> 8) & 0xFF;
 8005dc0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005dc2:	0a1b      	lsrs	r3, r3, #8
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	75bb      	strb	r3, [r7, #22]
		if(*(pu8Src) != byte1_crc || *(++pu8Src) != byte2_crc)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	7dba      	ldrb	r2, [r7, #22]
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d107      	bne.n	8005de2 <UART_get_data+0x12a>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	60fb      	str	r3, [r7, #12]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	7dfa      	ldrb	r2, [r7, #23]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d002      	beq.n	8005de8 <UART_get_data+0x130>
		{
			return Phuc_false_CRC;
 8005de2:	f06f 0301 	mvn.w	r3, #1
 8005de6:	e017      	b.n	8005e18 <UART_get_data+0x160>
		}
		*pu16Dest_len =(++pu8Src - pu8Src_start - 4 - checkESC + 1); // do dai data thu duoc
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	3301      	adds	r3, #1
 8005dec:	60fb      	str	r3, [r7, #12]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	3b03      	subs	r3, #3
 8005e02:	b29a      	uxth	r2, r3
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	801a      	strh	r2, [r3, #0]
		if(*pu16Dest_len != PROTO_DATA_SIZE_RX)
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	881b      	ldrh	r3, [r3, #0]
 8005e0c:	2b0d      	cmp	r3, #13
 8005e0e:	d002      	beq.n	8005e16 <UART_get_data+0x15e>
		{
		   return Phuc_false_lenght_data;
 8005e10:	f06f 0303 	mvn.w	r3, #3
 8005e14:	e000      	b.n	8005e18 <UART_get_data+0x160>
		}
		return Phuc_right;
 8005e16:	2302      	movs	r3, #2
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3728      	adds	r7, #40	; 0x28
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <UART_frame_data>:
 * @param u8Src_len :Lenght of source raw data, it's will be know before by programmer
 * @param pu8Dest :Create frame with source raw data, it's will be like: start mode data1 data2 (ESC byte if data is duplicate start stop or ESC).. crc1 crc2 stop
 * @param pu16Dest_len :Lenght of frame
 */
void UART_frame_data(uint8_t *pu8Src, uint8_t u8Src_len, uint8_t *pu8Dest, uint16_t *pu16Dest_len)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	607a      	str	r2, [r7, #4]
 8005e2a:	603b      	str	r3, [r7, #0]
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	72fb      	strb	r3, [r7, #11]
	uint8_t index = 0;
 8005e30:	2300      	movs	r3, #0
 8005e32:	75fb      	strb	r3, [r7, #23]
	uint8_t checkESC = 0;
 8005e34:	2300      	movs	r3, #0
 8005e36:	75bb      	strb	r3, [r7, #22]
	uint16_t crc = 0;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	82bb      	strh	r3, [r7, #20]
	*(pu8Dest++) = PROTO_START_BYTE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	607a      	str	r2, [r7, #4]
 8005e42:	2202      	movs	r2, #2
 8005e44:	701a      	strb	r2, [r3, #0]

	while(index < u8Src_len) {
 8005e46:	e046      	b.n	8005ed6 <UART_frame_data+0xb6>
			if (*pu8Src == PROTO_START_BYTE || *pu8Src == PROTO_ESC_BYTE || *pu8Src == PROTO_END_BYTE) {
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d007      	beq.n	8005e60 <UART_frame_data+0x40>
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	2b7e      	cmp	r3, #126	; 0x7e
 8005e56:	d003      	beq.n	8005e60 <UART_frame_data+0x40>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	2b03      	cmp	r3, #3
 8005e5e:	d125      	bne.n	8005eac <UART_frame_data+0x8c>
					*(pu8Dest++) = PROTO_ESC_BYTE;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	1c5a      	adds	r2, r3, #1
 8005e64:	607a      	str	r2, [r7, #4]
 8005e66:	227e      	movs	r2, #126	; 0x7e
 8005e68:	701a      	strb	r2, [r3, #0]
					crc = crc16_floating(*(pu8Dest-1), crc);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	8aba      	ldrh	r2, [r7, #20]
 8005e72:	4611      	mov	r1, r2
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7ff feff 	bl	8005c78 <crc16_floating>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	82bb      	strh	r3, [r7, #20]
					*(pu8Dest++) = (*pu8Src) ^ 0x20;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	781a      	ldrb	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	1c59      	adds	r1, r3, #1
 8005e86:	6079      	str	r1, [r7, #4]
 8005e88:	f082 0220 	eor.w	r2, r2, #32
 8005e8c:	b2d2      	uxtb	r2, r2
 8005e8e:	701a      	strb	r2, [r3, #0]
					crc = crc16_floating(*(pu8Dest-1), crc);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	3b01      	subs	r3, #1
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	8aba      	ldrh	r2, [r7, #20]
 8005e98:	4611      	mov	r1, r2
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7ff feec 	bl	8005c78 <crc16_floating>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	82bb      	strh	r3, [r7, #20]
					checkESC++;
 8005ea4:	7dbb      	ldrb	r3, [r7, #22]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	75bb      	strb	r3, [r7, #22]
 8005eaa:	e00e      	b.n	8005eca <UART_frame_data+0xaa>
			}
			else {
					crc = crc16_floating(*pu8Src, crc);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	8aba      	ldrh	r2, [r7, #20]
 8005eb2:	4611      	mov	r1, r2
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7ff fedf 	bl	8005c78 <crc16_floating>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	82bb      	strh	r3, [r7, #20]
					*(pu8Dest++) = *pu8Src;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	1c5a      	adds	r2, r3, #1
 8005ec2:	607a      	str	r2, [r7, #4]
 8005ec4:	68fa      	ldr	r2, [r7, #12]
 8005ec6:	7812      	ldrb	r2, [r2, #0]
 8005ec8:	701a      	strb	r2, [r3, #0]
			}
			++pu8Src;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	3301      	adds	r3, #1
 8005ece:	60fb      	str	r3, [r7, #12]
			index++;
 8005ed0:	7dfb      	ldrb	r3, [r7, #23]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	75fb      	strb	r3, [r7, #23]
	while(index < u8Src_len) {
 8005ed6:	7dfa      	ldrb	r2, [r7, #23]
 8005ed8:	7afb      	ldrb	r3, [r7, #11]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d3b4      	bcc.n	8005e48 <UART_frame_data+0x28>
	}

	// Set the CRC

	//Casting the CRC to lets the word be assigned to a non-word boundary in memory
	*(pu8Dest++) = (char)(crc >>8);
 8005ede:	8abb      	ldrh	r3, [r7, #20]
 8005ee0:	0a1b      	lsrs	r3, r3, #8
 8005ee2:	b299      	uxth	r1, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	1c5a      	adds	r2, r3, #1
 8005ee8:	607a      	str	r2, [r7, #4]
 8005eea:	b2ca      	uxtb	r2, r1
 8005eec:	701a      	strb	r2, [r3, #0]
//	pu8Dest++;
	*(pu8Dest++) = (char)crc;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	1c5a      	adds	r2, r3, #1
 8005ef2:	607a      	str	r2, [r7, #4]
 8005ef4:	8aba      	ldrh	r2, [r7, #20]
 8005ef6:	b2d2      	uxtb	r2, r2
 8005ef8:	701a      	strb	r2, [r3, #0]
//	pu8Dest++;
	*(pu8Dest) = PROTO_END_BYTE;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2203      	movs	r2, #3
 8005efe:	701a      	strb	r2, [r3, #0]
//	*(pu16Dest_len) = pu8Dest - pu8Dest_start;
	*(pu16Dest_len) = u8Src_len + checkESC + 4;   // do dai frame, 4 la start crc crc stop
 8005f00:	7afb      	ldrb	r3, [r7, #11]
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	7dbb      	ldrb	r3, [r7, #22]
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	4413      	add	r3, r2
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	b29a      	uxth	r2, r3
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	801a      	strh	r2, [r3, #0]
}
 8005f14:	bf00      	nop
 8005f16:	3718      	adds	r7, #24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <__errno>:
 8005f1c:	4b01      	ldr	r3, [pc, #4]	; (8005f24 <__errno+0x8>)
 8005f1e:	6818      	ldr	r0, [r3, #0]
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	20000010 	.word	0x20000010

08005f28 <__libc_init_array>:
 8005f28:	b570      	push	{r4, r5, r6, lr}
 8005f2a:	2600      	movs	r6, #0
 8005f2c:	4d0c      	ldr	r5, [pc, #48]	; (8005f60 <__libc_init_array+0x38>)
 8005f2e:	4c0d      	ldr	r4, [pc, #52]	; (8005f64 <__libc_init_array+0x3c>)
 8005f30:	1b64      	subs	r4, r4, r5
 8005f32:	10a4      	asrs	r4, r4, #2
 8005f34:	42a6      	cmp	r6, r4
 8005f36:	d109      	bne.n	8005f4c <__libc_init_array+0x24>
 8005f38:	f004 fc5a 	bl	800a7f0 <_init>
 8005f3c:	2600      	movs	r6, #0
 8005f3e:	4d0a      	ldr	r5, [pc, #40]	; (8005f68 <__libc_init_array+0x40>)
 8005f40:	4c0a      	ldr	r4, [pc, #40]	; (8005f6c <__libc_init_array+0x44>)
 8005f42:	1b64      	subs	r4, r4, r5
 8005f44:	10a4      	asrs	r4, r4, #2
 8005f46:	42a6      	cmp	r6, r4
 8005f48:	d105      	bne.n	8005f56 <__libc_init_array+0x2e>
 8005f4a:	bd70      	pop	{r4, r5, r6, pc}
 8005f4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f50:	4798      	blx	r3
 8005f52:	3601      	adds	r6, #1
 8005f54:	e7ee      	b.n	8005f34 <__libc_init_array+0xc>
 8005f56:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f5a:	4798      	blx	r3
 8005f5c:	3601      	adds	r6, #1
 8005f5e:	e7f2      	b.n	8005f46 <__libc_init_array+0x1e>
 8005f60:	0800aed4 	.word	0x0800aed4
 8005f64:	0800aed4 	.word	0x0800aed4
 8005f68:	0800aed4 	.word	0x0800aed4
 8005f6c:	0800aed8 	.word	0x0800aed8

08005f70 <malloc>:
 8005f70:	4b02      	ldr	r3, [pc, #8]	; (8005f7c <malloc+0xc>)
 8005f72:	4601      	mov	r1, r0
 8005f74:	6818      	ldr	r0, [r3, #0]
 8005f76:	f000 b889 	b.w	800608c <_malloc_r>
 8005f7a:	bf00      	nop
 8005f7c:	20000010 	.word	0x20000010

08005f80 <free>:
 8005f80:	4b02      	ldr	r3, [pc, #8]	; (8005f8c <free+0xc>)
 8005f82:	4601      	mov	r1, r0
 8005f84:	6818      	ldr	r0, [r3, #0]
 8005f86:	f000 b819 	b.w	8005fbc <_free_r>
 8005f8a:	bf00      	nop
 8005f8c:	20000010 	.word	0x20000010

08005f90 <memcpy>:
 8005f90:	440a      	add	r2, r1
 8005f92:	4291      	cmp	r1, r2
 8005f94:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f98:	d100      	bne.n	8005f9c <memcpy+0xc>
 8005f9a:	4770      	bx	lr
 8005f9c:	b510      	push	{r4, lr}
 8005f9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fa2:	4291      	cmp	r1, r2
 8005fa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fa8:	d1f9      	bne.n	8005f9e <memcpy+0xe>
 8005faa:	bd10      	pop	{r4, pc}

08005fac <memset>:
 8005fac:	4603      	mov	r3, r0
 8005fae:	4402      	add	r2, r0
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d100      	bne.n	8005fb6 <memset+0xa>
 8005fb4:	4770      	bx	lr
 8005fb6:	f803 1b01 	strb.w	r1, [r3], #1
 8005fba:	e7f9      	b.n	8005fb0 <memset+0x4>

08005fbc <_free_r>:
 8005fbc:	b538      	push	{r3, r4, r5, lr}
 8005fbe:	4605      	mov	r5, r0
 8005fc0:	2900      	cmp	r1, #0
 8005fc2:	d040      	beq.n	8006046 <_free_r+0x8a>
 8005fc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fc8:	1f0c      	subs	r4, r1, #4
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	bfb8      	it	lt
 8005fce:	18e4      	addlt	r4, r4, r3
 8005fd0:	f003 f806 	bl	8008fe0 <__malloc_lock>
 8005fd4:	4a1c      	ldr	r2, [pc, #112]	; (8006048 <_free_r+0x8c>)
 8005fd6:	6813      	ldr	r3, [r2, #0]
 8005fd8:	b933      	cbnz	r3, 8005fe8 <_free_r+0x2c>
 8005fda:	6063      	str	r3, [r4, #4]
 8005fdc:	6014      	str	r4, [r2, #0]
 8005fde:	4628      	mov	r0, r5
 8005fe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fe4:	f003 b802 	b.w	8008fec <__malloc_unlock>
 8005fe8:	42a3      	cmp	r3, r4
 8005fea:	d908      	bls.n	8005ffe <_free_r+0x42>
 8005fec:	6820      	ldr	r0, [r4, #0]
 8005fee:	1821      	adds	r1, r4, r0
 8005ff0:	428b      	cmp	r3, r1
 8005ff2:	bf01      	itttt	eq
 8005ff4:	6819      	ldreq	r1, [r3, #0]
 8005ff6:	685b      	ldreq	r3, [r3, #4]
 8005ff8:	1809      	addeq	r1, r1, r0
 8005ffa:	6021      	streq	r1, [r4, #0]
 8005ffc:	e7ed      	b.n	8005fda <_free_r+0x1e>
 8005ffe:	461a      	mov	r2, r3
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	b10b      	cbz	r3, 8006008 <_free_r+0x4c>
 8006004:	42a3      	cmp	r3, r4
 8006006:	d9fa      	bls.n	8005ffe <_free_r+0x42>
 8006008:	6811      	ldr	r1, [r2, #0]
 800600a:	1850      	adds	r0, r2, r1
 800600c:	42a0      	cmp	r0, r4
 800600e:	d10b      	bne.n	8006028 <_free_r+0x6c>
 8006010:	6820      	ldr	r0, [r4, #0]
 8006012:	4401      	add	r1, r0
 8006014:	1850      	adds	r0, r2, r1
 8006016:	4283      	cmp	r3, r0
 8006018:	6011      	str	r1, [r2, #0]
 800601a:	d1e0      	bne.n	8005fde <_free_r+0x22>
 800601c:	6818      	ldr	r0, [r3, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	4401      	add	r1, r0
 8006022:	6011      	str	r1, [r2, #0]
 8006024:	6053      	str	r3, [r2, #4]
 8006026:	e7da      	b.n	8005fde <_free_r+0x22>
 8006028:	d902      	bls.n	8006030 <_free_r+0x74>
 800602a:	230c      	movs	r3, #12
 800602c:	602b      	str	r3, [r5, #0]
 800602e:	e7d6      	b.n	8005fde <_free_r+0x22>
 8006030:	6820      	ldr	r0, [r4, #0]
 8006032:	1821      	adds	r1, r4, r0
 8006034:	428b      	cmp	r3, r1
 8006036:	bf01      	itttt	eq
 8006038:	6819      	ldreq	r1, [r3, #0]
 800603a:	685b      	ldreq	r3, [r3, #4]
 800603c:	1809      	addeq	r1, r1, r0
 800603e:	6021      	streq	r1, [r4, #0]
 8006040:	6063      	str	r3, [r4, #4]
 8006042:	6054      	str	r4, [r2, #4]
 8006044:	e7cb      	b.n	8005fde <_free_r+0x22>
 8006046:	bd38      	pop	{r3, r4, r5, pc}
 8006048:	200004e0 	.word	0x200004e0

0800604c <sbrk_aligned>:
 800604c:	b570      	push	{r4, r5, r6, lr}
 800604e:	4e0e      	ldr	r6, [pc, #56]	; (8006088 <sbrk_aligned+0x3c>)
 8006050:	460c      	mov	r4, r1
 8006052:	6831      	ldr	r1, [r6, #0]
 8006054:	4605      	mov	r5, r0
 8006056:	b911      	cbnz	r1, 800605e <sbrk_aligned+0x12>
 8006058:	f000 fefa 	bl	8006e50 <_sbrk_r>
 800605c:	6030      	str	r0, [r6, #0]
 800605e:	4621      	mov	r1, r4
 8006060:	4628      	mov	r0, r5
 8006062:	f000 fef5 	bl	8006e50 <_sbrk_r>
 8006066:	1c43      	adds	r3, r0, #1
 8006068:	d00a      	beq.n	8006080 <sbrk_aligned+0x34>
 800606a:	1cc4      	adds	r4, r0, #3
 800606c:	f024 0403 	bic.w	r4, r4, #3
 8006070:	42a0      	cmp	r0, r4
 8006072:	d007      	beq.n	8006084 <sbrk_aligned+0x38>
 8006074:	1a21      	subs	r1, r4, r0
 8006076:	4628      	mov	r0, r5
 8006078:	f000 feea 	bl	8006e50 <_sbrk_r>
 800607c:	3001      	adds	r0, #1
 800607e:	d101      	bne.n	8006084 <sbrk_aligned+0x38>
 8006080:	f04f 34ff 	mov.w	r4, #4294967295
 8006084:	4620      	mov	r0, r4
 8006086:	bd70      	pop	{r4, r5, r6, pc}
 8006088:	200004e4 	.word	0x200004e4

0800608c <_malloc_r>:
 800608c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006090:	1ccd      	adds	r5, r1, #3
 8006092:	f025 0503 	bic.w	r5, r5, #3
 8006096:	3508      	adds	r5, #8
 8006098:	2d0c      	cmp	r5, #12
 800609a:	bf38      	it	cc
 800609c:	250c      	movcc	r5, #12
 800609e:	2d00      	cmp	r5, #0
 80060a0:	4607      	mov	r7, r0
 80060a2:	db01      	blt.n	80060a8 <_malloc_r+0x1c>
 80060a4:	42a9      	cmp	r1, r5
 80060a6:	d905      	bls.n	80060b4 <_malloc_r+0x28>
 80060a8:	230c      	movs	r3, #12
 80060aa:	2600      	movs	r6, #0
 80060ac:	603b      	str	r3, [r7, #0]
 80060ae:	4630      	mov	r0, r6
 80060b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060b4:	4e2e      	ldr	r6, [pc, #184]	; (8006170 <_malloc_r+0xe4>)
 80060b6:	f002 ff93 	bl	8008fe0 <__malloc_lock>
 80060ba:	6833      	ldr	r3, [r6, #0]
 80060bc:	461c      	mov	r4, r3
 80060be:	bb34      	cbnz	r4, 800610e <_malloc_r+0x82>
 80060c0:	4629      	mov	r1, r5
 80060c2:	4638      	mov	r0, r7
 80060c4:	f7ff ffc2 	bl	800604c <sbrk_aligned>
 80060c8:	1c43      	adds	r3, r0, #1
 80060ca:	4604      	mov	r4, r0
 80060cc:	d14d      	bne.n	800616a <_malloc_r+0xde>
 80060ce:	6834      	ldr	r4, [r6, #0]
 80060d0:	4626      	mov	r6, r4
 80060d2:	2e00      	cmp	r6, #0
 80060d4:	d140      	bne.n	8006158 <_malloc_r+0xcc>
 80060d6:	6823      	ldr	r3, [r4, #0]
 80060d8:	4631      	mov	r1, r6
 80060da:	4638      	mov	r0, r7
 80060dc:	eb04 0803 	add.w	r8, r4, r3
 80060e0:	f000 feb6 	bl	8006e50 <_sbrk_r>
 80060e4:	4580      	cmp	r8, r0
 80060e6:	d13a      	bne.n	800615e <_malloc_r+0xd2>
 80060e8:	6821      	ldr	r1, [r4, #0]
 80060ea:	3503      	adds	r5, #3
 80060ec:	1a6d      	subs	r5, r5, r1
 80060ee:	f025 0503 	bic.w	r5, r5, #3
 80060f2:	3508      	adds	r5, #8
 80060f4:	2d0c      	cmp	r5, #12
 80060f6:	bf38      	it	cc
 80060f8:	250c      	movcc	r5, #12
 80060fa:	4638      	mov	r0, r7
 80060fc:	4629      	mov	r1, r5
 80060fe:	f7ff ffa5 	bl	800604c <sbrk_aligned>
 8006102:	3001      	adds	r0, #1
 8006104:	d02b      	beq.n	800615e <_malloc_r+0xd2>
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	442b      	add	r3, r5
 800610a:	6023      	str	r3, [r4, #0]
 800610c:	e00e      	b.n	800612c <_malloc_r+0xa0>
 800610e:	6822      	ldr	r2, [r4, #0]
 8006110:	1b52      	subs	r2, r2, r5
 8006112:	d41e      	bmi.n	8006152 <_malloc_r+0xc6>
 8006114:	2a0b      	cmp	r2, #11
 8006116:	d916      	bls.n	8006146 <_malloc_r+0xba>
 8006118:	1961      	adds	r1, r4, r5
 800611a:	42a3      	cmp	r3, r4
 800611c:	6025      	str	r5, [r4, #0]
 800611e:	bf18      	it	ne
 8006120:	6059      	strne	r1, [r3, #4]
 8006122:	6863      	ldr	r3, [r4, #4]
 8006124:	bf08      	it	eq
 8006126:	6031      	streq	r1, [r6, #0]
 8006128:	5162      	str	r2, [r4, r5]
 800612a:	604b      	str	r3, [r1, #4]
 800612c:	4638      	mov	r0, r7
 800612e:	f104 060b 	add.w	r6, r4, #11
 8006132:	f002 ff5b 	bl	8008fec <__malloc_unlock>
 8006136:	f026 0607 	bic.w	r6, r6, #7
 800613a:	1d23      	adds	r3, r4, #4
 800613c:	1af2      	subs	r2, r6, r3
 800613e:	d0b6      	beq.n	80060ae <_malloc_r+0x22>
 8006140:	1b9b      	subs	r3, r3, r6
 8006142:	50a3      	str	r3, [r4, r2]
 8006144:	e7b3      	b.n	80060ae <_malloc_r+0x22>
 8006146:	6862      	ldr	r2, [r4, #4]
 8006148:	42a3      	cmp	r3, r4
 800614a:	bf0c      	ite	eq
 800614c:	6032      	streq	r2, [r6, #0]
 800614e:	605a      	strne	r2, [r3, #4]
 8006150:	e7ec      	b.n	800612c <_malloc_r+0xa0>
 8006152:	4623      	mov	r3, r4
 8006154:	6864      	ldr	r4, [r4, #4]
 8006156:	e7b2      	b.n	80060be <_malloc_r+0x32>
 8006158:	4634      	mov	r4, r6
 800615a:	6876      	ldr	r6, [r6, #4]
 800615c:	e7b9      	b.n	80060d2 <_malloc_r+0x46>
 800615e:	230c      	movs	r3, #12
 8006160:	4638      	mov	r0, r7
 8006162:	603b      	str	r3, [r7, #0]
 8006164:	f002 ff42 	bl	8008fec <__malloc_unlock>
 8006168:	e7a1      	b.n	80060ae <_malloc_r+0x22>
 800616a:	6025      	str	r5, [r4, #0]
 800616c:	e7de      	b.n	800612c <_malloc_r+0xa0>
 800616e:	bf00      	nop
 8006170:	200004e0 	.word	0x200004e0

08006174 <__cvt>:
 8006174:	2b00      	cmp	r3, #0
 8006176:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800617a:	461f      	mov	r7, r3
 800617c:	bfbb      	ittet	lt
 800617e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006182:	461f      	movlt	r7, r3
 8006184:	2300      	movge	r3, #0
 8006186:	232d      	movlt	r3, #45	; 0x2d
 8006188:	b088      	sub	sp, #32
 800618a:	4614      	mov	r4, r2
 800618c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800618e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006190:	7013      	strb	r3, [r2, #0]
 8006192:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006194:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006198:	f023 0820 	bic.w	r8, r3, #32
 800619c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061a0:	d005      	beq.n	80061ae <__cvt+0x3a>
 80061a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80061a6:	d100      	bne.n	80061aa <__cvt+0x36>
 80061a8:	3501      	adds	r5, #1
 80061aa:	2302      	movs	r3, #2
 80061ac:	e000      	b.n	80061b0 <__cvt+0x3c>
 80061ae:	2303      	movs	r3, #3
 80061b0:	aa07      	add	r2, sp, #28
 80061b2:	9204      	str	r2, [sp, #16]
 80061b4:	aa06      	add	r2, sp, #24
 80061b6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80061ba:	e9cd 3500 	strd	r3, r5, [sp]
 80061be:	4622      	mov	r2, r4
 80061c0:	463b      	mov	r3, r7
 80061c2:	f001 fd95 	bl	8007cf0 <_dtoa_r>
 80061c6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80061ca:	4606      	mov	r6, r0
 80061cc:	d102      	bne.n	80061d4 <__cvt+0x60>
 80061ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061d0:	07db      	lsls	r3, r3, #31
 80061d2:	d522      	bpl.n	800621a <__cvt+0xa6>
 80061d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061d8:	eb06 0905 	add.w	r9, r6, r5
 80061dc:	d110      	bne.n	8006200 <__cvt+0x8c>
 80061de:	7833      	ldrb	r3, [r6, #0]
 80061e0:	2b30      	cmp	r3, #48	; 0x30
 80061e2:	d10a      	bne.n	80061fa <__cvt+0x86>
 80061e4:	2200      	movs	r2, #0
 80061e6:	2300      	movs	r3, #0
 80061e8:	4620      	mov	r0, r4
 80061ea:	4639      	mov	r1, r7
 80061ec:	f7fa fbdc 	bl	80009a8 <__aeabi_dcmpeq>
 80061f0:	b918      	cbnz	r0, 80061fa <__cvt+0x86>
 80061f2:	f1c5 0501 	rsb	r5, r5, #1
 80061f6:	f8ca 5000 	str.w	r5, [sl]
 80061fa:	f8da 3000 	ldr.w	r3, [sl]
 80061fe:	4499      	add	r9, r3
 8006200:	2200      	movs	r2, #0
 8006202:	2300      	movs	r3, #0
 8006204:	4620      	mov	r0, r4
 8006206:	4639      	mov	r1, r7
 8006208:	f7fa fbce 	bl	80009a8 <__aeabi_dcmpeq>
 800620c:	b108      	cbz	r0, 8006212 <__cvt+0x9e>
 800620e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006212:	2230      	movs	r2, #48	; 0x30
 8006214:	9b07      	ldr	r3, [sp, #28]
 8006216:	454b      	cmp	r3, r9
 8006218:	d307      	bcc.n	800622a <__cvt+0xb6>
 800621a:	4630      	mov	r0, r6
 800621c:	9b07      	ldr	r3, [sp, #28]
 800621e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006220:	1b9b      	subs	r3, r3, r6
 8006222:	6013      	str	r3, [r2, #0]
 8006224:	b008      	add	sp, #32
 8006226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800622a:	1c59      	adds	r1, r3, #1
 800622c:	9107      	str	r1, [sp, #28]
 800622e:	701a      	strb	r2, [r3, #0]
 8006230:	e7f0      	b.n	8006214 <__cvt+0xa0>

08006232 <__exponent>:
 8006232:	4603      	mov	r3, r0
 8006234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006236:	2900      	cmp	r1, #0
 8006238:	f803 2b02 	strb.w	r2, [r3], #2
 800623c:	bfb6      	itet	lt
 800623e:	222d      	movlt	r2, #45	; 0x2d
 8006240:	222b      	movge	r2, #43	; 0x2b
 8006242:	4249      	neglt	r1, r1
 8006244:	2909      	cmp	r1, #9
 8006246:	7042      	strb	r2, [r0, #1]
 8006248:	dd2b      	ble.n	80062a2 <__exponent+0x70>
 800624a:	f10d 0407 	add.w	r4, sp, #7
 800624e:	46a4      	mov	ip, r4
 8006250:	270a      	movs	r7, #10
 8006252:	fb91 f6f7 	sdiv	r6, r1, r7
 8006256:	460a      	mov	r2, r1
 8006258:	46a6      	mov	lr, r4
 800625a:	fb07 1516 	mls	r5, r7, r6, r1
 800625e:	2a63      	cmp	r2, #99	; 0x63
 8006260:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006264:	4631      	mov	r1, r6
 8006266:	f104 34ff 	add.w	r4, r4, #4294967295
 800626a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800626e:	dcf0      	bgt.n	8006252 <__exponent+0x20>
 8006270:	3130      	adds	r1, #48	; 0x30
 8006272:	f1ae 0502 	sub.w	r5, lr, #2
 8006276:	f804 1c01 	strb.w	r1, [r4, #-1]
 800627a:	4629      	mov	r1, r5
 800627c:	1c44      	adds	r4, r0, #1
 800627e:	4561      	cmp	r1, ip
 8006280:	d30a      	bcc.n	8006298 <__exponent+0x66>
 8006282:	f10d 0209 	add.w	r2, sp, #9
 8006286:	eba2 020e 	sub.w	r2, r2, lr
 800628a:	4565      	cmp	r5, ip
 800628c:	bf88      	it	hi
 800628e:	2200      	movhi	r2, #0
 8006290:	4413      	add	r3, r2
 8006292:	1a18      	subs	r0, r3, r0
 8006294:	b003      	add	sp, #12
 8006296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006298:	f811 2b01 	ldrb.w	r2, [r1], #1
 800629c:	f804 2f01 	strb.w	r2, [r4, #1]!
 80062a0:	e7ed      	b.n	800627e <__exponent+0x4c>
 80062a2:	2330      	movs	r3, #48	; 0x30
 80062a4:	3130      	adds	r1, #48	; 0x30
 80062a6:	7083      	strb	r3, [r0, #2]
 80062a8:	70c1      	strb	r1, [r0, #3]
 80062aa:	1d03      	adds	r3, r0, #4
 80062ac:	e7f1      	b.n	8006292 <__exponent+0x60>
	...

080062b0 <_printf_float>:
 80062b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b4:	b091      	sub	sp, #68	; 0x44
 80062b6:	460c      	mov	r4, r1
 80062b8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80062bc:	4616      	mov	r6, r2
 80062be:	461f      	mov	r7, r3
 80062c0:	4605      	mov	r5, r0
 80062c2:	f002 fe69 	bl	8008f98 <_localeconv_r>
 80062c6:	6803      	ldr	r3, [r0, #0]
 80062c8:	4618      	mov	r0, r3
 80062ca:	9309      	str	r3, [sp, #36]	; 0x24
 80062cc:	f7f9 ff40 	bl	8000150 <strlen>
 80062d0:	2300      	movs	r3, #0
 80062d2:	930e      	str	r3, [sp, #56]	; 0x38
 80062d4:	f8d8 3000 	ldr.w	r3, [r8]
 80062d8:	900a      	str	r0, [sp, #40]	; 0x28
 80062da:	3307      	adds	r3, #7
 80062dc:	f023 0307 	bic.w	r3, r3, #7
 80062e0:	f103 0208 	add.w	r2, r3, #8
 80062e4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80062e8:	f8d4 b000 	ldr.w	fp, [r4]
 80062ec:	f8c8 2000 	str.w	r2, [r8]
 80062f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80062f8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80062fc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006300:	930b      	str	r3, [sp, #44]	; 0x2c
 8006302:	f04f 32ff 	mov.w	r2, #4294967295
 8006306:	4640      	mov	r0, r8
 8006308:	4b9c      	ldr	r3, [pc, #624]	; (800657c <_printf_float+0x2cc>)
 800630a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800630c:	f7fa fb7e 	bl	8000a0c <__aeabi_dcmpun>
 8006310:	bb70      	cbnz	r0, 8006370 <_printf_float+0xc0>
 8006312:	f04f 32ff 	mov.w	r2, #4294967295
 8006316:	4640      	mov	r0, r8
 8006318:	4b98      	ldr	r3, [pc, #608]	; (800657c <_printf_float+0x2cc>)
 800631a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800631c:	f7fa fb58 	bl	80009d0 <__aeabi_dcmple>
 8006320:	bb30      	cbnz	r0, 8006370 <_printf_float+0xc0>
 8006322:	2200      	movs	r2, #0
 8006324:	2300      	movs	r3, #0
 8006326:	4640      	mov	r0, r8
 8006328:	4651      	mov	r1, sl
 800632a:	f7fa fb47 	bl	80009bc <__aeabi_dcmplt>
 800632e:	b110      	cbz	r0, 8006336 <_printf_float+0x86>
 8006330:	232d      	movs	r3, #45	; 0x2d
 8006332:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006336:	4b92      	ldr	r3, [pc, #584]	; (8006580 <_printf_float+0x2d0>)
 8006338:	4892      	ldr	r0, [pc, #584]	; (8006584 <_printf_float+0x2d4>)
 800633a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800633e:	bf94      	ite	ls
 8006340:	4698      	movls	r8, r3
 8006342:	4680      	movhi	r8, r0
 8006344:	2303      	movs	r3, #3
 8006346:	f04f 0a00 	mov.w	sl, #0
 800634a:	6123      	str	r3, [r4, #16]
 800634c:	f02b 0304 	bic.w	r3, fp, #4
 8006350:	6023      	str	r3, [r4, #0]
 8006352:	4633      	mov	r3, r6
 8006354:	4621      	mov	r1, r4
 8006356:	4628      	mov	r0, r5
 8006358:	9700      	str	r7, [sp, #0]
 800635a:	aa0f      	add	r2, sp, #60	; 0x3c
 800635c:	f000 f9d4 	bl	8006708 <_printf_common>
 8006360:	3001      	adds	r0, #1
 8006362:	f040 8090 	bne.w	8006486 <_printf_float+0x1d6>
 8006366:	f04f 30ff 	mov.w	r0, #4294967295
 800636a:	b011      	add	sp, #68	; 0x44
 800636c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006370:	4642      	mov	r2, r8
 8006372:	4653      	mov	r3, sl
 8006374:	4640      	mov	r0, r8
 8006376:	4651      	mov	r1, sl
 8006378:	f7fa fb48 	bl	8000a0c <__aeabi_dcmpun>
 800637c:	b148      	cbz	r0, 8006392 <_printf_float+0xe2>
 800637e:	f1ba 0f00 	cmp.w	sl, #0
 8006382:	bfb8      	it	lt
 8006384:	232d      	movlt	r3, #45	; 0x2d
 8006386:	4880      	ldr	r0, [pc, #512]	; (8006588 <_printf_float+0x2d8>)
 8006388:	bfb8      	it	lt
 800638a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800638e:	4b7f      	ldr	r3, [pc, #508]	; (800658c <_printf_float+0x2dc>)
 8006390:	e7d3      	b.n	800633a <_printf_float+0x8a>
 8006392:	6863      	ldr	r3, [r4, #4]
 8006394:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006398:	1c5a      	adds	r2, r3, #1
 800639a:	d142      	bne.n	8006422 <_printf_float+0x172>
 800639c:	2306      	movs	r3, #6
 800639e:	6063      	str	r3, [r4, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	9206      	str	r2, [sp, #24]
 80063a4:	aa0e      	add	r2, sp, #56	; 0x38
 80063a6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80063aa:	aa0d      	add	r2, sp, #52	; 0x34
 80063ac:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80063b0:	9203      	str	r2, [sp, #12]
 80063b2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80063b6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	6863      	ldr	r3, [r4, #4]
 80063be:	4642      	mov	r2, r8
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	4628      	mov	r0, r5
 80063c4:	4653      	mov	r3, sl
 80063c6:	910b      	str	r1, [sp, #44]	; 0x2c
 80063c8:	f7ff fed4 	bl	8006174 <__cvt>
 80063cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063ce:	4680      	mov	r8, r0
 80063d0:	2947      	cmp	r1, #71	; 0x47
 80063d2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80063d4:	d108      	bne.n	80063e8 <_printf_float+0x138>
 80063d6:	1cc8      	adds	r0, r1, #3
 80063d8:	db02      	blt.n	80063e0 <_printf_float+0x130>
 80063da:	6863      	ldr	r3, [r4, #4]
 80063dc:	4299      	cmp	r1, r3
 80063de:	dd40      	ble.n	8006462 <_printf_float+0x1b2>
 80063e0:	f1a9 0902 	sub.w	r9, r9, #2
 80063e4:	fa5f f989 	uxtb.w	r9, r9
 80063e8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80063ec:	d81f      	bhi.n	800642e <_printf_float+0x17e>
 80063ee:	464a      	mov	r2, r9
 80063f0:	3901      	subs	r1, #1
 80063f2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80063f6:	910d      	str	r1, [sp, #52]	; 0x34
 80063f8:	f7ff ff1b 	bl	8006232 <__exponent>
 80063fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063fe:	4682      	mov	sl, r0
 8006400:	1813      	adds	r3, r2, r0
 8006402:	2a01      	cmp	r2, #1
 8006404:	6123      	str	r3, [r4, #16]
 8006406:	dc02      	bgt.n	800640e <_printf_float+0x15e>
 8006408:	6822      	ldr	r2, [r4, #0]
 800640a:	07d2      	lsls	r2, r2, #31
 800640c:	d501      	bpl.n	8006412 <_printf_float+0x162>
 800640e:	3301      	adds	r3, #1
 8006410:	6123      	str	r3, [r4, #16]
 8006412:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006416:	2b00      	cmp	r3, #0
 8006418:	d09b      	beq.n	8006352 <_printf_float+0xa2>
 800641a:	232d      	movs	r3, #45	; 0x2d
 800641c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006420:	e797      	b.n	8006352 <_printf_float+0xa2>
 8006422:	2947      	cmp	r1, #71	; 0x47
 8006424:	d1bc      	bne.n	80063a0 <_printf_float+0xf0>
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1ba      	bne.n	80063a0 <_printf_float+0xf0>
 800642a:	2301      	movs	r3, #1
 800642c:	e7b7      	b.n	800639e <_printf_float+0xee>
 800642e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006432:	d118      	bne.n	8006466 <_printf_float+0x1b6>
 8006434:	2900      	cmp	r1, #0
 8006436:	6863      	ldr	r3, [r4, #4]
 8006438:	dd0b      	ble.n	8006452 <_printf_float+0x1a2>
 800643a:	6121      	str	r1, [r4, #16]
 800643c:	b913      	cbnz	r3, 8006444 <_printf_float+0x194>
 800643e:	6822      	ldr	r2, [r4, #0]
 8006440:	07d0      	lsls	r0, r2, #31
 8006442:	d502      	bpl.n	800644a <_printf_float+0x19a>
 8006444:	3301      	adds	r3, #1
 8006446:	440b      	add	r3, r1
 8006448:	6123      	str	r3, [r4, #16]
 800644a:	f04f 0a00 	mov.w	sl, #0
 800644e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006450:	e7df      	b.n	8006412 <_printf_float+0x162>
 8006452:	b913      	cbnz	r3, 800645a <_printf_float+0x1aa>
 8006454:	6822      	ldr	r2, [r4, #0]
 8006456:	07d2      	lsls	r2, r2, #31
 8006458:	d501      	bpl.n	800645e <_printf_float+0x1ae>
 800645a:	3302      	adds	r3, #2
 800645c:	e7f4      	b.n	8006448 <_printf_float+0x198>
 800645e:	2301      	movs	r3, #1
 8006460:	e7f2      	b.n	8006448 <_printf_float+0x198>
 8006462:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006466:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006468:	4299      	cmp	r1, r3
 800646a:	db05      	blt.n	8006478 <_printf_float+0x1c8>
 800646c:	6823      	ldr	r3, [r4, #0]
 800646e:	6121      	str	r1, [r4, #16]
 8006470:	07d8      	lsls	r0, r3, #31
 8006472:	d5ea      	bpl.n	800644a <_printf_float+0x19a>
 8006474:	1c4b      	adds	r3, r1, #1
 8006476:	e7e7      	b.n	8006448 <_printf_float+0x198>
 8006478:	2900      	cmp	r1, #0
 800647a:	bfcc      	ite	gt
 800647c:	2201      	movgt	r2, #1
 800647e:	f1c1 0202 	rsble	r2, r1, #2
 8006482:	4413      	add	r3, r2
 8006484:	e7e0      	b.n	8006448 <_printf_float+0x198>
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	055a      	lsls	r2, r3, #21
 800648a:	d407      	bmi.n	800649c <_printf_float+0x1ec>
 800648c:	6923      	ldr	r3, [r4, #16]
 800648e:	4642      	mov	r2, r8
 8006490:	4631      	mov	r1, r6
 8006492:	4628      	mov	r0, r5
 8006494:	47b8      	blx	r7
 8006496:	3001      	adds	r0, #1
 8006498:	d12b      	bne.n	80064f2 <_printf_float+0x242>
 800649a:	e764      	b.n	8006366 <_printf_float+0xb6>
 800649c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80064a0:	f240 80dd 	bls.w	800665e <_printf_float+0x3ae>
 80064a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80064a8:	2200      	movs	r2, #0
 80064aa:	2300      	movs	r3, #0
 80064ac:	f7fa fa7c 	bl	80009a8 <__aeabi_dcmpeq>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	d033      	beq.n	800651c <_printf_float+0x26c>
 80064b4:	2301      	movs	r3, #1
 80064b6:	4631      	mov	r1, r6
 80064b8:	4628      	mov	r0, r5
 80064ba:	4a35      	ldr	r2, [pc, #212]	; (8006590 <_printf_float+0x2e0>)
 80064bc:	47b8      	blx	r7
 80064be:	3001      	adds	r0, #1
 80064c0:	f43f af51 	beq.w	8006366 <_printf_float+0xb6>
 80064c4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80064c8:	429a      	cmp	r2, r3
 80064ca:	db02      	blt.n	80064d2 <_printf_float+0x222>
 80064cc:	6823      	ldr	r3, [r4, #0]
 80064ce:	07d8      	lsls	r0, r3, #31
 80064d0:	d50f      	bpl.n	80064f2 <_printf_float+0x242>
 80064d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064d6:	4631      	mov	r1, r6
 80064d8:	4628      	mov	r0, r5
 80064da:	47b8      	blx	r7
 80064dc:	3001      	adds	r0, #1
 80064de:	f43f af42 	beq.w	8006366 <_printf_float+0xb6>
 80064e2:	f04f 0800 	mov.w	r8, #0
 80064e6:	f104 091a 	add.w	r9, r4, #26
 80064ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064ec:	3b01      	subs	r3, #1
 80064ee:	4543      	cmp	r3, r8
 80064f0:	dc09      	bgt.n	8006506 <_printf_float+0x256>
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	079b      	lsls	r3, r3, #30
 80064f6:	f100 8102 	bmi.w	80066fe <_printf_float+0x44e>
 80064fa:	68e0      	ldr	r0, [r4, #12]
 80064fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80064fe:	4298      	cmp	r0, r3
 8006500:	bfb8      	it	lt
 8006502:	4618      	movlt	r0, r3
 8006504:	e731      	b.n	800636a <_printf_float+0xba>
 8006506:	2301      	movs	r3, #1
 8006508:	464a      	mov	r2, r9
 800650a:	4631      	mov	r1, r6
 800650c:	4628      	mov	r0, r5
 800650e:	47b8      	blx	r7
 8006510:	3001      	adds	r0, #1
 8006512:	f43f af28 	beq.w	8006366 <_printf_float+0xb6>
 8006516:	f108 0801 	add.w	r8, r8, #1
 800651a:	e7e6      	b.n	80064ea <_printf_float+0x23a>
 800651c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800651e:	2b00      	cmp	r3, #0
 8006520:	dc38      	bgt.n	8006594 <_printf_float+0x2e4>
 8006522:	2301      	movs	r3, #1
 8006524:	4631      	mov	r1, r6
 8006526:	4628      	mov	r0, r5
 8006528:	4a19      	ldr	r2, [pc, #100]	; (8006590 <_printf_float+0x2e0>)
 800652a:	47b8      	blx	r7
 800652c:	3001      	adds	r0, #1
 800652e:	f43f af1a 	beq.w	8006366 <_printf_float+0xb6>
 8006532:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006536:	4313      	orrs	r3, r2
 8006538:	d102      	bne.n	8006540 <_printf_float+0x290>
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	07d9      	lsls	r1, r3, #31
 800653e:	d5d8      	bpl.n	80064f2 <_printf_float+0x242>
 8006540:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006544:	4631      	mov	r1, r6
 8006546:	4628      	mov	r0, r5
 8006548:	47b8      	blx	r7
 800654a:	3001      	adds	r0, #1
 800654c:	f43f af0b 	beq.w	8006366 <_printf_float+0xb6>
 8006550:	f04f 0900 	mov.w	r9, #0
 8006554:	f104 0a1a 	add.w	sl, r4, #26
 8006558:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800655a:	425b      	negs	r3, r3
 800655c:	454b      	cmp	r3, r9
 800655e:	dc01      	bgt.n	8006564 <_printf_float+0x2b4>
 8006560:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006562:	e794      	b.n	800648e <_printf_float+0x1de>
 8006564:	2301      	movs	r3, #1
 8006566:	4652      	mov	r2, sl
 8006568:	4631      	mov	r1, r6
 800656a:	4628      	mov	r0, r5
 800656c:	47b8      	blx	r7
 800656e:	3001      	adds	r0, #1
 8006570:	f43f aef9 	beq.w	8006366 <_printf_float+0xb6>
 8006574:	f109 0901 	add.w	r9, r9, #1
 8006578:	e7ee      	b.n	8006558 <_printf_float+0x2a8>
 800657a:	bf00      	nop
 800657c:	7fefffff 	.word	0x7fefffff
 8006580:	0800aa34 	.word	0x0800aa34
 8006584:	0800aa38 	.word	0x0800aa38
 8006588:	0800aa40 	.word	0x0800aa40
 800658c:	0800aa3c 	.word	0x0800aa3c
 8006590:	0800aa44 	.word	0x0800aa44
 8006594:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006596:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006598:	429a      	cmp	r2, r3
 800659a:	bfa8      	it	ge
 800659c:	461a      	movge	r2, r3
 800659e:	2a00      	cmp	r2, #0
 80065a0:	4691      	mov	r9, r2
 80065a2:	dc37      	bgt.n	8006614 <_printf_float+0x364>
 80065a4:	f04f 0b00 	mov.w	fp, #0
 80065a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065ac:	f104 021a 	add.w	r2, r4, #26
 80065b0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80065b4:	ebaa 0309 	sub.w	r3, sl, r9
 80065b8:	455b      	cmp	r3, fp
 80065ba:	dc33      	bgt.n	8006624 <_printf_float+0x374>
 80065bc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80065c0:	429a      	cmp	r2, r3
 80065c2:	db3b      	blt.n	800663c <_printf_float+0x38c>
 80065c4:	6823      	ldr	r3, [r4, #0]
 80065c6:	07da      	lsls	r2, r3, #31
 80065c8:	d438      	bmi.n	800663c <_printf_float+0x38c>
 80065ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065cc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80065ce:	eba3 020a 	sub.w	r2, r3, sl
 80065d2:	eba3 0901 	sub.w	r9, r3, r1
 80065d6:	4591      	cmp	r9, r2
 80065d8:	bfa8      	it	ge
 80065da:	4691      	movge	r9, r2
 80065dc:	f1b9 0f00 	cmp.w	r9, #0
 80065e0:	dc34      	bgt.n	800664c <_printf_float+0x39c>
 80065e2:	f04f 0800 	mov.w	r8, #0
 80065e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065ea:	f104 0a1a 	add.w	sl, r4, #26
 80065ee:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80065f2:	1a9b      	subs	r3, r3, r2
 80065f4:	eba3 0309 	sub.w	r3, r3, r9
 80065f8:	4543      	cmp	r3, r8
 80065fa:	f77f af7a 	ble.w	80064f2 <_printf_float+0x242>
 80065fe:	2301      	movs	r3, #1
 8006600:	4652      	mov	r2, sl
 8006602:	4631      	mov	r1, r6
 8006604:	4628      	mov	r0, r5
 8006606:	47b8      	blx	r7
 8006608:	3001      	adds	r0, #1
 800660a:	f43f aeac 	beq.w	8006366 <_printf_float+0xb6>
 800660e:	f108 0801 	add.w	r8, r8, #1
 8006612:	e7ec      	b.n	80065ee <_printf_float+0x33e>
 8006614:	4613      	mov	r3, r2
 8006616:	4631      	mov	r1, r6
 8006618:	4642      	mov	r2, r8
 800661a:	4628      	mov	r0, r5
 800661c:	47b8      	blx	r7
 800661e:	3001      	adds	r0, #1
 8006620:	d1c0      	bne.n	80065a4 <_printf_float+0x2f4>
 8006622:	e6a0      	b.n	8006366 <_printf_float+0xb6>
 8006624:	2301      	movs	r3, #1
 8006626:	4631      	mov	r1, r6
 8006628:	4628      	mov	r0, r5
 800662a:	920b      	str	r2, [sp, #44]	; 0x2c
 800662c:	47b8      	blx	r7
 800662e:	3001      	adds	r0, #1
 8006630:	f43f ae99 	beq.w	8006366 <_printf_float+0xb6>
 8006634:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006636:	f10b 0b01 	add.w	fp, fp, #1
 800663a:	e7b9      	b.n	80065b0 <_printf_float+0x300>
 800663c:	4631      	mov	r1, r6
 800663e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006642:	4628      	mov	r0, r5
 8006644:	47b8      	blx	r7
 8006646:	3001      	adds	r0, #1
 8006648:	d1bf      	bne.n	80065ca <_printf_float+0x31a>
 800664a:	e68c      	b.n	8006366 <_printf_float+0xb6>
 800664c:	464b      	mov	r3, r9
 800664e:	4631      	mov	r1, r6
 8006650:	4628      	mov	r0, r5
 8006652:	eb08 020a 	add.w	r2, r8, sl
 8006656:	47b8      	blx	r7
 8006658:	3001      	adds	r0, #1
 800665a:	d1c2      	bne.n	80065e2 <_printf_float+0x332>
 800665c:	e683      	b.n	8006366 <_printf_float+0xb6>
 800665e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006660:	2a01      	cmp	r2, #1
 8006662:	dc01      	bgt.n	8006668 <_printf_float+0x3b8>
 8006664:	07db      	lsls	r3, r3, #31
 8006666:	d537      	bpl.n	80066d8 <_printf_float+0x428>
 8006668:	2301      	movs	r3, #1
 800666a:	4642      	mov	r2, r8
 800666c:	4631      	mov	r1, r6
 800666e:	4628      	mov	r0, r5
 8006670:	47b8      	blx	r7
 8006672:	3001      	adds	r0, #1
 8006674:	f43f ae77 	beq.w	8006366 <_printf_float+0xb6>
 8006678:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800667c:	4631      	mov	r1, r6
 800667e:	4628      	mov	r0, r5
 8006680:	47b8      	blx	r7
 8006682:	3001      	adds	r0, #1
 8006684:	f43f ae6f 	beq.w	8006366 <_printf_float+0xb6>
 8006688:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800668c:	2200      	movs	r2, #0
 800668e:	2300      	movs	r3, #0
 8006690:	f7fa f98a 	bl	80009a8 <__aeabi_dcmpeq>
 8006694:	b9d8      	cbnz	r0, 80066ce <_printf_float+0x41e>
 8006696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006698:	f108 0201 	add.w	r2, r8, #1
 800669c:	3b01      	subs	r3, #1
 800669e:	4631      	mov	r1, r6
 80066a0:	4628      	mov	r0, r5
 80066a2:	47b8      	blx	r7
 80066a4:	3001      	adds	r0, #1
 80066a6:	d10e      	bne.n	80066c6 <_printf_float+0x416>
 80066a8:	e65d      	b.n	8006366 <_printf_float+0xb6>
 80066aa:	2301      	movs	r3, #1
 80066ac:	464a      	mov	r2, r9
 80066ae:	4631      	mov	r1, r6
 80066b0:	4628      	mov	r0, r5
 80066b2:	47b8      	blx	r7
 80066b4:	3001      	adds	r0, #1
 80066b6:	f43f ae56 	beq.w	8006366 <_printf_float+0xb6>
 80066ba:	f108 0801 	add.w	r8, r8, #1
 80066be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066c0:	3b01      	subs	r3, #1
 80066c2:	4543      	cmp	r3, r8
 80066c4:	dcf1      	bgt.n	80066aa <_printf_float+0x3fa>
 80066c6:	4653      	mov	r3, sl
 80066c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066cc:	e6e0      	b.n	8006490 <_printf_float+0x1e0>
 80066ce:	f04f 0800 	mov.w	r8, #0
 80066d2:	f104 091a 	add.w	r9, r4, #26
 80066d6:	e7f2      	b.n	80066be <_printf_float+0x40e>
 80066d8:	2301      	movs	r3, #1
 80066da:	4642      	mov	r2, r8
 80066dc:	e7df      	b.n	800669e <_printf_float+0x3ee>
 80066de:	2301      	movs	r3, #1
 80066e0:	464a      	mov	r2, r9
 80066e2:	4631      	mov	r1, r6
 80066e4:	4628      	mov	r0, r5
 80066e6:	47b8      	blx	r7
 80066e8:	3001      	adds	r0, #1
 80066ea:	f43f ae3c 	beq.w	8006366 <_printf_float+0xb6>
 80066ee:	f108 0801 	add.w	r8, r8, #1
 80066f2:	68e3      	ldr	r3, [r4, #12]
 80066f4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80066f6:	1a5b      	subs	r3, r3, r1
 80066f8:	4543      	cmp	r3, r8
 80066fa:	dcf0      	bgt.n	80066de <_printf_float+0x42e>
 80066fc:	e6fd      	b.n	80064fa <_printf_float+0x24a>
 80066fe:	f04f 0800 	mov.w	r8, #0
 8006702:	f104 0919 	add.w	r9, r4, #25
 8006706:	e7f4      	b.n	80066f2 <_printf_float+0x442>

08006708 <_printf_common>:
 8006708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800670c:	4616      	mov	r6, r2
 800670e:	4699      	mov	r9, r3
 8006710:	688a      	ldr	r2, [r1, #8]
 8006712:	690b      	ldr	r3, [r1, #16]
 8006714:	4607      	mov	r7, r0
 8006716:	4293      	cmp	r3, r2
 8006718:	bfb8      	it	lt
 800671a:	4613      	movlt	r3, r2
 800671c:	6033      	str	r3, [r6, #0]
 800671e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006722:	460c      	mov	r4, r1
 8006724:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006728:	b10a      	cbz	r2, 800672e <_printf_common+0x26>
 800672a:	3301      	adds	r3, #1
 800672c:	6033      	str	r3, [r6, #0]
 800672e:	6823      	ldr	r3, [r4, #0]
 8006730:	0699      	lsls	r1, r3, #26
 8006732:	bf42      	ittt	mi
 8006734:	6833      	ldrmi	r3, [r6, #0]
 8006736:	3302      	addmi	r3, #2
 8006738:	6033      	strmi	r3, [r6, #0]
 800673a:	6825      	ldr	r5, [r4, #0]
 800673c:	f015 0506 	ands.w	r5, r5, #6
 8006740:	d106      	bne.n	8006750 <_printf_common+0x48>
 8006742:	f104 0a19 	add.w	sl, r4, #25
 8006746:	68e3      	ldr	r3, [r4, #12]
 8006748:	6832      	ldr	r2, [r6, #0]
 800674a:	1a9b      	subs	r3, r3, r2
 800674c:	42ab      	cmp	r3, r5
 800674e:	dc28      	bgt.n	80067a2 <_printf_common+0x9a>
 8006750:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006754:	1e13      	subs	r3, r2, #0
 8006756:	6822      	ldr	r2, [r4, #0]
 8006758:	bf18      	it	ne
 800675a:	2301      	movne	r3, #1
 800675c:	0692      	lsls	r2, r2, #26
 800675e:	d42d      	bmi.n	80067bc <_printf_common+0xb4>
 8006760:	4649      	mov	r1, r9
 8006762:	4638      	mov	r0, r7
 8006764:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006768:	47c0      	blx	r8
 800676a:	3001      	adds	r0, #1
 800676c:	d020      	beq.n	80067b0 <_printf_common+0xa8>
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	68e5      	ldr	r5, [r4, #12]
 8006772:	f003 0306 	and.w	r3, r3, #6
 8006776:	2b04      	cmp	r3, #4
 8006778:	bf18      	it	ne
 800677a:	2500      	movne	r5, #0
 800677c:	6832      	ldr	r2, [r6, #0]
 800677e:	f04f 0600 	mov.w	r6, #0
 8006782:	68a3      	ldr	r3, [r4, #8]
 8006784:	bf08      	it	eq
 8006786:	1aad      	subeq	r5, r5, r2
 8006788:	6922      	ldr	r2, [r4, #16]
 800678a:	bf08      	it	eq
 800678c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006790:	4293      	cmp	r3, r2
 8006792:	bfc4      	itt	gt
 8006794:	1a9b      	subgt	r3, r3, r2
 8006796:	18ed      	addgt	r5, r5, r3
 8006798:	341a      	adds	r4, #26
 800679a:	42b5      	cmp	r5, r6
 800679c:	d11a      	bne.n	80067d4 <_printf_common+0xcc>
 800679e:	2000      	movs	r0, #0
 80067a0:	e008      	b.n	80067b4 <_printf_common+0xac>
 80067a2:	2301      	movs	r3, #1
 80067a4:	4652      	mov	r2, sl
 80067a6:	4649      	mov	r1, r9
 80067a8:	4638      	mov	r0, r7
 80067aa:	47c0      	blx	r8
 80067ac:	3001      	adds	r0, #1
 80067ae:	d103      	bne.n	80067b8 <_printf_common+0xb0>
 80067b0:	f04f 30ff 	mov.w	r0, #4294967295
 80067b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067b8:	3501      	adds	r5, #1
 80067ba:	e7c4      	b.n	8006746 <_printf_common+0x3e>
 80067bc:	2030      	movs	r0, #48	; 0x30
 80067be:	18e1      	adds	r1, r4, r3
 80067c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067ca:	4422      	add	r2, r4
 80067cc:	3302      	adds	r3, #2
 80067ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067d2:	e7c5      	b.n	8006760 <_printf_common+0x58>
 80067d4:	2301      	movs	r3, #1
 80067d6:	4622      	mov	r2, r4
 80067d8:	4649      	mov	r1, r9
 80067da:	4638      	mov	r0, r7
 80067dc:	47c0      	blx	r8
 80067de:	3001      	adds	r0, #1
 80067e0:	d0e6      	beq.n	80067b0 <_printf_common+0xa8>
 80067e2:	3601      	adds	r6, #1
 80067e4:	e7d9      	b.n	800679a <_printf_common+0x92>
	...

080067e8 <_printf_i>:
 80067e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067ec:	7e0f      	ldrb	r7, [r1, #24]
 80067ee:	4691      	mov	r9, r2
 80067f0:	2f78      	cmp	r7, #120	; 0x78
 80067f2:	4680      	mov	r8, r0
 80067f4:	460c      	mov	r4, r1
 80067f6:	469a      	mov	sl, r3
 80067f8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80067fe:	d807      	bhi.n	8006810 <_printf_i+0x28>
 8006800:	2f62      	cmp	r7, #98	; 0x62
 8006802:	d80a      	bhi.n	800681a <_printf_i+0x32>
 8006804:	2f00      	cmp	r7, #0
 8006806:	f000 80d9 	beq.w	80069bc <_printf_i+0x1d4>
 800680a:	2f58      	cmp	r7, #88	; 0x58
 800680c:	f000 80a4 	beq.w	8006958 <_printf_i+0x170>
 8006810:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006814:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006818:	e03a      	b.n	8006890 <_printf_i+0xa8>
 800681a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800681e:	2b15      	cmp	r3, #21
 8006820:	d8f6      	bhi.n	8006810 <_printf_i+0x28>
 8006822:	a101      	add	r1, pc, #4	; (adr r1, 8006828 <_printf_i+0x40>)
 8006824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006828:	08006881 	.word	0x08006881
 800682c:	08006895 	.word	0x08006895
 8006830:	08006811 	.word	0x08006811
 8006834:	08006811 	.word	0x08006811
 8006838:	08006811 	.word	0x08006811
 800683c:	08006811 	.word	0x08006811
 8006840:	08006895 	.word	0x08006895
 8006844:	08006811 	.word	0x08006811
 8006848:	08006811 	.word	0x08006811
 800684c:	08006811 	.word	0x08006811
 8006850:	08006811 	.word	0x08006811
 8006854:	080069a3 	.word	0x080069a3
 8006858:	080068c5 	.word	0x080068c5
 800685c:	08006985 	.word	0x08006985
 8006860:	08006811 	.word	0x08006811
 8006864:	08006811 	.word	0x08006811
 8006868:	080069c5 	.word	0x080069c5
 800686c:	08006811 	.word	0x08006811
 8006870:	080068c5 	.word	0x080068c5
 8006874:	08006811 	.word	0x08006811
 8006878:	08006811 	.word	0x08006811
 800687c:	0800698d 	.word	0x0800698d
 8006880:	682b      	ldr	r3, [r5, #0]
 8006882:	1d1a      	adds	r2, r3, #4
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	602a      	str	r2, [r5, #0]
 8006888:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800688c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006890:	2301      	movs	r3, #1
 8006892:	e0a4      	b.n	80069de <_printf_i+0x1f6>
 8006894:	6820      	ldr	r0, [r4, #0]
 8006896:	6829      	ldr	r1, [r5, #0]
 8006898:	0606      	lsls	r6, r0, #24
 800689a:	f101 0304 	add.w	r3, r1, #4
 800689e:	d50a      	bpl.n	80068b6 <_printf_i+0xce>
 80068a0:	680e      	ldr	r6, [r1, #0]
 80068a2:	602b      	str	r3, [r5, #0]
 80068a4:	2e00      	cmp	r6, #0
 80068a6:	da03      	bge.n	80068b0 <_printf_i+0xc8>
 80068a8:	232d      	movs	r3, #45	; 0x2d
 80068aa:	4276      	negs	r6, r6
 80068ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068b0:	230a      	movs	r3, #10
 80068b2:	485e      	ldr	r0, [pc, #376]	; (8006a2c <_printf_i+0x244>)
 80068b4:	e019      	b.n	80068ea <_printf_i+0x102>
 80068b6:	680e      	ldr	r6, [r1, #0]
 80068b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068bc:	602b      	str	r3, [r5, #0]
 80068be:	bf18      	it	ne
 80068c0:	b236      	sxthne	r6, r6
 80068c2:	e7ef      	b.n	80068a4 <_printf_i+0xbc>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	6820      	ldr	r0, [r4, #0]
 80068c8:	1d19      	adds	r1, r3, #4
 80068ca:	6029      	str	r1, [r5, #0]
 80068cc:	0601      	lsls	r1, r0, #24
 80068ce:	d501      	bpl.n	80068d4 <_printf_i+0xec>
 80068d0:	681e      	ldr	r6, [r3, #0]
 80068d2:	e002      	b.n	80068da <_printf_i+0xf2>
 80068d4:	0646      	lsls	r6, r0, #25
 80068d6:	d5fb      	bpl.n	80068d0 <_printf_i+0xe8>
 80068d8:	881e      	ldrh	r6, [r3, #0]
 80068da:	2f6f      	cmp	r7, #111	; 0x6f
 80068dc:	bf0c      	ite	eq
 80068de:	2308      	moveq	r3, #8
 80068e0:	230a      	movne	r3, #10
 80068e2:	4852      	ldr	r0, [pc, #328]	; (8006a2c <_printf_i+0x244>)
 80068e4:	2100      	movs	r1, #0
 80068e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068ea:	6865      	ldr	r5, [r4, #4]
 80068ec:	2d00      	cmp	r5, #0
 80068ee:	bfa8      	it	ge
 80068f0:	6821      	ldrge	r1, [r4, #0]
 80068f2:	60a5      	str	r5, [r4, #8]
 80068f4:	bfa4      	itt	ge
 80068f6:	f021 0104 	bicge.w	r1, r1, #4
 80068fa:	6021      	strge	r1, [r4, #0]
 80068fc:	b90e      	cbnz	r6, 8006902 <_printf_i+0x11a>
 80068fe:	2d00      	cmp	r5, #0
 8006900:	d04d      	beq.n	800699e <_printf_i+0x1b6>
 8006902:	4615      	mov	r5, r2
 8006904:	fbb6 f1f3 	udiv	r1, r6, r3
 8006908:	fb03 6711 	mls	r7, r3, r1, r6
 800690c:	5dc7      	ldrb	r7, [r0, r7]
 800690e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006912:	4637      	mov	r7, r6
 8006914:	42bb      	cmp	r3, r7
 8006916:	460e      	mov	r6, r1
 8006918:	d9f4      	bls.n	8006904 <_printf_i+0x11c>
 800691a:	2b08      	cmp	r3, #8
 800691c:	d10b      	bne.n	8006936 <_printf_i+0x14e>
 800691e:	6823      	ldr	r3, [r4, #0]
 8006920:	07de      	lsls	r6, r3, #31
 8006922:	d508      	bpl.n	8006936 <_printf_i+0x14e>
 8006924:	6923      	ldr	r3, [r4, #16]
 8006926:	6861      	ldr	r1, [r4, #4]
 8006928:	4299      	cmp	r1, r3
 800692a:	bfde      	ittt	le
 800692c:	2330      	movle	r3, #48	; 0x30
 800692e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006932:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006936:	1b52      	subs	r2, r2, r5
 8006938:	6122      	str	r2, [r4, #16]
 800693a:	464b      	mov	r3, r9
 800693c:	4621      	mov	r1, r4
 800693e:	4640      	mov	r0, r8
 8006940:	f8cd a000 	str.w	sl, [sp]
 8006944:	aa03      	add	r2, sp, #12
 8006946:	f7ff fedf 	bl	8006708 <_printf_common>
 800694a:	3001      	adds	r0, #1
 800694c:	d14c      	bne.n	80069e8 <_printf_i+0x200>
 800694e:	f04f 30ff 	mov.w	r0, #4294967295
 8006952:	b004      	add	sp, #16
 8006954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006958:	4834      	ldr	r0, [pc, #208]	; (8006a2c <_printf_i+0x244>)
 800695a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800695e:	6829      	ldr	r1, [r5, #0]
 8006960:	6823      	ldr	r3, [r4, #0]
 8006962:	f851 6b04 	ldr.w	r6, [r1], #4
 8006966:	6029      	str	r1, [r5, #0]
 8006968:	061d      	lsls	r5, r3, #24
 800696a:	d514      	bpl.n	8006996 <_printf_i+0x1ae>
 800696c:	07df      	lsls	r7, r3, #31
 800696e:	bf44      	itt	mi
 8006970:	f043 0320 	orrmi.w	r3, r3, #32
 8006974:	6023      	strmi	r3, [r4, #0]
 8006976:	b91e      	cbnz	r6, 8006980 <_printf_i+0x198>
 8006978:	6823      	ldr	r3, [r4, #0]
 800697a:	f023 0320 	bic.w	r3, r3, #32
 800697e:	6023      	str	r3, [r4, #0]
 8006980:	2310      	movs	r3, #16
 8006982:	e7af      	b.n	80068e4 <_printf_i+0xfc>
 8006984:	6823      	ldr	r3, [r4, #0]
 8006986:	f043 0320 	orr.w	r3, r3, #32
 800698a:	6023      	str	r3, [r4, #0]
 800698c:	2378      	movs	r3, #120	; 0x78
 800698e:	4828      	ldr	r0, [pc, #160]	; (8006a30 <_printf_i+0x248>)
 8006990:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006994:	e7e3      	b.n	800695e <_printf_i+0x176>
 8006996:	0659      	lsls	r1, r3, #25
 8006998:	bf48      	it	mi
 800699a:	b2b6      	uxthmi	r6, r6
 800699c:	e7e6      	b.n	800696c <_printf_i+0x184>
 800699e:	4615      	mov	r5, r2
 80069a0:	e7bb      	b.n	800691a <_printf_i+0x132>
 80069a2:	682b      	ldr	r3, [r5, #0]
 80069a4:	6826      	ldr	r6, [r4, #0]
 80069a6:	1d18      	adds	r0, r3, #4
 80069a8:	6961      	ldr	r1, [r4, #20]
 80069aa:	6028      	str	r0, [r5, #0]
 80069ac:	0635      	lsls	r5, r6, #24
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	d501      	bpl.n	80069b6 <_printf_i+0x1ce>
 80069b2:	6019      	str	r1, [r3, #0]
 80069b4:	e002      	b.n	80069bc <_printf_i+0x1d4>
 80069b6:	0670      	lsls	r0, r6, #25
 80069b8:	d5fb      	bpl.n	80069b2 <_printf_i+0x1ca>
 80069ba:	8019      	strh	r1, [r3, #0]
 80069bc:	2300      	movs	r3, #0
 80069be:	4615      	mov	r5, r2
 80069c0:	6123      	str	r3, [r4, #16]
 80069c2:	e7ba      	b.n	800693a <_printf_i+0x152>
 80069c4:	682b      	ldr	r3, [r5, #0]
 80069c6:	2100      	movs	r1, #0
 80069c8:	1d1a      	adds	r2, r3, #4
 80069ca:	602a      	str	r2, [r5, #0]
 80069cc:	681d      	ldr	r5, [r3, #0]
 80069ce:	6862      	ldr	r2, [r4, #4]
 80069d0:	4628      	mov	r0, r5
 80069d2:	f002 faf7 	bl	8008fc4 <memchr>
 80069d6:	b108      	cbz	r0, 80069dc <_printf_i+0x1f4>
 80069d8:	1b40      	subs	r0, r0, r5
 80069da:	6060      	str	r0, [r4, #4]
 80069dc:	6863      	ldr	r3, [r4, #4]
 80069de:	6123      	str	r3, [r4, #16]
 80069e0:	2300      	movs	r3, #0
 80069e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069e6:	e7a8      	b.n	800693a <_printf_i+0x152>
 80069e8:	462a      	mov	r2, r5
 80069ea:	4649      	mov	r1, r9
 80069ec:	4640      	mov	r0, r8
 80069ee:	6923      	ldr	r3, [r4, #16]
 80069f0:	47d0      	blx	sl
 80069f2:	3001      	adds	r0, #1
 80069f4:	d0ab      	beq.n	800694e <_printf_i+0x166>
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	079b      	lsls	r3, r3, #30
 80069fa:	d413      	bmi.n	8006a24 <_printf_i+0x23c>
 80069fc:	68e0      	ldr	r0, [r4, #12]
 80069fe:	9b03      	ldr	r3, [sp, #12]
 8006a00:	4298      	cmp	r0, r3
 8006a02:	bfb8      	it	lt
 8006a04:	4618      	movlt	r0, r3
 8006a06:	e7a4      	b.n	8006952 <_printf_i+0x16a>
 8006a08:	2301      	movs	r3, #1
 8006a0a:	4632      	mov	r2, r6
 8006a0c:	4649      	mov	r1, r9
 8006a0e:	4640      	mov	r0, r8
 8006a10:	47d0      	blx	sl
 8006a12:	3001      	adds	r0, #1
 8006a14:	d09b      	beq.n	800694e <_printf_i+0x166>
 8006a16:	3501      	adds	r5, #1
 8006a18:	68e3      	ldr	r3, [r4, #12]
 8006a1a:	9903      	ldr	r1, [sp, #12]
 8006a1c:	1a5b      	subs	r3, r3, r1
 8006a1e:	42ab      	cmp	r3, r5
 8006a20:	dcf2      	bgt.n	8006a08 <_printf_i+0x220>
 8006a22:	e7eb      	b.n	80069fc <_printf_i+0x214>
 8006a24:	2500      	movs	r5, #0
 8006a26:	f104 0619 	add.w	r6, r4, #25
 8006a2a:	e7f5      	b.n	8006a18 <_printf_i+0x230>
 8006a2c:	0800aa46 	.word	0x0800aa46
 8006a30:	0800aa57 	.word	0x0800aa57

08006a34 <_scanf_float>:
 8006a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a38:	b087      	sub	sp, #28
 8006a3a:	9303      	str	r3, [sp, #12]
 8006a3c:	688b      	ldr	r3, [r1, #8]
 8006a3e:	4617      	mov	r7, r2
 8006a40:	1e5a      	subs	r2, r3, #1
 8006a42:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006a46:	bf85      	ittet	hi
 8006a48:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006a4c:	195b      	addhi	r3, r3, r5
 8006a4e:	2300      	movls	r3, #0
 8006a50:	9302      	strhi	r3, [sp, #8]
 8006a52:	bf88      	it	hi
 8006a54:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006a58:	468b      	mov	fp, r1
 8006a5a:	f04f 0500 	mov.w	r5, #0
 8006a5e:	bf8c      	ite	hi
 8006a60:	608b      	strhi	r3, [r1, #8]
 8006a62:	9302      	strls	r3, [sp, #8]
 8006a64:	680b      	ldr	r3, [r1, #0]
 8006a66:	4680      	mov	r8, r0
 8006a68:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006a6c:	f84b 3b1c 	str.w	r3, [fp], #28
 8006a70:	460c      	mov	r4, r1
 8006a72:	465e      	mov	r6, fp
 8006a74:	46aa      	mov	sl, r5
 8006a76:	46a9      	mov	r9, r5
 8006a78:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006a7c:	9501      	str	r5, [sp, #4]
 8006a7e:	68a2      	ldr	r2, [r4, #8]
 8006a80:	b152      	cbz	r2, 8006a98 <_scanf_float+0x64>
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b4e      	cmp	r3, #78	; 0x4e
 8006a88:	d864      	bhi.n	8006b54 <_scanf_float+0x120>
 8006a8a:	2b40      	cmp	r3, #64	; 0x40
 8006a8c:	d83c      	bhi.n	8006b08 <_scanf_float+0xd4>
 8006a8e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006a92:	b2c8      	uxtb	r0, r1
 8006a94:	280e      	cmp	r0, #14
 8006a96:	d93a      	bls.n	8006b0e <_scanf_float+0xda>
 8006a98:	f1b9 0f00 	cmp.w	r9, #0
 8006a9c:	d003      	beq.n	8006aa6 <_scanf_float+0x72>
 8006a9e:	6823      	ldr	r3, [r4, #0]
 8006aa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006aa4:	6023      	str	r3, [r4, #0]
 8006aa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006aaa:	f1ba 0f01 	cmp.w	sl, #1
 8006aae:	f200 8113 	bhi.w	8006cd8 <_scanf_float+0x2a4>
 8006ab2:	455e      	cmp	r6, fp
 8006ab4:	f200 8105 	bhi.w	8006cc2 <_scanf_float+0x28e>
 8006ab8:	2501      	movs	r5, #1
 8006aba:	4628      	mov	r0, r5
 8006abc:	b007      	add	sp, #28
 8006abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ac2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006ac6:	2a0d      	cmp	r2, #13
 8006ac8:	d8e6      	bhi.n	8006a98 <_scanf_float+0x64>
 8006aca:	a101      	add	r1, pc, #4	; (adr r1, 8006ad0 <_scanf_float+0x9c>)
 8006acc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006ad0:	08006c0f 	.word	0x08006c0f
 8006ad4:	08006a99 	.word	0x08006a99
 8006ad8:	08006a99 	.word	0x08006a99
 8006adc:	08006a99 	.word	0x08006a99
 8006ae0:	08006c6f 	.word	0x08006c6f
 8006ae4:	08006c47 	.word	0x08006c47
 8006ae8:	08006a99 	.word	0x08006a99
 8006aec:	08006a99 	.word	0x08006a99
 8006af0:	08006c1d 	.word	0x08006c1d
 8006af4:	08006a99 	.word	0x08006a99
 8006af8:	08006a99 	.word	0x08006a99
 8006afc:	08006a99 	.word	0x08006a99
 8006b00:	08006a99 	.word	0x08006a99
 8006b04:	08006bd5 	.word	0x08006bd5
 8006b08:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006b0c:	e7db      	b.n	8006ac6 <_scanf_float+0x92>
 8006b0e:	290e      	cmp	r1, #14
 8006b10:	d8c2      	bhi.n	8006a98 <_scanf_float+0x64>
 8006b12:	a001      	add	r0, pc, #4	; (adr r0, 8006b18 <_scanf_float+0xe4>)
 8006b14:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006b18:	08006bc7 	.word	0x08006bc7
 8006b1c:	08006a99 	.word	0x08006a99
 8006b20:	08006bc7 	.word	0x08006bc7
 8006b24:	08006c5b 	.word	0x08006c5b
 8006b28:	08006a99 	.word	0x08006a99
 8006b2c:	08006b75 	.word	0x08006b75
 8006b30:	08006bb1 	.word	0x08006bb1
 8006b34:	08006bb1 	.word	0x08006bb1
 8006b38:	08006bb1 	.word	0x08006bb1
 8006b3c:	08006bb1 	.word	0x08006bb1
 8006b40:	08006bb1 	.word	0x08006bb1
 8006b44:	08006bb1 	.word	0x08006bb1
 8006b48:	08006bb1 	.word	0x08006bb1
 8006b4c:	08006bb1 	.word	0x08006bb1
 8006b50:	08006bb1 	.word	0x08006bb1
 8006b54:	2b6e      	cmp	r3, #110	; 0x6e
 8006b56:	d809      	bhi.n	8006b6c <_scanf_float+0x138>
 8006b58:	2b60      	cmp	r3, #96	; 0x60
 8006b5a:	d8b2      	bhi.n	8006ac2 <_scanf_float+0x8e>
 8006b5c:	2b54      	cmp	r3, #84	; 0x54
 8006b5e:	d077      	beq.n	8006c50 <_scanf_float+0x21c>
 8006b60:	2b59      	cmp	r3, #89	; 0x59
 8006b62:	d199      	bne.n	8006a98 <_scanf_float+0x64>
 8006b64:	2d07      	cmp	r5, #7
 8006b66:	d197      	bne.n	8006a98 <_scanf_float+0x64>
 8006b68:	2508      	movs	r5, #8
 8006b6a:	e029      	b.n	8006bc0 <_scanf_float+0x18c>
 8006b6c:	2b74      	cmp	r3, #116	; 0x74
 8006b6e:	d06f      	beq.n	8006c50 <_scanf_float+0x21c>
 8006b70:	2b79      	cmp	r3, #121	; 0x79
 8006b72:	e7f6      	b.n	8006b62 <_scanf_float+0x12e>
 8006b74:	6821      	ldr	r1, [r4, #0]
 8006b76:	05c8      	lsls	r0, r1, #23
 8006b78:	d51a      	bpl.n	8006bb0 <_scanf_float+0x17c>
 8006b7a:	9b02      	ldr	r3, [sp, #8]
 8006b7c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006b80:	6021      	str	r1, [r4, #0]
 8006b82:	f109 0901 	add.w	r9, r9, #1
 8006b86:	b11b      	cbz	r3, 8006b90 <_scanf_float+0x15c>
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	3201      	adds	r2, #1
 8006b8c:	9302      	str	r3, [sp, #8]
 8006b8e:	60a2      	str	r2, [r4, #8]
 8006b90:	68a3      	ldr	r3, [r4, #8]
 8006b92:	3b01      	subs	r3, #1
 8006b94:	60a3      	str	r3, [r4, #8]
 8006b96:	6923      	ldr	r3, [r4, #16]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	6123      	str	r3, [r4, #16]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	607b      	str	r3, [r7, #4]
 8006ba4:	f340 8084 	ble.w	8006cb0 <_scanf_float+0x27c>
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	3301      	adds	r3, #1
 8006bac:	603b      	str	r3, [r7, #0]
 8006bae:	e766      	b.n	8006a7e <_scanf_float+0x4a>
 8006bb0:	eb1a 0f05 	cmn.w	sl, r5
 8006bb4:	f47f af70 	bne.w	8006a98 <_scanf_float+0x64>
 8006bb8:	6822      	ldr	r2, [r4, #0]
 8006bba:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006bbe:	6022      	str	r2, [r4, #0]
 8006bc0:	f806 3b01 	strb.w	r3, [r6], #1
 8006bc4:	e7e4      	b.n	8006b90 <_scanf_float+0x15c>
 8006bc6:	6822      	ldr	r2, [r4, #0]
 8006bc8:	0610      	lsls	r0, r2, #24
 8006bca:	f57f af65 	bpl.w	8006a98 <_scanf_float+0x64>
 8006bce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bd2:	e7f4      	b.n	8006bbe <_scanf_float+0x18a>
 8006bd4:	f1ba 0f00 	cmp.w	sl, #0
 8006bd8:	d10e      	bne.n	8006bf8 <_scanf_float+0x1c4>
 8006bda:	f1b9 0f00 	cmp.w	r9, #0
 8006bde:	d10e      	bne.n	8006bfe <_scanf_float+0x1ca>
 8006be0:	6822      	ldr	r2, [r4, #0]
 8006be2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006be6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006bea:	d108      	bne.n	8006bfe <_scanf_float+0x1ca>
 8006bec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006bf0:	f04f 0a01 	mov.w	sl, #1
 8006bf4:	6022      	str	r2, [r4, #0]
 8006bf6:	e7e3      	b.n	8006bc0 <_scanf_float+0x18c>
 8006bf8:	f1ba 0f02 	cmp.w	sl, #2
 8006bfc:	d055      	beq.n	8006caa <_scanf_float+0x276>
 8006bfe:	2d01      	cmp	r5, #1
 8006c00:	d002      	beq.n	8006c08 <_scanf_float+0x1d4>
 8006c02:	2d04      	cmp	r5, #4
 8006c04:	f47f af48 	bne.w	8006a98 <_scanf_float+0x64>
 8006c08:	3501      	adds	r5, #1
 8006c0a:	b2ed      	uxtb	r5, r5
 8006c0c:	e7d8      	b.n	8006bc0 <_scanf_float+0x18c>
 8006c0e:	f1ba 0f01 	cmp.w	sl, #1
 8006c12:	f47f af41 	bne.w	8006a98 <_scanf_float+0x64>
 8006c16:	f04f 0a02 	mov.w	sl, #2
 8006c1a:	e7d1      	b.n	8006bc0 <_scanf_float+0x18c>
 8006c1c:	b97d      	cbnz	r5, 8006c3e <_scanf_float+0x20a>
 8006c1e:	f1b9 0f00 	cmp.w	r9, #0
 8006c22:	f47f af3c 	bne.w	8006a9e <_scanf_float+0x6a>
 8006c26:	6822      	ldr	r2, [r4, #0]
 8006c28:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006c2c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006c30:	f47f af39 	bne.w	8006aa6 <_scanf_float+0x72>
 8006c34:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c38:	2501      	movs	r5, #1
 8006c3a:	6022      	str	r2, [r4, #0]
 8006c3c:	e7c0      	b.n	8006bc0 <_scanf_float+0x18c>
 8006c3e:	2d03      	cmp	r5, #3
 8006c40:	d0e2      	beq.n	8006c08 <_scanf_float+0x1d4>
 8006c42:	2d05      	cmp	r5, #5
 8006c44:	e7de      	b.n	8006c04 <_scanf_float+0x1d0>
 8006c46:	2d02      	cmp	r5, #2
 8006c48:	f47f af26 	bne.w	8006a98 <_scanf_float+0x64>
 8006c4c:	2503      	movs	r5, #3
 8006c4e:	e7b7      	b.n	8006bc0 <_scanf_float+0x18c>
 8006c50:	2d06      	cmp	r5, #6
 8006c52:	f47f af21 	bne.w	8006a98 <_scanf_float+0x64>
 8006c56:	2507      	movs	r5, #7
 8006c58:	e7b2      	b.n	8006bc0 <_scanf_float+0x18c>
 8006c5a:	6822      	ldr	r2, [r4, #0]
 8006c5c:	0591      	lsls	r1, r2, #22
 8006c5e:	f57f af1b 	bpl.w	8006a98 <_scanf_float+0x64>
 8006c62:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006c66:	6022      	str	r2, [r4, #0]
 8006c68:	f8cd 9004 	str.w	r9, [sp, #4]
 8006c6c:	e7a8      	b.n	8006bc0 <_scanf_float+0x18c>
 8006c6e:	6822      	ldr	r2, [r4, #0]
 8006c70:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006c74:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006c78:	d006      	beq.n	8006c88 <_scanf_float+0x254>
 8006c7a:	0550      	lsls	r0, r2, #21
 8006c7c:	f57f af0c 	bpl.w	8006a98 <_scanf_float+0x64>
 8006c80:	f1b9 0f00 	cmp.w	r9, #0
 8006c84:	f43f af0f 	beq.w	8006aa6 <_scanf_float+0x72>
 8006c88:	0591      	lsls	r1, r2, #22
 8006c8a:	bf58      	it	pl
 8006c8c:	9901      	ldrpl	r1, [sp, #4]
 8006c8e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c92:	bf58      	it	pl
 8006c94:	eba9 0101 	subpl.w	r1, r9, r1
 8006c98:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006c9c:	f04f 0900 	mov.w	r9, #0
 8006ca0:	bf58      	it	pl
 8006ca2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006ca6:	6022      	str	r2, [r4, #0]
 8006ca8:	e78a      	b.n	8006bc0 <_scanf_float+0x18c>
 8006caa:	f04f 0a03 	mov.w	sl, #3
 8006cae:	e787      	b.n	8006bc0 <_scanf_float+0x18c>
 8006cb0:	4639      	mov	r1, r7
 8006cb2:	4640      	mov	r0, r8
 8006cb4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006cb8:	4798      	blx	r3
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	f43f aedf 	beq.w	8006a7e <_scanf_float+0x4a>
 8006cc0:	e6ea      	b.n	8006a98 <_scanf_float+0x64>
 8006cc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cc6:	463a      	mov	r2, r7
 8006cc8:	4640      	mov	r0, r8
 8006cca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cce:	4798      	blx	r3
 8006cd0:	6923      	ldr	r3, [r4, #16]
 8006cd2:	3b01      	subs	r3, #1
 8006cd4:	6123      	str	r3, [r4, #16]
 8006cd6:	e6ec      	b.n	8006ab2 <_scanf_float+0x7e>
 8006cd8:	1e6b      	subs	r3, r5, #1
 8006cda:	2b06      	cmp	r3, #6
 8006cdc:	d825      	bhi.n	8006d2a <_scanf_float+0x2f6>
 8006cde:	2d02      	cmp	r5, #2
 8006ce0:	d836      	bhi.n	8006d50 <_scanf_float+0x31c>
 8006ce2:	455e      	cmp	r6, fp
 8006ce4:	f67f aee8 	bls.w	8006ab8 <_scanf_float+0x84>
 8006ce8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cec:	463a      	mov	r2, r7
 8006cee:	4640      	mov	r0, r8
 8006cf0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cf4:	4798      	blx	r3
 8006cf6:	6923      	ldr	r3, [r4, #16]
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	6123      	str	r3, [r4, #16]
 8006cfc:	e7f1      	b.n	8006ce2 <_scanf_float+0x2ae>
 8006cfe:	9802      	ldr	r0, [sp, #8]
 8006d00:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d04:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006d08:	463a      	mov	r2, r7
 8006d0a:	9002      	str	r0, [sp, #8]
 8006d0c:	4640      	mov	r0, r8
 8006d0e:	4798      	blx	r3
 8006d10:	6923      	ldr	r3, [r4, #16]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	6123      	str	r3, [r4, #16]
 8006d16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d1a:	fa5f fa8a 	uxtb.w	sl, sl
 8006d1e:	f1ba 0f02 	cmp.w	sl, #2
 8006d22:	d1ec      	bne.n	8006cfe <_scanf_float+0x2ca>
 8006d24:	3d03      	subs	r5, #3
 8006d26:	b2ed      	uxtb	r5, r5
 8006d28:	1b76      	subs	r6, r6, r5
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	05da      	lsls	r2, r3, #23
 8006d2e:	d52f      	bpl.n	8006d90 <_scanf_float+0x35c>
 8006d30:	055b      	lsls	r3, r3, #21
 8006d32:	d510      	bpl.n	8006d56 <_scanf_float+0x322>
 8006d34:	455e      	cmp	r6, fp
 8006d36:	f67f aebf 	bls.w	8006ab8 <_scanf_float+0x84>
 8006d3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d3e:	463a      	mov	r2, r7
 8006d40:	4640      	mov	r0, r8
 8006d42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d46:	4798      	blx	r3
 8006d48:	6923      	ldr	r3, [r4, #16]
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	6123      	str	r3, [r4, #16]
 8006d4e:	e7f1      	b.n	8006d34 <_scanf_float+0x300>
 8006d50:	46aa      	mov	sl, r5
 8006d52:	9602      	str	r6, [sp, #8]
 8006d54:	e7df      	b.n	8006d16 <_scanf_float+0x2e2>
 8006d56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006d5a:	6923      	ldr	r3, [r4, #16]
 8006d5c:	2965      	cmp	r1, #101	; 0x65
 8006d5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d62:	f106 35ff 	add.w	r5, r6, #4294967295
 8006d66:	6123      	str	r3, [r4, #16]
 8006d68:	d00c      	beq.n	8006d84 <_scanf_float+0x350>
 8006d6a:	2945      	cmp	r1, #69	; 0x45
 8006d6c:	d00a      	beq.n	8006d84 <_scanf_float+0x350>
 8006d6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d72:	463a      	mov	r2, r7
 8006d74:	4640      	mov	r0, r8
 8006d76:	4798      	blx	r3
 8006d78:	6923      	ldr	r3, [r4, #16]
 8006d7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	1eb5      	subs	r5, r6, #2
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	463a      	mov	r2, r7
 8006d86:	4640      	mov	r0, r8
 8006d88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d8c:	4798      	blx	r3
 8006d8e:	462e      	mov	r6, r5
 8006d90:	6825      	ldr	r5, [r4, #0]
 8006d92:	f015 0510 	ands.w	r5, r5, #16
 8006d96:	d155      	bne.n	8006e44 <_scanf_float+0x410>
 8006d98:	7035      	strb	r5, [r6, #0]
 8006d9a:	6823      	ldr	r3, [r4, #0]
 8006d9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006da4:	d11b      	bne.n	8006dde <_scanf_float+0x3aa>
 8006da6:	9b01      	ldr	r3, [sp, #4]
 8006da8:	454b      	cmp	r3, r9
 8006daa:	eba3 0209 	sub.w	r2, r3, r9
 8006dae:	d123      	bne.n	8006df8 <_scanf_float+0x3c4>
 8006db0:	2200      	movs	r2, #0
 8006db2:	4659      	mov	r1, fp
 8006db4:	4640      	mov	r0, r8
 8006db6:	f000 fe8b 	bl	8007ad0 <_strtod_r>
 8006dba:	6822      	ldr	r2, [r4, #0]
 8006dbc:	9b03      	ldr	r3, [sp, #12]
 8006dbe:	f012 0f02 	tst.w	r2, #2
 8006dc2:	4606      	mov	r6, r0
 8006dc4:	460f      	mov	r7, r1
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	d021      	beq.n	8006e0e <_scanf_float+0x3da>
 8006dca:	1d1a      	adds	r2, r3, #4
 8006dcc:	9903      	ldr	r1, [sp, #12]
 8006dce:	600a      	str	r2, [r1, #0]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	e9c3 6700 	strd	r6, r7, [r3]
 8006dd6:	68e3      	ldr	r3, [r4, #12]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	60e3      	str	r3, [r4, #12]
 8006ddc:	e66d      	b.n	8006aba <_scanf_float+0x86>
 8006dde:	9b04      	ldr	r3, [sp, #16]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d0e5      	beq.n	8006db0 <_scanf_float+0x37c>
 8006de4:	9905      	ldr	r1, [sp, #20]
 8006de6:	230a      	movs	r3, #10
 8006de8:	462a      	mov	r2, r5
 8006dea:	4640      	mov	r0, r8
 8006dec:	3101      	adds	r1, #1
 8006dee:	f000 fef1 	bl	8007bd4 <_strtol_r>
 8006df2:	9b04      	ldr	r3, [sp, #16]
 8006df4:	9e05      	ldr	r6, [sp, #20]
 8006df6:	1ac2      	subs	r2, r0, r3
 8006df8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006dfc:	429e      	cmp	r6, r3
 8006dfe:	bf28      	it	cs
 8006e00:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006e04:	4630      	mov	r0, r6
 8006e06:	4910      	ldr	r1, [pc, #64]	; (8006e48 <_scanf_float+0x414>)
 8006e08:	f000 f836 	bl	8006e78 <siprintf>
 8006e0c:	e7d0      	b.n	8006db0 <_scanf_float+0x37c>
 8006e0e:	f012 0f04 	tst.w	r2, #4
 8006e12:	f103 0204 	add.w	r2, r3, #4
 8006e16:	d1d9      	bne.n	8006dcc <_scanf_float+0x398>
 8006e18:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006e1c:	f8cc 2000 	str.w	r2, [ip]
 8006e20:	f8d3 8000 	ldr.w	r8, [r3]
 8006e24:	4602      	mov	r2, r0
 8006e26:	460b      	mov	r3, r1
 8006e28:	f7f9 fdf0 	bl	8000a0c <__aeabi_dcmpun>
 8006e2c:	b128      	cbz	r0, 8006e3a <_scanf_float+0x406>
 8006e2e:	4807      	ldr	r0, [pc, #28]	; (8006e4c <_scanf_float+0x418>)
 8006e30:	f000 f81e 	bl	8006e70 <nanf>
 8006e34:	f8c8 0000 	str.w	r0, [r8]
 8006e38:	e7cd      	b.n	8006dd6 <_scanf_float+0x3a2>
 8006e3a:	4630      	mov	r0, r6
 8006e3c:	4639      	mov	r1, r7
 8006e3e:	f7f9 fe43 	bl	8000ac8 <__aeabi_d2f>
 8006e42:	e7f7      	b.n	8006e34 <_scanf_float+0x400>
 8006e44:	2500      	movs	r5, #0
 8006e46:	e638      	b.n	8006aba <_scanf_float+0x86>
 8006e48:	0800aa68 	.word	0x0800aa68
 8006e4c:	0800ae70 	.word	0x0800ae70

08006e50 <_sbrk_r>:
 8006e50:	b538      	push	{r3, r4, r5, lr}
 8006e52:	2300      	movs	r3, #0
 8006e54:	4d05      	ldr	r5, [pc, #20]	; (8006e6c <_sbrk_r+0x1c>)
 8006e56:	4604      	mov	r4, r0
 8006e58:	4608      	mov	r0, r1
 8006e5a:	602b      	str	r3, [r5, #0]
 8006e5c:	f7fb fd64 	bl	8002928 <_sbrk>
 8006e60:	1c43      	adds	r3, r0, #1
 8006e62:	d102      	bne.n	8006e6a <_sbrk_r+0x1a>
 8006e64:	682b      	ldr	r3, [r5, #0]
 8006e66:	b103      	cbz	r3, 8006e6a <_sbrk_r+0x1a>
 8006e68:	6023      	str	r3, [r4, #0]
 8006e6a:	bd38      	pop	{r3, r4, r5, pc}
 8006e6c:	200004e8 	.word	0x200004e8

08006e70 <nanf>:
 8006e70:	4800      	ldr	r0, [pc, #0]	; (8006e74 <nanf+0x4>)
 8006e72:	4770      	bx	lr
 8006e74:	7fc00000 	.word	0x7fc00000

08006e78 <siprintf>:
 8006e78:	b40e      	push	{r1, r2, r3}
 8006e7a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e7e:	b500      	push	{lr}
 8006e80:	b09c      	sub	sp, #112	; 0x70
 8006e82:	ab1d      	add	r3, sp, #116	; 0x74
 8006e84:	9002      	str	r0, [sp, #8]
 8006e86:	9006      	str	r0, [sp, #24]
 8006e88:	9107      	str	r1, [sp, #28]
 8006e8a:	9104      	str	r1, [sp, #16]
 8006e8c:	4808      	ldr	r0, [pc, #32]	; (8006eb0 <siprintf+0x38>)
 8006e8e:	4909      	ldr	r1, [pc, #36]	; (8006eb4 <siprintf+0x3c>)
 8006e90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e94:	9105      	str	r1, [sp, #20]
 8006e96:	6800      	ldr	r0, [r0, #0]
 8006e98:	a902      	add	r1, sp, #8
 8006e9a:	9301      	str	r3, [sp, #4]
 8006e9c:	f002 fdd4 	bl	8009a48 <_svfiprintf_r>
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	9b02      	ldr	r3, [sp, #8]
 8006ea4:	701a      	strb	r2, [r3, #0]
 8006ea6:	b01c      	add	sp, #112	; 0x70
 8006ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006eac:	b003      	add	sp, #12
 8006eae:	4770      	bx	lr
 8006eb0:	20000010 	.word	0x20000010
 8006eb4:	ffff0208 	.word	0xffff0208

08006eb8 <sulp>:
 8006eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ebc:	460f      	mov	r7, r1
 8006ebe:	4690      	mov	r8, r2
 8006ec0:	f002 fc0a 	bl	80096d8 <__ulp>
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	460d      	mov	r5, r1
 8006ec8:	f1b8 0f00 	cmp.w	r8, #0
 8006ecc:	d011      	beq.n	8006ef2 <sulp+0x3a>
 8006ece:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006ed2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	dd0b      	ble.n	8006ef2 <sulp+0x3a>
 8006eda:	2400      	movs	r4, #0
 8006edc:	051b      	lsls	r3, r3, #20
 8006ede:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006ee2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006ee6:	4622      	mov	r2, r4
 8006ee8:	462b      	mov	r3, r5
 8006eea:	f7f9 faf5 	bl	80004d8 <__aeabi_dmul>
 8006eee:	4604      	mov	r4, r0
 8006ef0:	460d      	mov	r5, r1
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	4629      	mov	r1, r5
 8006ef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006efa:	0000      	movs	r0, r0
 8006efc:	0000      	movs	r0, r0
	...

08006f00 <_strtod_l>:
 8006f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f04:	469b      	mov	fp, r3
 8006f06:	2300      	movs	r3, #0
 8006f08:	b09f      	sub	sp, #124	; 0x7c
 8006f0a:	931a      	str	r3, [sp, #104]	; 0x68
 8006f0c:	4b9e      	ldr	r3, [pc, #632]	; (8007188 <_strtod_l+0x288>)
 8006f0e:	4682      	mov	sl, r0
 8006f10:	681f      	ldr	r7, [r3, #0]
 8006f12:	460e      	mov	r6, r1
 8006f14:	4638      	mov	r0, r7
 8006f16:	9215      	str	r2, [sp, #84]	; 0x54
 8006f18:	f7f9 f91a 	bl	8000150 <strlen>
 8006f1c:	f04f 0800 	mov.w	r8, #0
 8006f20:	4604      	mov	r4, r0
 8006f22:	f04f 0900 	mov.w	r9, #0
 8006f26:	9619      	str	r6, [sp, #100]	; 0x64
 8006f28:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f2a:	781a      	ldrb	r2, [r3, #0]
 8006f2c:	2a2b      	cmp	r2, #43	; 0x2b
 8006f2e:	d04c      	beq.n	8006fca <_strtod_l+0xca>
 8006f30:	d83a      	bhi.n	8006fa8 <_strtod_l+0xa8>
 8006f32:	2a0d      	cmp	r2, #13
 8006f34:	d833      	bhi.n	8006f9e <_strtod_l+0x9e>
 8006f36:	2a08      	cmp	r2, #8
 8006f38:	d833      	bhi.n	8006fa2 <_strtod_l+0xa2>
 8006f3a:	2a00      	cmp	r2, #0
 8006f3c:	d03d      	beq.n	8006fba <_strtod_l+0xba>
 8006f3e:	2300      	movs	r3, #0
 8006f40:	930a      	str	r3, [sp, #40]	; 0x28
 8006f42:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006f44:	782b      	ldrb	r3, [r5, #0]
 8006f46:	2b30      	cmp	r3, #48	; 0x30
 8006f48:	f040 80aa 	bne.w	80070a0 <_strtod_l+0x1a0>
 8006f4c:	786b      	ldrb	r3, [r5, #1]
 8006f4e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006f52:	2b58      	cmp	r3, #88	; 0x58
 8006f54:	d166      	bne.n	8007024 <_strtod_l+0x124>
 8006f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f58:	4650      	mov	r0, sl
 8006f5a:	9301      	str	r3, [sp, #4]
 8006f5c:	ab1a      	add	r3, sp, #104	; 0x68
 8006f5e:	9300      	str	r3, [sp, #0]
 8006f60:	4a8a      	ldr	r2, [pc, #552]	; (800718c <_strtod_l+0x28c>)
 8006f62:	f8cd b008 	str.w	fp, [sp, #8]
 8006f66:	ab1b      	add	r3, sp, #108	; 0x6c
 8006f68:	a919      	add	r1, sp, #100	; 0x64
 8006f6a:	f001 fd17 	bl	800899c <__gethex>
 8006f6e:	f010 0607 	ands.w	r6, r0, #7
 8006f72:	4604      	mov	r4, r0
 8006f74:	d005      	beq.n	8006f82 <_strtod_l+0x82>
 8006f76:	2e06      	cmp	r6, #6
 8006f78:	d129      	bne.n	8006fce <_strtod_l+0xce>
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	3501      	adds	r5, #1
 8006f7e:	9519      	str	r5, [sp, #100]	; 0x64
 8006f80:	930a      	str	r3, [sp, #40]	; 0x28
 8006f82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	f040 858a 	bne.w	8007a9e <_strtod_l+0xb9e>
 8006f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f8c:	b1d3      	cbz	r3, 8006fc4 <_strtod_l+0xc4>
 8006f8e:	4642      	mov	r2, r8
 8006f90:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006f94:	4610      	mov	r0, r2
 8006f96:	4619      	mov	r1, r3
 8006f98:	b01f      	add	sp, #124	; 0x7c
 8006f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f9e:	2a20      	cmp	r2, #32
 8006fa0:	d1cd      	bne.n	8006f3e <_strtod_l+0x3e>
 8006fa2:	3301      	adds	r3, #1
 8006fa4:	9319      	str	r3, [sp, #100]	; 0x64
 8006fa6:	e7bf      	b.n	8006f28 <_strtod_l+0x28>
 8006fa8:	2a2d      	cmp	r2, #45	; 0x2d
 8006faa:	d1c8      	bne.n	8006f3e <_strtod_l+0x3e>
 8006fac:	2201      	movs	r2, #1
 8006fae:	920a      	str	r2, [sp, #40]	; 0x28
 8006fb0:	1c5a      	adds	r2, r3, #1
 8006fb2:	9219      	str	r2, [sp, #100]	; 0x64
 8006fb4:	785b      	ldrb	r3, [r3, #1]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1c3      	bne.n	8006f42 <_strtod_l+0x42>
 8006fba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fbc:	9619      	str	r6, [sp, #100]	; 0x64
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f040 856b 	bne.w	8007a9a <_strtod_l+0xb9a>
 8006fc4:	4642      	mov	r2, r8
 8006fc6:	464b      	mov	r3, r9
 8006fc8:	e7e4      	b.n	8006f94 <_strtod_l+0x94>
 8006fca:	2200      	movs	r2, #0
 8006fcc:	e7ef      	b.n	8006fae <_strtod_l+0xae>
 8006fce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006fd0:	b13a      	cbz	r2, 8006fe2 <_strtod_l+0xe2>
 8006fd2:	2135      	movs	r1, #53	; 0x35
 8006fd4:	a81c      	add	r0, sp, #112	; 0x70
 8006fd6:	f002 fc83 	bl	80098e0 <__copybits>
 8006fda:	4650      	mov	r0, sl
 8006fdc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006fde:	f002 f84b 	bl	8009078 <_Bfree>
 8006fe2:	3e01      	subs	r6, #1
 8006fe4:	2e04      	cmp	r6, #4
 8006fe6:	d806      	bhi.n	8006ff6 <_strtod_l+0xf6>
 8006fe8:	e8df f006 	tbb	[pc, r6]
 8006fec:	1714030a 	.word	0x1714030a
 8006ff0:	0a          	.byte	0x0a
 8006ff1:	00          	.byte	0x00
 8006ff2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8006ff6:	0721      	lsls	r1, r4, #28
 8006ff8:	d5c3      	bpl.n	8006f82 <_strtod_l+0x82>
 8006ffa:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006ffe:	e7c0      	b.n	8006f82 <_strtod_l+0x82>
 8007000:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007002:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8007006:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800700a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800700e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007012:	e7f0      	b.n	8006ff6 <_strtod_l+0xf6>
 8007014:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007190 <_strtod_l+0x290>
 8007018:	e7ed      	b.n	8006ff6 <_strtod_l+0xf6>
 800701a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800701e:	f04f 38ff 	mov.w	r8, #4294967295
 8007022:	e7e8      	b.n	8006ff6 <_strtod_l+0xf6>
 8007024:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007026:	1c5a      	adds	r2, r3, #1
 8007028:	9219      	str	r2, [sp, #100]	; 0x64
 800702a:	785b      	ldrb	r3, [r3, #1]
 800702c:	2b30      	cmp	r3, #48	; 0x30
 800702e:	d0f9      	beq.n	8007024 <_strtod_l+0x124>
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0a6      	beq.n	8006f82 <_strtod_l+0x82>
 8007034:	2301      	movs	r3, #1
 8007036:	9307      	str	r3, [sp, #28]
 8007038:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800703a:	220a      	movs	r2, #10
 800703c:	9308      	str	r3, [sp, #32]
 800703e:	2300      	movs	r3, #0
 8007040:	469b      	mov	fp, r3
 8007042:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007046:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007048:	7805      	ldrb	r5, [r0, #0]
 800704a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800704e:	b2d9      	uxtb	r1, r3
 8007050:	2909      	cmp	r1, #9
 8007052:	d927      	bls.n	80070a4 <_strtod_l+0x1a4>
 8007054:	4622      	mov	r2, r4
 8007056:	4639      	mov	r1, r7
 8007058:	f002 fdfc 	bl	8009c54 <strncmp>
 800705c:	2800      	cmp	r0, #0
 800705e:	d033      	beq.n	80070c8 <_strtod_l+0x1c8>
 8007060:	2000      	movs	r0, #0
 8007062:	462a      	mov	r2, r5
 8007064:	465c      	mov	r4, fp
 8007066:	4603      	mov	r3, r0
 8007068:	9004      	str	r0, [sp, #16]
 800706a:	2a65      	cmp	r2, #101	; 0x65
 800706c:	d001      	beq.n	8007072 <_strtod_l+0x172>
 800706e:	2a45      	cmp	r2, #69	; 0x45
 8007070:	d114      	bne.n	800709c <_strtod_l+0x19c>
 8007072:	b91c      	cbnz	r4, 800707c <_strtod_l+0x17c>
 8007074:	9a07      	ldr	r2, [sp, #28]
 8007076:	4302      	orrs	r2, r0
 8007078:	d09f      	beq.n	8006fba <_strtod_l+0xba>
 800707a:	2400      	movs	r4, #0
 800707c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800707e:	1c72      	adds	r2, r6, #1
 8007080:	9219      	str	r2, [sp, #100]	; 0x64
 8007082:	7872      	ldrb	r2, [r6, #1]
 8007084:	2a2b      	cmp	r2, #43	; 0x2b
 8007086:	d079      	beq.n	800717c <_strtod_l+0x27c>
 8007088:	2a2d      	cmp	r2, #45	; 0x2d
 800708a:	f000 8083 	beq.w	8007194 <_strtod_l+0x294>
 800708e:	2700      	movs	r7, #0
 8007090:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007094:	2909      	cmp	r1, #9
 8007096:	f240 8083 	bls.w	80071a0 <_strtod_l+0x2a0>
 800709a:	9619      	str	r6, [sp, #100]	; 0x64
 800709c:	2500      	movs	r5, #0
 800709e:	e09f      	b.n	80071e0 <_strtod_l+0x2e0>
 80070a0:	2300      	movs	r3, #0
 80070a2:	e7c8      	b.n	8007036 <_strtod_l+0x136>
 80070a4:	f1bb 0f08 	cmp.w	fp, #8
 80070a8:	bfd5      	itete	le
 80070aa:	9906      	ldrle	r1, [sp, #24]
 80070ac:	9905      	ldrgt	r1, [sp, #20]
 80070ae:	fb02 3301 	mlale	r3, r2, r1, r3
 80070b2:	fb02 3301 	mlagt	r3, r2, r1, r3
 80070b6:	f100 0001 	add.w	r0, r0, #1
 80070ba:	bfd4      	ite	le
 80070bc:	9306      	strle	r3, [sp, #24]
 80070be:	9305      	strgt	r3, [sp, #20]
 80070c0:	f10b 0b01 	add.w	fp, fp, #1
 80070c4:	9019      	str	r0, [sp, #100]	; 0x64
 80070c6:	e7be      	b.n	8007046 <_strtod_l+0x146>
 80070c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80070ca:	191a      	adds	r2, r3, r4
 80070cc:	9219      	str	r2, [sp, #100]	; 0x64
 80070ce:	5d1a      	ldrb	r2, [r3, r4]
 80070d0:	f1bb 0f00 	cmp.w	fp, #0
 80070d4:	d036      	beq.n	8007144 <_strtod_l+0x244>
 80070d6:	465c      	mov	r4, fp
 80070d8:	9004      	str	r0, [sp, #16]
 80070da:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80070de:	2b09      	cmp	r3, #9
 80070e0:	d912      	bls.n	8007108 <_strtod_l+0x208>
 80070e2:	2301      	movs	r3, #1
 80070e4:	e7c1      	b.n	800706a <_strtod_l+0x16a>
 80070e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80070e8:	3001      	adds	r0, #1
 80070ea:	1c5a      	adds	r2, r3, #1
 80070ec:	9219      	str	r2, [sp, #100]	; 0x64
 80070ee:	785a      	ldrb	r2, [r3, #1]
 80070f0:	2a30      	cmp	r2, #48	; 0x30
 80070f2:	d0f8      	beq.n	80070e6 <_strtod_l+0x1e6>
 80070f4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80070f8:	2b08      	cmp	r3, #8
 80070fa:	f200 84d5 	bhi.w	8007aa8 <_strtod_l+0xba8>
 80070fe:	9004      	str	r0, [sp, #16]
 8007100:	2000      	movs	r0, #0
 8007102:	4604      	mov	r4, r0
 8007104:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007106:	9308      	str	r3, [sp, #32]
 8007108:	3a30      	subs	r2, #48	; 0x30
 800710a:	f100 0301 	add.w	r3, r0, #1
 800710e:	d013      	beq.n	8007138 <_strtod_l+0x238>
 8007110:	9904      	ldr	r1, [sp, #16]
 8007112:	1905      	adds	r5, r0, r4
 8007114:	4419      	add	r1, r3
 8007116:	9104      	str	r1, [sp, #16]
 8007118:	4623      	mov	r3, r4
 800711a:	210a      	movs	r1, #10
 800711c:	42ab      	cmp	r3, r5
 800711e:	d113      	bne.n	8007148 <_strtod_l+0x248>
 8007120:	1823      	adds	r3, r4, r0
 8007122:	2b08      	cmp	r3, #8
 8007124:	f104 0401 	add.w	r4, r4, #1
 8007128:	4404      	add	r4, r0
 800712a:	dc1b      	bgt.n	8007164 <_strtod_l+0x264>
 800712c:	230a      	movs	r3, #10
 800712e:	9906      	ldr	r1, [sp, #24]
 8007130:	fb03 2301 	mla	r3, r3, r1, r2
 8007134:	9306      	str	r3, [sp, #24]
 8007136:	2300      	movs	r3, #0
 8007138:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800713a:	4618      	mov	r0, r3
 800713c:	1c51      	adds	r1, r2, #1
 800713e:	9119      	str	r1, [sp, #100]	; 0x64
 8007140:	7852      	ldrb	r2, [r2, #1]
 8007142:	e7ca      	b.n	80070da <_strtod_l+0x1da>
 8007144:	4658      	mov	r0, fp
 8007146:	e7d3      	b.n	80070f0 <_strtod_l+0x1f0>
 8007148:	2b08      	cmp	r3, #8
 800714a:	dc04      	bgt.n	8007156 <_strtod_l+0x256>
 800714c:	9f06      	ldr	r7, [sp, #24]
 800714e:	434f      	muls	r7, r1
 8007150:	9706      	str	r7, [sp, #24]
 8007152:	3301      	adds	r3, #1
 8007154:	e7e2      	b.n	800711c <_strtod_l+0x21c>
 8007156:	1c5f      	adds	r7, r3, #1
 8007158:	2f10      	cmp	r7, #16
 800715a:	bfde      	ittt	le
 800715c:	9f05      	ldrle	r7, [sp, #20]
 800715e:	434f      	mulle	r7, r1
 8007160:	9705      	strle	r7, [sp, #20]
 8007162:	e7f6      	b.n	8007152 <_strtod_l+0x252>
 8007164:	2c10      	cmp	r4, #16
 8007166:	bfdf      	itttt	le
 8007168:	230a      	movle	r3, #10
 800716a:	9905      	ldrle	r1, [sp, #20]
 800716c:	fb03 2301 	mlale	r3, r3, r1, r2
 8007170:	9305      	strle	r3, [sp, #20]
 8007172:	e7e0      	b.n	8007136 <_strtod_l+0x236>
 8007174:	2300      	movs	r3, #0
 8007176:	9304      	str	r3, [sp, #16]
 8007178:	2301      	movs	r3, #1
 800717a:	e77b      	b.n	8007074 <_strtod_l+0x174>
 800717c:	2700      	movs	r7, #0
 800717e:	1cb2      	adds	r2, r6, #2
 8007180:	9219      	str	r2, [sp, #100]	; 0x64
 8007182:	78b2      	ldrb	r2, [r6, #2]
 8007184:	e784      	b.n	8007090 <_strtod_l+0x190>
 8007186:	bf00      	nop
 8007188:	0800acb8 	.word	0x0800acb8
 800718c:	0800aa70 	.word	0x0800aa70
 8007190:	7ff00000 	.word	0x7ff00000
 8007194:	2701      	movs	r7, #1
 8007196:	e7f2      	b.n	800717e <_strtod_l+0x27e>
 8007198:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800719a:	1c51      	adds	r1, r2, #1
 800719c:	9119      	str	r1, [sp, #100]	; 0x64
 800719e:	7852      	ldrb	r2, [r2, #1]
 80071a0:	2a30      	cmp	r2, #48	; 0x30
 80071a2:	d0f9      	beq.n	8007198 <_strtod_l+0x298>
 80071a4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80071a8:	2908      	cmp	r1, #8
 80071aa:	f63f af77 	bhi.w	800709c <_strtod_l+0x19c>
 80071ae:	f04f 0e0a 	mov.w	lr, #10
 80071b2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80071b6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80071b8:	9209      	str	r2, [sp, #36]	; 0x24
 80071ba:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80071bc:	1c51      	adds	r1, r2, #1
 80071be:	9119      	str	r1, [sp, #100]	; 0x64
 80071c0:	7852      	ldrb	r2, [r2, #1]
 80071c2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80071c6:	2d09      	cmp	r5, #9
 80071c8:	d935      	bls.n	8007236 <_strtod_l+0x336>
 80071ca:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80071cc:	1b49      	subs	r1, r1, r5
 80071ce:	2908      	cmp	r1, #8
 80071d0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80071d4:	dc02      	bgt.n	80071dc <_strtod_l+0x2dc>
 80071d6:	4565      	cmp	r5, ip
 80071d8:	bfa8      	it	ge
 80071da:	4665      	movge	r5, ip
 80071dc:	b107      	cbz	r7, 80071e0 <_strtod_l+0x2e0>
 80071de:	426d      	negs	r5, r5
 80071e0:	2c00      	cmp	r4, #0
 80071e2:	d14c      	bne.n	800727e <_strtod_l+0x37e>
 80071e4:	9907      	ldr	r1, [sp, #28]
 80071e6:	4301      	orrs	r1, r0
 80071e8:	f47f aecb 	bne.w	8006f82 <_strtod_l+0x82>
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f47f aee4 	bne.w	8006fba <_strtod_l+0xba>
 80071f2:	2a69      	cmp	r2, #105	; 0x69
 80071f4:	d026      	beq.n	8007244 <_strtod_l+0x344>
 80071f6:	dc23      	bgt.n	8007240 <_strtod_l+0x340>
 80071f8:	2a49      	cmp	r2, #73	; 0x49
 80071fa:	d023      	beq.n	8007244 <_strtod_l+0x344>
 80071fc:	2a4e      	cmp	r2, #78	; 0x4e
 80071fe:	f47f aedc 	bne.w	8006fba <_strtod_l+0xba>
 8007202:	499d      	ldr	r1, [pc, #628]	; (8007478 <_strtod_l+0x578>)
 8007204:	a819      	add	r0, sp, #100	; 0x64
 8007206:	f001 fe17 	bl	8008e38 <__match>
 800720a:	2800      	cmp	r0, #0
 800720c:	f43f aed5 	beq.w	8006fba <_strtod_l+0xba>
 8007210:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	2b28      	cmp	r3, #40	; 0x28
 8007216:	d12c      	bne.n	8007272 <_strtod_l+0x372>
 8007218:	4998      	ldr	r1, [pc, #608]	; (800747c <_strtod_l+0x57c>)
 800721a:	aa1c      	add	r2, sp, #112	; 0x70
 800721c:	a819      	add	r0, sp, #100	; 0x64
 800721e:	f001 fe1f 	bl	8008e60 <__hexnan>
 8007222:	2805      	cmp	r0, #5
 8007224:	d125      	bne.n	8007272 <_strtod_l+0x372>
 8007226:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007228:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800722c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007230:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007234:	e6a5      	b.n	8006f82 <_strtod_l+0x82>
 8007236:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800723a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800723e:	e7bc      	b.n	80071ba <_strtod_l+0x2ba>
 8007240:	2a6e      	cmp	r2, #110	; 0x6e
 8007242:	e7dc      	b.n	80071fe <_strtod_l+0x2fe>
 8007244:	498e      	ldr	r1, [pc, #568]	; (8007480 <_strtod_l+0x580>)
 8007246:	a819      	add	r0, sp, #100	; 0x64
 8007248:	f001 fdf6 	bl	8008e38 <__match>
 800724c:	2800      	cmp	r0, #0
 800724e:	f43f aeb4 	beq.w	8006fba <_strtod_l+0xba>
 8007252:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007254:	498b      	ldr	r1, [pc, #556]	; (8007484 <_strtod_l+0x584>)
 8007256:	3b01      	subs	r3, #1
 8007258:	a819      	add	r0, sp, #100	; 0x64
 800725a:	9319      	str	r3, [sp, #100]	; 0x64
 800725c:	f001 fdec 	bl	8008e38 <__match>
 8007260:	b910      	cbnz	r0, 8007268 <_strtod_l+0x368>
 8007262:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007264:	3301      	adds	r3, #1
 8007266:	9319      	str	r3, [sp, #100]	; 0x64
 8007268:	f04f 0800 	mov.w	r8, #0
 800726c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8007488 <_strtod_l+0x588>
 8007270:	e687      	b.n	8006f82 <_strtod_l+0x82>
 8007272:	4886      	ldr	r0, [pc, #536]	; (800748c <_strtod_l+0x58c>)
 8007274:	f002 fce8 	bl	8009c48 <nan>
 8007278:	4680      	mov	r8, r0
 800727a:	4689      	mov	r9, r1
 800727c:	e681      	b.n	8006f82 <_strtod_l+0x82>
 800727e:	9b04      	ldr	r3, [sp, #16]
 8007280:	f1bb 0f00 	cmp.w	fp, #0
 8007284:	bf08      	it	eq
 8007286:	46a3      	moveq	fp, r4
 8007288:	1aeb      	subs	r3, r5, r3
 800728a:	2c10      	cmp	r4, #16
 800728c:	9806      	ldr	r0, [sp, #24]
 800728e:	4626      	mov	r6, r4
 8007290:	9307      	str	r3, [sp, #28]
 8007292:	bfa8      	it	ge
 8007294:	2610      	movge	r6, #16
 8007296:	f7f9 f8a5 	bl	80003e4 <__aeabi_ui2d>
 800729a:	2c09      	cmp	r4, #9
 800729c:	4680      	mov	r8, r0
 800729e:	4689      	mov	r9, r1
 80072a0:	dd13      	ble.n	80072ca <_strtod_l+0x3ca>
 80072a2:	4b7b      	ldr	r3, [pc, #492]	; (8007490 <_strtod_l+0x590>)
 80072a4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80072a8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072ac:	f7f9 f914 	bl	80004d8 <__aeabi_dmul>
 80072b0:	4680      	mov	r8, r0
 80072b2:	9805      	ldr	r0, [sp, #20]
 80072b4:	4689      	mov	r9, r1
 80072b6:	f7f9 f895 	bl	80003e4 <__aeabi_ui2d>
 80072ba:	4602      	mov	r2, r0
 80072bc:	460b      	mov	r3, r1
 80072be:	4640      	mov	r0, r8
 80072c0:	4649      	mov	r1, r9
 80072c2:	f7f8 ff53 	bl	800016c <__adddf3>
 80072c6:	4680      	mov	r8, r0
 80072c8:	4689      	mov	r9, r1
 80072ca:	2c0f      	cmp	r4, #15
 80072cc:	dc36      	bgt.n	800733c <_strtod_l+0x43c>
 80072ce:	9b07      	ldr	r3, [sp, #28]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	f43f ae56 	beq.w	8006f82 <_strtod_l+0x82>
 80072d6:	dd22      	ble.n	800731e <_strtod_l+0x41e>
 80072d8:	2b16      	cmp	r3, #22
 80072da:	dc09      	bgt.n	80072f0 <_strtod_l+0x3f0>
 80072dc:	496c      	ldr	r1, [pc, #432]	; (8007490 <_strtod_l+0x590>)
 80072de:	4642      	mov	r2, r8
 80072e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80072e4:	464b      	mov	r3, r9
 80072e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072ea:	f7f9 f8f5 	bl	80004d8 <__aeabi_dmul>
 80072ee:	e7c3      	b.n	8007278 <_strtod_l+0x378>
 80072f0:	9a07      	ldr	r2, [sp, #28]
 80072f2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80072f6:	4293      	cmp	r3, r2
 80072f8:	db20      	blt.n	800733c <_strtod_l+0x43c>
 80072fa:	4d65      	ldr	r5, [pc, #404]	; (8007490 <_strtod_l+0x590>)
 80072fc:	f1c4 040f 	rsb	r4, r4, #15
 8007300:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007304:	4642      	mov	r2, r8
 8007306:	e9d1 0100 	ldrd	r0, r1, [r1]
 800730a:	464b      	mov	r3, r9
 800730c:	f7f9 f8e4 	bl	80004d8 <__aeabi_dmul>
 8007310:	9b07      	ldr	r3, [sp, #28]
 8007312:	1b1c      	subs	r4, r3, r4
 8007314:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007318:	e9d5 2300 	ldrd	r2, r3, [r5]
 800731c:	e7e5      	b.n	80072ea <_strtod_l+0x3ea>
 800731e:	9b07      	ldr	r3, [sp, #28]
 8007320:	3316      	adds	r3, #22
 8007322:	db0b      	blt.n	800733c <_strtod_l+0x43c>
 8007324:	9b04      	ldr	r3, [sp, #16]
 8007326:	4640      	mov	r0, r8
 8007328:	1b5d      	subs	r5, r3, r5
 800732a:	4b59      	ldr	r3, [pc, #356]	; (8007490 <_strtod_l+0x590>)
 800732c:	4649      	mov	r1, r9
 800732e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007332:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007336:	f7f9 f9f9 	bl	800072c <__aeabi_ddiv>
 800733a:	e79d      	b.n	8007278 <_strtod_l+0x378>
 800733c:	9b07      	ldr	r3, [sp, #28]
 800733e:	1ba6      	subs	r6, r4, r6
 8007340:	441e      	add	r6, r3
 8007342:	2e00      	cmp	r6, #0
 8007344:	dd74      	ble.n	8007430 <_strtod_l+0x530>
 8007346:	f016 030f 	ands.w	r3, r6, #15
 800734a:	d00a      	beq.n	8007362 <_strtod_l+0x462>
 800734c:	4950      	ldr	r1, [pc, #320]	; (8007490 <_strtod_l+0x590>)
 800734e:	4642      	mov	r2, r8
 8007350:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007354:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007358:	464b      	mov	r3, r9
 800735a:	f7f9 f8bd 	bl	80004d8 <__aeabi_dmul>
 800735e:	4680      	mov	r8, r0
 8007360:	4689      	mov	r9, r1
 8007362:	f036 060f 	bics.w	r6, r6, #15
 8007366:	d052      	beq.n	800740e <_strtod_l+0x50e>
 8007368:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800736c:	dd27      	ble.n	80073be <_strtod_l+0x4be>
 800736e:	f04f 0b00 	mov.w	fp, #0
 8007372:	f8cd b010 	str.w	fp, [sp, #16]
 8007376:	f8cd b020 	str.w	fp, [sp, #32]
 800737a:	f8cd b018 	str.w	fp, [sp, #24]
 800737e:	2322      	movs	r3, #34	; 0x22
 8007380:	f04f 0800 	mov.w	r8, #0
 8007384:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007488 <_strtod_l+0x588>
 8007388:	f8ca 3000 	str.w	r3, [sl]
 800738c:	9b08      	ldr	r3, [sp, #32]
 800738e:	2b00      	cmp	r3, #0
 8007390:	f43f adf7 	beq.w	8006f82 <_strtod_l+0x82>
 8007394:	4650      	mov	r0, sl
 8007396:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007398:	f001 fe6e 	bl	8009078 <_Bfree>
 800739c:	4650      	mov	r0, sl
 800739e:	9906      	ldr	r1, [sp, #24]
 80073a0:	f001 fe6a 	bl	8009078 <_Bfree>
 80073a4:	4650      	mov	r0, sl
 80073a6:	9904      	ldr	r1, [sp, #16]
 80073a8:	f001 fe66 	bl	8009078 <_Bfree>
 80073ac:	4650      	mov	r0, sl
 80073ae:	9908      	ldr	r1, [sp, #32]
 80073b0:	f001 fe62 	bl	8009078 <_Bfree>
 80073b4:	4659      	mov	r1, fp
 80073b6:	4650      	mov	r0, sl
 80073b8:	f001 fe5e 	bl	8009078 <_Bfree>
 80073bc:	e5e1      	b.n	8006f82 <_strtod_l+0x82>
 80073be:	4b35      	ldr	r3, [pc, #212]	; (8007494 <_strtod_l+0x594>)
 80073c0:	4640      	mov	r0, r8
 80073c2:	9305      	str	r3, [sp, #20]
 80073c4:	2300      	movs	r3, #0
 80073c6:	4649      	mov	r1, r9
 80073c8:	461f      	mov	r7, r3
 80073ca:	1136      	asrs	r6, r6, #4
 80073cc:	2e01      	cmp	r6, #1
 80073ce:	dc21      	bgt.n	8007414 <_strtod_l+0x514>
 80073d0:	b10b      	cbz	r3, 80073d6 <_strtod_l+0x4d6>
 80073d2:	4680      	mov	r8, r0
 80073d4:	4689      	mov	r9, r1
 80073d6:	4b2f      	ldr	r3, [pc, #188]	; (8007494 <_strtod_l+0x594>)
 80073d8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80073dc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80073e0:	4642      	mov	r2, r8
 80073e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80073e6:	464b      	mov	r3, r9
 80073e8:	f7f9 f876 	bl	80004d8 <__aeabi_dmul>
 80073ec:	4b26      	ldr	r3, [pc, #152]	; (8007488 <_strtod_l+0x588>)
 80073ee:	460a      	mov	r2, r1
 80073f0:	400b      	ands	r3, r1
 80073f2:	4929      	ldr	r1, [pc, #164]	; (8007498 <_strtod_l+0x598>)
 80073f4:	4680      	mov	r8, r0
 80073f6:	428b      	cmp	r3, r1
 80073f8:	d8b9      	bhi.n	800736e <_strtod_l+0x46e>
 80073fa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80073fe:	428b      	cmp	r3, r1
 8007400:	bf86      	itte	hi
 8007402:	f04f 38ff 	movhi.w	r8, #4294967295
 8007406:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800749c <_strtod_l+0x59c>
 800740a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800740e:	2300      	movs	r3, #0
 8007410:	9305      	str	r3, [sp, #20]
 8007412:	e07f      	b.n	8007514 <_strtod_l+0x614>
 8007414:	07f2      	lsls	r2, r6, #31
 8007416:	d505      	bpl.n	8007424 <_strtod_l+0x524>
 8007418:	9b05      	ldr	r3, [sp, #20]
 800741a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741e:	f7f9 f85b 	bl	80004d8 <__aeabi_dmul>
 8007422:	2301      	movs	r3, #1
 8007424:	9a05      	ldr	r2, [sp, #20]
 8007426:	3701      	adds	r7, #1
 8007428:	3208      	adds	r2, #8
 800742a:	1076      	asrs	r6, r6, #1
 800742c:	9205      	str	r2, [sp, #20]
 800742e:	e7cd      	b.n	80073cc <_strtod_l+0x4cc>
 8007430:	d0ed      	beq.n	800740e <_strtod_l+0x50e>
 8007432:	4276      	negs	r6, r6
 8007434:	f016 020f 	ands.w	r2, r6, #15
 8007438:	d00a      	beq.n	8007450 <_strtod_l+0x550>
 800743a:	4b15      	ldr	r3, [pc, #84]	; (8007490 <_strtod_l+0x590>)
 800743c:	4640      	mov	r0, r8
 800743e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007442:	4649      	mov	r1, r9
 8007444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007448:	f7f9 f970 	bl	800072c <__aeabi_ddiv>
 800744c:	4680      	mov	r8, r0
 800744e:	4689      	mov	r9, r1
 8007450:	1136      	asrs	r6, r6, #4
 8007452:	d0dc      	beq.n	800740e <_strtod_l+0x50e>
 8007454:	2e1f      	cmp	r6, #31
 8007456:	dd23      	ble.n	80074a0 <_strtod_l+0x5a0>
 8007458:	f04f 0b00 	mov.w	fp, #0
 800745c:	f8cd b010 	str.w	fp, [sp, #16]
 8007460:	f8cd b020 	str.w	fp, [sp, #32]
 8007464:	f8cd b018 	str.w	fp, [sp, #24]
 8007468:	2322      	movs	r3, #34	; 0x22
 800746a:	f04f 0800 	mov.w	r8, #0
 800746e:	f04f 0900 	mov.w	r9, #0
 8007472:	f8ca 3000 	str.w	r3, [sl]
 8007476:	e789      	b.n	800738c <_strtod_l+0x48c>
 8007478:	0800aa41 	.word	0x0800aa41
 800747c:	0800aa84 	.word	0x0800aa84
 8007480:	0800aa39 	.word	0x0800aa39
 8007484:	0800abc4 	.word	0x0800abc4
 8007488:	7ff00000 	.word	0x7ff00000
 800748c:	0800ae70 	.word	0x0800ae70
 8007490:	0800ad50 	.word	0x0800ad50
 8007494:	0800ad28 	.word	0x0800ad28
 8007498:	7ca00000 	.word	0x7ca00000
 800749c:	7fefffff 	.word	0x7fefffff
 80074a0:	f016 0310 	ands.w	r3, r6, #16
 80074a4:	bf18      	it	ne
 80074a6:	236a      	movne	r3, #106	; 0x6a
 80074a8:	4640      	mov	r0, r8
 80074aa:	9305      	str	r3, [sp, #20]
 80074ac:	4649      	mov	r1, r9
 80074ae:	2300      	movs	r3, #0
 80074b0:	4fb0      	ldr	r7, [pc, #704]	; (8007774 <_strtod_l+0x874>)
 80074b2:	07f2      	lsls	r2, r6, #31
 80074b4:	d504      	bpl.n	80074c0 <_strtod_l+0x5c0>
 80074b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074ba:	f7f9 f80d 	bl	80004d8 <__aeabi_dmul>
 80074be:	2301      	movs	r3, #1
 80074c0:	1076      	asrs	r6, r6, #1
 80074c2:	f107 0708 	add.w	r7, r7, #8
 80074c6:	d1f4      	bne.n	80074b2 <_strtod_l+0x5b2>
 80074c8:	b10b      	cbz	r3, 80074ce <_strtod_l+0x5ce>
 80074ca:	4680      	mov	r8, r0
 80074cc:	4689      	mov	r9, r1
 80074ce:	9b05      	ldr	r3, [sp, #20]
 80074d0:	b1c3      	cbz	r3, 8007504 <_strtod_l+0x604>
 80074d2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80074d6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80074da:	2b00      	cmp	r3, #0
 80074dc:	4649      	mov	r1, r9
 80074de:	dd11      	ble.n	8007504 <_strtod_l+0x604>
 80074e0:	2b1f      	cmp	r3, #31
 80074e2:	f340 8127 	ble.w	8007734 <_strtod_l+0x834>
 80074e6:	2b34      	cmp	r3, #52	; 0x34
 80074e8:	bfd8      	it	le
 80074ea:	f04f 33ff 	movle.w	r3, #4294967295
 80074ee:	f04f 0800 	mov.w	r8, #0
 80074f2:	bfcf      	iteee	gt
 80074f4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80074f8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80074fc:	fa03 f202 	lslle.w	r2, r3, r2
 8007500:	ea02 0901 	andle.w	r9, r2, r1
 8007504:	2200      	movs	r2, #0
 8007506:	2300      	movs	r3, #0
 8007508:	4640      	mov	r0, r8
 800750a:	4649      	mov	r1, r9
 800750c:	f7f9 fa4c 	bl	80009a8 <__aeabi_dcmpeq>
 8007510:	2800      	cmp	r0, #0
 8007512:	d1a1      	bne.n	8007458 <_strtod_l+0x558>
 8007514:	9b06      	ldr	r3, [sp, #24]
 8007516:	465a      	mov	r2, fp
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	4650      	mov	r0, sl
 800751c:	4623      	mov	r3, r4
 800751e:	9908      	ldr	r1, [sp, #32]
 8007520:	f001 fe12 	bl	8009148 <__s2b>
 8007524:	9008      	str	r0, [sp, #32]
 8007526:	2800      	cmp	r0, #0
 8007528:	f43f af21 	beq.w	800736e <_strtod_l+0x46e>
 800752c:	9b04      	ldr	r3, [sp, #16]
 800752e:	f04f 0b00 	mov.w	fp, #0
 8007532:	1b5d      	subs	r5, r3, r5
 8007534:	9b07      	ldr	r3, [sp, #28]
 8007536:	f8cd b010 	str.w	fp, [sp, #16]
 800753a:	2b00      	cmp	r3, #0
 800753c:	bfb4      	ite	lt
 800753e:	462b      	movlt	r3, r5
 8007540:	2300      	movge	r3, #0
 8007542:	930e      	str	r3, [sp, #56]	; 0x38
 8007544:	9b07      	ldr	r3, [sp, #28]
 8007546:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800754a:	9314      	str	r3, [sp, #80]	; 0x50
 800754c:	9b08      	ldr	r3, [sp, #32]
 800754e:	4650      	mov	r0, sl
 8007550:	6859      	ldr	r1, [r3, #4]
 8007552:	f001 fd51 	bl	8008ff8 <_Balloc>
 8007556:	9006      	str	r0, [sp, #24]
 8007558:	2800      	cmp	r0, #0
 800755a:	f43f af10 	beq.w	800737e <_strtod_l+0x47e>
 800755e:	9b08      	ldr	r3, [sp, #32]
 8007560:	300c      	adds	r0, #12
 8007562:	691a      	ldr	r2, [r3, #16]
 8007564:	f103 010c 	add.w	r1, r3, #12
 8007568:	3202      	adds	r2, #2
 800756a:	0092      	lsls	r2, r2, #2
 800756c:	f7fe fd10 	bl	8005f90 <memcpy>
 8007570:	ab1c      	add	r3, sp, #112	; 0x70
 8007572:	9301      	str	r3, [sp, #4]
 8007574:	ab1b      	add	r3, sp, #108	; 0x6c
 8007576:	9300      	str	r3, [sp, #0]
 8007578:	4642      	mov	r2, r8
 800757a:	464b      	mov	r3, r9
 800757c:	4650      	mov	r0, sl
 800757e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8007582:	f002 f923 	bl	80097cc <__d2b>
 8007586:	901a      	str	r0, [sp, #104]	; 0x68
 8007588:	2800      	cmp	r0, #0
 800758a:	f43f aef8 	beq.w	800737e <_strtod_l+0x47e>
 800758e:	2101      	movs	r1, #1
 8007590:	4650      	mov	r0, sl
 8007592:	f001 fe71 	bl	8009278 <__i2b>
 8007596:	4603      	mov	r3, r0
 8007598:	9004      	str	r0, [sp, #16]
 800759a:	2800      	cmp	r0, #0
 800759c:	f43f aeef 	beq.w	800737e <_strtod_l+0x47e>
 80075a0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80075a2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80075a4:	2d00      	cmp	r5, #0
 80075a6:	bfab      	itete	ge
 80075a8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80075aa:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 80075ac:	18ee      	addge	r6, r5, r3
 80075ae:	1b5c      	sublt	r4, r3, r5
 80075b0:	9b05      	ldr	r3, [sp, #20]
 80075b2:	bfa8      	it	ge
 80075b4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80075b6:	eba5 0503 	sub.w	r5, r5, r3
 80075ba:	4415      	add	r5, r2
 80075bc:	4b6e      	ldr	r3, [pc, #440]	; (8007778 <_strtod_l+0x878>)
 80075be:	f105 35ff 	add.w	r5, r5, #4294967295
 80075c2:	bfb8      	it	lt
 80075c4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80075c6:	429d      	cmp	r5, r3
 80075c8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80075cc:	f280 80c4 	bge.w	8007758 <_strtod_l+0x858>
 80075d0:	1b5b      	subs	r3, r3, r5
 80075d2:	2b1f      	cmp	r3, #31
 80075d4:	f04f 0701 	mov.w	r7, #1
 80075d8:	eba2 0203 	sub.w	r2, r2, r3
 80075dc:	f300 80b1 	bgt.w	8007742 <_strtod_l+0x842>
 80075e0:	2500      	movs	r5, #0
 80075e2:	fa07 f303 	lsl.w	r3, r7, r3
 80075e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80075e8:	18b7      	adds	r7, r6, r2
 80075ea:	9b05      	ldr	r3, [sp, #20]
 80075ec:	42be      	cmp	r6, r7
 80075ee:	4414      	add	r4, r2
 80075f0:	441c      	add	r4, r3
 80075f2:	4633      	mov	r3, r6
 80075f4:	bfa8      	it	ge
 80075f6:	463b      	movge	r3, r7
 80075f8:	42a3      	cmp	r3, r4
 80075fa:	bfa8      	it	ge
 80075fc:	4623      	movge	r3, r4
 80075fe:	2b00      	cmp	r3, #0
 8007600:	bfc2      	ittt	gt
 8007602:	1aff      	subgt	r7, r7, r3
 8007604:	1ae4      	subgt	r4, r4, r3
 8007606:	1af6      	subgt	r6, r6, r3
 8007608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800760a:	2b00      	cmp	r3, #0
 800760c:	dd17      	ble.n	800763e <_strtod_l+0x73e>
 800760e:	461a      	mov	r2, r3
 8007610:	4650      	mov	r0, sl
 8007612:	9904      	ldr	r1, [sp, #16]
 8007614:	f001 feee 	bl	80093f4 <__pow5mult>
 8007618:	9004      	str	r0, [sp, #16]
 800761a:	2800      	cmp	r0, #0
 800761c:	f43f aeaf 	beq.w	800737e <_strtod_l+0x47e>
 8007620:	4601      	mov	r1, r0
 8007622:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007624:	4650      	mov	r0, sl
 8007626:	f001 fe3d 	bl	80092a4 <__multiply>
 800762a:	9009      	str	r0, [sp, #36]	; 0x24
 800762c:	2800      	cmp	r0, #0
 800762e:	f43f aea6 	beq.w	800737e <_strtod_l+0x47e>
 8007632:	4650      	mov	r0, sl
 8007634:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007636:	f001 fd1f 	bl	8009078 <_Bfree>
 800763a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763c:	931a      	str	r3, [sp, #104]	; 0x68
 800763e:	2f00      	cmp	r7, #0
 8007640:	f300 808e 	bgt.w	8007760 <_strtod_l+0x860>
 8007644:	9b07      	ldr	r3, [sp, #28]
 8007646:	2b00      	cmp	r3, #0
 8007648:	dd08      	ble.n	800765c <_strtod_l+0x75c>
 800764a:	4650      	mov	r0, sl
 800764c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800764e:	9906      	ldr	r1, [sp, #24]
 8007650:	f001 fed0 	bl	80093f4 <__pow5mult>
 8007654:	9006      	str	r0, [sp, #24]
 8007656:	2800      	cmp	r0, #0
 8007658:	f43f ae91 	beq.w	800737e <_strtod_l+0x47e>
 800765c:	2c00      	cmp	r4, #0
 800765e:	dd08      	ble.n	8007672 <_strtod_l+0x772>
 8007660:	4622      	mov	r2, r4
 8007662:	4650      	mov	r0, sl
 8007664:	9906      	ldr	r1, [sp, #24]
 8007666:	f001 ff1f 	bl	80094a8 <__lshift>
 800766a:	9006      	str	r0, [sp, #24]
 800766c:	2800      	cmp	r0, #0
 800766e:	f43f ae86 	beq.w	800737e <_strtod_l+0x47e>
 8007672:	2e00      	cmp	r6, #0
 8007674:	dd08      	ble.n	8007688 <_strtod_l+0x788>
 8007676:	4632      	mov	r2, r6
 8007678:	4650      	mov	r0, sl
 800767a:	9904      	ldr	r1, [sp, #16]
 800767c:	f001 ff14 	bl	80094a8 <__lshift>
 8007680:	9004      	str	r0, [sp, #16]
 8007682:	2800      	cmp	r0, #0
 8007684:	f43f ae7b 	beq.w	800737e <_strtod_l+0x47e>
 8007688:	4650      	mov	r0, sl
 800768a:	9a06      	ldr	r2, [sp, #24]
 800768c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800768e:	f001 ff97 	bl	80095c0 <__mdiff>
 8007692:	4683      	mov	fp, r0
 8007694:	2800      	cmp	r0, #0
 8007696:	f43f ae72 	beq.w	800737e <_strtod_l+0x47e>
 800769a:	2400      	movs	r4, #0
 800769c:	68c3      	ldr	r3, [r0, #12]
 800769e:	9904      	ldr	r1, [sp, #16]
 80076a0:	60c4      	str	r4, [r0, #12]
 80076a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80076a4:	f001 ff70 	bl	8009588 <__mcmp>
 80076a8:	42a0      	cmp	r0, r4
 80076aa:	da6b      	bge.n	8007784 <_strtod_l+0x884>
 80076ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076ae:	ea53 0308 	orrs.w	r3, r3, r8
 80076b2:	f040 8091 	bne.w	80077d8 <_strtod_l+0x8d8>
 80076b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f040 808c 	bne.w	80077d8 <_strtod_l+0x8d8>
 80076c0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80076c4:	0d1b      	lsrs	r3, r3, #20
 80076c6:	051b      	lsls	r3, r3, #20
 80076c8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80076cc:	f240 8084 	bls.w	80077d8 <_strtod_l+0x8d8>
 80076d0:	f8db 3014 	ldr.w	r3, [fp, #20]
 80076d4:	b91b      	cbnz	r3, 80076de <_strtod_l+0x7de>
 80076d6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80076da:	2b01      	cmp	r3, #1
 80076dc:	dd7c      	ble.n	80077d8 <_strtod_l+0x8d8>
 80076de:	4659      	mov	r1, fp
 80076e0:	2201      	movs	r2, #1
 80076e2:	4650      	mov	r0, sl
 80076e4:	f001 fee0 	bl	80094a8 <__lshift>
 80076e8:	9904      	ldr	r1, [sp, #16]
 80076ea:	4683      	mov	fp, r0
 80076ec:	f001 ff4c 	bl	8009588 <__mcmp>
 80076f0:	2800      	cmp	r0, #0
 80076f2:	dd71      	ble.n	80077d8 <_strtod_l+0x8d8>
 80076f4:	9905      	ldr	r1, [sp, #20]
 80076f6:	464b      	mov	r3, r9
 80076f8:	4a20      	ldr	r2, [pc, #128]	; (800777c <_strtod_l+0x87c>)
 80076fa:	2900      	cmp	r1, #0
 80076fc:	f000 808c 	beq.w	8007818 <_strtod_l+0x918>
 8007700:	ea02 0109 	and.w	r1, r2, r9
 8007704:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007708:	f300 8086 	bgt.w	8007818 <_strtod_l+0x918>
 800770c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007710:	f77f aeaa 	ble.w	8007468 <_strtod_l+0x568>
 8007714:	4640      	mov	r0, r8
 8007716:	4649      	mov	r1, r9
 8007718:	4b19      	ldr	r3, [pc, #100]	; (8007780 <_strtod_l+0x880>)
 800771a:	2200      	movs	r2, #0
 800771c:	f7f8 fedc 	bl	80004d8 <__aeabi_dmul>
 8007720:	460b      	mov	r3, r1
 8007722:	4303      	orrs	r3, r0
 8007724:	bf08      	it	eq
 8007726:	2322      	moveq	r3, #34	; 0x22
 8007728:	4680      	mov	r8, r0
 800772a:	4689      	mov	r9, r1
 800772c:	bf08      	it	eq
 800772e:	f8ca 3000 	streq.w	r3, [sl]
 8007732:	e62f      	b.n	8007394 <_strtod_l+0x494>
 8007734:	f04f 32ff 	mov.w	r2, #4294967295
 8007738:	fa02 f303 	lsl.w	r3, r2, r3
 800773c:	ea03 0808 	and.w	r8, r3, r8
 8007740:	e6e0      	b.n	8007504 <_strtod_l+0x604>
 8007742:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8007746:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800774a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800774e:	35e2      	adds	r5, #226	; 0xe2
 8007750:	fa07 f505 	lsl.w	r5, r7, r5
 8007754:	970f      	str	r7, [sp, #60]	; 0x3c
 8007756:	e747      	b.n	80075e8 <_strtod_l+0x6e8>
 8007758:	2301      	movs	r3, #1
 800775a:	2500      	movs	r5, #0
 800775c:	930f      	str	r3, [sp, #60]	; 0x3c
 800775e:	e743      	b.n	80075e8 <_strtod_l+0x6e8>
 8007760:	463a      	mov	r2, r7
 8007762:	4650      	mov	r0, sl
 8007764:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007766:	f001 fe9f 	bl	80094a8 <__lshift>
 800776a:	901a      	str	r0, [sp, #104]	; 0x68
 800776c:	2800      	cmp	r0, #0
 800776e:	f47f af69 	bne.w	8007644 <_strtod_l+0x744>
 8007772:	e604      	b.n	800737e <_strtod_l+0x47e>
 8007774:	0800aa98 	.word	0x0800aa98
 8007778:	fffffc02 	.word	0xfffffc02
 800777c:	7ff00000 	.word	0x7ff00000
 8007780:	39500000 	.word	0x39500000
 8007784:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007788:	d165      	bne.n	8007856 <_strtod_l+0x956>
 800778a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800778c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007790:	b35a      	cbz	r2, 80077ea <_strtod_l+0x8ea>
 8007792:	4a99      	ldr	r2, [pc, #612]	; (80079f8 <_strtod_l+0xaf8>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d12b      	bne.n	80077f0 <_strtod_l+0x8f0>
 8007798:	9b05      	ldr	r3, [sp, #20]
 800779a:	4641      	mov	r1, r8
 800779c:	b303      	cbz	r3, 80077e0 <_strtod_l+0x8e0>
 800779e:	464a      	mov	r2, r9
 80077a0:	4b96      	ldr	r3, [pc, #600]	; (80079fc <_strtod_l+0xafc>)
 80077a2:	4013      	ands	r3, r2
 80077a4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077a8:	f04f 32ff 	mov.w	r2, #4294967295
 80077ac:	d81b      	bhi.n	80077e6 <_strtod_l+0x8e6>
 80077ae:	0d1b      	lsrs	r3, r3, #20
 80077b0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80077b4:	fa02 f303 	lsl.w	r3, r2, r3
 80077b8:	4299      	cmp	r1, r3
 80077ba:	d119      	bne.n	80077f0 <_strtod_l+0x8f0>
 80077bc:	4b90      	ldr	r3, [pc, #576]	; (8007a00 <_strtod_l+0xb00>)
 80077be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d102      	bne.n	80077ca <_strtod_l+0x8ca>
 80077c4:	3101      	adds	r1, #1
 80077c6:	f43f adda 	beq.w	800737e <_strtod_l+0x47e>
 80077ca:	f04f 0800 	mov.w	r8, #0
 80077ce:	4b8b      	ldr	r3, [pc, #556]	; (80079fc <_strtod_l+0xafc>)
 80077d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077d2:	401a      	ands	r2, r3
 80077d4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80077d8:	9b05      	ldr	r3, [sp, #20]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d19a      	bne.n	8007714 <_strtod_l+0x814>
 80077de:	e5d9      	b.n	8007394 <_strtod_l+0x494>
 80077e0:	f04f 33ff 	mov.w	r3, #4294967295
 80077e4:	e7e8      	b.n	80077b8 <_strtod_l+0x8b8>
 80077e6:	4613      	mov	r3, r2
 80077e8:	e7e6      	b.n	80077b8 <_strtod_l+0x8b8>
 80077ea:	ea53 0308 	orrs.w	r3, r3, r8
 80077ee:	d081      	beq.n	80076f4 <_strtod_l+0x7f4>
 80077f0:	b1e5      	cbz	r5, 800782c <_strtod_l+0x92c>
 80077f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077f4:	421d      	tst	r5, r3
 80077f6:	d0ef      	beq.n	80077d8 <_strtod_l+0x8d8>
 80077f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077fa:	4640      	mov	r0, r8
 80077fc:	4649      	mov	r1, r9
 80077fe:	9a05      	ldr	r2, [sp, #20]
 8007800:	b1c3      	cbz	r3, 8007834 <_strtod_l+0x934>
 8007802:	f7ff fb59 	bl	8006eb8 <sulp>
 8007806:	4602      	mov	r2, r0
 8007808:	460b      	mov	r3, r1
 800780a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800780e:	f7f8 fcad 	bl	800016c <__adddf3>
 8007812:	4680      	mov	r8, r0
 8007814:	4689      	mov	r9, r1
 8007816:	e7df      	b.n	80077d8 <_strtod_l+0x8d8>
 8007818:	4013      	ands	r3, r2
 800781a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800781e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007822:	f04f 38ff 	mov.w	r8, #4294967295
 8007826:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800782a:	e7d5      	b.n	80077d8 <_strtod_l+0x8d8>
 800782c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800782e:	ea13 0f08 	tst.w	r3, r8
 8007832:	e7e0      	b.n	80077f6 <_strtod_l+0x8f6>
 8007834:	f7ff fb40 	bl	8006eb8 <sulp>
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007840:	f7f8 fc92 	bl	8000168 <__aeabi_dsub>
 8007844:	2200      	movs	r2, #0
 8007846:	2300      	movs	r3, #0
 8007848:	4680      	mov	r8, r0
 800784a:	4689      	mov	r9, r1
 800784c:	f7f9 f8ac 	bl	80009a8 <__aeabi_dcmpeq>
 8007850:	2800      	cmp	r0, #0
 8007852:	d0c1      	beq.n	80077d8 <_strtod_l+0x8d8>
 8007854:	e608      	b.n	8007468 <_strtod_l+0x568>
 8007856:	4658      	mov	r0, fp
 8007858:	9904      	ldr	r1, [sp, #16]
 800785a:	f002 f813 	bl	8009884 <__ratio>
 800785e:	2200      	movs	r2, #0
 8007860:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007864:	4606      	mov	r6, r0
 8007866:	460f      	mov	r7, r1
 8007868:	f7f9 f8b2 	bl	80009d0 <__aeabi_dcmple>
 800786c:	2800      	cmp	r0, #0
 800786e:	d070      	beq.n	8007952 <_strtod_l+0xa52>
 8007870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007872:	2b00      	cmp	r3, #0
 8007874:	d042      	beq.n	80078fc <_strtod_l+0x9fc>
 8007876:	2600      	movs	r6, #0
 8007878:	4f62      	ldr	r7, [pc, #392]	; (8007a04 <_strtod_l+0xb04>)
 800787a:	4d62      	ldr	r5, [pc, #392]	; (8007a04 <_strtod_l+0xb04>)
 800787c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800787e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007882:	0d1b      	lsrs	r3, r3, #20
 8007884:	051b      	lsls	r3, r3, #20
 8007886:	930f      	str	r3, [sp, #60]	; 0x3c
 8007888:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800788a:	4b5f      	ldr	r3, [pc, #380]	; (8007a08 <_strtod_l+0xb08>)
 800788c:	429a      	cmp	r2, r3
 800788e:	f040 80c3 	bne.w	8007a18 <_strtod_l+0xb18>
 8007892:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007894:	4640      	mov	r0, r8
 8007896:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800789a:	4649      	mov	r1, r9
 800789c:	f001 ff1c 	bl	80096d8 <__ulp>
 80078a0:	4602      	mov	r2, r0
 80078a2:	460b      	mov	r3, r1
 80078a4:	4630      	mov	r0, r6
 80078a6:	4639      	mov	r1, r7
 80078a8:	f7f8 fe16 	bl	80004d8 <__aeabi_dmul>
 80078ac:	4642      	mov	r2, r8
 80078ae:	464b      	mov	r3, r9
 80078b0:	f7f8 fc5c 	bl	800016c <__adddf3>
 80078b4:	460b      	mov	r3, r1
 80078b6:	4951      	ldr	r1, [pc, #324]	; (80079fc <_strtod_l+0xafc>)
 80078b8:	4a54      	ldr	r2, [pc, #336]	; (8007a0c <_strtod_l+0xb0c>)
 80078ba:	4019      	ands	r1, r3
 80078bc:	4291      	cmp	r1, r2
 80078be:	4680      	mov	r8, r0
 80078c0:	d95d      	bls.n	800797e <_strtod_l+0xa7e>
 80078c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078c4:	4b4e      	ldr	r3, [pc, #312]	; (8007a00 <_strtod_l+0xb00>)
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d103      	bne.n	80078d2 <_strtod_l+0x9d2>
 80078ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078cc:	3301      	adds	r3, #1
 80078ce:	f43f ad56 	beq.w	800737e <_strtod_l+0x47e>
 80078d2:	f04f 38ff 	mov.w	r8, #4294967295
 80078d6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8007a00 <_strtod_l+0xb00>
 80078da:	4650      	mov	r0, sl
 80078dc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80078de:	f001 fbcb 	bl	8009078 <_Bfree>
 80078e2:	4650      	mov	r0, sl
 80078e4:	9906      	ldr	r1, [sp, #24]
 80078e6:	f001 fbc7 	bl	8009078 <_Bfree>
 80078ea:	4650      	mov	r0, sl
 80078ec:	9904      	ldr	r1, [sp, #16]
 80078ee:	f001 fbc3 	bl	8009078 <_Bfree>
 80078f2:	4659      	mov	r1, fp
 80078f4:	4650      	mov	r0, sl
 80078f6:	f001 fbbf 	bl	8009078 <_Bfree>
 80078fa:	e627      	b.n	800754c <_strtod_l+0x64c>
 80078fc:	f1b8 0f00 	cmp.w	r8, #0
 8007900:	d119      	bne.n	8007936 <_strtod_l+0xa36>
 8007902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007908:	b9e3      	cbnz	r3, 8007944 <_strtod_l+0xa44>
 800790a:	2200      	movs	r2, #0
 800790c:	4630      	mov	r0, r6
 800790e:	4639      	mov	r1, r7
 8007910:	4b3c      	ldr	r3, [pc, #240]	; (8007a04 <_strtod_l+0xb04>)
 8007912:	f7f9 f853 	bl	80009bc <__aeabi_dcmplt>
 8007916:	b9c8      	cbnz	r0, 800794c <_strtod_l+0xa4c>
 8007918:	2200      	movs	r2, #0
 800791a:	4630      	mov	r0, r6
 800791c:	4639      	mov	r1, r7
 800791e:	4b3c      	ldr	r3, [pc, #240]	; (8007a10 <_strtod_l+0xb10>)
 8007920:	f7f8 fdda 	bl	80004d8 <__aeabi_dmul>
 8007924:	4604      	mov	r4, r0
 8007926:	460d      	mov	r5, r1
 8007928:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800792c:	9416      	str	r4, [sp, #88]	; 0x58
 800792e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007930:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8007934:	e7a2      	b.n	800787c <_strtod_l+0x97c>
 8007936:	f1b8 0f01 	cmp.w	r8, #1
 800793a:	d103      	bne.n	8007944 <_strtod_l+0xa44>
 800793c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800793e:	2b00      	cmp	r3, #0
 8007940:	f43f ad92 	beq.w	8007468 <_strtod_l+0x568>
 8007944:	2600      	movs	r6, #0
 8007946:	2400      	movs	r4, #0
 8007948:	4f32      	ldr	r7, [pc, #200]	; (8007a14 <_strtod_l+0xb14>)
 800794a:	e796      	b.n	800787a <_strtod_l+0x97a>
 800794c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800794e:	4d30      	ldr	r5, [pc, #192]	; (8007a10 <_strtod_l+0xb10>)
 8007950:	e7ea      	b.n	8007928 <_strtod_l+0xa28>
 8007952:	4b2f      	ldr	r3, [pc, #188]	; (8007a10 <_strtod_l+0xb10>)
 8007954:	2200      	movs	r2, #0
 8007956:	4630      	mov	r0, r6
 8007958:	4639      	mov	r1, r7
 800795a:	f7f8 fdbd 	bl	80004d8 <__aeabi_dmul>
 800795e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007960:	4604      	mov	r4, r0
 8007962:	460d      	mov	r5, r1
 8007964:	b933      	cbnz	r3, 8007974 <_strtod_l+0xa74>
 8007966:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800796a:	9010      	str	r0, [sp, #64]	; 0x40
 800796c:	9311      	str	r3, [sp, #68]	; 0x44
 800796e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007972:	e783      	b.n	800787c <_strtod_l+0x97c>
 8007974:	4602      	mov	r2, r0
 8007976:	460b      	mov	r3, r1
 8007978:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800797c:	e7f7      	b.n	800796e <_strtod_l+0xa6e>
 800797e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007982:	9b05      	ldr	r3, [sp, #20]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1a8      	bne.n	80078da <_strtod_l+0x9da>
 8007988:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800798c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800798e:	0d1b      	lsrs	r3, r3, #20
 8007990:	051b      	lsls	r3, r3, #20
 8007992:	429a      	cmp	r2, r3
 8007994:	d1a1      	bne.n	80078da <_strtod_l+0x9da>
 8007996:	4620      	mov	r0, r4
 8007998:	4629      	mov	r1, r5
 800799a:	f7f9 fbff 	bl	800119c <__aeabi_d2lz>
 800799e:	f7f8 fd6d 	bl	800047c <__aeabi_l2d>
 80079a2:	4602      	mov	r2, r0
 80079a4:	460b      	mov	r3, r1
 80079a6:	4620      	mov	r0, r4
 80079a8:	4629      	mov	r1, r5
 80079aa:	f7f8 fbdd 	bl	8000168 <__aeabi_dsub>
 80079ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80079b4:	ea43 0308 	orr.w	r3, r3, r8
 80079b8:	4313      	orrs	r3, r2
 80079ba:	4604      	mov	r4, r0
 80079bc:	460d      	mov	r5, r1
 80079be:	d066      	beq.n	8007a8e <_strtod_l+0xb8e>
 80079c0:	a309      	add	r3, pc, #36	; (adr r3, 80079e8 <_strtod_l+0xae8>)
 80079c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c6:	f7f8 fff9 	bl	80009bc <__aeabi_dcmplt>
 80079ca:	2800      	cmp	r0, #0
 80079cc:	f47f ace2 	bne.w	8007394 <_strtod_l+0x494>
 80079d0:	a307      	add	r3, pc, #28	; (adr r3, 80079f0 <_strtod_l+0xaf0>)
 80079d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d6:	4620      	mov	r0, r4
 80079d8:	4629      	mov	r1, r5
 80079da:	f7f9 f80d 	bl	80009f8 <__aeabi_dcmpgt>
 80079de:	2800      	cmp	r0, #0
 80079e0:	f43f af7b 	beq.w	80078da <_strtod_l+0x9da>
 80079e4:	e4d6      	b.n	8007394 <_strtod_l+0x494>
 80079e6:	bf00      	nop
 80079e8:	94a03595 	.word	0x94a03595
 80079ec:	3fdfffff 	.word	0x3fdfffff
 80079f0:	35afe535 	.word	0x35afe535
 80079f4:	3fe00000 	.word	0x3fe00000
 80079f8:	000fffff 	.word	0x000fffff
 80079fc:	7ff00000 	.word	0x7ff00000
 8007a00:	7fefffff 	.word	0x7fefffff
 8007a04:	3ff00000 	.word	0x3ff00000
 8007a08:	7fe00000 	.word	0x7fe00000
 8007a0c:	7c9fffff 	.word	0x7c9fffff
 8007a10:	3fe00000 	.word	0x3fe00000
 8007a14:	bff00000 	.word	0xbff00000
 8007a18:	9b05      	ldr	r3, [sp, #20]
 8007a1a:	b313      	cbz	r3, 8007a62 <_strtod_l+0xb62>
 8007a1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a1e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a22:	d81e      	bhi.n	8007a62 <_strtod_l+0xb62>
 8007a24:	a326      	add	r3, pc, #152	; (adr r3, 8007ac0 <_strtod_l+0xbc0>)
 8007a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	f7f8 ffcf 	bl	80009d0 <__aeabi_dcmple>
 8007a32:	b190      	cbz	r0, 8007a5a <_strtod_l+0xb5a>
 8007a34:	4629      	mov	r1, r5
 8007a36:	4620      	mov	r0, r4
 8007a38:	f7f9 f826 	bl	8000a88 <__aeabi_d2uiz>
 8007a3c:	2801      	cmp	r0, #1
 8007a3e:	bf38      	it	cc
 8007a40:	2001      	movcc	r0, #1
 8007a42:	f7f8 fccf 	bl	80003e4 <__aeabi_ui2d>
 8007a46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a48:	4604      	mov	r4, r0
 8007a4a:	460d      	mov	r5, r1
 8007a4c:	b9d3      	cbnz	r3, 8007a84 <_strtod_l+0xb84>
 8007a4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a52:	9012      	str	r0, [sp, #72]	; 0x48
 8007a54:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a56:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007a5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a5c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007a60:	1a9f      	subs	r7, r3, r2
 8007a62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007a66:	f001 fe37 	bl	80096d8 <__ulp>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	4630      	mov	r0, r6
 8007a70:	4639      	mov	r1, r7
 8007a72:	f7f8 fd31 	bl	80004d8 <__aeabi_dmul>
 8007a76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007a7a:	f7f8 fb77 	bl	800016c <__adddf3>
 8007a7e:	4680      	mov	r8, r0
 8007a80:	4689      	mov	r9, r1
 8007a82:	e77e      	b.n	8007982 <_strtod_l+0xa82>
 8007a84:	4602      	mov	r2, r0
 8007a86:	460b      	mov	r3, r1
 8007a88:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007a8c:	e7e3      	b.n	8007a56 <_strtod_l+0xb56>
 8007a8e:	a30e      	add	r3, pc, #56	; (adr r3, 8007ac8 <_strtod_l+0xbc8>)
 8007a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a94:	f7f8 ff92 	bl	80009bc <__aeabi_dcmplt>
 8007a98:	e7a1      	b.n	80079de <_strtod_l+0xade>
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	930a      	str	r3, [sp, #40]	; 0x28
 8007a9e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007aa0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007aa2:	6013      	str	r3, [r2, #0]
 8007aa4:	f7ff ba71 	b.w	8006f8a <_strtod_l+0x8a>
 8007aa8:	2a65      	cmp	r2, #101	; 0x65
 8007aaa:	f43f ab63 	beq.w	8007174 <_strtod_l+0x274>
 8007aae:	2a45      	cmp	r2, #69	; 0x45
 8007ab0:	f43f ab60 	beq.w	8007174 <_strtod_l+0x274>
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	f7ff bb95 	b.w	80071e4 <_strtod_l+0x2e4>
 8007aba:	bf00      	nop
 8007abc:	f3af 8000 	nop.w
 8007ac0:	ffc00000 	.word	0xffc00000
 8007ac4:	41dfffff 	.word	0x41dfffff
 8007ac8:	94a03595 	.word	0x94a03595
 8007acc:	3fcfffff 	.word	0x3fcfffff

08007ad0 <_strtod_r>:
 8007ad0:	4b01      	ldr	r3, [pc, #4]	; (8007ad8 <_strtod_r+0x8>)
 8007ad2:	f7ff ba15 	b.w	8006f00 <_strtod_l>
 8007ad6:	bf00      	nop
 8007ad8:	20000078 	.word	0x20000078

08007adc <_strtol_l.constprop.0>:
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ae2:	4680      	mov	r8, r0
 8007ae4:	d001      	beq.n	8007aea <_strtol_l.constprop.0+0xe>
 8007ae6:	2b24      	cmp	r3, #36	; 0x24
 8007ae8:	d906      	bls.n	8007af8 <_strtol_l.constprop.0+0x1c>
 8007aea:	f7fe fa17 	bl	8005f1c <__errno>
 8007aee:	2316      	movs	r3, #22
 8007af0:	6003      	str	r3, [r0, #0]
 8007af2:	2000      	movs	r0, #0
 8007af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af8:	460d      	mov	r5, r1
 8007afa:	4f35      	ldr	r7, [pc, #212]	; (8007bd0 <_strtol_l.constprop.0+0xf4>)
 8007afc:	4628      	mov	r0, r5
 8007afe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b02:	5de6      	ldrb	r6, [r4, r7]
 8007b04:	f016 0608 	ands.w	r6, r6, #8
 8007b08:	d1f8      	bne.n	8007afc <_strtol_l.constprop.0+0x20>
 8007b0a:	2c2d      	cmp	r4, #45	; 0x2d
 8007b0c:	d12f      	bne.n	8007b6e <_strtol_l.constprop.0+0x92>
 8007b0e:	2601      	movs	r6, #1
 8007b10:	782c      	ldrb	r4, [r5, #0]
 8007b12:	1c85      	adds	r5, r0, #2
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d057      	beq.n	8007bc8 <_strtol_l.constprop.0+0xec>
 8007b18:	2b10      	cmp	r3, #16
 8007b1a:	d109      	bne.n	8007b30 <_strtol_l.constprop.0+0x54>
 8007b1c:	2c30      	cmp	r4, #48	; 0x30
 8007b1e:	d107      	bne.n	8007b30 <_strtol_l.constprop.0+0x54>
 8007b20:	7828      	ldrb	r0, [r5, #0]
 8007b22:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007b26:	2858      	cmp	r0, #88	; 0x58
 8007b28:	d149      	bne.n	8007bbe <_strtol_l.constprop.0+0xe2>
 8007b2a:	2310      	movs	r3, #16
 8007b2c:	786c      	ldrb	r4, [r5, #1]
 8007b2e:	3502      	adds	r5, #2
 8007b30:	2700      	movs	r7, #0
 8007b32:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8007b36:	f10e 3eff 	add.w	lr, lr, #4294967295
 8007b3a:	fbbe f9f3 	udiv	r9, lr, r3
 8007b3e:	4638      	mov	r0, r7
 8007b40:	fb03 ea19 	mls	sl, r3, r9, lr
 8007b44:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007b48:	f1bc 0f09 	cmp.w	ip, #9
 8007b4c:	d814      	bhi.n	8007b78 <_strtol_l.constprop.0+0x9c>
 8007b4e:	4664      	mov	r4, ip
 8007b50:	42a3      	cmp	r3, r4
 8007b52:	dd22      	ble.n	8007b9a <_strtol_l.constprop.0+0xbe>
 8007b54:	2f00      	cmp	r7, #0
 8007b56:	db1d      	blt.n	8007b94 <_strtol_l.constprop.0+0xb8>
 8007b58:	4581      	cmp	r9, r0
 8007b5a:	d31b      	bcc.n	8007b94 <_strtol_l.constprop.0+0xb8>
 8007b5c:	d101      	bne.n	8007b62 <_strtol_l.constprop.0+0x86>
 8007b5e:	45a2      	cmp	sl, r4
 8007b60:	db18      	blt.n	8007b94 <_strtol_l.constprop.0+0xb8>
 8007b62:	2701      	movs	r7, #1
 8007b64:	fb00 4003 	mla	r0, r0, r3, r4
 8007b68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b6c:	e7ea      	b.n	8007b44 <_strtol_l.constprop.0+0x68>
 8007b6e:	2c2b      	cmp	r4, #43	; 0x2b
 8007b70:	bf04      	itt	eq
 8007b72:	782c      	ldrbeq	r4, [r5, #0]
 8007b74:	1c85      	addeq	r5, r0, #2
 8007b76:	e7cd      	b.n	8007b14 <_strtol_l.constprop.0+0x38>
 8007b78:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007b7c:	f1bc 0f19 	cmp.w	ip, #25
 8007b80:	d801      	bhi.n	8007b86 <_strtol_l.constprop.0+0xaa>
 8007b82:	3c37      	subs	r4, #55	; 0x37
 8007b84:	e7e4      	b.n	8007b50 <_strtol_l.constprop.0+0x74>
 8007b86:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007b8a:	f1bc 0f19 	cmp.w	ip, #25
 8007b8e:	d804      	bhi.n	8007b9a <_strtol_l.constprop.0+0xbe>
 8007b90:	3c57      	subs	r4, #87	; 0x57
 8007b92:	e7dd      	b.n	8007b50 <_strtol_l.constprop.0+0x74>
 8007b94:	f04f 37ff 	mov.w	r7, #4294967295
 8007b98:	e7e6      	b.n	8007b68 <_strtol_l.constprop.0+0x8c>
 8007b9a:	2f00      	cmp	r7, #0
 8007b9c:	da07      	bge.n	8007bae <_strtol_l.constprop.0+0xd2>
 8007b9e:	2322      	movs	r3, #34	; 0x22
 8007ba0:	4670      	mov	r0, lr
 8007ba2:	f8c8 3000 	str.w	r3, [r8]
 8007ba6:	2a00      	cmp	r2, #0
 8007ba8:	d0a4      	beq.n	8007af4 <_strtol_l.constprop.0+0x18>
 8007baa:	1e69      	subs	r1, r5, #1
 8007bac:	e005      	b.n	8007bba <_strtol_l.constprop.0+0xde>
 8007bae:	b106      	cbz	r6, 8007bb2 <_strtol_l.constprop.0+0xd6>
 8007bb0:	4240      	negs	r0, r0
 8007bb2:	2a00      	cmp	r2, #0
 8007bb4:	d09e      	beq.n	8007af4 <_strtol_l.constprop.0+0x18>
 8007bb6:	2f00      	cmp	r7, #0
 8007bb8:	d1f7      	bne.n	8007baa <_strtol_l.constprop.0+0xce>
 8007bba:	6011      	str	r1, [r2, #0]
 8007bbc:	e79a      	b.n	8007af4 <_strtol_l.constprop.0+0x18>
 8007bbe:	2430      	movs	r4, #48	; 0x30
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1b5      	bne.n	8007b30 <_strtol_l.constprop.0+0x54>
 8007bc4:	2308      	movs	r3, #8
 8007bc6:	e7b3      	b.n	8007b30 <_strtol_l.constprop.0+0x54>
 8007bc8:	2c30      	cmp	r4, #48	; 0x30
 8007bca:	d0a9      	beq.n	8007b20 <_strtol_l.constprop.0+0x44>
 8007bcc:	230a      	movs	r3, #10
 8007bce:	e7af      	b.n	8007b30 <_strtol_l.constprop.0+0x54>
 8007bd0:	0800aac1 	.word	0x0800aac1

08007bd4 <_strtol_r>:
 8007bd4:	f7ff bf82 	b.w	8007adc <_strtol_l.constprop.0>

08007bd8 <quorem>:
 8007bd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bdc:	6903      	ldr	r3, [r0, #16]
 8007bde:	690c      	ldr	r4, [r1, #16]
 8007be0:	4607      	mov	r7, r0
 8007be2:	42a3      	cmp	r3, r4
 8007be4:	f2c0 8082 	blt.w	8007cec <quorem+0x114>
 8007be8:	3c01      	subs	r4, #1
 8007bea:	f100 0514 	add.w	r5, r0, #20
 8007bee:	f101 0814 	add.w	r8, r1, #20
 8007bf2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bf6:	9301      	str	r3, [sp, #4]
 8007bf8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007bfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c00:	3301      	adds	r3, #1
 8007c02:	429a      	cmp	r2, r3
 8007c04:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007c0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c10:	d331      	bcc.n	8007c76 <quorem+0x9e>
 8007c12:	f04f 0e00 	mov.w	lr, #0
 8007c16:	4640      	mov	r0, r8
 8007c18:	46ac      	mov	ip, r5
 8007c1a:	46f2      	mov	sl, lr
 8007c1c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007c20:	b293      	uxth	r3, r2
 8007c22:	fb06 e303 	mla	r3, r6, r3, lr
 8007c26:	0c12      	lsrs	r2, r2, #16
 8007c28:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	fb06 e202 	mla	r2, r6, r2, lr
 8007c32:	ebaa 0303 	sub.w	r3, sl, r3
 8007c36:	f8dc a000 	ldr.w	sl, [ip]
 8007c3a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007c3e:	fa1f fa8a 	uxth.w	sl, sl
 8007c42:	4453      	add	r3, sl
 8007c44:	f8dc a000 	ldr.w	sl, [ip]
 8007c48:	b292      	uxth	r2, r2
 8007c4a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007c4e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c58:	4581      	cmp	r9, r0
 8007c5a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007c5e:	f84c 3b04 	str.w	r3, [ip], #4
 8007c62:	d2db      	bcs.n	8007c1c <quorem+0x44>
 8007c64:	f855 300b 	ldr.w	r3, [r5, fp]
 8007c68:	b92b      	cbnz	r3, 8007c76 <quorem+0x9e>
 8007c6a:	9b01      	ldr	r3, [sp, #4]
 8007c6c:	3b04      	subs	r3, #4
 8007c6e:	429d      	cmp	r5, r3
 8007c70:	461a      	mov	r2, r3
 8007c72:	d32f      	bcc.n	8007cd4 <quorem+0xfc>
 8007c74:	613c      	str	r4, [r7, #16]
 8007c76:	4638      	mov	r0, r7
 8007c78:	f001 fc86 	bl	8009588 <__mcmp>
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	db25      	blt.n	8007ccc <quorem+0xf4>
 8007c80:	4628      	mov	r0, r5
 8007c82:	f04f 0c00 	mov.w	ip, #0
 8007c86:	3601      	adds	r6, #1
 8007c88:	f858 1b04 	ldr.w	r1, [r8], #4
 8007c8c:	f8d0 e000 	ldr.w	lr, [r0]
 8007c90:	b28b      	uxth	r3, r1
 8007c92:	ebac 0303 	sub.w	r3, ip, r3
 8007c96:	fa1f f28e 	uxth.w	r2, lr
 8007c9a:	4413      	add	r3, r2
 8007c9c:	0c0a      	lsrs	r2, r1, #16
 8007c9e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007ca2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cac:	45c1      	cmp	r9, r8
 8007cae:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007cb2:	f840 3b04 	str.w	r3, [r0], #4
 8007cb6:	d2e7      	bcs.n	8007c88 <quorem+0xb0>
 8007cb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cbc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cc0:	b922      	cbnz	r2, 8007ccc <quorem+0xf4>
 8007cc2:	3b04      	subs	r3, #4
 8007cc4:	429d      	cmp	r5, r3
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	d30a      	bcc.n	8007ce0 <quorem+0x108>
 8007cca:	613c      	str	r4, [r7, #16]
 8007ccc:	4630      	mov	r0, r6
 8007cce:	b003      	add	sp, #12
 8007cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cd4:	6812      	ldr	r2, [r2, #0]
 8007cd6:	3b04      	subs	r3, #4
 8007cd8:	2a00      	cmp	r2, #0
 8007cda:	d1cb      	bne.n	8007c74 <quorem+0x9c>
 8007cdc:	3c01      	subs	r4, #1
 8007cde:	e7c6      	b.n	8007c6e <quorem+0x96>
 8007ce0:	6812      	ldr	r2, [r2, #0]
 8007ce2:	3b04      	subs	r3, #4
 8007ce4:	2a00      	cmp	r2, #0
 8007ce6:	d1f0      	bne.n	8007cca <quorem+0xf2>
 8007ce8:	3c01      	subs	r4, #1
 8007cea:	e7eb      	b.n	8007cc4 <quorem+0xec>
 8007cec:	2000      	movs	r0, #0
 8007cee:	e7ee      	b.n	8007cce <quorem+0xf6>

08007cf0 <_dtoa_r>:
 8007cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf4:	4616      	mov	r6, r2
 8007cf6:	461f      	mov	r7, r3
 8007cf8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007cfa:	b099      	sub	sp, #100	; 0x64
 8007cfc:	4605      	mov	r5, r0
 8007cfe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007d02:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007d06:	b974      	cbnz	r4, 8007d26 <_dtoa_r+0x36>
 8007d08:	2010      	movs	r0, #16
 8007d0a:	f7fe f931 	bl	8005f70 <malloc>
 8007d0e:	4602      	mov	r2, r0
 8007d10:	6268      	str	r0, [r5, #36]	; 0x24
 8007d12:	b920      	cbnz	r0, 8007d1e <_dtoa_r+0x2e>
 8007d14:	21ea      	movs	r1, #234	; 0xea
 8007d16:	4ba8      	ldr	r3, [pc, #672]	; (8007fb8 <_dtoa_r+0x2c8>)
 8007d18:	48a8      	ldr	r0, [pc, #672]	; (8007fbc <_dtoa_r+0x2cc>)
 8007d1a:	f001 ffbd 	bl	8009c98 <__assert_func>
 8007d1e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d22:	6004      	str	r4, [r0, #0]
 8007d24:	60c4      	str	r4, [r0, #12]
 8007d26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007d28:	6819      	ldr	r1, [r3, #0]
 8007d2a:	b151      	cbz	r1, 8007d42 <_dtoa_r+0x52>
 8007d2c:	685a      	ldr	r2, [r3, #4]
 8007d2e:	2301      	movs	r3, #1
 8007d30:	4093      	lsls	r3, r2
 8007d32:	604a      	str	r2, [r1, #4]
 8007d34:	608b      	str	r3, [r1, #8]
 8007d36:	4628      	mov	r0, r5
 8007d38:	f001 f99e 	bl	8009078 <_Bfree>
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007d40:	601a      	str	r2, [r3, #0]
 8007d42:	1e3b      	subs	r3, r7, #0
 8007d44:	bfaf      	iteee	ge
 8007d46:	2300      	movge	r3, #0
 8007d48:	2201      	movlt	r2, #1
 8007d4a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007d4e:	9305      	strlt	r3, [sp, #20]
 8007d50:	bfa8      	it	ge
 8007d52:	f8c8 3000 	strge.w	r3, [r8]
 8007d56:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007d5a:	4b99      	ldr	r3, [pc, #612]	; (8007fc0 <_dtoa_r+0x2d0>)
 8007d5c:	bfb8      	it	lt
 8007d5e:	f8c8 2000 	strlt.w	r2, [r8]
 8007d62:	ea33 0309 	bics.w	r3, r3, r9
 8007d66:	d119      	bne.n	8007d9c <_dtoa_r+0xac>
 8007d68:	f242 730f 	movw	r3, #9999	; 0x270f
 8007d6c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007d6e:	6013      	str	r3, [r2, #0]
 8007d70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d74:	4333      	orrs	r3, r6
 8007d76:	f000 857f 	beq.w	8008878 <_dtoa_r+0xb88>
 8007d7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007d7c:	b953      	cbnz	r3, 8007d94 <_dtoa_r+0xa4>
 8007d7e:	4b91      	ldr	r3, [pc, #580]	; (8007fc4 <_dtoa_r+0x2d4>)
 8007d80:	e022      	b.n	8007dc8 <_dtoa_r+0xd8>
 8007d82:	4b91      	ldr	r3, [pc, #580]	; (8007fc8 <_dtoa_r+0x2d8>)
 8007d84:	9303      	str	r3, [sp, #12]
 8007d86:	3308      	adds	r3, #8
 8007d88:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007d8a:	6013      	str	r3, [r2, #0]
 8007d8c:	9803      	ldr	r0, [sp, #12]
 8007d8e:	b019      	add	sp, #100	; 0x64
 8007d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d94:	4b8b      	ldr	r3, [pc, #556]	; (8007fc4 <_dtoa_r+0x2d4>)
 8007d96:	9303      	str	r3, [sp, #12]
 8007d98:	3303      	adds	r3, #3
 8007d9a:	e7f5      	b.n	8007d88 <_dtoa_r+0x98>
 8007d9c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007da0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007da4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007da8:	2200      	movs	r2, #0
 8007daa:	2300      	movs	r3, #0
 8007dac:	f7f8 fdfc 	bl	80009a8 <__aeabi_dcmpeq>
 8007db0:	4680      	mov	r8, r0
 8007db2:	b158      	cbz	r0, 8007dcc <_dtoa_r+0xdc>
 8007db4:	2301      	movs	r3, #1
 8007db6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007db8:	6013      	str	r3, [r2, #0]
 8007dba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	f000 8558 	beq.w	8008872 <_dtoa_r+0xb82>
 8007dc2:	4882      	ldr	r0, [pc, #520]	; (8007fcc <_dtoa_r+0x2dc>)
 8007dc4:	6018      	str	r0, [r3, #0]
 8007dc6:	1e43      	subs	r3, r0, #1
 8007dc8:	9303      	str	r3, [sp, #12]
 8007dca:	e7df      	b.n	8007d8c <_dtoa_r+0x9c>
 8007dcc:	ab16      	add	r3, sp, #88	; 0x58
 8007dce:	9301      	str	r3, [sp, #4]
 8007dd0:	ab17      	add	r3, sp, #92	; 0x5c
 8007dd2:	9300      	str	r3, [sp, #0]
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007dda:	f001 fcf7 	bl	80097cc <__d2b>
 8007dde:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007de2:	4683      	mov	fp, r0
 8007de4:	2c00      	cmp	r4, #0
 8007de6:	d07f      	beq.n	8007ee8 <_dtoa_r+0x1f8>
 8007de8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007dec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007dee:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007df2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007df6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007dfa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007dfe:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007e02:	2200      	movs	r2, #0
 8007e04:	4b72      	ldr	r3, [pc, #456]	; (8007fd0 <_dtoa_r+0x2e0>)
 8007e06:	f7f8 f9af 	bl	8000168 <__aeabi_dsub>
 8007e0a:	a365      	add	r3, pc, #404	; (adr r3, 8007fa0 <_dtoa_r+0x2b0>)
 8007e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e10:	f7f8 fb62 	bl	80004d8 <__aeabi_dmul>
 8007e14:	a364      	add	r3, pc, #400	; (adr r3, 8007fa8 <_dtoa_r+0x2b8>)
 8007e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1a:	f7f8 f9a7 	bl	800016c <__adddf3>
 8007e1e:	4606      	mov	r6, r0
 8007e20:	4620      	mov	r0, r4
 8007e22:	460f      	mov	r7, r1
 8007e24:	f7f8 faee 	bl	8000404 <__aeabi_i2d>
 8007e28:	a361      	add	r3, pc, #388	; (adr r3, 8007fb0 <_dtoa_r+0x2c0>)
 8007e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2e:	f7f8 fb53 	bl	80004d8 <__aeabi_dmul>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	4630      	mov	r0, r6
 8007e38:	4639      	mov	r1, r7
 8007e3a:	f7f8 f997 	bl	800016c <__adddf3>
 8007e3e:	4606      	mov	r6, r0
 8007e40:	460f      	mov	r7, r1
 8007e42:	f7f8 fdf9 	bl	8000a38 <__aeabi_d2iz>
 8007e46:	2200      	movs	r2, #0
 8007e48:	4682      	mov	sl, r0
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	4639      	mov	r1, r7
 8007e50:	f7f8 fdb4 	bl	80009bc <__aeabi_dcmplt>
 8007e54:	b148      	cbz	r0, 8007e6a <_dtoa_r+0x17a>
 8007e56:	4650      	mov	r0, sl
 8007e58:	f7f8 fad4 	bl	8000404 <__aeabi_i2d>
 8007e5c:	4632      	mov	r2, r6
 8007e5e:	463b      	mov	r3, r7
 8007e60:	f7f8 fda2 	bl	80009a8 <__aeabi_dcmpeq>
 8007e64:	b908      	cbnz	r0, 8007e6a <_dtoa_r+0x17a>
 8007e66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e6a:	f1ba 0f16 	cmp.w	sl, #22
 8007e6e:	d858      	bhi.n	8007f22 <_dtoa_r+0x232>
 8007e70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e74:	4b57      	ldr	r3, [pc, #348]	; (8007fd4 <_dtoa_r+0x2e4>)
 8007e76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7e:	f7f8 fd9d 	bl	80009bc <__aeabi_dcmplt>
 8007e82:	2800      	cmp	r0, #0
 8007e84:	d04f      	beq.n	8007f26 <_dtoa_r+0x236>
 8007e86:	2300      	movs	r3, #0
 8007e88:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e8e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007e90:	1b1c      	subs	r4, r3, r4
 8007e92:	1e63      	subs	r3, r4, #1
 8007e94:	9309      	str	r3, [sp, #36]	; 0x24
 8007e96:	bf49      	itett	mi
 8007e98:	f1c4 0301 	rsbmi	r3, r4, #1
 8007e9c:	2300      	movpl	r3, #0
 8007e9e:	9306      	strmi	r3, [sp, #24]
 8007ea0:	2300      	movmi	r3, #0
 8007ea2:	bf54      	ite	pl
 8007ea4:	9306      	strpl	r3, [sp, #24]
 8007ea6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007ea8:	f1ba 0f00 	cmp.w	sl, #0
 8007eac:	db3d      	blt.n	8007f2a <_dtoa_r+0x23a>
 8007eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007eb4:	4453      	add	r3, sl
 8007eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8007eb8:	2300      	movs	r3, #0
 8007eba:	930a      	str	r3, [sp, #40]	; 0x28
 8007ebc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ebe:	2b09      	cmp	r3, #9
 8007ec0:	f200 808c 	bhi.w	8007fdc <_dtoa_r+0x2ec>
 8007ec4:	2b05      	cmp	r3, #5
 8007ec6:	bfc4      	itt	gt
 8007ec8:	3b04      	subgt	r3, #4
 8007eca:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007ecc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ece:	bfc8      	it	gt
 8007ed0:	2400      	movgt	r4, #0
 8007ed2:	f1a3 0302 	sub.w	r3, r3, #2
 8007ed6:	bfd8      	it	le
 8007ed8:	2401      	movle	r4, #1
 8007eda:	2b03      	cmp	r3, #3
 8007edc:	f200 808a 	bhi.w	8007ff4 <_dtoa_r+0x304>
 8007ee0:	e8df f003 	tbb	[pc, r3]
 8007ee4:	5b4d4f2d 	.word	0x5b4d4f2d
 8007ee8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007eec:	441c      	add	r4, r3
 8007eee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007ef2:	2b20      	cmp	r3, #32
 8007ef4:	bfc3      	ittte	gt
 8007ef6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007efa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007efe:	fa09 f303 	lslgt.w	r3, r9, r3
 8007f02:	f1c3 0320 	rsble	r3, r3, #32
 8007f06:	bfc6      	itte	gt
 8007f08:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007f0c:	4318      	orrgt	r0, r3
 8007f0e:	fa06 f003 	lslle.w	r0, r6, r3
 8007f12:	f7f8 fa67 	bl	80003e4 <__aeabi_ui2d>
 8007f16:	2301      	movs	r3, #1
 8007f18:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007f1c:	3c01      	subs	r4, #1
 8007f1e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007f20:	e76f      	b.n	8007e02 <_dtoa_r+0x112>
 8007f22:	2301      	movs	r3, #1
 8007f24:	e7b2      	b.n	8007e8c <_dtoa_r+0x19c>
 8007f26:	900f      	str	r0, [sp, #60]	; 0x3c
 8007f28:	e7b1      	b.n	8007e8e <_dtoa_r+0x19e>
 8007f2a:	9b06      	ldr	r3, [sp, #24]
 8007f2c:	eba3 030a 	sub.w	r3, r3, sl
 8007f30:	9306      	str	r3, [sp, #24]
 8007f32:	f1ca 0300 	rsb	r3, sl, #0
 8007f36:	930a      	str	r3, [sp, #40]	; 0x28
 8007f38:	2300      	movs	r3, #0
 8007f3a:	930e      	str	r3, [sp, #56]	; 0x38
 8007f3c:	e7be      	b.n	8007ebc <_dtoa_r+0x1cc>
 8007f3e:	2300      	movs	r3, #0
 8007f40:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	dc58      	bgt.n	8007ffa <_dtoa_r+0x30a>
 8007f48:	f04f 0901 	mov.w	r9, #1
 8007f4c:	464b      	mov	r3, r9
 8007f4e:	f8cd 9020 	str.w	r9, [sp, #32]
 8007f52:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007f56:	2200      	movs	r2, #0
 8007f58:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007f5a:	6042      	str	r2, [r0, #4]
 8007f5c:	2204      	movs	r2, #4
 8007f5e:	f102 0614 	add.w	r6, r2, #20
 8007f62:	429e      	cmp	r6, r3
 8007f64:	6841      	ldr	r1, [r0, #4]
 8007f66:	d94e      	bls.n	8008006 <_dtoa_r+0x316>
 8007f68:	4628      	mov	r0, r5
 8007f6a:	f001 f845 	bl	8008ff8 <_Balloc>
 8007f6e:	9003      	str	r0, [sp, #12]
 8007f70:	2800      	cmp	r0, #0
 8007f72:	d14c      	bne.n	800800e <_dtoa_r+0x31e>
 8007f74:	4602      	mov	r2, r0
 8007f76:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007f7a:	4b17      	ldr	r3, [pc, #92]	; (8007fd8 <_dtoa_r+0x2e8>)
 8007f7c:	e6cc      	b.n	8007d18 <_dtoa_r+0x28>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e7de      	b.n	8007f40 <_dtoa_r+0x250>
 8007f82:	2300      	movs	r3, #0
 8007f84:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f88:	eb0a 0903 	add.w	r9, sl, r3
 8007f8c:	f109 0301 	add.w	r3, r9, #1
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	9308      	str	r3, [sp, #32]
 8007f94:	bfb8      	it	lt
 8007f96:	2301      	movlt	r3, #1
 8007f98:	e7dd      	b.n	8007f56 <_dtoa_r+0x266>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e7f2      	b.n	8007f84 <_dtoa_r+0x294>
 8007f9e:	bf00      	nop
 8007fa0:	636f4361 	.word	0x636f4361
 8007fa4:	3fd287a7 	.word	0x3fd287a7
 8007fa8:	8b60c8b3 	.word	0x8b60c8b3
 8007fac:	3fc68a28 	.word	0x3fc68a28
 8007fb0:	509f79fb 	.word	0x509f79fb
 8007fb4:	3fd34413 	.word	0x3fd34413
 8007fb8:	0800abce 	.word	0x0800abce
 8007fbc:	0800abe5 	.word	0x0800abe5
 8007fc0:	7ff00000 	.word	0x7ff00000
 8007fc4:	0800abca 	.word	0x0800abca
 8007fc8:	0800abc1 	.word	0x0800abc1
 8007fcc:	0800aa45 	.word	0x0800aa45
 8007fd0:	3ff80000 	.word	0x3ff80000
 8007fd4:	0800ad50 	.word	0x0800ad50
 8007fd8:	0800ac40 	.word	0x0800ac40
 8007fdc:	2401      	movs	r4, #1
 8007fde:	2300      	movs	r3, #0
 8007fe0:	940b      	str	r4, [sp, #44]	; 0x2c
 8007fe2:	9322      	str	r3, [sp, #136]	; 0x88
 8007fe4:	f04f 39ff 	mov.w	r9, #4294967295
 8007fe8:	2200      	movs	r2, #0
 8007fea:	2312      	movs	r3, #18
 8007fec:	f8cd 9020 	str.w	r9, [sp, #32]
 8007ff0:	9223      	str	r2, [sp, #140]	; 0x8c
 8007ff2:	e7b0      	b.n	8007f56 <_dtoa_r+0x266>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ff8:	e7f4      	b.n	8007fe4 <_dtoa_r+0x2f4>
 8007ffa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007ffe:	464b      	mov	r3, r9
 8008000:	f8cd 9020 	str.w	r9, [sp, #32]
 8008004:	e7a7      	b.n	8007f56 <_dtoa_r+0x266>
 8008006:	3101      	adds	r1, #1
 8008008:	6041      	str	r1, [r0, #4]
 800800a:	0052      	lsls	r2, r2, #1
 800800c:	e7a7      	b.n	8007f5e <_dtoa_r+0x26e>
 800800e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008010:	9a03      	ldr	r2, [sp, #12]
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	9b08      	ldr	r3, [sp, #32]
 8008016:	2b0e      	cmp	r3, #14
 8008018:	f200 80a8 	bhi.w	800816c <_dtoa_r+0x47c>
 800801c:	2c00      	cmp	r4, #0
 800801e:	f000 80a5 	beq.w	800816c <_dtoa_r+0x47c>
 8008022:	f1ba 0f00 	cmp.w	sl, #0
 8008026:	dd34      	ble.n	8008092 <_dtoa_r+0x3a2>
 8008028:	4a9a      	ldr	r2, [pc, #616]	; (8008294 <_dtoa_r+0x5a4>)
 800802a:	f00a 030f 	and.w	r3, sl, #15
 800802e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008032:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008036:	e9d3 3400 	ldrd	r3, r4, [r3]
 800803a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800803e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8008042:	d016      	beq.n	8008072 <_dtoa_r+0x382>
 8008044:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008048:	4b93      	ldr	r3, [pc, #588]	; (8008298 <_dtoa_r+0x5a8>)
 800804a:	2703      	movs	r7, #3
 800804c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008050:	f7f8 fb6c 	bl	800072c <__aeabi_ddiv>
 8008054:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008058:	f004 040f 	and.w	r4, r4, #15
 800805c:	4e8e      	ldr	r6, [pc, #568]	; (8008298 <_dtoa_r+0x5a8>)
 800805e:	b954      	cbnz	r4, 8008076 <_dtoa_r+0x386>
 8008060:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008064:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008068:	f7f8 fb60 	bl	800072c <__aeabi_ddiv>
 800806c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008070:	e029      	b.n	80080c6 <_dtoa_r+0x3d6>
 8008072:	2702      	movs	r7, #2
 8008074:	e7f2      	b.n	800805c <_dtoa_r+0x36c>
 8008076:	07e1      	lsls	r1, r4, #31
 8008078:	d508      	bpl.n	800808c <_dtoa_r+0x39c>
 800807a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800807e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008082:	f7f8 fa29 	bl	80004d8 <__aeabi_dmul>
 8008086:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800808a:	3701      	adds	r7, #1
 800808c:	1064      	asrs	r4, r4, #1
 800808e:	3608      	adds	r6, #8
 8008090:	e7e5      	b.n	800805e <_dtoa_r+0x36e>
 8008092:	f000 80a5 	beq.w	80081e0 <_dtoa_r+0x4f0>
 8008096:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800809a:	f1ca 0400 	rsb	r4, sl, #0
 800809e:	4b7d      	ldr	r3, [pc, #500]	; (8008294 <_dtoa_r+0x5a4>)
 80080a0:	f004 020f 	and.w	r2, r4, #15
 80080a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ac:	f7f8 fa14 	bl	80004d8 <__aeabi_dmul>
 80080b0:	2702      	movs	r7, #2
 80080b2:	2300      	movs	r3, #0
 80080b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080b8:	4e77      	ldr	r6, [pc, #476]	; (8008298 <_dtoa_r+0x5a8>)
 80080ba:	1124      	asrs	r4, r4, #4
 80080bc:	2c00      	cmp	r4, #0
 80080be:	f040 8084 	bne.w	80081ca <_dtoa_r+0x4da>
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1d2      	bne.n	800806c <_dtoa_r+0x37c>
 80080c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	f000 808b 	beq.w	80081e4 <_dtoa_r+0x4f4>
 80080ce:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80080d2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80080d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80080da:	2200      	movs	r2, #0
 80080dc:	4b6f      	ldr	r3, [pc, #444]	; (800829c <_dtoa_r+0x5ac>)
 80080de:	f7f8 fc6d 	bl	80009bc <__aeabi_dcmplt>
 80080e2:	2800      	cmp	r0, #0
 80080e4:	d07e      	beq.n	80081e4 <_dtoa_r+0x4f4>
 80080e6:	9b08      	ldr	r3, [sp, #32]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d07b      	beq.n	80081e4 <_dtoa_r+0x4f4>
 80080ec:	f1b9 0f00 	cmp.w	r9, #0
 80080f0:	dd38      	ble.n	8008164 <_dtoa_r+0x474>
 80080f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80080f6:	2200      	movs	r2, #0
 80080f8:	4b69      	ldr	r3, [pc, #420]	; (80082a0 <_dtoa_r+0x5b0>)
 80080fa:	f7f8 f9ed 	bl	80004d8 <__aeabi_dmul>
 80080fe:	464c      	mov	r4, r9
 8008100:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008104:	f10a 38ff 	add.w	r8, sl, #4294967295
 8008108:	3701      	adds	r7, #1
 800810a:	4638      	mov	r0, r7
 800810c:	f7f8 f97a 	bl	8000404 <__aeabi_i2d>
 8008110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008114:	f7f8 f9e0 	bl	80004d8 <__aeabi_dmul>
 8008118:	2200      	movs	r2, #0
 800811a:	4b62      	ldr	r3, [pc, #392]	; (80082a4 <_dtoa_r+0x5b4>)
 800811c:	f7f8 f826 	bl	800016c <__adddf3>
 8008120:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008124:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008128:	9611      	str	r6, [sp, #68]	; 0x44
 800812a:	2c00      	cmp	r4, #0
 800812c:	d15d      	bne.n	80081ea <_dtoa_r+0x4fa>
 800812e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008132:	2200      	movs	r2, #0
 8008134:	4b5c      	ldr	r3, [pc, #368]	; (80082a8 <_dtoa_r+0x5b8>)
 8008136:	f7f8 f817 	bl	8000168 <__aeabi_dsub>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008142:	4633      	mov	r3, r6
 8008144:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008146:	f7f8 fc57 	bl	80009f8 <__aeabi_dcmpgt>
 800814a:	2800      	cmp	r0, #0
 800814c:	f040 829c 	bne.w	8008688 <_dtoa_r+0x998>
 8008150:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008154:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008156:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800815a:	f7f8 fc2f 	bl	80009bc <__aeabi_dcmplt>
 800815e:	2800      	cmp	r0, #0
 8008160:	f040 8290 	bne.w	8008684 <_dtoa_r+0x994>
 8008164:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008168:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800816c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800816e:	2b00      	cmp	r3, #0
 8008170:	f2c0 8152 	blt.w	8008418 <_dtoa_r+0x728>
 8008174:	f1ba 0f0e 	cmp.w	sl, #14
 8008178:	f300 814e 	bgt.w	8008418 <_dtoa_r+0x728>
 800817c:	4b45      	ldr	r3, [pc, #276]	; (8008294 <_dtoa_r+0x5a4>)
 800817e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008182:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008186:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800818a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800818c:	2b00      	cmp	r3, #0
 800818e:	f280 80db 	bge.w	8008348 <_dtoa_r+0x658>
 8008192:	9b08      	ldr	r3, [sp, #32]
 8008194:	2b00      	cmp	r3, #0
 8008196:	f300 80d7 	bgt.w	8008348 <_dtoa_r+0x658>
 800819a:	f040 8272 	bne.w	8008682 <_dtoa_r+0x992>
 800819e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081a2:	2200      	movs	r2, #0
 80081a4:	4b40      	ldr	r3, [pc, #256]	; (80082a8 <_dtoa_r+0x5b8>)
 80081a6:	f7f8 f997 	bl	80004d8 <__aeabi_dmul>
 80081aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081ae:	f7f8 fc19 	bl	80009e4 <__aeabi_dcmpge>
 80081b2:	9c08      	ldr	r4, [sp, #32]
 80081b4:	4626      	mov	r6, r4
 80081b6:	2800      	cmp	r0, #0
 80081b8:	f040 8248 	bne.w	800864c <_dtoa_r+0x95c>
 80081bc:	2331      	movs	r3, #49	; 0x31
 80081be:	9f03      	ldr	r7, [sp, #12]
 80081c0:	f10a 0a01 	add.w	sl, sl, #1
 80081c4:	f807 3b01 	strb.w	r3, [r7], #1
 80081c8:	e244      	b.n	8008654 <_dtoa_r+0x964>
 80081ca:	07e2      	lsls	r2, r4, #31
 80081cc:	d505      	bpl.n	80081da <_dtoa_r+0x4ea>
 80081ce:	e9d6 2300 	ldrd	r2, r3, [r6]
 80081d2:	f7f8 f981 	bl	80004d8 <__aeabi_dmul>
 80081d6:	2301      	movs	r3, #1
 80081d8:	3701      	adds	r7, #1
 80081da:	1064      	asrs	r4, r4, #1
 80081dc:	3608      	adds	r6, #8
 80081de:	e76d      	b.n	80080bc <_dtoa_r+0x3cc>
 80081e0:	2702      	movs	r7, #2
 80081e2:	e770      	b.n	80080c6 <_dtoa_r+0x3d6>
 80081e4:	46d0      	mov	r8, sl
 80081e6:	9c08      	ldr	r4, [sp, #32]
 80081e8:	e78f      	b.n	800810a <_dtoa_r+0x41a>
 80081ea:	9903      	ldr	r1, [sp, #12]
 80081ec:	4b29      	ldr	r3, [pc, #164]	; (8008294 <_dtoa_r+0x5a4>)
 80081ee:	4421      	add	r1, r4
 80081f0:	9112      	str	r1, [sp, #72]	; 0x48
 80081f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80081f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80081f8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80081fc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008200:	2900      	cmp	r1, #0
 8008202:	d055      	beq.n	80082b0 <_dtoa_r+0x5c0>
 8008204:	2000      	movs	r0, #0
 8008206:	4929      	ldr	r1, [pc, #164]	; (80082ac <_dtoa_r+0x5bc>)
 8008208:	f7f8 fa90 	bl	800072c <__aeabi_ddiv>
 800820c:	463b      	mov	r3, r7
 800820e:	4632      	mov	r2, r6
 8008210:	f7f7 ffaa 	bl	8000168 <__aeabi_dsub>
 8008214:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008218:	9f03      	ldr	r7, [sp, #12]
 800821a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800821e:	f7f8 fc0b 	bl	8000a38 <__aeabi_d2iz>
 8008222:	4604      	mov	r4, r0
 8008224:	f7f8 f8ee 	bl	8000404 <__aeabi_i2d>
 8008228:	4602      	mov	r2, r0
 800822a:	460b      	mov	r3, r1
 800822c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008230:	f7f7 ff9a 	bl	8000168 <__aeabi_dsub>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	3430      	adds	r4, #48	; 0x30
 800823a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800823e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008242:	f807 4b01 	strb.w	r4, [r7], #1
 8008246:	f7f8 fbb9 	bl	80009bc <__aeabi_dcmplt>
 800824a:	2800      	cmp	r0, #0
 800824c:	d174      	bne.n	8008338 <_dtoa_r+0x648>
 800824e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008252:	2000      	movs	r0, #0
 8008254:	4911      	ldr	r1, [pc, #68]	; (800829c <_dtoa_r+0x5ac>)
 8008256:	f7f7 ff87 	bl	8000168 <__aeabi_dsub>
 800825a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800825e:	f7f8 fbad 	bl	80009bc <__aeabi_dcmplt>
 8008262:	2800      	cmp	r0, #0
 8008264:	f040 80b7 	bne.w	80083d6 <_dtoa_r+0x6e6>
 8008268:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800826a:	429f      	cmp	r7, r3
 800826c:	f43f af7a 	beq.w	8008164 <_dtoa_r+0x474>
 8008270:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008274:	2200      	movs	r2, #0
 8008276:	4b0a      	ldr	r3, [pc, #40]	; (80082a0 <_dtoa_r+0x5b0>)
 8008278:	f7f8 f92e 	bl	80004d8 <__aeabi_dmul>
 800827c:	2200      	movs	r2, #0
 800827e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008286:	4b06      	ldr	r3, [pc, #24]	; (80082a0 <_dtoa_r+0x5b0>)
 8008288:	f7f8 f926 	bl	80004d8 <__aeabi_dmul>
 800828c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008290:	e7c3      	b.n	800821a <_dtoa_r+0x52a>
 8008292:	bf00      	nop
 8008294:	0800ad50 	.word	0x0800ad50
 8008298:	0800ad28 	.word	0x0800ad28
 800829c:	3ff00000 	.word	0x3ff00000
 80082a0:	40240000 	.word	0x40240000
 80082a4:	401c0000 	.word	0x401c0000
 80082a8:	40140000 	.word	0x40140000
 80082ac:	3fe00000 	.word	0x3fe00000
 80082b0:	4630      	mov	r0, r6
 80082b2:	4639      	mov	r1, r7
 80082b4:	f7f8 f910 	bl	80004d8 <__aeabi_dmul>
 80082b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80082ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80082be:	9c03      	ldr	r4, [sp, #12]
 80082c0:	9314      	str	r3, [sp, #80]	; 0x50
 80082c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082c6:	f7f8 fbb7 	bl	8000a38 <__aeabi_d2iz>
 80082ca:	9015      	str	r0, [sp, #84]	; 0x54
 80082cc:	f7f8 f89a 	bl	8000404 <__aeabi_i2d>
 80082d0:	4602      	mov	r2, r0
 80082d2:	460b      	mov	r3, r1
 80082d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082d8:	f7f7 ff46 	bl	8000168 <__aeabi_dsub>
 80082dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082de:	4606      	mov	r6, r0
 80082e0:	3330      	adds	r3, #48	; 0x30
 80082e2:	f804 3b01 	strb.w	r3, [r4], #1
 80082e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80082e8:	460f      	mov	r7, r1
 80082ea:	429c      	cmp	r4, r3
 80082ec:	f04f 0200 	mov.w	r2, #0
 80082f0:	d124      	bne.n	800833c <_dtoa_r+0x64c>
 80082f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80082f6:	4bb0      	ldr	r3, [pc, #704]	; (80085b8 <_dtoa_r+0x8c8>)
 80082f8:	f7f7 ff38 	bl	800016c <__adddf3>
 80082fc:	4602      	mov	r2, r0
 80082fe:	460b      	mov	r3, r1
 8008300:	4630      	mov	r0, r6
 8008302:	4639      	mov	r1, r7
 8008304:	f7f8 fb78 	bl	80009f8 <__aeabi_dcmpgt>
 8008308:	2800      	cmp	r0, #0
 800830a:	d163      	bne.n	80083d4 <_dtoa_r+0x6e4>
 800830c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008310:	2000      	movs	r0, #0
 8008312:	49a9      	ldr	r1, [pc, #676]	; (80085b8 <_dtoa_r+0x8c8>)
 8008314:	f7f7 ff28 	bl	8000168 <__aeabi_dsub>
 8008318:	4602      	mov	r2, r0
 800831a:	460b      	mov	r3, r1
 800831c:	4630      	mov	r0, r6
 800831e:	4639      	mov	r1, r7
 8008320:	f7f8 fb4c 	bl	80009bc <__aeabi_dcmplt>
 8008324:	2800      	cmp	r0, #0
 8008326:	f43f af1d 	beq.w	8008164 <_dtoa_r+0x474>
 800832a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800832c:	1e7b      	subs	r3, r7, #1
 800832e:	9314      	str	r3, [sp, #80]	; 0x50
 8008330:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008334:	2b30      	cmp	r3, #48	; 0x30
 8008336:	d0f8      	beq.n	800832a <_dtoa_r+0x63a>
 8008338:	46c2      	mov	sl, r8
 800833a:	e03b      	b.n	80083b4 <_dtoa_r+0x6c4>
 800833c:	4b9f      	ldr	r3, [pc, #636]	; (80085bc <_dtoa_r+0x8cc>)
 800833e:	f7f8 f8cb 	bl	80004d8 <__aeabi_dmul>
 8008342:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008346:	e7bc      	b.n	80082c2 <_dtoa_r+0x5d2>
 8008348:	9f03      	ldr	r7, [sp, #12]
 800834a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800834e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008352:	4640      	mov	r0, r8
 8008354:	4649      	mov	r1, r9
 8008356:	f7f8 f9e9 	bl	800072c <__aeabi_ddiv>
 800835a:	f7f8 fb6d 	bl	8000a38 <__aeabi_d2iz>
 800835e:	4604      	mov	r4, r0
 8008360:	f7f8 f850 	bl	8000404 <__aeabi_i2d>
 8008364:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008368:	f7f8 f8b6 	bl	80004d8 <__aeabi_dmul>
 800836c:	4602      	mov	r2, r0
 800836e:	460b      	mov	r3, r1
 8008370:	4640      	mov	r0, r8
 8008372:	4649      	mov	r1, r9
 8008374:	f7f7 fef8 	bl	8000168 <__aeabi_dsub>
 8008378:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800837c:	f807 6b01 	strb.w	r6, [r7], #1
 8008380:	9e03      	ldr	r6, [sp, #12]
 8008382:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008386:	1bbe      	subs	r6, r7, r6
 8008388:	45b4      	cmp	ip, r6
 800838a:	4602      	mov	r2, r0
 800838c:	460b      	mov	r3, r1
 800838e:	d136      	bne.n	80083fe <_dtoa_r+0x70e>
 8008390:	f7f7 feec 	bl	800016c <__adddf3>
 8008394:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008398:	4680      	mov	r8, r0
 800839a:	4689      	mov	r9, r1
 800839c:	f7f8 fb2c 	bl	80009f8 <__aeabi_dcmpgt>
 80083a0:	bb58      	cbnz	r0, 80083fa <_dtoa_r+0x70a>
 80083a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80083a6:	4640      	mov	r0, r8
 80083a8:	4649      	mov	r1, r9
 80083aa:	f7f8 fafd 	bl	80009a8 <__aeabi_dcmpeq>
 80083ae:	b108      	cbz	r0, 80083b4 <_dtoa_r+0x6c4>
 80083b0:	07e1      	lsls	r1, r4, #31
 80083b2:	d422      	bmi.n	80083fa <_dtoa_r+0x70a>
 80083b4:	4628      	mov	r0, r5
 80083b6:	4659      	mov	r1, fp
 80083b8:	f000 fe5e 	bl	8009078 <_Bfree>
 80083bc:	2300      	movs	r3, #0
 80083be:	703b      	strb	r3, [r7, #0]
 80083c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80083c2:	f10a 0001 	add.w	r0, sl, #1
 80083c6:	6018      	str	r0, [r3, #0]
 80083c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	f43f acde 	beq.w	8007d8c <_dtoa_r+0x9c>
 80083d0:	601f      	str	r7, [r3, #0]
 80083d2:	e4db      	b.n	8007d8c <_dtoa_r+0x9c>
 80083d4:	4627      	mov	r7, r4
 80083d6:	463b      	mov	r3, r7
 80083d8:	461f      	mov	r7, r3
 80083da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083de:	2a39      	cmp	r2, #57	; 0x39
 80083e0:	d107      	bne.n	80083f2 <_dtoa_r+0x702>
 80083e2:	9a03      	ldr	r2, [sp, #12]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d1f7      	bne.n	80083d8 <_dtoa_r+0x6e8>
 80083e8:	2230      	movs	r2, #48	; 0x30
 80083ea:	9903      	ldr	r1, [sp, #12]
 80083ec:	f108 0801 	add.w	r8, r8, #1
 80083f0:	700a      	strb	r2, [r1, #0]
 80083f2:	781a      	ldrb	r2, [r3, #0]
 80083f4:	3201      	adds	r2, #1
 80083f6:	701a      	strb	r2, [r3, #0]
 80083f8:	e79e      	b.n	8008338 <_dtoa_r+0x648>
 80083fa:	46d0      	mov	r8, sl
 80083fc:	e7eb      	b.n	80083d6 <_dtoa_r+0x6e6>
 80083fe:	2200      	movs	r2, #0
 8008400:	4b6e      	ldr	r3, [pc, #440]	; (80085bc <_dtoa_r+0x8cc>)
 8008402:	f7f8 f869 	bl	80004d8 <__aeabi_dmul>
 8008406:	2200      	movs	r2, #0
 8008408:	2300      	movs	r3, #0
 800840a:	4680      	mov	r8, r0
 800840c:	4689      	mov	r9, r1
 800840e:	f7f8 facb 	bl	80009a8 <__aeabi_dcmpeq>
 8008412:	2800      	cmp	r0, #0
 8008414:	d09b      	beq.n	800834e <_dtoa_r+0x65e>
 8008416:	e7cd      	b.n	80083b4 <_dtoa_r+0x6c4>
 8008418:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800841a:	2a00      	cmp	r2, #0
 800841c:	f000 80d0 	beq.w	80085c0 <_dtoa_r+0x8d0>
 8008420:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008422:	2a01      	cmp	r2, #1
 8008424:	f300 80ae 	bgt.w	8008584 <_dtoa_r+0x894>
 8008428:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800842a:	2a00      	cmp	r2, #0
 800842c:	f000 80a6 	beq.w	800857c <_dtoa_r+0x88c>
 8008430:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008434:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008436:	9f06      	ldr	r7, [sp, #24]
 8008438:	9a06      	ldr	r2, [sp, #24]
 800843a:	2101      	movs	r1, #1
 800843c:	441a      	add	r2, r3
 800843e:	9206      	str	r2, [sp, #24]
 8008440:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008442:	4628      	mov	r0, r5
 8008444:	441a      	add	r2, r3
 8008446:	9209      	str	r2, [sp, #36]	; 0x24
 8008448:	f000 ff16 	bl	8009278 <__i2b>
 800844c:	4606      	mov	r6, r0
 800844e:	2f00      	cmp	r7, #0
 8008450:	dd0c      	ble.n	800846c <_dtoa_r+0x77c>
 8008452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008454:	2b00      	cmp	r3, #0
 8008456:	dd09      	ble.n	800846c <_dtoa_r+0x77c>
 8008458:	42bb      	cmp	r3, r7
 800845a:	bfa8      	it	ge
 800845c:	463b      	movge	r3, r7
 800845e:	9a06      	ldr	r2, [sp, #24]
 8008460:	1aff      	subs	r7, r7, r3
 8008462:	1ad2      	subs	r2, r2, r3
 8008464:	9206      	str	r2, [sp, #24]
 8008466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	9309      	str	r3, [sp, #36]	; 0x24
 800846c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800846e:	b1f3      	cbz	r3, 80084ae <_dtoa_r+0x7be>
 8008470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008472:	2b00      	cmp	r3, #0
 8008474:	f000 80a8 	beq.w	80085c8 <_dtoa_r+0x8d8>
 8008478:	2c00      	cmp	r4, #0
 800847a:	dd10      	ble.n	800849e <_dtoa_r+0x7ae>
 800847c:	4631      	mov	r1, r6
 800847e:	4622      	mov	r2, r4
 8008480:	4628      	mov	r0, r5
 8008482:	f000 ffb7 	bl	80093f4 <__pow5mult>
 8008486:	465a      	mov	r2, fp
 8008488:	4601      	mov	r1, r0
 800848a:	4606      	mov	r6, r0
 800848c:	4628      	mov	r0, r5
 800848e:	f000 ff09 	bl	80092a4 <__multiply>
 8008492:	4680      	mov	r8, r0
 8008494:	4659      	mov	r1, fp
 8008496:	4628      	mov	r0, r5
 8008498:	f000 fdee 	bl	8009078 <_Bfree>
 800849c:	46c3      	mov	fp, r8
 800849e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084a0:	1b1a      	subs	r2, r3, r4
 80084a2:	d004      	beq.n	80084ae <_dtoa_r+0x7be>
 80084a4:	4659      	mov	r1, fp
 80084a6:	4628      	mov	r0, r5
 80084a8:	f000 ffa4 	bl	80093f4 <__pow5mult>
 80084ac:	4683      	mov	fp, r0
 80084ae:	2101      	movs	r1, #1
 80084b0:	4628      	mov	r0, r5
 80084b2:	f000 fee1 	bl	8009278 <__i2b>
 80084b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084b8:	4604      	mov	r4, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f340 8086 	ble.w	80085cc <_dtoa_r+0x8dc>
 80084c0:	461a      	mov	r2, r3
 80084c2:	4601      	mov	r1, r0
 80084c4:	4628      	mov	r0, r5
 80084c6:	f000 ff95 	bl	80093f4 <__pow5mult>
 80084ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084cc:	4604      	mov	r4, r0
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	dd7f      	ble.n	80085d2 <_dtoa_r+0x8e2>
 80084d2:	f04f 0800 	mov.w	r8, #0
 80084d6:	6923      	ldr	r3, [r4, #16]
 80084d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80084dc:	6918      	ldr	r0, [r3, #16]
 80084de:	f000 fe7d 	bl	80091dc <__hi0bits>
 80084e2:	f1c0 0020 	rsb	r0, r0, #32
 80084e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e8:	4418      	add	r0, r3
 80084ea:	f010 001f 	ands.w	r0, r0, #31
 80084ee:	f000 8092 	beq.w	8008616 <_dtoa_r+0x926>
 80084f2:	f1c0 0320 	rsb	r3, r0, #32
 80084f6:	2b04      	cmp	r3, #4
 80084f8:	f340 808a 	ble.w	8008610 <_dtoa_r+0x920>
 80084fc:	f1c0 001c 	rsb	r0, r0, #28
 8008500:	9b06      	ldr	r3, [sp, #24]
 8008502:	4407      	add	r7, r0
 8008504:	4403      	add	r3, r0
 8008506:	9306      	str	r3, [sp, #24]
 8008508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800850a:	4403      	add	r3, r0
 800850c:	9309      	str	r3, [sp, #36]	; 0x24
 800850e:	9b06      	ldr	r3, [sp, #24]
 8008510:	2b00      	cmp	r3, #0
 8008512:	dd05      	ble.n	8008520 <_dtoa_r+0x830>
 8008514:	4659      	mov	r1, fp
 8008516:	461a      	mov	r2, r3
 8008518:	4628      	mov	r0, r5
 800851a:	f000 ffc5 	bl	80094a8 <__lshift>
 800851e:	4683      	mov	fp, r0
 8008520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008522:	2b00      	cmp	r3, #0
 8008524:	dd05      	ble.n	8008532 <_dtoa_r+0x842>
 8008526:	4621      	mov	r1, r4
 8008528:	461a      	mov	r2, r3
 800852a:	4628      	mov	r0, r5
 800852c:	f000 ffbc 	bl	80094a8 <__lshift>
 8008530:	4604      	mov	r4, r0
 8008532:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008534:	2b00      	cmp	r3, #0
 8008536:	d070      	beq.n	800861a <_dtoa_r+0x92a>
 8008538:	4621      	mov	r1, r4
 800853a:	4658      	mov	r0, fp
 800853c:	f001 f824 	bl	8009588 <__mcmp>
 8008540:	2800      	cmp	r0, #0
 8008542:	da6a      	bge.n	800861a <_dtoa_r+0x92a>
 8008544:	2300      	movs	r3, #0
 8008546:	4659      	mov	r1, fp
 8008548:	220a      	movs	r2, #10
 800854a:	4628      	mov	r0, r5
 800854c:	f000 fdb6 	bl	80090bc <__multadd>
 8008550:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008552:	4683      	mov	fp, r0
 8008554:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008558:	2b00      	cmp	r3, #0
 800855a:	f000 8194 	beq.w	8008886 <_dtoa_r+0xb96>
 800855e:	4631      	mov	r1, r6
 8008560:	2300      	movs	r3, #0
 8008562:	220a      	movs	r2, #10
 8008564:	4628      	mov	r0, r5
 8008566:	f000 fda9 	bl	80090bc <__multadd>
 800856a:	f1b9 0f00 	cmp.w	r9, #0
 800856e:	4606      	mov	r6, r0
 8008570:	f300 8093 	bgt.w	800869a <_dtoa_r+0x9aa>
 8008574:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008576:	2b02      	cmp	r3, #2
 8008578:	dc57      	bgt.n	800862a <_dtoa_r+0x93a>
 800857a:	e08e      	b.n	800869a <_dtoa_r+0x9aa>
 800857c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800857e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008582:	e757      	b.n	8008434 <_dtoa_r+0x744>
 8008584:	9b08      	ldr	r3, [sp, #32]
 8008586:	1e5c      	subs	r4, r3, #1
 8008588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800858a:	42a3      	cmp	r3, r4
 800858c:	bfb7      	itett	lt
 800858e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008590:	1b1c      	subge	r4, r3, r4
 8008592:	1ae2      	sublt	r2, r4, r3
 8008594:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008596:	bfbe      	ittt	lt
 8008598:	940a      	strlt	r4, [sp, #40]	; 0x28
 800859a:	189b      	addlt	r3, r3, r2
 800859c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800859e:	9b08      	ldr	r3, [sp, #32]
 80085a0:	bfb8      	it	lt
 80085a2:	2400      	movlt	r4, #0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	bfbb      	ittet	lt
 80085a8:	9b06      	ldrlt	r3, [sp, #24]
 80085aa:	9a08      	ldrlt	r2, [sp, #32]
 80085ac:	9f06      	ldrge	r7, [sp, #24]
 80085ae:	1a9f      	sublt	r7, r3, r2
 80085b0:	bfac      	ite	ge
 80085b2:	9b08      	ldrge	r3, [sp, #32]
 80085b4:	2300      	movlt	r3, #0
 80085b6:	e73f      	b.n	8008438 <_dtoa_r+0x748>
 80085b8:	3fe00000 	.word	0x3fe00000
 80085bc:	40240000 	.word	0x40240000
 80085c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80085c2:	9f06      	ldr	r7, [sp, #24]
 80085c4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80085c6:	e742      	b.n	800844e <_dtoa_r+0x75e>
 80085c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085ca:	e76b      	b.n	80084a4 <_dtoa_r+0x7b4>
 80085cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	dc19      	bgt.n	8008606 <_dtoa_r+0x916>
 80085d2:	9b04      	ldr	r3, [sp, #16]
 80085d4:	b9bb      	cbnz	r3, 8008606 <_dtoa_r+0x916>
 80085d6:	9b05      	ldr	r3, [sp, #20]
 80085d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085dc:	b99b      	cbnz	r3, 8008606 <_dtoa_r+0x916>
 80085de:	9b05      	ldr	r3, [sp, #20]
 80085e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80085e4:	0d1b      	lsrs	r3, r3, #20
 80085e6:	051b      	lsls	r3, r3, #20
 80085e8:	b183      	cbz	r3, 800860c <_dtoa_r+0x91c>
 80085ea:	f04f 0801 	mov.w	r8, #1
 80085ee:	9b06      	ldr	r3, [sp, #24]
 80085f0:	3301      	adds	r3, #1
 80085f2:	9306      	str	r3, [sp, #24]
 80085f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f6:	3301      	adds	r3, #1
 80085f8:	9309      	str	r3, [sp, #36]	; 0x24
 80085fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	f47f af6a 	bne.w	80084d6 <_dtoa_r+0x7e6>
 8008602:	2001      	movs	r0, #1
 8008604:	e76f      	b.n	80084e6 <_dtoa_r+0x7f6>
 8008606:	f04f 0800 	mov.w	r8, #0
 800860a:	e7f6      	b.n	80085fa <_dtoa_r+0x90a>
 800860c:	4698      	mov	r8, r3
 800860e:	e7f4      	b.n	80085fa <_dtoa_r+0x90a>
 8008610:	f43f af7d 	beq.w	800850e <_dtoa_r+0x81e>
 8008614:	4618      	mov	r0, r3
 8008616:	301c      	adds	r0, #28
 8008618:	e772      	b.n	8008500 <_dtoa_r+0x810>
 800861a:	9b08      	ldr	r3, [sp, #32]
 800861c:	2b00      	cmp	r3, #0
 800861e:	dc36      	bgt.n	800868e <_dtoa_r+0x99e>
 8008620:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008622:	2b02      	cmp	r3, #2
 8008624:	dd33      	ble.n	800868e <_dtoa_r+0x99e>
 8008626:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800862a:	f1b9 0f00 	cmp.w	r9, #0
 800862e:	d10d      	bne.n	800864c <_dtoa_r+0x95c>
 8008630:	4621      	mov	r1, r4
 8008632:	464b      	mov	r3, r9
 8008634:	2205      	movs	r2, #5
 8008636:	4628      	mov	r0, r5
 8008638:	f000 fd40 	bl	80090bc <__multadd>
 800863c:	4601      	mov	r1, r0
 800863e:	4604      	mov	r4, r0
 8008640:	4658      	mov	r0, fp
 8008642:	f000 ffa1 	bl	8009588 <__mcmp>
 8008646:	2800      	cmp	r0, #0
 8008648:	f73f adb8 	bgt.w	80081bc <_dtoa_r+0x4cc>
 800864c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800864e:	9f03      	ldr	r7, [sp, #12]
 8008650:	ea6f 0a03 	mvn.w	sl, r3
 8008654:	f04f 0800 	mov.w	r8, #0
 8008658:	4621      	mov	r1, r4
 800865a:	4628      	mov	r0, r5
 800865c:	f000 fd0c 	bl	8009078 <_Bfree>
 8008660:	2e00      	cmp	r6, #0
 8008662:	f43f aea7 	beq.w	80083b4 <_dtoa_r+0x6c4>
 8008666:	f1b8 0f00 	cmp.w	r8, #0
 800866a:	d005      	beq.n	8008678 <_dtoa_r+0x988>
 800866c:	45b0      	cmp	r8, r6
 800866e:	d003      	beq.n	8008678 <_dtoa_r+0x988>
 8008670:	4641      	mov	r1, r8
 8008672:	4628      	mov	r0, r5
 8008674:	f000 fd00 	bl	8009078 <_Bfree>
 8008678:	4631      	mov	r1, r6
 800867a:	4628      	mov	r0, r5
 800867c:	f000 fcfc 	bl	8009078 <_Bfree>
 8008680:	e698      	b.n	80083b4 <_dtoa_r+0x6c4>
 8008682:	2400      	movs	r4, #0
 8008684:	4626      	mov	r6, r4
 8008686:	e7e1      	b.n	800864c <_dtoa_r+0x95c>
 8008688:	46c2      	mov	sl, r8
 800868a:	4626      	mov	r6, r4
 800868c:	e596      	b.n	80081bc <_dtoa_r+0x4cc>
 800868e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008690:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008694:	2b00      	cmp	r3, #0
 8008696:	f000 80fd 	beq.w	8008894 <_dtoa_r+0xba4>
 800869a:	2f00      	cmp	r7, #0
 800869c:	dd05      	ble.n	80086aa <_dtoa_r+0x9ba>
 800869e:	4631      	mov	r1, r6
 80086a0:	463a      	mov	r2, r7
 80086a2:	4628      	mov	r0, r5
 80086a4:	f000 ff00 	bl	80094a8 <__lshift>
 80086a8:	4606      	mov	r6, r0
 80086aa:	f1b8 0f00 	cmp.w	r8, #0
 80086ae:	d05c      	beq.n	800876a <_dtoa_r+0xa7a>
 80086b0:	4628      	mov	r0, r5
 80086b2:	6871      	ldr	r1, [r6, #4]
 80086b4:	f000 fca0 	bl	8008ff8 <_Balloc>
 80086b8:	4607      	mov	r7, r0
 80086ba:	b928      	cbnz	r0, 80086c8 <_dtoa_r+0x9d8>
 80086bc:	4602      	mov	r2, r0
 80086be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80086c2:	4b7f      	ldr	r3, [pc, #508]	; (80088c0 <_dtoa_r+0xbd0>)
 80086c4:	f7ff bb28 	b.w	8007d18 <_dtoa_r+0x28>
 80086c8:	6932      	ldr	r2, [r6, #16]
 80086ca:	f106 010c 	add.w	r1, r6, #12
 80086ce:	3202      	adds	r2, #2
 80086d0:	0092      	lsls	r2, r2, #2
 80086d2:	300c      	adds	r0, #12
 80086d4:	f7fd fc5c 	bl	8005f90 <memcpy>
 80086d8:	2201      	movs	r2, #1
 80086da:	4639      	mov	r1, r7
 80086dc:	4628      	mov	r0, r5
 80086de:	f000 fee3 	bl	80094a8 <__lshift>
 80086e2:	46b0      	mov	r8, r6
 80086e4:	4606      	mov	r6, r0
 80086e6:	9b03      	ldr	r3, [sp, #12]
 80086e8:	3301      	adds	r3, #1
 80086ea:	9308      	str	r3, [sp, #32]
 80086ec:	9b03      	ldr	r3, [sp, #12]
 80086ee:	444b      	add	r3, r9
 80086f0:	930a      	str	r3, [sp, #40]	; 0x28
 80086f2:	9b04      	ldr	r3, [sp, #16]
 80086f4:	f003 0301 	and.w	r3, r3, #1
 80086f8:	9309      	str	r3, [sp, #36]	; 0x24
 80086fa:	9b08      	ldr	r3, [sp, #32]
 80086fc:	4621      	mov	r1, r4
 80086fe:	3b01      	subs	r3, #1
 8008700:	4658      	mov	r0, fp
 8008702:	9304      	str	r3, [sp, #16]
 8008704:	f7ff fa68 	bl	8007bd8 <quorem>
 8008708:	4603      	mov	r3, r0
 800870a:	4641      	mov	r1, r8
 800870c:	3330      	adds	r3, #48	; 0x30
 800870e:	9006      	str	r0, [sp, #24]
 8008710:	4658      	mov	r0, fp
 8008712:	930b      	str	r3, [sp, #44]	; 0x2c
 8008714:	f000 ff38 	bl	8009588 <__mcmp>
 8008718:	4632      	mov	r2, r6
 800871a:	4681      	mov	r9, r0
 800871c:	4621      	mov	r1, r4
 800871e:	4628      	mov	r0, r5
 8008720:	f000 ff4e 	bl	80095c0 <__mdiff>
 8008724:	68c2      	ldr	r2, [r0, #12]
 8008726:	4607      	mov	r7, r0
 8008728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800872a:	bb02      	cbnz	r2, 800876e <_dtoa_r+0xa7e>
 800872c:	4601      	mov	r1, r0
 800872e:	4658      	mov	r0, fp
 8008730:	f000 ff2a 	bl	8009588 <__mcmp>
 8008734:	4602      	mov	r2, r0
 8008736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008738:	4639      	mov	r1, r7
 800873a:	4628      	mov	r0, r5
 800873c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008740:	f000 fc9a 	bl	8009078 <_Bfree>
 8008744:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008746:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008748:	9f08      	ldr	r7, [sp, #32]
 800874a:	ea43 0102 	orr.w	r1, r3, r2
 800874e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008750:	430b      	orrs	r3, r1
 8008752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008754:	d10d      	bne.n	8008772 <_dtoa_r+0xa82>
 8008756:	2b39      	cmp	r3, #57	; 0x39
 8008758:	d029      	beq.n	80087ae <_dtoa_r+0xabe>
 800875a:	f1b9 0f00 	cmp.w	r9, #0
 800875e:	dd01      	ble.n	8008764 <_dtoa_r+0xa74>
 8008760:	9b06      	ldr	r3, [sp, #24]
 8008762:	3331      	adds	r3, #49	; 0x31
 8008764:	9a04      	ldr	r2, [sp, #16]
 8008766:	7013      	strb	r3, [r2, #0]
 8008768:	e776      	b.n	8008658 <_dtoa_r+0x968>
 800876a:	4630      	mov	r0, r6
 800876c:	e7b9      	b.n	80086e2 <_dtoa_r+0x9f2>
 800876e:	2201      	movs	r2, #1
 8008770:	e7e2      	b.n	8008738 <_dtoa_r+0xa48>
 8008772:	f1b9 0f00 	cmp.w	r9, #0
 8008776:	db06      	blt.n	8008786 <_dtoa_r+0xa96>
 8008778:	9922      	ldr	r1, [sp, #136]	; 0x88
 800877a:	ea41 0909 	orr.w	r9, r1, r9
 800877e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008780:	ea59 0101 	orrs.w	r1, r9, r1
 8008784:	d120      	bne.n	80087c8 <_dtoa_r+0xad8>
 8008786:	2a00      	cmp	r2, #0
 8008788:	ddec      	ble.n	8008764 <_dtoa_r+0xa74>
 800878a:	4659      	mov	r1, fp
 800878c:	2201      	movs	r2, #1
 800878e:	4628      	mov	r0, r5
 8008790:	9308      	str	r3, [sp, #32]
 8008792:	f000 fe89 	bl	80094a8 <__lshift>
 8008796:	4621      	mov	r1, r4
 8008798:	4683      	mov	fp, r0
 800879a:	f000 fef5 	bl	8009588 <__mcmp>
 800879e:	2800      	cmp	r0, #0
 80087a0:	9b08      	ldr	r3, [sp, #32]
 80087a2:	dc02      	bgt.n	80087aa <_dtoa_r+0xaba>
 80087a4:	d1de      	bne.n	8008764 <_dtoa_r+0xa74>
 80087a6:	07da      	lsls	r2, r3, #31
 80087a8:	d5dc      	bpl.n	8008764 <_dtoa_r+0xa74>
 80087aa:	2b39      	cmp	r3, #57	; 0x39
 80087ac:	d1d8      	bne.n	8008760 <_dtoa_r+0xa70>
 80087ae:	2339      	movs	r3, #57	; 0x39
 80087b0:	9a04      	ldr	r2, [sp, #16]
 80087b2:	7013      	strb	r3, [r2, #0]
 80087b4:	463b      	mov	r3, r7
 80087b6:	461f      	mov	r7, r3
 80087b8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80087bc:	3b01      	subs	r3, #1
 80087be:	2a39      	cmp	r2, #57	; 0x39
 80087c0:	d050      	beq.n	8008864 <_dtoa_r+0xb74>
 80087c2:	3201      	adds	r2, #1
 80087c4:	701a      	strb	r2, [r3, #0]
 80087c6:	e747      	b.n	8008658 <_dtoa_r+0x968>
 80087c8:	2a00      	cmp	r2, #0
 80087ca:	dd03      	ble.n	80087d4 <_dtoa_r+0xae4>
 80087cc:	2b39      	cmp	r3, #57	; 0x39
 80087ce:	d0ee      	beq.n	80087ae <_dtoa_r+0xabe>
 80087d0:	3301      	adds	r3, #1
 80087d2:	e7c7      	b.n	8008764 <_dtoa_r+0xa74>
 80087d4:	9a08      	ldr	r2, [sp, #32]
 80087d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80087d8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80087dc:	428a      	cmp	r2, r1
 80087de:	d02a      	beq.n	8008836 <_dtoa_r+0xb46>
 80087e0:	4659      	mov	r1, fp
 80087e2:	2300      	movs	r3, #0
 80087e4:	220a      	movs	r2, #10
 80087e6:	4628      	mov	r0, r5
 80087e8:	f000 fc68 	bl	80090bc <__multadd>
 80087ec:	45b0      	cmp	r8, r6
 80087ee:	4683      	mov	fp, r0
 80087f0:	f04f 0300 	mov.w	r3, #0
 80087f4:	f04f 020a 	mov.w	r2, #10
 80087f8:	4641      	mov	r1, r8
 80087fa:	4628      	mov	r0, r5
 80087fc:	d107      	bne.n	800880e <_dtoa_r+0xb1e>
 80087fe:	f000 fc5d 	bl	80090bc <__multadd>
 8008802:	4680      	mov	r8, r0
 8008804:	4606      	mov	r6, r0
 8008806:	9b08      	ldr	r3, [sp, #32]
 8008808:	3301      	adds	r3, #1
 800880a:	9308      	str	r3, [sp, #32]
 800880c:	e775      	b.n	80086fa <_dtoa_r+0xa0a>
 800880e:	f000 fc55 	bl	80090bc <__multadd>
 8008812:	4631      	mov	r1, r6
 8008814:	4680      	mov	r8, r0
 8008816:	2300      	movs	r3, #0
 8008818:	220a      	movs	r2, #10
 800881a:	4628      	mov	r0, r5
 800881c:	f000 fc4e 	bl	80090bc <__multadd>
 8008820:	4606      	mov	r6, r0
 8008822:	e7f0      	b.n	8008806 <_dtoa_r+0xb16>
 8008824:	f1b9 0f00 	cmp.w	r9, #0
 8008828:	bfcc      	ite	gt
 800882a:	464f      	movgt	r7, r9
 800882c:	2701      	movle	r7, #1
 800882e:	f04f 0800 	mov.w	r8, #0
 8008832:	9a03      	ldr	r2, [sp, #12]
 8008834:	4417      	add	r7, r2
 8008836:	4659      	mov	r1, fp
 8008838:	2201      	movs	r2, #1
 800883a:	4628      	mov	r0, r5
 800883c:	9308      	str	r3, [sp, #32]
 800883e:	f000 fe33 	bl	80094a8 <__lshift>
 8008842:	4621      	mov	r1, r4
 8008844:	4683      	mov	fp, r0
 8008846:	f000 fe9f 	bl	8009588 <__mcmp>
 800884a:	2800      	cmp	r0, #0
 800884c:	dcb2      	bgt.n	80087b4 <_dtoa_r+0xac4>
 800884e:	d102      	bne.n	8008856 <_dtoa_r+0xb66>
 8008850:	9b08      	ldr	r3, [sp, #32]
 8008852:	07db      	lsls	r3, r3, #31
 8008854:	d4ae      	bmi.n	80087b4 <_dtoa_r+0xac4>
 8008856:	463b      	mov	r3, r7
 8008858:	461f      	mov	r7, r3
 800885a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800885e:	2a30      	cmp	r2, #48	; 0x30
 8008860:	d0fa      	beq.n	8008858 <_dtoa_r+0xb68>
 8008862:	e6f9      	b.n	8008658 <_dtoa_r+0x968>
 8008864:	9a03      	ldr	r2, [sp, #12]
 8008866:	429a      	cmp	r2, r3
 8008868:	d1a5      	bne.n	80087b6 <_dtoa_r+0xac6>
 800886a:	2331      	movs	r3, #49	; 0x31
 800886c:	f10a 0a01 	add.w	sl, sl, #1
 8008870:	e779      	b.n	8008766 <_dtoa_r+0xa76>
 8008872:	4b14      	ldr	r3, [pc, #80]	; (80088c4 <_dtoa_r+0xbd4>)
 8008874:	f7ff baa8 	b.w	8007dc8 <_dtoa_r+0xd8>
 8008878:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800887a:	2b00      	cmp	r3, #0
 800887c:	f47f aa81 	bne.w	8007d82 <_dtoa_r+0x92>
 8008880:	4b11      	ldr	r3, [pc, #68]	; (80088c8 <_dtoa_r+0xbd8>)
 8008882:	f7ff baa1 	b.w	8007dc8 <_dtoa_r+0xd8>
 8008886:	f1b9 0f00 	cmp.w	r9, #0
 800888a:	dc03      	bgt.n	8008894 <_dtoa_r+0xba4>
 800888c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800888e:	2b02      	cmp	r3, #2
 8008890:	f73f aecb 	bgt.w	800862a <_dtoa_r+0x93a>
 8008894:	9f03      	ldr	r7, [sp, #12]
 8008896:	4621      	mov	r1, r4
 8008898:	4658      	mov	r0, fp
 800889a:	f7ff f99d 	bl	8007bd8 <quorem>
 800889e:	9a03      	ldr	r2, [sp, #12]
 80088a0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80088a4:	f807 3b01 	strb.w	r3, [r7], #1
 80088a8:	1aba      	subs	r2, r7, r2
 80088aa:	4591      	cmp	r9, r2
 80088ac:	ddba      	ble.n	8008824 <_dtoa_r+0xb34>
 80088ae:	4659      	mov	r1, fp
 80088b0:	2300      	movs	r3, #0
 80088b2:	220a      	movs	r2, #10
 80088b4:	4628      	mov	r0, r5
 80088b6:	f000 fc01 	bl	80090bc <__multadd>
 80088ba:	4683      	mov	fp, r0
 80088bc:	e7eb      	b.n	8008896 <_dtoa_r+0xba6>
 80088be:	bf00      	nop
 80088c0:	0800ac40 	.word	0x0800ac40
 80088c4:	0800aa44 	.word	0x0800aa44
 80088c8:	0800abc1 	.word	0x0800abc1

080088cc <rshift>:
 80088cc:	6903      	ldr	r3, [r0, #16]
 80088ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80088d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80088d6:	f100 0414 	add.w	r4, r0, #20
 80088da:	ea4f 1261 	mov.w	r2, r1, asr #5
 80088de:	dd46      	ble.n	800896e <rshift+0xa2>
 80088e0:	f011 011f 	ands.w	r1, r1, #31
 80088e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80088e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80088ec:	d10c      	bne.n	8008908 <rshift+0x3c>
 80088ee:	4629      	mov	r1, r5
 80088f0:	f100 0710 	add.w	r7, r0, #16
 80088f4:	42b1      	cmp	r1, r6
 80088f6:	d335      	bcc.n	8008964 <rshift+0x98>
 80088f8:	1a9b      	subs	r3, r3, r2
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	1eea      	subs	r2, r5, #3
 80088fe:	4296      	cmp	r6, r2
 8008900:	bf38      	it	cc
 8008902:	2300      	movcc	r3, #0
 8008904:	4423      	add	r3, r4
 8008906:	e015      	b.n	8008934 <rshift+0x68>
 8008908:	46a1      	mov	r9, r4
 800890a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800890e:	f1c1 0820 	rsb	r8, r1, #32
 8008912:	40cf      	lsrs	r7, r1
 8008914:	f105 0e04 	add.w	lr, r5, #4
 8008918:	4576      	cmp	r6, lr
 800891a:	46f4      	mov	ip, lr
 800891c:	d816      	bhi.n	800894c <rshift+0x80>
 800891e:	1a9a      	subs	r2, r3, r2
 8008920:	0092      	lsls	r2, r2, #2
 8008922:	3a04      	subs	r2, #4
 8008924:	3501      	adds	r5, #1
 8008926:	42ae      	cmp	r6, r5
 8008928:	bf38      	it	cc
 800892a:	2200      	movcc	r2, #0
 800892c:	18a3      	adds	r3, r4, r2
 800892e:	50a7      	str	r7, [r4, r2]
 8008930:	b107      	cbz	r7, 8008934 <rshift+0x68>
 8008932:	3304      	adds	r3, #4
 8008934:	42a3      	cmp	r3, r4
 8008936:	eba3 0204 	sub.w	r2, r3, r4
 800893a:	bf08      	it	eq
 800893c:	2300      	moveq	r3, #0
 800893e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008942:	6102      	str	r2, [r0, #16]
 8008944:	bf08      	it	eq
 8008946:	6143      	streq	r3, [r0, #20]
 8008948:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800894c:	f8dc c000 	ldr.w	ip, [ip]
 8008950:	fa0c fc08 	lsl.w	ip, ip, r8
 8008954:	ea4c 0707 	orr.w	r7, ip, r7
 8008958:	f849 7b04 	str.w	r7, [r9], #4
 800895c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008960:	40cf      	lsrs	r7, r1
 8008962:	e7d9      	b.n	8008918 <rshift+0x4c>
 8008964:	f851 cb04 	ldr.w	ip, [r1], #4
 8008968:	f847 cf04 	str.w	ip, [r7, #4]!
 800896c:	e7c2      	b.n	80088f4 <rshift+0x28>
 800896e:	4623      	mov	r3, r4
 8008970:	e7e0      	b.n	8008934 <rshift+0x68>

08008972 <__hexdig_fun>:
 8008972:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008976:	2b09      	cmp	r3, #9
 8008978:	d802      	bhi.n	8008980 <__hexdig_fun+0xe>
 800897a:	3820      	subs	r0, #32
 800897c:	b2c0      	uxtb	r0, r0
 800897e:	4770      	bx	lr
 8008980:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008984:	2b05      	cmp	r3, #5
 8008986:	d801      	bhi.n	800898c <__hexdig_fun+0x1a>
 8008988:	3847      	subs	r0, #71	; 0x47
 800898a:	e7f7      	b.n	800897c <__hexdig_fun+0xa>
 800898c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008990:	2b05      	cmp	r3, #5
 8008992:	d801      	bhi.n	8008998 <__hexdig_fun+0x26>
 8008994:	3827      	subs	r0, #39	; 0x27
 8008996:	e7f1      	b.n	800897c <__hexdig_fun+0xa>
 8008998:	2000      	movs	r0, #0
 800899a:	4770      	bx	lr

0800899c <__gethex>:
 800899c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a0:	b08b      	sub	sp, #44	; 0x2c
 80089a2:	9305      	str	r3, [sp, #20]
 80089a4:	4bb2      	ldr	r3, [pc, #712]	; (8008c70 <__gethex+0x2d4>)
 80089a6:	9002      	str	r0, [sp, #8]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	468b      	mov	fp, r1
 80089ac:	4618      	mov	r0, r3
 80089ae:	4690      	mov	r8, r2
 80089b0:	9303      	str	r3, [sp, #12]
 80089b2:	f7f7 fbcd 	bl	8000150 <strlen>
 80089b6:	4682      	mov	sl, r0
 80089b8:	9b03      	ldr	r3, [sp, #12]
 80089ba:	f8db 2000 	ldr.w	r2, [fp]
 80089be:	4403      	add	r3, r0
 80089c0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80089c4:	9306      	str	r3, [sp, #24]
 80089c6:	1c93      	adds	r3, r2, #2
 80089c8:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80089cc:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80089d0:	32fe      	adds	r2, #254	; 0xfe
 80089d2:	18d1      	adds	r1, r2, r3
 80089d4:	461f      	mov	r7, r3
 80089d6:	f813 0b01 	ldrb.w	r0, [r3], #1
 80089da:	9101      	str	r1, [sp, #4]
 80089dc:	2830      	cmp	r0, #48	; 0x30
 80089de:	d0f8      	beq.n	80089d2 <__gethex+0x36>
 80089e0:	f7ff ffc7 	bl	8008972 <__hexdig_fun>
 80089e4:	4604      	mov	r4, r0
 80089e6:	2800      	cmp	r0, #0
 80089e8:	d13a      	bne.n	8008a60 <__gethex+0xc4>
 80089ea:	4652      	mov	r2, sl
 80089ec:	4638      	mov	r0, r7
 80089ee:	9903      	ldr	r1, [sp, #12]
 80089f0:	f001 f930 	bl	8009c54 <strncmp>
 80089f4:	4605      	mov	r5, r0
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d166      	bne.n	8008ac8 <__gethex+0x12c>
 80089fa:	f817 000a 	ldrb.w	r0, [r7, sl]
 80089fe:	eb07 060a 	add.w	r6, r7, sl
 8008a02:	f7ff ffb6 	bl	8008972 <__hexdig_fun>
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d060      	beq.n	8008acc <__gethex+0x130>
 8008a0a:	4633      	mov	r3, r6
 8008a0c:	7818      	ldrb	r0, [r3, #0]
 8008a0e:	461f      	mov	r7, r3
 8008a10:	2830      	cmp	r0, #48	; 0x30
 8008a12:	f103 0301 	add.w	r3, r3, #1
 8008a16:	d0f9      	beq.n	8008a0c <__gethex+0x70>
 8008a18:	f7ff ffab 	bl	8008972 <__hexdig_fun>
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	fab0 f480 	clz	r4, r0
 8008a22:	4635      	mov	r5, r6
 8008a24:	0964      	lsrs	r4, r4, #5
 8008a26:	9301      	str	r3, [sp, #4]
 8008a28:	463a      	mov	r2, r7
 8008a2a:	4616      	mov	r6, r2
 8008a2c:	7830      	ldrb	r0, [r6, #0]
 8008a2e:	3201      	adds	r2, #1
 8008a30:	f7ff ff9f 	bl	8008972 <__hexdig_fun>
 8008a34:	2800      	cmp	r0, #0
 8008a36:	d1f8      	bne.n	8008a2a <__gethex+0x8e>
 8008a38:	4652      	mov	r2, sl
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	9903      	ldr	r1, [sp, #12]
 8008a3e:	f001 f909 	bl	8009c54 <strncmp>
 8008a42:	b980      	cbnz	r0, 8008a66 <__gethex+0xca>
 8008a44:	b94d      	cbnz	r5, 8008a5a <__gethex+0xbe>
 8008a46:	eb06 050a 	add.w	r5, r6, sl
 8008a4a:	462a      	mov	r2, r5
 8008a4c:	4616      	mov	r6, r2
 8008a4e:	7830      	ldrb	r0, [r6, #0]
 8008a50:	3201      	adds	r2, #1
 8008a52:	f7ff ff8e 	bl	8008972 <__hexdig_fun>
 8008a56:	2800      	cmp	r0, #0
 8008a58:	d1f8      	bne.n	8008a4c <__gethex+0xb0>
 8008a5a:	1bad      	subs	r5, r5, r6
 8008a5c:	00ad      	lsls	r5, r5, #2
 8008a5e:	e004      	b.n	8008a6a <__gethex+0xce>
 8008a60:	2400      	movs	r4, #0
 8008a62:	4625      	mov	r5, r4
 8008a64:	e7e0      	b.n	8008a28 <__gethex+0x8c>
 8008a66:	2d00      	cmp	r5, #0
 8008a68:	d1f7      	bne.n	8008a5a <__gethex+0xbe>
 8008a6a:	7833      	ldrb	r3, [r6, #0]
 8008a6c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008a70:	2b50      	cmp	r3, #80	; 0x50
 8008a72:	d139      	bne.n	8008ae8 <__gethex+0x14c>
 8008a74:	7873      	ldrb	r3, [r6, #1]
 8008a76:	2b2b      	cmp	r3, #43	; 0x2b
 8008a78:	d02a      	beq.n	8008ad0 <__gethex+0x134>
 8008a7a:	2b2d      	cmp	r3, #45	; 0x2d
 8008a7c:	d02c      	beq.n	8008ad8 <__gethex+0x13c>
 8008a7e:	f04f 0900 	mov.w	r9, #0
 8008a82:	1c71      	adds	r1, r6, #1
 8008a84:	7808      	ldrb	r0, [r1, #0]
 8008a86:	f7ff ff74 	bl	8008972 <__hexdig_fun>
 8008a8a:	1e43      	subs	r3, r0, #1
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	2b18      	cmp	r3, #24
 8008a90:	d82a      	bhi.n	8008ae8 <__gethex+0x14c>
 8008a92:	f1a0 0210 	sub.w	r2, r0, #16
 8008a96:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008a9a:	f7ff ff6a 	bl	8008972 <__hexdig_fun>
 8008a9e:	1e43      	subs	r3, r0, #1
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	2b18      	cmp	r3, #24
 8008aa4:	d91b      	bls.n	8008ade <__gethex+0x142>
 8008aa6:	f1b9 0f00 	cmp.w	r9, #0
 8008aaa:	d000      	beq.n	8008aae <__gethex+0x112>
 8008aac:	4252      	negs	r2, r2
 8008aae:	4415      	add	r5, r2
 8008ab0:	f8cb 1000 	str.w	r1, [fp]
 8008ab4:	b1d4      	cbz	r4, 8008aec <__gethex+0x150>
 8008ab6:	9b01      	ldr	r3, [sp, #4]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	bf14      	ite	ne
 8008abc:	2700      	movne	r7, #0
 8008abe:	2706      	moveq	r7, #6
 8008ac0:	4638      	mov	r0, r7
 8008ac2:	b00b      	add	sp, #44	; 0x2c
 8008ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac8:	463e      	mov	r6, r7
 8008aca:	4625      	mov	r5, r4
 8008acc:	2401      	movs	r4, #1
 8008ace:	e7cc      	b.n	8008a6a <__gethex+0xce>
 8008ad0:	f04f 0900 	mov.w	r9, #0
 8008ad4:	1cb1      	adds	r1, r6, #2
 8008ad6:	e7d5      	b.n	8008a84 <__gethex+0xe8>
 8008ad8:	f04f 0901 	mov.w	r9, #1
 8008adc:	e7fa      	b.n	8008ad4 <__gethex+0x138>
 8008ade:	230a      	movs	r3, #10
 8008ae0:	fb03 0202 	mla	r2, r3, r2, r0
 8008ae4:	3a10      	subs	r2, #16
 8008ae6:	e7d6      	b.n	8008a96 <__gethex+0xfa>
 8008ae8:	4631      	mov	r1, r6
 8008aea:	e7e1      	b.n	8008ab0 <__gethex+0x114>
 8008aec:	4621      	mov	r1, r4
 8008aee:	1bf3      	subs	r3, r6, r7
 8008af0:	3b01      	subs	r3, #1
 8008af2:	2b07      	cmp	r3, #7
 8008af4:	dc0a      	bgt.n	8008b0c <__gethex+0x170>
 8008af6:	9802      	ldr	r0, [sp, #8]
 8008af8:	f000 fa7e 	bl	8008ff8 <_Balloc>
 8008afc:	4604      	mov	r4, r0
 8008afe:	b940      	cbnz	r0, 8008b12 <__gethex+0x176>
 8008b00:	4602      	mov	r2, r0
 8008b02:	21de      	movs	r1, #222	; 0xde
 8008b04:	4b5b      	ldr	r3, [pc, #364]	; (8008c74 <__gethex+0x2d8>)
 8008b06:	485c      	ldr	r0, [pc, #368]	; (8008c78 <__gethex+0x2dc>)
 8008b08:	f001 f8c6 	bl	8009c98 <__assert_func>
 8008b0c:	3101      	adds	r1, #1
 8008b0e:	105b      	asrs	r3, r3, #1
 8008b10:	e7ef      	b.n	8008af2 <__gethex+0x156>
 8008b12:	f04f 0b00 	mov.w	fp, #0
 8008b16:	f100 0914 	add.w	r9, r0, #20
 8008b1a:	f1ca 0301 	rsb	r3, sl, #1
 8008b1e:	f8cd 9010 	str.w	r9, [sp, #16]
 8008b22:	f8cd b004 	str.w	fp, [sp, #4]
 8008b26:	9308      	str	r3, [sp, #32]
 8008b28:	42b7      	cmp	r7, r6
 8008b2a:	d33f      	bcc.n	8008bac <__gethex+0x210>
 8008b2c:	9f04      	ldr	r7, [sp, #16]
 8008b2e:	9b01      	ldr	r3, [sp, #4]
 8008b30:	f847 3b04 	str.w	r3, [r7], #4
 8008b34:	eba7 0709 	sub.w	r7, r7, r9
 8008b38:	10bf      	asrs	r7, r7, #2
 8008b3a:	6127      	str	r7, [r4, #16]
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f000 fb4d 	bl	80091dc <__hi0bits>
 8008b42:	017f      	lsls	r7, r7, #5
 8008b44:	f8d8 6000 	ldr.w	r6, [r8]
 8008b48:	1a3f      	subs	r7, r7, r0
 8008b4a:	42b7      	cmp	r7, r6
 8008b4c:	dd62      	ble.n	8008c14 <__gethex+0x278>
 8008b4e:	1bbf      	subs	r7, r7, r6
 8008b50:	4639      	mov	r1, r7
 8008b52:	4620      	mov	r0, r4
 8008b54:	f000 fee7 	bl	8009926 <__any_on>
 8008b58:	4682      	mov	sl, r0
 8008b5a:	b1a8      	cbz	r0, 8008b88 <__gethex+0x1ec>
 8008b5c:	f04f 0a01 	mov.w	sl, #1
 8008b60:	1e7b      	subs	r3, r7, #1
 8008b62:	1159      	asrs	r1, r3, #5
 8008b64:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008b68:	f003 021f 	and.w	r2, r3, #31
 8008b6c:	fa0a f202 	lsl.w	r2, sl, r2
 8008b70:	420a      	tst	r2, r1
 8008b72:	d009      	beq.n	8008b88 <__gethex+0x1ec>
 8008b74:	4553      	cmp	r3, sl
 8008b76:	dd05      	ble.n	8008b84 <__gethex+0x1e8>
 8008b78:	4620      	mov	r0, r4
 8008b7a:	1eb9      	subs	r1, r7, #2
 8008b7c:	f000 fed3 	bl	8009926 <__any_on>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d144      	bne.n	8008c0e <__gethex+0x272>
 8008b84:	f04f 0a02 	mov.w	sl, #2
 8008b88:	4639      	mov	r1, r7
 8008b8a:	4620      	mov	r0, r4
 8008b8c:	f7ff fe9e 	bl	80088cc <rshift>
 8008b90:	443d      	add	r5, r7
 8008b92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b96:	42ab      	cmp	r3, r5
 8008b98:	da4a      	bge.n	8008c30 <__gethex+0x294>
 8008b9a:	4621      	mov	r1, r4
 8008b9c:	9802      	ldr	r0, [sp, #8]
 8008b9e:	f000 fa6b 	bl	8009078 <_Bfree>
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ba6:	27a3      	movs	r7, #163	; 0xa3
 8008ba8:	6013      	str	r3, [r2, #0]
 8008baa:	e789      	b.n	8008ac0 <__gethex+0x124>
 8008bac:	1e73      	subs	r3, r6, #1
 8008bae:	9a06      	ldr	r2, [sp, #24]
 8008bb0:	9307      	str	r3, [sp, #28]
 8008bb2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d019      	beq.n	8008bee <__gethex+0x252>
 8008bba:	f1bb 0f20 	cmp.w	fp, #32
 8008bbe:	d107      	bne.n	8008bd0 <__gethex+0x234>
 8008bc0:	9b04      	ldr	r3, [sp, #16]
 8008bc2:	9a01      	ldr	r2, [sp, #4]
 8008bc4:	f843 2b04 	str.w	r2, [r3], #4
 8008bc8:	9304      	str	r3, [sp, #16]
 8008bca:	2300      	movs	r3, #0
 8008bcc:	469b      	mov	fp, r3
 8008bce:	9301      	str	r3, [sp, #4]
 8008bd0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008bd4:	f7ff fecd 	bl	8008972 <__hexdig_fun>
 8008bd8:	9b01      	ldr	r3, [sp, #4]
 8008bda:	f000 000f 	and.w	r0, r0, #15
 8008bde:	fa00 f00b 	lsl.w	r0, r0, fp
 8008be2:	4303      	orrs	r3, r0
 8008be4:	9301      	str	r3, [sp, #4]
 8008be6:	f10b 0b04 	add.w	fp, fp, #4
 8008bea:	9b07      	ldr	r3, [sp, #28]
 8008bec:	e00d      	b.n	8008c0a <__gethex+0x26e>
 8008bee:	9a08      	ldr	r2, [sp, #32]
 8008bf0:	1e73      	subs	r3, r6, #1
 8008bf2:	4413      	add	r3, r2
 8008bf4:	42bb      	cmp	r3, r7
 8008bf6:	d3e0      	bcc.n	8008bba <__gethex+0x21e>
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	4652      	mov	r2, sl
 8008bfc:	9903      	ldr	r1, [sp, #12]
 8008bfe:	9309      	str	r3, [sp, #36]	; 0x24
 8008c00:	f001 f828 	bl	8009c54 <strncmp>
 8008c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c06:	2800      	cmp	r0, #0
 8008c08:	d1d7      	bne.n	8008bba <__gethex+0x21e>
 8008c0a:	461e      	mov	r6, r3
 8008c0c:	e78c      	b.n	8008b28 <__gethex+0x18c>
 8008c0e:	f04f 0a03 	mov.w	sl, #3
 8008c12:	e7b9      	b.n	8008b88 <__gethex+0x1ec>
 8008c14:	da09      	bge.n	8008c2a <__gethex+0x28e>
 8008c16:	1bf7      	subs	r7, r6, r7
 8008c18:	4621      	mov	r1, r4
 8008c1a:	463a      	mov	r2, r7
 8008c1c:	9802      	ldr	r0, [sp, #8]
 8008c1e:	f000 fc43 	bl	80094a8 <__lshift>
 8008c22:	4604      	mov	r4, r0
 8008c24:	1bed      	subs	r5, r5, r7
 8008c26:	f100 0914 	add.w	r9, r0, #20
 8008c2a:	f04f 0a00 	mov.w	sl, #0
 8008c2e:	e7b0      	b.n	8008b92 <__gethex+0x1f6>
 8008c30:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008c34:	42a8      	cmp	r0, r5
 8008c36:	dd72      	ble.n	8008d1e <__gethex+0x382>
 8008c38:	1b45      	subs	r5, r0, r5
 8008c3a:	42ae      	cmp	r6, r5
 8008c3c:	dc35      	bgt.n	8008caa <__gethex+0x30e>
 8008c3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	d029      	beq.n	8008c9a <__gethex+0x2fe>
 8008c46:	2b03      	cmp	r3, #3
 8008c48:	d02b      	beq.n	8008ca2 <__gethex+0x306>
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d11c      	bne.n	8008c88 <__gethex+0x2ec>
 8008c4e:	42ae      	cmp	r6, r5
 8008c50:	d11a      	bne.n	8008c88 <__gethex+0x2ec>
 8008c52:	2e01      	cmp	r6, #1
 8008c54:	d112      	bne.n	8008c7c <__gethex+0x2e0>
 8008c56:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008c5a:	9a05      	ldr	r2, [sp, #20]
 8008c5c:	2762      	movs	r7, #98	; 0x62
 8008c5e:	6013      	str	r3, [r2, #0]
 8008c60:	2301      	movs	r3, #1
 8008c62:	6123      	str	r3, [r4, #16]
 8008c64:	f8c9 3000 	str.w	r3, [r9]
 8008c68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c6a:	601c      	str	r4, [r3, #0]
 8008c6c:	e728      	b.n	8008ac0 <__gethex+0x124>
 8008c6e:	bf00      	nop
 8008c70:	0800acb8 	.word	0x0800acb8
 8008c74:	0800ac40 	.word	0x0800ac40
 8008c78:	0800ac51 	.word	0x0800ac51
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	1e71      	subs	r1, r6, #1
 8008c80:	f000 fe51 	bl	8009926 <__any_on>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d1e6      	bne.n	8008c56 <__gethex+0x2ba>
 8008c88:	4621      	mov	r1, r4
 8008c8a:	9802      	ldr	r0, [sp, #8]
 8008c8c:	f000 f9f4 	bl	8009078 <_Bfree>
 8008c90:	2300      	movs	r3, #0
 8008c92:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c94:	2750      	movs	r7, #80	; 0x50
 8008c96:	6013      	str	r3, [r2, #0]
 8008c98:	e712      	b.n	8008ac0 <__gethex+0x124>
 8008c9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d1f3      	bne.n	8008c88 <__gethex+0x2ec>
 8008ca0:	e7d9      	b.n	8008c56 <__gethex+0x2ba>
 8008ca2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d1d6      	bne.n	8008c56 <__gethex+0x2ba>
 8008ca8:	e7ee      	b.n	8008c88 <__gethex+0x2ec>
 8008caa:	1e6f      	subs	r7, r5, #1
 8008cac:	f1ba 0f00 	cmp.w	sl, #0
 8008cb0:	d132      	bne.n	8008d18 <__gethex+0x37c>
 8008cb2:	b127      	cbz	r7, 8008cbe <__gethex+0x322>
 8008cb4:	4639      	mov	r1, r7
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	f000 fe35 	bl	8009926 <__any_on>
 8008cbc:	4682      	mov	sl, r0
 8008cbe:	2101      	movs	r1, #1
 8008cc0:	117b      	asrs	r3, r7, #5
 8008cc2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008cc6:	f007 071f 	and.w	r7, r7, #31
 8008cca:	fa01 f707 	lsl.w	r7, r1, r7
 8008cce:	421f      	tst	r7, r3
 8008cd0:	f04f 0702 	mov.w	r7, #2
 8008cd4:	4629      	mov	r1, r5
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	bf18      	it	ne
 8008cda:	f04a 0a02 	orrne.w	sl, sl, #2
 8008cde:	1b76      	subs	r6, r6, r5
 8008ce0:	f7ff fdf4 	bl	80088cc <rshift>
 8008ce4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008ce8:	f1ba 0f00 	cmp.w	sl, #0
 8008cec:	d048      	beq.n	8008d80 <__gethex+0x3e4>
 8008cee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	d015      	beq.n	8008d22 <__gethex+0x386>
 8008cf6:	2b03      	cmp	r3, #3
 8008cf8:	d017      	beq.n	8008d2a <__gethex+0x38e>
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d109      	bne.n	8008d12 <__gethex+0x376>
 8008cfe:	f01a 0f02 	tst.w	sl, #2
 8008d02:	d006      	beq.n	8008d12 <__gethex+0x376>
 8008d04:	f8d9 0000 	ldr.w	r0, [r9]
 8008d08:	ea4a 0a00 	orr.w	sl, sl, r0
 8008d0c:	f01a 0f01 	tst.w	sl, #1
 8008d10:	d10e      	bne.n	8008d30 <__gethex+0x394>
 8008d12:	f047 0710 	orr.w	r7, r7, #16
 8008d16:	e033      	b.n	8008d80 <__gethex+0x3e4>
 8008d18:	f04f 0a01 	mov.w	sl, #1
 8008d1c:	e7cf      	b.n	8008cbe <__gethex+0x322>
 8008d1e:	2701      	movs	r7, #1
 8008d20:	e7e2      	b.n	8008ce8 <__gethex+0x34c>
 8008d22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d24:	f1c3 0301 	rsb	r3, r3, #1
 8008d28:	9315      	str	r3, [sp, #84]	; 0x54
 8008d2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d0f0      	beq.n	8008d12 <__gethex+0x376>
 8008d30:	f04f 0c00 	mov.w	ip, #0
 8008d34:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008d38:	f104 0314 	add.w	r3, r4, #20
 8008d3c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008d40:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008d44:	4618      	mov	r0, r3
 8008d46:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d4a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008d4e:	d01c      	beq.n	8008d8a <__gethex+0x3ee>
 8008d50:	3201      	adds	r2, #1
 8008d52:	6002      	str	r2, [r0, #0]
 8008d54:	2f02      	cmp	r7, #2
 8008d56:	f104 0314 	add.w	r3, r4, #20
 8008d5a:	d13d      	bne.n	8008dd8 <__gethex+0x43c>
 8008d5c:	f8d8 2000 	ldr.w	r2, [r8]
 8008d60:	3a01      	subs	r2, #1
 8008d62:	42b2      	cmp	r2, r6
 8008d64:	d10a      	bne.n	8008d7c <__gethex+0x3e0>
 8008d66:	2201      	movs	r2, #1
 8008d68:	1171      	asrs	r1, r6, #5
 8008d6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008d6e:	f006 061f 	and.w	r6, r6, #31
 8008d72:	fa02 f606 	lsl.w	r6, r2, r6
 8008d76:	421e      	tst	r6, r3
 8008d78:	bf18      	it	ne
 8008d7a:	4617      	movne	r7, r2
 8008d7c:	f047 0720 	orr.w	r7, r7, #32
 8008d80:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d82:	601c      	str	r4, [r3, #0]
 8008d84:	9b05      	ldr	r3, [sp, #20]
 8008d86:	601d      	str	r5, [r3, #0]
 8008d88:	e69a      	b.n	8008ac0 <__gethex+0x124>
 8008d8a:	4299      	cmp	r1, r3
 8008d8c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008d90:	d8d8      	bhi.n	8008d44 <__gethex+0x3a8>
 8008d92:	68a3      	ldr	r3, [r4, #8]
 8008d94:	459b      	cmp	fp, r3
 8008d96:	db17      	blt.n	8008dc8 <__gethex+0x42c>
 8008d98:	6861      	ldr	r1, [r4, #4]
 8008d9a:	9802      	ldr	r0, [sp, #8]
 8008d9c:	3101      	adds	r1, #1
 8008d9e:	f000 f92b 	bl	8008ff8 <_Balloc>
 8008da2:	4681      	mov	r9, r0
 8008da4:	b918      	cbnz	r0, 8008dae <__gethex+0x412>
 8008da6:	4602      	mov	r2, r0
 8008da8:	2184      	movs	r1, #132	; 0x84
 8008daa:	4b19      	ldr	r3, [pc, #100]	; (8008e10 <__gethex+0x474>)
 8008dac:	e6ab      	b.n	8008b06 <__gethex+0x16a>
 8008dae:	6922      	ldr	r2, [r4, #16]
 8008db0:	f104 010c 	add.w	r1, r4, #12
 8008db4:	3202      	adds	r2, #2
 8008db6:	0092      	lsls	r2, r2, #2
 8008db8:	300c      	adds	r0, #12
 8008dba:	f7fd f8e9 	bl	8005f90 <memcpy>
 8008dbe:	4621      	mov	r1, r4
 8008dc0:	9802      	ldr	r0, [sp, #8]
 8008dc2:	f000 f959 	bl	8009078 <_Bfree>
 8008dc6:	464c      	mov	r4, r9
 8008dc8:	6923      	ldr	r3, [r4, #16]
 8008dca:	1c5a      	adds	r2, r3, #1
 8008dcc:	6122      	str	r2, [r4, #16]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008dd4:	615a      	str	r2, [r3, #20]
 8008dd6:	e7bd      	b.n	8008d54 <__gethex+0x3b8>
 8008dd8:	6922      	ldr	r2, [r4, #16]
 8008dda:	455a      	cmp	r2, fp
 8008ddc:	dd0b      	ble.n	8008df6 <__gethex+0x45a>
 8008dde:	2101      	movs	r1, #1
 8008de0:	4620      	mov	r0, r4
 8008de2:	f7ff fd73 	bl	80088cc <rshift>
 8008de6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008dea:	3501      	adds	r5, #1
 8008dec:	42ab      	cmp	r3, r5
 8008dee:	f6ff aed4 	blt.w	8008b9a <__gethex+0x1fe>
 8008df2:	2701      	movs	r7, #1
 8008df4:	e7c2      	b.n	8008d7c <__gethex+0x3e0>
 8008df6:	f016 061f 	ands.w	r6, r6, #31
 8008dfa:	d0fa      	beq.n	8008df2 <__gethex+0x456>
 8008dfc:	4453      	add	r3, sl
 8008dfe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008e02:	f000 f9eb 	bl	80091dc <__hi0bits>
 8008e06:	f1c6 0620 	rsb	r6, r6, #32
 8008e0a:	42b0      	cmp	r0, r6
 8008e0c:	dbe7      	blt.n	8008dde <__gethex+0x442>
 8008e0e:	e7f0      	b.n	8008df2 <__gethex+0x456>
 8008e10:	0800ac40 	.word	0x0800ac40

08008e14 <L_shift>:
 8008e14:	f1c2 0208 	rsb	r2, r2, #8
 8008e18:	0092      	lsls	r2, r2, #2
 8008e1a:	b570      	push	{r4, r5, r6, lr}
 8008e1c:	f1c2 0620 	rsb	r6, r2, #32
 8008e20:	6843      	ldr	r3, [r0, #4]
 8008e22:	6804      	ldr	r4, [r0, #0]
 8008e24:	fa03 f506 	lsl.w	r5, r3, r6
 8008e28:	432c      	orrs	r4, r5
 8008e2a:	40d3      	lsrs	r3, r2
 8008e2c:	6004      	str	r4, [r0, #0]
 8008e2e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008e32:	4288      	cmp	r0, r1
 8008e34:	d3f4      	bcc.n	8008e20 <L_shift+0xc>
 8008e36:	bd70      	pop	{r4, r5, r6, pc}

08008e38 <__match>:
 8008e38:	b530      	push	{r4, r5, lr}
 8008e3a:	6803      	ldr	r3, [r0, #0]
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e42:	b914      	cbnz	r4, 8008e4a <__match+0x12>
 8008e44:	6003      	str	r3, [r0, #0]
 8008e46:	2001      	movs	r0, #1
 8008e48:	bd30      	pop	{r4, r5, pc}
 8008e4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e4e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008e52:	2d19      	cmp	r5, #25
 8008e54:	bf98      	it	ls
 8008e56:	3220      	addls	r2, #32
 8008e58:	42a2      	cmp	r2, r4
 8008e5a:	d0f0      	beq.n	8008e3e <__match+0x6>
 8008e5c:	2000      	movs	r0, #0
 8008e5e:	e7f3      	b.n	8008e48 <__match+0x10>

08008e60 <__hexnan>:
 8008e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e64:	2500      	movs	r5, #0
 8008e66:	680b      	ldr	r3, [r1, #0]
 8008e68:	4682      	mov	sl, r0
 8008e6a:	115e      	asrs	r6, r3, #5
 8008e6c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008e70:	f013 031f 	ands.w	r3, r3, #31
 8008e74:	bf18      	it	ne
 8008e76:	3604      	addne	r6, #4
 8008e78:	1f37      	subs	r7, r6, #4
 8008e7a:	46b9      	mov	r9, r7
 8008e7c:	463c      	mov	r4, r7
 8008e7e:	46ab      	mov	fp, r5
 8008e80:	b087      	sub	sp, #28
 8008e82:	4690      	mov	r8, r2
 8008e84:	6802      	ldr	r2, [r0, #0]
 8008e86:	9301      	str	r3, [sp, #4]
 8008e88:	f846 5c04 	str.w	r5, [r6, #-4]
 8008e8c:	9502      	str	r5, [sp, #8]
 8008e8e:	7851      	ldrb	r1, [r2, #1]
 8008e90:	1c53      	adds	r3, r2, #1
 8008e92:	9303      	str	r3, [sp, #12]
 8008e94:	b341      	cbz	r1, 8008ee8 <__hexnan+0x88>
 8008e96:	4608      	mov	r0, r1
 8008e98:	9205      	str	r2, [sp, #20]
 8008e9a:	9104      	str	r1, [sp, #16]
 8008e9c:	f7ff fd69 	bl	8008972 <__hexdig_fun>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d14f      	bne.n	8008f44 <__hexnan+0xe4>
 8008ea4:	9904      	ldr	r1, [sp, #16]
 8008ea6:	9a05      	ldr	r2, [sp, #20]
 8008ea8:	2920      	cmp	r1, #32
 8008eaa:	d818      	bhi.n	8008ede <__hexnan+0x7e>
 8008eac:	9b02      	ldr	r3, [sp, #8]
 8008eae:	459b      	cmp	fp, r3
 8008eb0:	dd13      	ble.n	8008eda <__hexnan+0x7a>
 8008eb2:	454c      	cmp	r4, r9
 8008eb4:	d206      	bcs.n	8008ec4 <__hexnan+0x64>
 8008eb6:	2d07      	cmp	r5, #7
 8008eb8:	dc04      	bgt.n	8008ec4 <__hexnan+0x64>
 8008eba:	462a      	mov	r2, r5
 8008ebc:	4649      	mov	r1, r9
 8008ebe:	4620      	mov	r0, r4
 8008ec0:	f7ff ffa8 	bl	8008e14 <L_shift>
 8008ec4:	4544      	cmp	r4, r8
 8008ec6:	d950      	bls.n	8008f6a <__hexnan+0x10a>
 8008ec8:	2300      	movs	r3, #0
 8008eca:	f1a4 0904 	sub.w	r9, r4, #4
 8008ece:	f844 3c04 	str.w	r3, [r4, #-4]
 8008ed2:	461d      	mov	r5, r3
 8008ed4:	464c      	mov	r4, r9
 8008ed6:	f8cd b008 	str.w	fp, [sp, #8]
 8008eda:	9a03      	ldr	r2, [sp, #12]
 8008edc:	e7d7      	b.n	8008e8e <__hexnan+0x2e>
 8008ede:	2929      	cmp	r1, #41	; 0x29
 8008ee0:	d156      	bne.n	8008f90 <__hexnan+0x130>
 8008ee2:	3202      	adds	r2, #2
 8008ee4:	f8ca 2000 	str.w	r2, [sl]
 8008ee8:	f1bb 0f00 	cmp.w	fp, #0
 8008eec:	d050      	beq.n	8008f90 <__hexnan+0x130>
 8008eee:	454c      	cmp	r4, r9
 8008ef0:	d206      	bcs.n	8008f00 <__hexnan+0xa0>
 8008ef2:	2d07      	cmp	r5, #7
 8008ef4:	dc04      	bgt.n	8008f00 <__hexnan+0xa0>
 8008ef6:	462a      	mov	r2, r5
 8008ef8:	4649      	mov	r1, r9
 8008efa:	4620      	mov	r0, r4
 8008efc:	f7ff ff8a 	bl	8008e14 <L_shift>
 8008f00:	4544      	cmp	r4, r8
 8008f02:	d934      	bls.n	8008f6e <__hexnan+0x10e>
 8008f04:	4623      	mov	r3, r4
 8008f06:	f1a8 0204 	sub.w	r2, r8, #4
 8008f0a:	f853 1b04 	ldr.w	r1, [r3], #4
 8008f0e:	429f      	cmp	r7, r3
 8008f10:	f842 1f04 	str.w	r1, [r2, #4]!
 8008f14:	d2f9      	bcs.n	8008f0a <__hexnan+0xaa>
 8008f16:	1b3b      	subs	r3, r7, r4
 8008f18:	f023 0303 	bic.w	r3, r3, #3
 8008f1c:	3304      	adds	r3, #4
 8008f1e:	3401      	adds	r4, #1
 8008f20:	3e03      	subs	r6, #3
 8008f22:	42b4      	cmp	r4, r6
 8008f24:	bf88      	it	hi
 8008f26:	2304      	movhi	r3, #4
 8008f28:	2200      	movs	r2, #0
 8008f2a:	4443      	add	r3, r8
 8008f2c:	f843 2b04 	str.w	r2, [r3], #4
 8008f30:	429f      	cmp	r7, r3
 8008f32:	d2fb      	bcs.n	8008f2c <__hexnan+0xcc>
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	b91b      	cbnz	r3, 8008f40 <__hexnan+0xe0>
 8008f38:	4547      	cmp	r7, r8
 8008f3a:	d127      	bne.n	8008f8c <__hexnan+0x12c>
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	603b      	str	r3, [r7, #0]
 8008f40:	2005      	movs	r0, #5
 8008f42:	e026      	b.n	8008f92 <__hexnan+0x132>
 8008f44:	3501      	adds	r5, #1
 8008f46:	2d08      	cmp	r5, #8
 8008f48:	f10b 0b01 	add.w	fp, fp, #1
 8008f4c:	dd06      	ble.n	8008f5c <__hexnan+0xfc>
 8008f4e:	4544      	cmp	r4, r8
 8008f50:	d9c3      	bls.n	8008eda <__hexnan+0x7a>
 8008f52:	2300      	movs	r3, #0
 8008f54:	2501      	movs	r5, #1
 8008f56:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f5a:	3c04      	subs	r4, #4
 8008f5c:	6822      	ldr	r2, [r4, #0]
 8008f5e:	f000 000f 	and.w	r0, r0, #15
 8008f62:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008f66:	6022      	str	r2, [r4, #0]
 8008f68:	e7b7      	b.n	8008eda <__hexnan+0x7a>
 8008f6a:	2508      	movs	r5, #8
 8008f6c:	e7b5      	b.n	8008eda <__hexnan+0x7a>
 8008f6e:	9b01      	ldr	r3, [sp, #4]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d0df      	beq.n	8008f34 <__hexnan+0xd4>
 8008f74:	f04f 32ff 	mov.w	r2, #4294967295
 8008f78:	f1c3 0320 	rsb	r3, r3, #32
 8008f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f80:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008f84:	401a      	ands	r2, r3
 8008f86:	f846 2c04 	str.w	r2, [r6, #-4]
 8008f8a:	e7d3      	b.n	8008f34 <__hexnan+0xd4>
 8008f8c:	3f04      	subs	r7, #4
 8008f8e:	e7d1      	b.n	8008f34 <__hexnan+0xd4>
 8008f90:	2004      	movs	r0, #4
 8008f92:	b007      	add	sp, #28
 8008f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f98 <_localeconv_r>:
 8008f98:	4800      	ldr	r0, [pc, #0]	; (8008f9c <_localeconv_r+0x4>)
 8008f9a:	4770      	bx	lr
 8008f9c:	20000168 	.word	0x20000168

08008fa0 <__ascii_mbtowc>:
 8008fa0:	b082      	sub	sp, #8
 8008fa2:	b901      	cbnz	r1, 8008fa6 <__ascii_mbtowc+0x6>
 8008fa4:	a901      	add	r1, sp, #4
 8008fa6:	b142      	cbz	r2, 8008fba <__ascii_mbtowc+0x1a>
 8008fa8:	b14b      	cbz	r3, 8008fbe <__ascii_mbtowc+0x1e>
 8008faa:	7813      	ldrb	r3, [r2, #0]
 8008fac:	600b      	str	r3, [r1, #0]
 8008fae:	7812      	ldrb	r2, [r2, #0]
 8008fb0:	1e10      	subs	r0, r2, #0
 8008fb2:	bf18      	it	ne
 8008fb4:	2001      	movne	r0, #1
 8008fb6:	b002      	add	sp, #8
 8008fb8:	4770      	bx	lr
 8008fba:	4610      	mov	r0, r2
 8008fbc:	e7fb      	b.n	8008fb6 <__ascii_mbtowc+0x16>
 8008fbe:	f06f 0001 	mvn.w	r0, #1
 8008fc2:	e7f8      	b.n	8008fb6 <__ascii_mbtowc+0x16>

08008fc4 <memchr>:
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	b510      	push	{r4, lr}
 8008fc8:	b2c9      	uxtb	r1, r1
 8008fca:	4402      	add	r2, r0
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	4618      	mov	r0, r3
 8008fd0:	d101      	bne.n	8008fd6 <memchr+0x12>
 8008fd2:	2000      	movs	r0, #0
 8008fd4:	e003      	b.n	8008fde <memchr+0x1a>
 8008fd6:	7804      	ldrb	r4, [r0, #0]
 8008fd8:	3301      	adds	r3, #1
 8008fda:	428c      	cmp	r4, r1
 8008fdc:	d1f6      	bne.n	8008fcc <memchr+0x8>
 8008fde:	bd10      	pop	{r4, pc}

08008fe0 <__malloc_lock>:
 8008fe0:	4801      	ldr	r0, [pc, #4]	; (8008fe8 <__malloc_lock+0x8>)
 8008fe2:	f000 be8a 	b.w	8009cfa <__retarget_lock_acquire_recursive>
 8008fe6:	bf00      	nop
 8008fe8:	200004ec 	.word	0x200004ec

08008fec <__malloc_unlock>:
 8008fec:	4801      	ldr	r0, [pc, #4]	; (8008ff4 <__malloc_unlock+0x8>)
 8008fee:	f000 be85 	b.w	8009cfc <__retarget_lock_release_recursive>
 8008ff2:	bf00      	nop
 8008ff4:	200004ec 	.word	0x200004ec

08008ff8 <_Balloc>:
 8008ff8:	b570      	push	{r4, r5, r6, lr}
 8008ffa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ffc:	4604      	mov	r4, r0
 8008ffe:	460d      	mov	r5, r1
 8009000:	b976      	cbnz	r6, 8009020 <_Balloc+0x28>
 8009002:	2010      	movs	r0, #16
 8009004:	f7fc ffb4 	bl	8005f70 <malloc>
 8009008:	4602      	mov	r2, r0
 800900a:	6260      	str	r0, [r4, #36]	; 0x24
 800900c:	b920      	cbnz	r0, 8009018 <_Balloc+0x20>
 800900e:	2166      	movs	r1, #102	; 0x66
 8009010:	4b17      	ldr	r3, [pc, #92]	; (8009070 <_Balloc+0x78>)
 8009012:	4818      	ldr	r0, [pc, #96]	; (8009074 <_Balloc+0x7c>)
 8009014:	f000 fe40 	bl	8009c98 <__assert_func>
 8009018:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800901c:	6006      	str	r6, [r0, #0]
 800901e:	60c6      	str	r6, [r0, #12]
 8009020:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009022:	68f3      	ldr	r3, [r6, #12]
 8009024:	b183      	cbz	r3, 8009048 <_Balloc+0x50>
 8009026:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800902e:	b9b8      	cbnz	r0, 8009060 <_Balloc+0x68>
 8009030:	2101      	movs	r1, #1
 8009032:	fa01 f605 	lsl.w	r6, r1, r5
 8009036:	1d72      	adds	r2, r6, #5
 8009038:	4620      	mov	r0, r4
 800903a:	0092      	lsls	r2, r2, #2
 800903c:	f000 fc94 	bl	8009968 <_calloc_r>
 8009040:	b160      	cbz	r0, 800905c <_Balloc+0x64>
 8009042:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009046:	e00e      	b.n	8009066 <_Balloc+0x6e>
 8009048:	2221      	movs	r2, #33	; 0x21
 800904a:	2104      	movs	r1, #4
 800904c:	4620      	mov	r0, r4
 800904e:	f000 fc8b 	bl	8009968 <_calloc_r>
 8009052:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009054:	60f0      	str	r0, [r6, #12]
 8009056:	68db      	ldr	r3, [r3, #12]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d1e4      	bne.n	8009026 <_Balloc+0x2e>
 800905c:	2000      	movs	r0, #0
 800905e:	bd70      	pop	{r4, r5, r6, pc}
 8009060:	6802      	ldr	r2, [r0, #0]
 8009062:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009066:	2300      	movs	r3, #0
 8009068:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800906c:	e7f7      	b.n	800905e <_Balloc+0x66>
 800906e:	bf00      	nop
 8009070:	0800abce 	.word	0x0800abce
 8009074:	0800accc 	.word	0x0800accc

08009078 <_Bfree>:
 8009078:	b570      	push	{r4, r5, r6, lr}
 800907a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800907c:	4605      	mov	r5, r0
 800907e:	460c      	mov	r4, r1
 8009080:	b976      	cbnz	r6, 80090a0 <_Bfree+0x28>
 8009082:	2010      	movs	r0, #16
 8009084:	f7fc ff74 	bl	8005f70 <malloc>
 8009088:	4602      	mov	r2, r0
 800908a:	6268      	str	r0, [r5, #36]	; 0x24
 800908c:	b920      	cbnz	r0, 8009098 <_Bfree+0x20>
 800908e:	218a      	movs	r1, #138	; 0x8a
 8009090:	4b08      	ldr	r3, [pc, #32]	; (80090b4 <_Bfree+0x3c>)
 8009092:	4809      	ldr	r0, [pc, #36]	; (80090b8 <_Bfree+0x40>)
 8009094:	f000 fe00 	bl	8009c98 <__assert_func>
 8009098:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800909c:	6006      	str	r6, [r0, #0]
 800909e:	60c6      	str	r6, [r0, #12]
 80090a0:	b13c      	cbz	r4, 80090b2 <_Bfree+0x3a>
 80090a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80090a4:	6862      	ldr	r2, [r4, #4]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80090ac:	6021      	str	r1, [r4, #0]
 80090ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80090b2:	bd70      	pop	{r4, r5, r6, pc}
 80090b4:	0800abce 	.word	0x0800abce
 80090b8:	0800accc 	.word	0x0800accc

080090bc <__multadd>:
 80090bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090c0:	4607      	mov	r7, r0
 80090c2:	460c      	mov	r4, r1
 80090c4:	461e      	mov	r6, r3
 80090c6:	2000      	movs	r0, #0
 80090c8:	690d      	ldr	r5, [r1, #16]
 80090ca:	f101 0c14 	add.w	ip, r1, #20
 80090ce:	f8dc 3000 	ldr.w	r3, [ip]
 80090d2:	3001      	adds	r0, #1
 80090d4:	b299      	uxth	r1, r3
 80090d6:	fb02 6101 	mla	r1, r2, r1, r6
 80090da:	0c1e      	lsrs	r6, r3, #16
 80090dc:	0c0b      	lsrs	r3, r1, #16
 80090de:	fb02 3306 	mla	r3, r2, r6, r3
 80090e2:	b289      	uxth	r1, r1
 80090e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80090e8:	4285      	cmp	r5, r0
 80090ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80090ee:	f84c 1b04 	str.w	r1, [ip], #4
 80090f2:	dcec      	bgt.n	80090ce <__multadd+0x12>
 80090f4:	b30e      	cbz	r6, 800913a <__multadd+0x7e>
 80090f6:	68a3      	ldr	r3, [r4, #8]
 80090f8:	42ab      	cmp	r3, r5
 80090fa:	dc19      	bgt.n	8009130 <__multadd+0x74>
 80090fc:	6861      	ldr	r1, [r4, #4]
 80090fe:	4638      	mov	r0, r7
 8009100:	3101      	adds	r1, #1
 8009102:	f7ff ff79 	bl	8008ff8 <_Balloc>
 8009106:	4680      	mov	r8, r0
 8009108:	b928      	cbnz	r0, 8009116 <__multadd+0x5a>
 800910a:	4602      	mov	r2, r0
 800910c:	21b5      	movs	r1, #181	; 0xb5
 800910e:	4b0c      	ldr	r3, [pc, #48]	; (8009140 <__multadd+0x84>)
 8009110:	480c      	ldr	r0, [pc, #48]	; (8009144 <__multadd+0x88>)
 8009112:	f000 fdc1 	bl	8009c98 <__assert_func>
 8009116:	6922      	ldr	r2, [r4, #16]
 8009118:	f104 010c 	add.w	r1, r4, #12
 800911c:	3202      	adds	r2, #2
 800911e:	0092      	lsls	r2, r2, #2
 8009120:	300c      	adds	r0, #12
 8009122:	f7fc ff35 	bl	8005f90 <memcpy>
 8009126:	4621      	mov	r1, r4
 8009128:	4638      	mov	r0, r7
 800912a:	f7ff ffa5 	bl	8009078 <_Bfree>
 800912e:	4644      	mov	r4, r8
 8009130:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009134:	3501      	adds	r5, #1
 8009136:	615e      	str	r6, [r3, #20]
 8009138:	6125      	str	r5, [r4, #16]
 800913a:	4620      	mov	r0, r4
 800913c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009140:	0800ac40 	.word	0x0800ac40
 8009144:	0800accc 	.word	0x0800accc

08009148 <__s2b>:
 8009148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800914c:	4615      	mov	r5, r2
 800914e:	2209      	movs	r2, #9
 8009150:	461f      	mov	r7, r3
 8009152:	3308      	adds	r3, #8
 8009154:	460c      	mov	r4, r1
 8009156:	fb93 f3f2 	sdiv	r3, r3, r2
 800915a:	4606      	mov	r6, r0
 800915c:	2201      	movs	r2, #1
 800915e:	2100      	movs	r1, #0
 8009160:	429a      	cmp	r2, r3
 8009162:	db09      	blt.n	8009178 <__s2b+0x30>
 8009164:	4630      	mov	r0, r6
 8009166:	f7ff ff47 	bl	8008ff8 <_Balloc>
 800916a:	b940      	cbnz	r0, 800917e <__s2b+0x36>
 800916c:	4602      	mov	r2, r0
 800916e:	21ce      	movs	r1, #206	; 0xce
 8009170:	4b18      	ldr	r3, [pc, #96]	; (80091d4 <__s2b+0x8c>)
 8009172:	4819      	ldr	r0, [pc, #100]	; (80091d8 <__s2b+0x90>)
 8009174:	f000 fd90 	bl	8009c98 <__assert_func>
 8009178:	0052      	lsls	r2, r2, #1
 800917a:	3101      	adds	r1, #1
 800917c:	e7f0      	b.n	8009160 <__s2b+0x18>
 800917e:	9b08      	ldr	r3, [sp, #32]
 8009180:	2d09      	cmp	r5, #9
 8009182:	6143      	str	r3, [r0, #20]
 8009184:	f04f 0301 	mov.w	r3, #1
 8009188:	6103      	str	r3, [r0, #16]
 800918a:	dd16      	ble.n	80091ba <__s2b+0x72>
 800918c:	f104 0909 	add.w	r9, r4, #9
 8009190:	46c8      	mov	r8, r9
 8009192:	442c      	add	r4, r5
 8009194:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009198:	4601      	mov	r1, r0
 800919a:	220a      	movs	r2, #10
 800919c:	4630      	mov	r0, r6
 800919e:	3b30      	subs	r3, #48	; 0x30
 80091a0:	f7ff ff8c 	bl	80090bc <__multadd>
 80091a4:	45a0      	cmp	r8, r4
 80091a6:	d1f5      	bne.n	8009194 <__s2b+0x4c>
 80091a8:	f1a5 0408 	sub.w	r4, r5, #8
 80091ac:	444c      	add	r4, r9
 80091ae:	1b2d      	subs	r5, r5, r4
 80091b0:	1963      	adds	r3, r4, r5
 80091b2:	42bb      	cmp	r3, r7
 80091b4:	db04      	blt.n	80091c0 <__s2b+0x78>
 80091b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091ba:	2509      	movs	r5, #9
 80091bc:	340a      	adds	r4, #10
 80091be:	e7f6      	b.n	80091ae <__s2b+0x66>
 80091c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80091c4:	4601      	mov	r1, r0
 80091c6:	220a      	movs	r2, #10
 80091c8:	4630      	mov	r0, r6
 80091ca:	3b30      	subs	r3, #48	; 0x30
 80091cc:	f7ff ff76 	bl	80090bc <__multadd>
 80091d0:	e7ee      	b.n	80091b0 <__s2b+0x68>
 80091d2:	bf00      	nop
 80091d4:	0800ac40 	.word	0x0800ac40
 80091d8:	0800accc 	.word	0x0800accc

080091dc <__hi0bits>:
 80091dc:	0c02      	lsrs	r2, r0, #16
 80091de:	0412      	lsls	r2, r2, #16
 80091e0:	4603      	mov	r3, r0
 80091e2:	b9ca      	cbnz	r2, 8009218 <__hi0bits+0x3c>
 80091e4:	0403      	lsls	r3, r0, #16
 80091e6:	2010      	movs	r0, #16
 80091e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80091ec:	bf04      	itt	eq
 80091ee:	021b      	lsleq	r3, r3, #8
 80091f0:	3008      	addeq	r0, #8
 80091f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80091f6:	bf04      	itt	eq
 80091f8:	011b      	lsleq	r3, r3, #4
 80091fa:	3004      	addeq	r0, #4
 80091fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009200:	bf04      	itt	eq
 8009202:	009b      	lsleq	r3, r3, #2
 8009204:	3002      	addeq	r0, #2
 8009206:	2b00      	cmp	r3, #0
 8009208:	db05      	blt.n	8009216 <__hi0bits+0x3a>
 800920a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800920e:	f100 0001 	add.w	r0, r0, #1
 8009212:	bf08      	it	eq
 8009214:	2020      	moveq	r0, #32
 8009216:	4770      	bx	lr
 8009218:	2000      	movs	r0, #0
 800921a:	e7e5      	b.n	80091e8 <__hi0bits+0xc>

0800921c <__lo0bits>:
 800921c:	6803      	ldr	r3, [r0, #0]
 800921e:	4602      	mov	r2, r0
 8009220:	f013 0007 	ands.w	r0, r3, #7
 8009224:	d00b      	beq.n	800923e <__lo0bits+0x22>
 8009226:	07d9      	lsls	r1, r3, #31
 8009228:	d421      	bmi.n	800926e <__lo0bits+0x52>
 800922a:	0798      	lsls	r0, r3, #30
 800922c:	bf49      	itett	mi
 800922e:	085b      	lsrmi	r3, r3, #1
 8009230:	089b      	lsrpl	r3, r3, #2
 8009232:	2001      	movmi	r0, #1
 8009234:	6013      	strmi	r3, [r2, #0]
 8009236:	bf5c      	itt	pl
 8009238:	2002      	movpl	r0, #2
 800923a:	6013      	strpl	r3, [r2, #0]
 800923c:	4770      	bx	lr
 800923e:	b299      	uxth	r1, r3
 8009240:	b909      	cbnz	r1, 8009246 <__lo0bits+0x2a>
 8009242:	2010      	movs	r0, #16
 8009244:	0c1b      	lsrs	r3, r3, #16
 8009246:	b2d9      	uxtb	r1, r3
 8009248:	b909      	cbnz	r1, 800924e <__lo0bits+0x32>
 800924a:	3008      	adds	r0, #8
 800924c:	0a1b      	lsrs	r3, r3, #8
 800924e:	0719      	lsls	r1, r3, #28
 8009250:	bf04      	itt	eq
 8009252:	091b      	lsreq	r3, r3, #4
 8009254:	3004      	addeq	r0, #4
 8009256:	0799      	lsls	r1, r3, #30
 8009258:	bf04      	itt	eq
 800925a:	089b      	lsreq	r3, r3, #2
 800925c:	3002      	addeq	r0, #2
 800925e:	07d9      	lsls	r1, r3, #31
 8009260:	d403      	bmi.n	800926a <__lo0bits+0x4e>
 8009262:	085b      	lsrs	r3, r3, #1
 8009264:	f100 0001 	add.w	r0, r0, #1
 8009268:	d003      	beq.n	8009272 <__lo0bits+0x56>
 800926a:	6013      	str	r3, [r2, #0]
 800926c:	4770      	bx	lr
 800926e:	2000      	movs	r0, #0
 8009270:	4770      	bx	lr
 8009272:	2020      	movs	r0, #32
 8009274:	4770      	bx	lr
	...

08009278 <__i2b>:
 8009278:	b510      	push	{r4, lr}
 800927a:	460c      	mov	r4, r1
 800927c:	2101      	movs	r1, #1
 800927e:	f7ff febb 	bl	8008ff8 <_Balloc>
 8009282:	4602      	mov	r2, r0
 8009284:	b928      	cbnz	r0, 8009292 <__i2b+0x1a>
 8009286:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800928a:	4b04      	ldr	r3, [pc, #16]	; (800929c <__i2b+0x24>)
 800928c:	4804      	ldr	r0, [pc, #16]	; (80092a0 <__i2b+0x28>)
 800928e:	f000 fd03 	bl	8009c98 <__assert_func>
 8009292:	2301      	movs	r3, #1
 8009294:	6144      	str	r4, [r0, #20]
 8009296:	6103      	str	r3, [r0, #16]
 8009298:	bd10      	pop	{r4, pc}
 800929a:	bf00      	nop
 800929c:	0800ac40 	.word	0x0800ac40
 80092a0:	0800accc 	.word	0x0800accc

080092a4 <__multiply>:
 80092a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a8:	4691      	mov	r9, r2
 80092aa:	690a      	ldr	r2, [r1, #16]
 80092ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80092b0:	460c      	mov	r4, r1
 80092b2:	429a      	cmp	r2, r3
 80092b4:	bfbe      	ittt	lt
 80092b6:	460b      	movlt	r3, r1
 80092b8:	464c      	movlt	r4, r9
 80092ba:	4699      	movlt	r9, r3
 80092bc:	6927      	ldr	r7, [r4, #16]
 80092be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80092c2:	68a3      	ldr	r3, [r4, #8]
 80092c4:	6861      	ldr	r1, [r4, #4]
 80092c6:	eb07 060a 	add.w	r6, r7, sl
 80092ca:	42b3      	cmp	r3, r6
 80092cc:	b085      	sub	sp, #20
 80092ce:	bfb8      	it	lt
 80092d0:	3101      	addlt	r1, #1
 80092d2:	f7ff fe91 	bl	8008ff8 <_Balloc>
 80092d6:	b930      	cbnz	r0, 80092e6 <__multiply+0x42>
 80092d8:	4602      	mov	r2, r0
 80092da:	f240 115d 	movw	r1, #349	; 0x15d
 80092de:	4b43      	ldr	r3, [pc, #268]	; (80093ec <__multiply+0x148>)
 80092e0:	4843      	ldr	r0, [pc, #268]	; (80093f0 <__multiply+0x14c>)
 80092e2:	f000 fcd9 	bl	8009c98 <__assert_func>
 80092e6:	f100 0514 	add.w	r5, r0, #20
 80092ea:	462b      	mov	r3, r5
 80092ec:	2200      	movs	r2, #0
 80092ee:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80092f2:	4543      	cmp	r3, r8
 80092f4:	d321      	bcc.n	800933a <__multiply+0x96>
 80092f6:	f104 0314 	add.w	r3, r4, #20
 80092fa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80092fe:	f109 0314 	add.w	r3, r9, #20
 8009302:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009306:	9202      	str	r2, [sp, #8]
 8009308:	1b3a      	subs	r2, r7, r4
 800930a:	3a15      	subs	r2, #21
 800930c:	f022 0203 	bic.w	r2, r2, #3
 8009310:	3204      	adds	r2, #4
 8009312:	f104 0115 	add.w	r1, r4, #21
 8009316:	428f      	cmp	r7, r1
 8009318:	bf38      	it	cc
 800931a:	2204      	movcc	r2, #4
 800931c:	9201      	str	r2, [sp, #4]
 800931e:	9a02      	ldr	r2, [sp, #8]
 8009320:	9303      	str	r3, [sp, #12]
 8009322:	429a      	cmp	r2, r3
 8009324:	d80c      	bhi.n	8009340 <__multiply+0x9c>
 8009326:	2e00      	cmp	r6, #0
 8009328:	dd03      	ble.n	8009332 <__multiply+0x8e>
 800932a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800932e:	2b00      	cmp	r3, #0
 8009330:	d059      	beq.n	80093e6 <__multiply+0x142>
 8009332:	6106      	str	r6, [r0, #16]
 8009334:	b005      	add	sp, #20
 8009336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800933a:	f843 2b04 	str.w	r2, [r3], #4
 800933e:	e7d8      	b.n	80092f2 <__multiply+0x4e>
 8009340:	f8b3 a000 	ldrh.w	sl, [r3]
 8009344:	f1ba 0f00 	cmp.w	sl, #0
 8009348:	d023      	beq.n	8009392 <__multiply+0xee>
 800934a:	46a9      	mov	r9, r5
 800934c:	f04f 0c00 	mov.w	ip, #0
 8009350:	f104 0e14 	add.w	lr, r4, #20
 8009354:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009358:	f8d9 1000 	ldr.w	r1, [r9]
 800935c:	fa1f fb82 	uxth.w	fp, r2
 8009360:	b289      	uxth	r1, r1
 8009362:	fb0a 110b 	mla	r1, sl, fp, r1
 8009366:	4461      	add	r1, ip
 8009368:	f8d9 c000 	ldr.w	ip, [r9]
 800936c:	0c12      	lsrs	r2, r2, #16
 800936e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009372:	fb0a c202 	mla	r2, sl, r2, ip
 8009376:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800937a:	b289      	uxth	r1, r1
 800937c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009380:	4577      	cmp	r7, lr
 8009382:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009386:	f849 1b04 	str.w	r1, [r9], #4
 800938a:	d8e3      	bhi.n	8009354 <__multiply+0xb0>
 800938c:	9a01      	ldr	r2, [sp, #4]
 800938e:	f845 c002 	str.w	ip, [r5, r2]
 8009392:	9a03      	ldr	r2, [sp, #12]
 8009394:	3304      	adds	r3, #4
 8009396:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800939a:	f1b9 0f00 	cmp.w	r9, #0
 800939e:	d020      	beq.n	80093e2 <__multiply+0x13e>
 80093a0:	46ae      	mov	lr, r5
 80093a2:	f04f 0a00 	mov.w	sl, #0
 80093a6:	6829      	ldr	r1, [r5, #0]
 80093a8:	f104 0c14 	add.w	ip, r4, #20
 80093ac:	f8bc b000 	ldrh.w	fp, [ip]
 80093b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80093b4:	b289      	uxth	r1, r1
 80093b6:	fb09 220b 	mla	r2, r9, fp, r2
 80093ba:	4492      	add	sl, r2
 80093bc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80093c0:	f84e 1b04 	str.w	r1, [lr], #4
 80093c4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80093c8:	f8be 1000 	ldrh.w	r1, [lr]
 80093cc:	0c12      	lsrs	r2, r2, #16
 80093ce:	fb09 1102 	mla	r1, r9, r2, r1
 80093d2:	4567      	cmp	r7, ip
 80093d4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80093d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80093dc:	d8e6      	bhi.n	80093ac <__multiply+0x108>
 80093de:	9a01      	ldr	r2, [sp, #4]
 80093e0:	50a9      	str	r1, [r5, r2]
 80093e2:	3504      	adds	r5, #4
 80093e4:	e79b      	b.n	800931e <__multiply+0x7a>
 80093e6:	3e01      	subs	r6, #1
 80093e8:	e79d      	b.n	8009326 <__multiply+0x82>
 80093ea:	bf00      	nop
 80093ec:	0800ac40 	.word	0x0800ac40
 80093f0:	0800accc 	.word	0x0800accc

080093f4 <__pow5mult>:
 80093f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093f8:	4615      	mov	r5, r2
 80093fa:	f012 0203 	ands.w	r2, r2, #3
 80093fe:	4606      	mov	r6, r0
 8009400:	460f      	mov	r7, r1
 8009402:	d007      	beq.n	8009414 <__pow5mult+0x20>
 8009404:	4c25      	ldr	r4, [pc, #148]	; (800949c <__pow5mult+0xa8>)
 8009406:	3a01      	subs	r2, #1
 8009408:	2300      	movs	r3, #0
 800940a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800940e:	f7ff fe55 	bl	80090bc <__multadd>
 8009412:	4607      	mov	r7, r0
 8009414:	10ad      	asrs	r5, r5, #2
 8009416:	d03d      	beq.n	8009494 <__pow5mult+0xa0>
 8009418:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800941a:	b97c      	cbnz	r4, 800943c <__pow5mult+0x48>
 800941c:	2010      	movs	r0, #16
 800941e:	f7fc fda7 	bl	8005f70 <malloc>
 8009422:	4602      	mov	r2, r0
 8009424:	6270      	str	r0, [r6, #36]	; 0x24
 8009426:	b928      	cbnz	r0, 8009434 <__pow5mult+0x40>
 8009428:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800942c:	4b1c      	ldr	r3, [pc, #112]	; (80094a0 <__pow5mult+0xac>)
 800942e:	481d      	ldr	r0, [pc, #116]	; (80094a4 <__pow5mult+0xb0>)
 8009430:	f000 fc32 	bl	8009c98 <__assert_func>
 8009434:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009438:	6004      	str	r4, [r0, #0]
 800943a:	60c4      	str	r4, [r0, #12]
 800943c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009440:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009444:	b94c      	cbnz	r4, 800945a <__pow5mult+0x66>
 8009446:	f240 2171 	movw	r1, #625	; 0x271
 800944a:	4630      	mov	r0, r6
 800944c:	f7ff ff14 	bl	8009278 <__i2b>
 8009450:	2300      	movs	r3, #0
 8009452:	4604      	mov	r4, r0
 8009454:	f8c8 0008 	str.w	r0, [r8, #8]
 8009458:	6003      	str	r3, [r0, #0]
 800945a:	f04f 0900 	mov.w	r9, #0
 800945e:	07eb      	lsls	r3, r5, #31
 8009460:	d50a      	bpl.n	8009478 <__pow5mult+0x84>
 8009462:	4639      	mov	r1, r7
 8009464:	4622      	mov	r2, r4
 8009466:	4630      	mov	r0, r6
 8009468:	f7ff ff1c 	bl	80092a4 <__multiply>
 800946c:	4680      	mov	r8, r0
 800946e:	4639      	mov	r1, r7
 8009470:	4630      	mov	r0, r6
 8009472:	f7ff fe01 	bl	8009078 <_Bfree>
 8009476:	4647      	mov	r7, r8
 8009478:	106d      	asrs	r5, r5, #1
 800947a:	d00b      	beq.n	8009494 <__pow5mult+0xa0>
 800947c:	6820      	ldr	r0, [r4, #0]
 800947e:	b938      	cbnz	r0, 8009490 <__pow5mult+0x9c>
 8009480:	4622      	mov	r2, r4
 8009482:	4621      	mov	r1, r4
 8009484:	4630      	mov	r0, r6
 8009486:	f7ff ff0d 	bl	80092a4 <__multiply>
 800948a:	6020      	str	r0, [r4, #0]
 800948c:	f8c0 9000 	str.w	r9, [r0]
 8009490:	4604      	mov	r4, r0
 8009492:	e7e4      	b.n	800945e <__pow5mult+0x6a>
 8009494:	4638      	mov	r0, r7
 8009496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800949a:	bf00      	nop
 800949c:	0800ae18 	.word	0x0800ae18
 80094a0:	0800abce 	.word	0x0800abce
 80094a4:	0800accc 	.word	0x0800accc

080094a8 <__lshift>:
 80094a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094ac:	460c      	mov	r4, r1
 80094ae:	4607      	mov	r7, r0
 80094b0:	4691      	mov	r9, r2
 80094b2:	6923      	ldr	r3, [r4, #16]
 80094b4:	6849      	ldr	r1, [r1, #4]
 80094b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80094ba:	68a3      	ldr	r3, [r4, #8]
 80094bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80094c0:	f108 0601 	add.w	r6, r8, #1
 80094c4:	42b3      	cmp	r3, r6
 80094c6:	db0b      	blt.n	80094e0 <__lshift+0x38>
 80094c8:	4638      	mov	r0, r7
 80094ca:	f7ff fd95 	bl	8008ff8 <_Balloc>
 80094ce:	4605      	mov	r5, r0
 80094d0:	b948      	cbnz	r0, 80094e6 <__lshift+0x3e>
 80094d2:	4602      	mov	r2, r0
 80094d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80094d8:	4b29      	ldr	r3, [pc, #164]	; (8009580 <__lshift+0xd8>)
 80094da:	482a      	ldr	r0, [pc, #168]	; (8009584 <__lshift+0xdc>)
 80094dc:	f000 fbdc 	bl	8009c98 <__assert_func>
 80094e0:	3101      	adds	r1, #1
 80094e2:	005b      	lsls	r3, r3, #1
 80094e4:	e7ee      	b.n	80094c4 <__lshift+0x1c>
 80094e6:	2300      	movs	r3, #0
 80094e8:	f100 0114 	add.w	r1, r0, #20
 80094ec:	f100 0210 	add.w	r2, r0, #16
 80094f0:	4618      	mov	r0, r3
 80094f2:	4553      	cmp	r3, sl
 80094f4:	db37      	blt.n	8009566 <__lshift+0xbe>
 80094f6:	6920      	ldr	r0, [r4, #16]
 80094f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80094fc:	f104 0314 	add.w	r3, r4, #20
 8009500:	f019 091f 	ands.w	r9, r9, #31
 8009504:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009508:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800950c:	d02f      	beq.n	800956e <__lshift+0xc6>
 800950e:	468a      	mov	sl, r1
 8009510:	f04f 0c00 	mov.w	ip, #0
 8009514:	f1c9 0e20 	rsb	lr, r9, #32
 8009518:	681a      	ldr	r2, [r3, #0]
 800951a:	fa02 f209 	lsl.w	r2, r2, r9
 800951e:	ea42 020c 	orr.w	r2, r2, ip
 8009522:	f84a 2b04 	str.w	r2, [sl], #4
 8009526:	f853 2b04 	ldr.w	r2, [r3], #4
 800952a:	4298      	cmp	r0, r3
 800952c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009530:	d8f2      	bhi.n	8009518 <__lshift+0x70>
 8009532:	1b03      	subs	r3, r0, r4
 8009534:	3b15      	subs	r3, #21
 8009536:	f023 0303 	bic.w	r3, r3, #3
 800953a:	3304      	adds	r3, #4
 800953c:	f104 0215 	add.w	r2, r4, #21
 8009540:	4290      	cmp	r0, r2
 8009542:	bf38      	it	cc
 8009544:	2304      	movcc	r3, #4
 8009546:	f841 c003 	str.w	ip, [r1, r3]
 800954a:	f1bc 0f00 	cmp.w	ip, #0
 800954e:	d001      	beq.n	8009554 <__lshift+0xac>
 8009550:	f108 0602 	add.w	r6, r8, #2
 8009554:	3e01      	subs	r6, #1
 8009556:	4638      	mov	r0, r7
 8009558:	4621      	mov	r1, r4
 800955a:	612e      	str	r6, [r5, #16]
 800955c:	f7ff fd8c 	bl	8009078 <_Bfree>
 8009560:	4628      	mov	r0, r5
 8009562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009566:	f842 0f04 	str.w	r0, [r2, #4]!
 800956a:	3301      	adds	r3, #1
 800956c:	e7c1      	b.n	80094f2 <__lshift+0x4a>
 800956e:	3904      	subs	r1, #4
 8009570:	f853 2b04 	ldr.w	r2, [r3], #4
 8009574:	4298      	cmp	r0, r3
 8009576:	f841 2f04 	str.w	r2, [r1, #4]!
 800957a:	d8f9      	bhi.n	8009570 <__lshift+0xc8>
 800957c:	e7ea      	b.n	8009554 <__lshift+0xac>
 800957e:	bf00      	nop
 8009580:	0800ac40 	.word	0x0800ac40
 8009584:	0800accc 	.word	0x0800accc

08009588 <__mcmp>:
 8009588:	4603      	mov	r3, r0
 800958a:	690a      	ldr	r2, [r1, #16]
 800958c:	6900      	ldr	r0, [r0, #16]
 800958e:	b530      	push	{r4, r5, lr}
 8009590:	1a80      	subs	r0, r0, r2
 8009592:	d10d      	bne.n	80095b0 <__mcmp+0x28>
 8009594:	3314      	adds	r3, #20
 8009596:	3114      	adds	r1, #20
 8009598:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800959c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80095a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80095a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80095a8:	4295      	cmp	r5, r2
 80095aa:	d002      	beq.n	80095b2 <__mcmp+0x2a>
 80095ac:	d304      	bcc.n	80095b8 <__mcmp+0x30>
 80095ae:	2001      	movs	r0, #1
 80095b0:	bd30      	pop	{r4, r5, pc}
 80095b2:	42a3      	cmp	r3, r4
 80095b4:	d3f4      	bcc.n	80095a0 <__mcmp+0x18>
 80095b6:	e7fb      	b.n	80095b0 <__mcmp+0x28>
 80095b8:	f04f 30ff 	mov.w	r0, #4294967295
 80095bc:	e7f8      	b.n	80095b0 <__mcmp+0x28>
	...

080095c0 <__mdiff>:
 80095c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095c4:	460d      	mov	r5, r1
 80095c6:	4607      	mov	r7, r0
 80095c8:	4611      	mov	r1, r2
 80095ca:	4628      	mov	r0, r5
 80095cc:	4614      	mov	r4, r2
 80095ce:	f7ff ffdb 	bl	8009588 <__mcmp>
 80095d2:	1e06      	subs	r6, r0, #0
 80095d4:	d111      	bne.n	80095fa <__mdiff+0x3a>
 80095d6:	4631      	mov	r1, r6
 80095d8:	4638      	mov	r0, r7
 80095da:	f7ff fd0d 	bl	8008ff8 <_Balloc>
 80095de:	4602      	mov	r2, r0
 80095e0:	b928      	cbnz	r0, 80095ee <__mdiff+0x2e>
 80095e2:	f240 2132 	movw	r1, #562	; 0x232
 80095e6:	4b3a      	ldr	r3, [pc, #232]	; (80096d0 <__mdiff+0x110>)
 80095e8:	483a      	ldr	r0, [pc, #232]	; (80096d4 <__mdiff+0x114>)
 80095ea:	f000 fb55 	bl	8009c98 <__assert_func>
 80095ee:	2301      	movs	r3, #1
 80095f0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80095f4:	4610      	mov	r0, r2
 80095f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095fa:	bfa4      	itt	ge
 80095fc:	4623      	movge	r3, r4
 80095fe:	462c      	movge	r4, r5
 8009600:	4638      	mov	r0, r7
 8009602:	6861      	ldr	r1, [r4, #4]
 8009604:	bfa6      	itte	ge
 8009606:	461d      	movge	r5, r3
 8009608:	2600      	movge	r6, #0
 800960a:	2601      	movlt	r6, #1
 800960c:	f7ff fcf4 	bl	8008ff8 <_Balloc>
 8009610:	4602      	mov	r2, r0
 8009612:	b918      	cbnz	r0, 800961c <__mdiff+0x5c>
 8009614:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009618:	4b2d      	ldr	r3, [pc, #180]	; (80096d0 <__mdiff+0x110>)
 800961a:	e7e5      	b.n	80095e8 <__mdiff+0x28>
 800961c:	f102 0814 	add.w	r8, r2, #20
 8009620:	46c2      	mov	sl, r8
 8009622:	f04f 0c00 	mov.w	ip, #0
 8009626:	6927      	ldr	r7, [r4, #16]
 8009628:	60c6      	str	r6, [r0, #12]
 800962a:	692e      	ldr	r6, [r5, #16]
 800962c:	f104 0014 	add.w	r0, r4, #20
 8009630:	f105 0914 	add.w	r9, r5, #20
 8009634:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009638:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800963c:	3410      	adds	r4, #16
 800963e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009642:	f859 3b04 	ldr.w	r3, [r9], #4
 8009646:	fa1f f18b 	uxth.w	r1, fp
 800964a:	448c      	add	ip, r1
 800964c:	b299      	uxth	r1, r3
 800964e:	0c1b      	lsrs	r3, r3, #16
 8009650:	ebac 0101 	sub.w	r1, ip, r1
 8009654:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009658:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800965c:	b289      	uxth	r1, r1
 800965e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009662:	454e      	cmp	r6, r9
 8009664:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009668:	f84a 3b04 	str.w	r3, [sl], #4
 800966c:	d8e7      	bhi.n	800963e <__mdiff+0x7e>
 800966e:	1b73      	subs	r3, r6, r5
 8009670:	3b15      	subs	r3, #21
 8009672:	f023 0303 	bic.w	r3, r3, #3
 8009676:	3515      	adds	r5, #21
 8009678:	3304      	adds	r3, #4
 800967a:	42ae      	cmp	r6, r5
 800967c:	bf38      	it	cc
 800967e:	2304      	movcc	r3, #4
 8009680:	4418      	add	r0, r3
 8009682:	4443      	add	r3, r8
 8009684:	461e      	mov	r6, r3
 8009686:	4605      	mov	r5, r0
 8009688:	4575      	cmp	r5, lr
 800968a:	d30e      	bcc.n	80096aa <__mdiff+0xea>
 800968c:	f10e 0103 	add.w	r1, lr, #3
 8009690:	1a09      	subs	r1, r1, r0
 8009692:	f021 0103 	bic.w	r1, r1, #3
 8009696:	3803      	subs	r0, #3
 8009698:	4586      	cmp	lr, r0
 800969a:	bf38      	it	cc
 800969c:	2100      	movcc	r1, #0
 800969e:	4419      	add	r1, r3
 80096a0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80096a4:	b18b      	cbz	r3, 80096ca <__mdiff+0x10a>
 80096a6:	6117      	str	r7, [r2, #16]
 80096a8:	e7a4      	b.n	80095f4 <__mdiff+0x34>
 80096aa:	f855 8b04 	ldr.w	r8, [r5], #4
 80096ae:	fa1f f188 	uxth.w	r1, r8
 80096b2:	4461      	add	r1, ip
 80096b4:	140c      	asrs	r4, r1, #16
 80096b6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80096ba:	b289      	uxth	r1, r1
 80096bc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80096c0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80096c4:	f846 1b04 	str.w	r1, [r6], #4
 80096c8:	e7de      	b.n	8009688 <__mdiff+0xc8>
 80096ca:	3f01      	subs	r7, #1
 80096cc:	e7e8      	b.n	80096a0 <__mdiff+0xe0>
 80096ce:	bf00      	nop
 80096d0:	0800ac40 	.word	0x0800ac40
 80096d4:	0800accc 	.word	0x0800accc

080096d8 <__ulp>:
 80096d8:	4b11      	ldr	r3, [pc, #68]	; (8009720 <__ulp+0x48>)
 80096da:	400b      	ands	r3, r1
 80096dc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	dd02      	ble.n	80096ea <__ulp+0x12>
 80096e4:	2000      	movs	r0, #0
 80096e6:	4619      	mov	r1, r3
 80096e8:	4770      	bx	lr
 80096ea:	425b      	negs	r3, r3
 80096ec:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80096f0:	f04f 0000 	mov.w	r0, #0
 80096f4:	f04f 0100 	mov.w	r1, #0
 80096f8:	ea4f 5223 	mov.w	r2, r3, asr #20
 80096fc:	da04      	bge.n	8009708 <__ulp+0x30>
 80096fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009702:	fa43 f102 	asr.w	r1, r3, r2
 8009706:	4770      	bx	lr
 8009708:	f1a2 0314 	sub.w	r3, r2, #20
 800970c:	2b1e      	cmp	r3, #30
 800970e:	bfd6      	itet	le
 8009710:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009714:	2301      	movgt	r3, #1
 8009716:	fa22 f303 	lsrle.w	r3, r2, r3
 800971a:	4618      	mov	r0, r3
 800971c:	4770      	bx	lr
 800971e:	bf00      	nop
 8009720:	7ff00000 	.word	0x7ff00000

08009724 <__b2d>:
 8009724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009728:	6907      	ldr	r7, [r0, #16]
 800972a:	f100 0914 	add.w	r9, r0, #20
 800972e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009732:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009736:	f1a7 0804 	sub.w	r8, r7, #4
 800973a:	4630      	mov	r0, r6
 800973c:	f7ff fd4e 	bl	80091dc <__hi0bits>
 8009740:	f1c0 0320 	rsb	r3, r0, #32
 8009744:	280a      	cmp	r0, #10
 8009746:	600b      	str	r3, [r1, #0]
 8009748:	491f      	ldr	r1, [pc, #124]	; (80097c8 <__b2d+0xa4>)
 800974a:	dc17      	bgt.n	800977c <__b2d+0x58>
 800974c:	45c1      	cmp	r9, r8
 800974e:	bf28      	it	cs
 8009750:	2200      	movcs	r2, #0
 8009752:	f1c0 0c0b 	rsb	ip, r0, #11
 8009756:	fa26 f30c 	lsr.w	r3, r6, ip
 800975a:	bf38      	it	cc
 800975c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009760:	ea43 0501 	orr.w	r5, r3, r1
 8009764:	f100 0315 	add.w	r3, r0, #21
 8009768:	fa06 f303 	lsl.w	r3, r6, r3
 800976c:	fa22 f20c 	lsr.w	r2, r2, ip
 8009770:	ea43 0402 	orr.w	r4, r3, r2
 8009774:	4620      	mov	r0, r4
 8009776:	4629      	mov	r1, r5
 8009778:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800977c:	45c1      	cmp	r9, r8
 800977e:	bf2e      	itee	cs
 8009780:	2200      	movcs	r2, #0
 8009782:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009786:	f1a7 0808 	subcc.w	r8, r7, #8
 800978a:	f1b0 030b 	subs.w	r3, r0, #11
 800978e:	d016      	beq.n	80097be <__b2d+0x9a>
 8009790:	f1c3 0720 	rsb	r7, r3, #32
 8009794:	fa22 f107 	lsr.w	r1, r2, r7
 8009798:	45c8      	cmp	r8, r9
 800979a:	fa06 f603 	lsl.w	r6, r6, r3
 800979e:	ea46 0601 	orr.w	r6, r6, r1
 80097a2:	bf94      	ite	ls
 80097a4:	2100      	movls	r1, #0
 80097a6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80097aa:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80097ae:	fa02 f003 	lsl.w	r0, r2, r3
 80097b2:	40f9      	lsrs	r1, r7
 80097b4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80097b8:	ea40 0401 	orr.w	r4, r0, r1
 80097bc:	e7da      	b.n	8009774 <__b2d+0x50>
 80097be:	4614      	mov	r4, r2
 80097c0:	ea46 0501 	orr.w	r5, r6, r1
 80097c4:	e7d6      	b.n	8009774 <__b2d+0x50>
 80097c6:	bf00      	nop
 80097c8:	3ff00000 	.word	0x3ff00000

080097cc <__d2b>:
 80097cc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80097d0:	2101      	movs	r1, #1
 80097d2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80097d6:	4690      	mov	r8, r2
 80097d8:	461d      	mov	r5, r3
 80097da:	f7ff fc0d 	bl	8008ff8 <_Balloc>
 80097de:	4604      	mov	r4, r0
 80097e0:	b930      	cbnz	r0, 80097f0 <__d2b+0x24>
 80097e2:	4602      	mov	r2, r0
 80097e4:	f240 310a 	movw	r1, #778	; 0x30a
 80097e8:	4b24      	ldr	r3, [pc, #144]	; (800987c <__d2b+0xb0>)
 80097ea:	4825      	ldr	r0, [pc, #148]	; (8009880 <__d2b+0xb4>)
 80097ec:	f000 fa54 	bl	8009c98 <__assert_func>
 80097f0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80097f4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80097f8:	bb2d      	cbnz	r5, 8009846 <__d2b+0x7a>
 80097fa:	9301      	str	r3, [sp, #4]
 80097fc:	f1b8 0300 	subs.w	r3, r8, #0
 8009800:	d026      	beq.n	8009850 <__d2b+0x84>
 8009802:	4668      	mov	r0, sp
 8009804:	9300      	str	r3, [sp, #0]
 8009806:	f7ff fd09 	bl	800921c <__lo0bits>
 800980a:	9900      	ldr	r1, [sp, #0]
 800980c:	b1f0      	cbz	r0, 800984c <__d2b+0x80>
 800980e:	9a01      	ldr	r2, [sp, #4]
 8009810:	f1c0 0320 	rsb	r3, r0, #32
 8009814:	fa02 f303 	lsl.w	r3, r2, r3
 8009818:	430b      	orrs	r3, r1
 800981a:	40c2      	lsrs	r2, r0
 800981c:	6163      	str	r3, [r4, #20]
 800981e:	9201      	str	r2, [sp, #4]
 8009820:	9b01      	ldr	r3, [sp, #4]
 8009822:	2b00      	cmp	r3, #0
 8009824:	bf14      	ite	ne
 8009826:	2102      	movne	r1, #2
 8009828:	2101      	moveq	r1, #1
 800982a:	61a3      	str	r3, [r4, #24]
 800982c:	6121      	str	r1, [r4, #16]
 800982e:	b1c5      	cbz	r5, 8009862 <__d2b+0x96>
 8009830:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009834:	4405      	add	r5, r0
 8009836:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800983a:	603d      	str	r5, [r7, #0]
 800983c:	6030      	str	r0, [r6, #0]
 800983e:	4620      	mov	r0, r4
 8009840:	b002      	add	sp, #8
 8009842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009846:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800984a:	e7d6      	b.n	80097fa <__d2b+0x2e>
 800984c:	6161      	str	r1, [r4, #20]
 800984e:	e7e7      	b.n	8009820 <__d2b+0x54>
 8009850:	a801      	add	r0, sp, #4
 8009852:	f7ff fce3 	bl	800921c <__lo0bits>
 8009856:	2101      	movs	r1, #1
 8009858:	9b01      	ldr	r3, [sp, #4]
 800985a:	6121      	str	r1, [r4, #16]
 800985c:	6163      	str	r3, [r4, #20]
 800985e:	3020      	adds	r0, #32
 8009860:	e7e5      	b.n	800982e <__d2b+0x62>
 8009862:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009866:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800986a:	6038      	str	r0, [r7, #0]
 800986c:	6918      	ldr	r0, [r3, #16]
 800986e:	f7ff fcb5 	bl	80091dc <__hi0bits>
 8009872:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009876:	6031      	str	r1, [r6, #0]
 8009878:	e7e1      	b.n	800983e <__d2b+0x72>
 800987a:	bf00      	nop
 800987c:	0800ac40 	.word	0x0800ac40
 8009880:	0800accc 	.word	0x0800accc

08009884 <__ratio>:
 8009884:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009888:	4688      	mov	r8, r1
 800988a:	4669      	mov	r1, sp
 800988c:	4681      	mov	r9, r0
 800988e:	f7ff ff49 	bl	8009724 <__b2d>
 8009892:	460f      	mov	r7, r1
 8009894:	4604      	mov	r4, r0
 8009896:	460d      	mov	r5, r1
 8009898:	4640      	mov	r0, r8
 800989a:	a901      	add	r1, sp, #4
 800989c:	f7ff ff42 	bl	8009724 <__b2d>
 80098a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80098a4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80098a8:	468b      	mov	fp, r1
 80098aa:	eba3 0c02 	sub.w	ip, r3, r2
 80098ae:	e9dd 3200 	ldrd	r3, r2, [sp]
 80098b2:	1a9b      	subs	r3, r3, r2
 80098b4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	bfd5      	itete	le
 80098bc:	460a      	movle	r2, r1
 80098be:	462a      	movgt	r2, r5
 80098c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80098c4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80098c8:	bfd8      	it	le
 80098ca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80098ce:	465b      	mov	r3, fp
 80098d0:	4602      	mov	r2, r0
 80098d2:	4639      	mov	r1, r7
 80098d4:	4620      	mov	r0, r4
 80098d6:	f7f6 ff29 	bl	800072c <__aeabi_ddiv>
 80098da:	b003      	add	sp, #12
 80098dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098e0 <__copybits>:
 80098e0:	3901      	subs	r1, #1
 80098e2:	b570      	push	{r4, r5, r6, lr}
 80098e4:	1149      	asrs	r1, r1, #5
 80098e6:	6914      	ldr	r4, [r2, #16]
 80098e8:	3101      	adds	r1, #1
 80098ea:	f102 0314 	add.w	r3, r2, #20
 80098ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80098f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80098f6:	1f05      	subs	r5, r0, #4
 80098f8:	42a3      	cmp	r3, r4
 80098fa:	d30c      	bcc.n	8009916 <__copybits+0x36>
 80098fc:	1aa3      	subs	r3, r4, r2
 80098fe:	3b11      	subs	r3, #17
 8009900:	f023 0303 	bic.w	r3, r3, #3
 8009904:	3211      	adds	r2, #17
 8009906:	42a2      	cmp	r2, r4
 8009908:	bf88      	it	hi
 800990a:	2300      	movhi	r3, #0
 800990c:	4418      	add	r0, r3
 800990e:	2300      	movs	r3, #0
 8009910:	4288      	cmp	r0, r1
 8009912:	d305      	bcc.n	8009920 <__copybits+0x40>
 8009914:	bd70      	pop	{r4, r5, r6, pc}
 8009916:	f853 6b04 	ldr.w	r6, [r3], #4
 800991a:	f845 6f04 	str.w	r6, [r5, #4]!
 800991e:	e7eb      	b.n	80098f8 <__copybits+0x18>
 8009920:	f840 3b04 	str.w	r3, [r0], #4
 8009924:	e7f4      	b.n	8009910 <__copybits+0x30>

08009926 <__any_on>:
 8009926:	f100 0214 	add.w	r2, r0, #20
 800992a:	6900      	ldr	r0, [r0, #16]
 800992c:	114b      	asrs	r3, r1, #5
 800992e:	4298      	cmp	r0, r3
 8009930:	b510      	push	{r4, lr}
 8009932:	db11      	blt.n	8009958 <__any_on+0x32>
 8009934:	dd0a      	ble.n	800994c <__any_on+0x26>
 8009936:	f011 011f 	ands.w	r1, r1, #31
 800993a:	d007      	beq.n	800994c <__any_on+0x26>
 800993c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009940:	fa24 f001 	lsr.w	r0, r4, r1
 8009944:	fa00 f101 	lsl.w	r1, r0, r1
 8009948:	428c      	cmp	r4, r1
 800994a:	d10b      	bne.n	8009964 <__any_on+0x3e>
 800994c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009950:	4293      	cmp	r3, r2
 8009952:	d803      	bhi.n	800995c <__any_on+0x36>
 8009954:	2000      	movs	r0, #0
 8009956:	bd10      	pop	{r4, pc}
 8009958:	4603      	mov	r3, r0
 800995a:	e7f7      	b.n	800994c <__any_on+0x26>
 800995c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009960:	2900      	cmp	r1, #0
 8009962:	d0f5      	beq.n	8009950 <__any_on+0x2a>
 8009964:	2001      	movs	r0, #1
 8009966:	e7f6      	b.n	8009956 <__any_on+0x30>

08009968 <_calloc_r>:
 8009968:	b570      	push	{r4, r5, r6, lr}
 800996a:	fba1 5402 	umull	r5, r4, r1, r2
 800996e:	b934      	cbnz	r4, 800997e <_calloc_r+0x16>
 8009970:	4629      	mov	r1, r5
 8009972:	f7fc fb8b 	bl	800608c <_malloc_r>
 8009976:	4606      	mov	r6, r0
 8009978:	b928      	cbnz	r0, 8009986 <_calloc_r+0x1e>
 800997a:	4630      	mov	r0, r6
 800997c:	bd70      	pop	{r4, r5, r6, pc}
 800997e:	220c      	movs	r2, #12
 8009980:	2600      	movs	r6, #0
 8009982:	6002      	str	r2, [r0, #0]
 8009984:	e7f9      	b.n	800997a <_calloc_r+0x12>
 8009986:	462a      	mov	r2, r5
 8009988:	4621      	mov	r1, r4
 800998a:	f7fc fb0f 	bl	8005fac <memset>
 800998e:	e7f4      	b.n	800997a <_calloc_r+0x12>

08009990 <__ssputs_r>:
 8009990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009994:	688e      	ldr	r6, [r1, #8]
 8009996:	4682      	mov	sl, r0
 8009998:	429e      	cmp	r6, r3
 800999a:	460c      	mov	r4, r1
 800999c:	4690      	mov	r8, r2
 800999e:	461f      	mov	r7, r3
 80099a0:	d838      	bhi.n	8009a14 <__ssputs_r+0x84>
 80099a2:	898a      	ldrh	r2, [r1, #12]
 80099a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80099a8:	d032      	beq.n	8009a10 <__ssputs_r+0x80>
 80099aa:	6825      	ldr	r5, [r4, #0]
 80099ac:	6909      	ldr	r1, [r1, #16]
 80099ae:	3301      	adds	r3, #1
 80099b0:	eba5 0901 	sub.w	r9, r5, r1
 80099b4:	6965      	ldr	r5, [r4, #20]
 80099b6:	444b      	add	r3, r9
 80099b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80099bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80099c0:	106d      	asrs	r5, r5, #1
 80099c2:	429d      	cmp	r5, r3
 80099c4:	bf38      	it	cc
 80099c6:	461d      	movcc	r5, r3
 80099c8:	0553      	lsls	r3, r2, #21
 80099ca:	d531      	bpl.n	8009a30 <__ssputs_r+0xa0>
 80099cc:	4629      	mov	r1, r5
 80099ce:	f7fc fb5d 	bl	800608c <_malloc_r>
 80099d2:	4606      	mov	r6, r0
 80099d4:	b950      	cbnz	r0, 80099ec <__ssputs_r+0x5c>
 80099d6:	230c      	movs	r3, #12
 80099d8:	f04f 30ff 	mov.w	r0, #4294967295
 80099dc:	f8ca 3000 	str.w	r3, [sl]
 80099e0:	89a3      	ldrh	r3, [r4, #12]
 80099e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099e6:	81a3      	strh	r3, [r4, #12]
 80099e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099ec:	464a      	mov	r2, r9
 80099ee:	6921      	ldr	r1, [r4, #16]
 80099f0:	f7fc face 	bl	8005f90 <memcpy>
 80099f4:	89a3      	ldrh	r3, [r4, #12]
 80099f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099fe:	81a3      	strh	r3, [r4, #12]
 8009a00:	6126      	str	r6, [r4, #16]
 8009a02:	444e      	add	r6, r9
 8009a04:	6026      	str	r6, [r4, #0]
 8009a06:	463e      	mov	r6, r7
 8009a08:	6165      	str	r5, [r4, #20]
 8009a0a:	eba5 0509 	sub.w	r5, r5, r9
 8009a0e:	60a5      	str	r5, [r4, #8]
 8009a10:	42be      	cmp	r6, r7
 8009a12:	d900      	bls.n	8009a16 <__ssputs_r+0x86>
 8009a14:	463e      	mov	r6, r7
 8009a16:	4632      	mov	r2, r6
 8009a18:	4641      	mov	r1, r8
 8009a1a:	6820      	ldr	r0, [r4, #0]
 8009a1c:	f000 f96f 	bl	8009cfe <memmove>
 8009a20:	68a3      	ldr	r3, [r4, #8]
 8009a22:	2000      	movs	r0, #0
 8009a24:	1b9b      	subs	r3, r3, r6
 8009a26:	60a3      	str	r3, [r4, #8]
 8009a28:	6823      	ldr	r3, [r4, #0]
 8009a2a:	4433      	add	r3, r6
 8009a2c:	6023      	str	r3, [r4, #0]
 8009a2e:	e7db      	b.n	80099e8 <__ssputs_r+0x58>
 8009a30:	462a      	mov	r2, r5
 8009a32:	f000 f97e 	bl	8009d32 <_realloc_r>
 8009a36:	4606      	mov	r6, r0
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	d1e1      	bne.n	8009a00 <__ssputs_r+0x70>
 8009a3c:	4650      	mov	r0, sl
 8009a3e:	6921      	ldr	r1, [r4, #16]
 8009a40:	f7fc fabc 	bl	8005fbc <_free_r>
 8009a44:	e7c7      	b.n	80099d6 <__ssputs_r+0x46>
	...

08009a48 <_svfiprintf_r>:
 8009a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a4c:	4698      	mov	r8, r3
 8009a4e:	898b      	ldrh	r3, [r1, #12]
 8009a50:	4607      	mov	r7, r0
 8009a52:	061b      	lsls	r3, r3, #24
 8009a54:	460d      	mov	r5, r1
 8009a56:	4614      	mov	r4, r2
 8009a58:	b09d      	sub	sp, #116	; 0x74
 8009a5a:	d50e      	bpl.n	8009a7a <_svfiprintf_r+0x32>
 8009a5c:	690b      	ldr	r3, [r1, #16]
 8009a5e:	b963      	cbnz	r3, 8009a7a <_svfiprintf_r+0x32>
 8009a60:	2140      	movs	r1, #64	; 0x40
 8009a62:	f7fc fb13 	bl	800608c <_malloc_r>
 8009a66:	6028      	str	r0, [r5, #0]
 8009a68:	6128      	str	r0, [r5, #16]
 8009a6a:	b920      	cbnz	r0, 8009a76 <_svfiprintf_r+0x2e>
 8009a6c:	230c      	movs	r3, #12
 8009a6e:	603b      	str	r3, [r7, #0]
 8009a70:	f04f 30ff 	mov.w	r0, #4294967295
 8009a74:	e0d1      	b.n	8009c1a <_svfiprintf_r+0x1d2>
 8009a76:	2340      	movs	r3, #64	; 0x40
 8009a78:	616b      	str	r3, [r5, #20]
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a7e:	2320      	movs	r3, #32
 8009a80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a84:	2330      	movs	r3, #48	; 0x30
 8009a86:	f04f 0901 	mov.w	r9, #1
 8009a8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a8e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009c34 <_svfiprintf_r+0x1ec>
 8009a92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a96:	4623      	mov	r3, r4
 8009a98:	469a      	mov	sl, r3
 8009a9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a9e:	b10a      	cbz	r2, 8009aa4 <_svfiprintf_r+0x5c>
 8009aa0:	2a25      	cmp	r2, #37	; 0x25
 8009aa2:	d1f9      	bne.n	8009a98 <_svfiprintf_r+0x50>
 8009aa4:	ebba 0b04 	subs.w	fp, sl, r4
 8009aa8:	d00b      	beq.n	8009ac2 <_svfiprintf_r+0x7a>
 8009aaa:	465b      	mov	r3, fp
 8009aac:	4622      	mov	r2, r4
 8009aae:	4629      	mov	r1, r5
 8009ab0:	4638      	mov	r0, r7
 8009ab2:	f7ff ff6d 	bl	8009990 <__ssputs_r>
 8009ab6:	3001      	adds	r0, #1
 8009ab8:	f000 80aa 	beq.w	8009c10 <_svfiprintf_r+0x1c8>
 8009abc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009abe:	445a      	add	r2, fp
 8009ac0:	9209      	str	r2, [sp, #36]	; 0x24
 8009ac2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	f000 80a2 	beq.w	8009c10 <_svfiprintf_r+0x1c8>
 8009acc:	2300      	movs	r3, #0
 8009ace:	f04f 32ff 	mov.w	r2, #4294967295
 8009ad2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ad6:	f10a 0a01 	add.w	sl, sl, #1
 8009ada:	9304      	str	r3, [sp, #16]
 8009adc:	9307      	str	r3, [sp, #28]
 8009ade:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ae2:	931a      	str	r3, [sp, #104]	; 0x68
 8009ae4:	4654      	mov	r4, sl
 8009ae6:	2205      	movs	r2, #5
 8009ae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aec:	4851      	ldr	r0, [pc, #324]	; (8009c34 <_svfiprintf_r+0x1ec>)
 8009aee:	f7ff fa69 	bl	8008fc4 <memchr>
 8009af2:	9a04      	ldr	r2, [sp, #16]
 8009af4:	b9d8      	cbnz	r0, 8009b2e <_svfiprintf_r+0xe6>
 8009af6:	06d0      	lsls	r0, r2, #27
 8009af8:	bf44      	itt	mi
 8009afa:	2320      	movmi	r3, #32
 8009afc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b00:	0711      	lsls	r1, r2, #28
 8009b02:	bf44      	itt	mi
 8009b04:	232b      	movmi	r3, #43	; 0x2b
 8009b06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b0e:	2b2a      	cmp	r3, #42	; 0x2a
 8009b10:	d015      	beq.n	8009b3e <_svfiprintf_r+0xf6>
 8009b12:	4654      	mov	r4, sl
 8009b14:	2000      	movs	r0, #0
 8009b16:	f04f 0c0a 	mov.w	ip, #10
 8009b1a:	9a07      	ldr	r2, [sp, #28]
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b22:	3b30      	subs	r3, #48	; 0x30
 8009b24:	2b09      	cmp	r3, #9
 8009b26:	d94e      	bls.n	8009bc6 <_svfiprintf_r+0x17e>
 8009b28:	b1b0      	cbz	r0, 8009b58 <_svfiprintf_r+0x110>
 8009b2a:	9207      	str	r2, [sp, #28]
 8009b2c:	e014      	b.n	8009b58 <_svfiprintf_r+0x110>
 8009b2e:	eba0 0308 	sub.w	r3, r0, r8
 8009b32:	fa09 f303 	lsl.w	r3, r9, r3
 8009b36:	4313      	orrs	r3, r2
 8009b38:	46a2      	mov	sl, r4
 8009b3a:	9304      	str	r3, [sp, #16]
 8009b3c:	e7d2      	b.n	8009ae4 <_svfiprintf_r+0x9c>
 8009b3e:	9b03      	ldr	r3, [sp, #12]
 8009b40:	1d19      	adds	r1, r3, #4
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	9103      	str	r1, [sp, #12]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	bfbb      	ittet	lt
 8009b4a:	425b      	neglt	r3, r3
 8009b4c:	f042 0202 	orrlt.w	r2, r2, #2
 8009b50:	9307      	strge	r3, [sp, #28]
 8009b52:	9307      	strlt	r3, [sp, #28]
 8009b54:	bfb8      	it	lt
 8009b56:	9204      	strlt	r2, [sp, #16]
 8009b58:	7823      	ldrb	r3, [r4, #0]
 8009b5a:	2b2e      	cmp	r3, #46	; 0x2e
 8009b5c:	d10c      	bne.n	8009b78 <_svfiprintf_r+0x130>
 8009b5e:	7863      	ldrb	r3, [r4, #1]
 8009b60:	2b2a      	cmp	r3, #42	; 0x2a
 8009b62:	d135      	bne.n	8009bd0 <_svfiprintf_r+0x188>
 8009b64:	9b03      	ldr	r3, [sp, #12]
 8009b66:	3402      	adds	r4, #2
 8009b68:	1d1a      	adds	r2, r3, #4
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	9203      	str	r2, [sp, #12]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	bfb8      	it	lt
 8009b72:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b76:	9305      	str	r3, [sp, #20]
 8009b78:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009c38 <_svfiprintf_r+0x1f0>
 8009b7c:	2203      	movs	r2, #3
 8009b7e:	4650      	mov	r0, sl
 8009b80:	7821      	ldrb	r1, [r4, #0]
 8009b82:	f7ff fa1f 	bl	8008fc4 <memchr>
 8009b86:	b140      	cbz	r0, 8009b9a <_svfiprintf_r+0x152>
 8009b88:	2340      	movs	r3, #64	; 0x40
 8009b8a:	eba0 000a 	sub.w	r0, r0, sl
 8009b8e:	fa03 f000 	lsl.w	r0, r3, r0
 8009b92:	9b04      	ldr	r3, [sp, #16]
 8009b94:	3401      	adds	r4, #1
 8009b96:	4303      	orrs	r3, r0
 8009b98:	9304      	str	r3, [sp, #16]
 8009b9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b9e:	2206      	movs	r2, #6
 8009ba0:	4826      	ldr	r0, [pc, #152]	; (8009c3c <_svfiprintf_r+0x1f4>)
 8009ba2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ba6:	f7ff fa0d 	bl	8008fc4 <memchr>
 8009baa:	2800      	cmp	r0, #0
 8009bac:	d038      	beq.n	8009c20 <_svfiprintf_r+0x1d8>
 8009bae:	4b24      	ldr	r3, [pc, #144]	; (8009c40 <_svfiprintf_r+0x1f8>)
 8009bb0:	bb1b      	cbnz	r3, 8009bfa <_svfiprintf_r+0x1b2>
 8009bb2:	9b03      	ldr	r3, [sp, #12]
 8009bb4:	3307      	adds	r3, #7
 8009bb6:	f023 0307 	bic.w	r3, r3, #7
 8009bba:	3308      	adds	r3, #8
 8009bbc:	9303      	str	r3, [sp, #12]
 8009bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bc0:	4433      	add	r3, r6
 8009bc2:	9309      	str	r3, [sp, #36]	; 0x24
 8009bc4:	e767      	b.n	8009a96 <_svfiprintf_r+0x4e>
 8009bc6:	460c      	mov	r4, r1
 8009bc8:	2001      	movs	r0, #1
 8009bca:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bce:	e7a5      	b.n	8009b1c <_svfiprintf_r+0xd4>
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	f04f 0c0a 	mov.w	ip, #10
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	3401      	adds	r4, #1
 8009bda:	9305      	str	r3, [sp, #20]
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009be2:	3a30      	subs	r2, #48	; 0x30
 8009be4:	2a09      	cmp	r2, #9
 8009be6:	d903      	bls.n	8009bf0 <_svfiprintf_r+0x1a8>
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d0c5      	beq.n	8009b78 <_svfiprintf_r+0x130>
 8009bec:	9105      	str	r1, [sp, #20]
 8009bee:	e7c3      	b.n	8009b78 <_svfiprintf_r+0x130>
 8009bf0:	4604      	mov	r4, r0
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bf8:	e7f0      	b.n	8009bdc <_svfiprintf_r+0x194>
 8009bfa:	ab03      	add	r3, sp, #12
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	462a      	mov	r2, r5
 8009c00:	4638      	mov	r0, r7
 8009c02:	4b10      	ldr	r3, [pc, #64]	; (8009c44 <_svfiprintf_r+0x1fc>)
 8009c04:	a904      	add	r1, sp, #16
 8009c06:	f7fc fb53 	bl	80062b0 <_printf_float>
 8009c0a:	1c42      	adds	r2, r0, #1
 8009c0c:	4606      	mov	r6, r0
 8009c0e:	d1d6      	bne.n	8009bbe <_svfiprintf_r+0x176>
 8009c10:	89ab      	ldrh	r3, [r5, #12]
 8009c12:	065b      	lsls	r3, r3, #25
 8009c14:	f53f af2c 	bmi.w	8009a70 <_svfiprintf_r+0x28>
 8009c18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c1a:	b01d      	add	sp, #116	; 0x74
 8009c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c20:	ab03      	add	r3, sp, #12
 8009c22:	9300      	str	r3, [sp, #0]
 8009c24:	462a      	mov	r2, r5
 8009c26:	4638      	mov	r0, r7
 8009c28:	4b06      	ldr	r3, [pc, #24]	; (8009c44 <_svfiprintf_r+0x1fc>)
 8009c2a:	a904      	add	r1, sp, #16
 8009c2c:	f7fc fddc 	bl	80067e8 <_printf_i>
 8009c30:	e7eb      	b.n	8009c0a <_svfiprintf_r+0x1c2>
 8009c32:	bf00      	nop
 8009c34:	0800ae24 	.word	0x0800ae24
 8009c38:	0800ae2a 	.word	0x0800ae2a
 8009c3c:	0800ae2e 	.word	0x0800ae2e
 8009c40:	080062b1 	.word	0x080062b1
 8009c44:	08009991 	.word	0x08009991

08009c48 <nan>:
 8009c48:	2000      	movs	r0, #0
 8009c4a:	4901      	ldr	r1, [pc, #4]	; (8009c50 <nan+0x8>)
 8009c4c:	4770      	bx	lr
 8009c4e:	bf00      	nop
 8009c50:	7ff80000 	.word	0x7ff80000

08009c54 <strncmp>:
 8009c54:	4603      	mov	r3, r0
 8009c56:	b510      	push	{r4, lr}
 8009c58:	b172      	cbz	r2, 8009c78 <strncmp+0x24>
 8009c5a:	3901      	subs	r1, #1
 8009c5c:	1884      	adds	r4, r0, r2
 8009c5e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009c62:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009c66:	4290      	cmp	r0, r2
 8009c68:	d101      	bne.n	8009c6e <strncmp+0x1a>
 8009c6a:	42a3      	cmp	r3, r4
 8009c6c:	d101      	bne.n	8009c72 <strncmp+0x1e>
 8009c6e:	1a80      	subs	r0, r0, r2
 8009c70:	bd10      	pop	{r4, pc}
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d1f3      	bne.n	8009c5e <strncmp+0xa>
 8009c76:	e7fa      	b.n	8009c6e <strncmp+0x1a>
 8009c78:	4610      	mov	r0, r2
 8009c7a:	e7f9      	b.n	8009c70 <strncmp+0x1c>

08009c7c <__ascii_wctomb>:
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	4608      	mov	r0, r1
 8009c80:	b141      	cbz	r1, 8009c94 <__ascii_wctomb+0x18>
 8009c82:	2aff      	cmp	r2, #255	; 0xff
 8009c84:	d904      	bls.n	8009c90 <__ascii_wctomb+0x14>
 8009c86:	228a      	movs	r2, #138	; 0x8a
 8009c88:	f04f 30ff 	mov.w	r0, #4294967295
 8009c8c:	601a      	str	r2, [r3, #0]
 8009c8e:	4770      	bx	lr
 8009c90:	2001      	movs	r0, #1
 8009c92:	700a      	strb	r2, [r1, #0]
 8009c94:	4770      	bx	lr
	...

08009c98 <__assert_func>:
 8009c98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c9a:	4614      	mov	r4, r2
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	4b09      	ldr	r3, [pc, #36]	; (8009cc4 <__assert_func+0x2c>)
 8009ca0:	4605      	mov	r5, r0
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	68d8      	ldr	r0, [r3, #12]
 8009ca6:	b14c      	cbz	r4, 8009cbc <__assert_func+0x24>
 8009ca8:	4b07      	ldr	r3, [pc, #28]	; (8009cc8 <__assert_func+0x30>)
 8009caa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009cae:	9100      	str	r1, [sp, #0]
 8009cb0:	462b      	mov	r3, r5
 8009cb2:	4906      	ldr	r1, [pc, #24]	; (8009ccc <__assert_func+0x34>)
 8009cb4:	f000 f80e 	bl	8009cd4 <fiprintf>
 8009cb8:	f000 fa82 	bl	800a1c0 <abort>
 8009cbc:	4b04      	ldr	r3, [pc, #16]	; (8009cd0 <__assert_func+0x38>)
 8009cbe:	461c      	mov	r4, r3
 8009cc0:	e7f3      	b.n	8009caa <__assert_func+0x12>
 8009cc2:	bf00      	nop
 8009cc4:	20000010 	.word	0x20000010
 8009cc8:	0800ae35 	.word	0x0800ae35
 8009ccc:	0800ae42 	.word	0x0800ae42
 8009cd0:	0800ae70 	.word	0x0800ae70

08009cd4 <fiprintf>:
 8009cd4:	b40e      	push	{r1, r2, r3}
 8009cd6:	b503      	push	{r0, r1, lr}
 8009cd8:	4601      	mov	r1, r0
 8009cda:	ab03      	add	r3, sp, #12
 8009cdc:	4805      	ldr	r0, [pc, #20]	; (8009cf4 <fiprintf+0x20>)
 8009cde:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ce2:	6800      	ldr	r0, [r0, #0]
 8009ce4:	9301      	str	r3, [sp, #4]
 8009ce6:	f000 f87b 	bl	8009de0 <_vfiprintf_r>
 8009cea:	b002      	add	sp, #8
 8009cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cf0:	b003      	add	sp, #12
 8009cf2:	4770      	bx	lr
 8009cf4:	20000010 	.word	0x20000010

08009cf8 <__retarget_lock_init_recursive>:
 8009cf8:	4770      	bx	lr

08009cfa <__retarget_lock_acquire_recursive>:
 8009cfa:	4770      	bx	lr

08009cfc <__retarget_lock_release_recursive>:
 8009cfc:	4770      	bx	lr

08009cfe <memmove>:
 8009cfe:	4288      	cmp	r0, r1
 8009d00:	b510      	push	{r4, lr}
 8009d02:	eb01 0402 	add.w	r4, r1, r2
 8009d06:	d902      	bls.n	8009d0e <memmove+0x10>
 8009d08:	4284      	cmp	r4, r0
 8009d0a:	4623      	mov	r3, r4
 8009d0c:	d807      	bhi.n	8009d1e <memmove+0x20>
 8009d0e:	1e43      	subs	r3, r0, #1
 8009d10:	42a1      	cmp	r1, r4
 8009d12:	d008      	beq.n	8009d26 <memmove+0x28>
 8009d14:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d18:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d1c:	e7f8      	b.n	8009d10 <memmove+0x12>
 8009d1e:	4601      	mov	r1, r0
 8009d20:	4402      	add	r2, r0
 8009d22:	428a      	cmp	r2, r1
 8009d24:	d100      	bne.n	8009d28 <memmove+0x2a>
 8009d26:	bd10      	pop	{r4, pc}
 8009d28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d30:	e7f7      	b.n	8009d22 <memmove+0x24>

08009d32 <_realloc_r>:
 8009d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d36:	4680      	mov	r8, r0
 8009d38:	4614      	mov	r4, r2
 8009d3a:	460e      	mov	r6, r1
 8009d3c:	b921      	cbnz	r1, 8009d48 <_realloc_r+0x16>
 8009d3e:	4611      	mov	r1, r2
 8009d40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d44:	f7fc b9a2 	b.w	800608c <_malloc_r>
 8009d48:	b92a      	cbnz	r2, 8009d56 <_realloc_r+0x24>
 8009d4a:	f7fc f937 	bl	8005fbc <_free_r>
 8009d4e:	4625      	mov	r5, r4
 8009d50:	4628      	mov	r0, r5
 8009d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d56:	f000 fc53 	bl	800a600 <_malloc_usable_size_r>
 8009d5a:	4284      	cmp	r4, r0
 8009d5c:	4607      	mov	r7, r0
 8009d5e:	d802      	bhi.n	8009d66 <_realloc_r+0x34>
 8009d60:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d64:	d812      	bhi.n	8009d8c <_realloc_r+0x5a>
 8009d66:	4621      	mov	r1, r4
 8009d68:	4640      	mov	r0, r8
 8009d6a:	f7fc f98f 	bl	800608c <_malloc_r>
 8009d6e:	4605      	mov	r5, r0
 8009d70:	2800      	cmp	r0, #0
 8009d72:	d0ed      	beq.n	8009d50 <_realloc_r+0x1e>
 8009d74:	42bc      	cmp	r4, r7
 8009d76:	4622      	mov	r2, r4
 8009d78:	4631      	mov	r1, r6
 8009d7a:	bf28      	it	cs
 8009d7c:	463a      	movcs	r2, r7
 8009d7e:	f7fc f907 	bl	8005f90 <memcpy>
 8009d82:	4631      	mov	r1, r6
 8009d84:	4640      	mov	r0, r8
 8009d86:	f7fc f919 	bl	8005fbc <_free_r>
 8009d8a:	e7e1      	b.n	8009d50 <_realloc_r+0x1e>
 8009d8c:	4635      	mov	r5, r6
 8009d8e:	e7df      	b.n	8009d50 <_realloc_r+0x1e>

08009d90 <__sfputc_r>:
 8009d90:	6893      	ldr	r3, [r2, #8]
 8009d92:	b410      	push	{r4}
 8009d94:	3b01      	subs	r3, #1
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	6093      	str	r3, [r2, #8]
 8009d9a:	da07      	bge.n	8009dac <__sfputc_r+0x1c>
 8009d9c:	6994      	ldr	r4, [r2, #24]
 8009d9e:	42a3      	cmp	r3, r4
 8009da0:	db01      	blt.n	8009da6 <__sfputc_r+0x16>
 8009da2:	290a      	cmp	r1, #10
 8009da4:	d102      	bne.n	8009dac <__sfputc_r+0x1c>
 8009da6:	bc10      	pop	{r4}
 8009da8:	f000 b94a 	b.w	800a040 <__swbuf_r>
 8009dac:	6813      	ldr	r3, [r2, #0]
 8009dae:	1c58      	adds	r0, r3, #1
 8009db0:	6010      	str	r0, [r2, #0]
 8009db2:	7019      	strb	r1, [r3, #0]
 8009db4:	4608      	mov	r0, r1
 8009db6:	bc10      	pop	{r4}
 8009db8:	4770      	bx	lr

08009dba <__sfputs_r>:
 8009dba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dbc:	4606      	mov	r6, r0
 8009dbe:	460f      	mov	r7, r1
 8009dc0:	4614      	mov	r4, r2
 8009dc2:	18d5      	adds	r5, r2, r3
 8009dc4:	42ac      	cmp	r4, r5
 8009dc6:	d101      	bne.n	8009dcc <__sfputs_r+0x12>
 8009dc8:	2000      	movs	r0, #0
 8009dca:	e007      	b.n	8009ddc <__sfputs_r+0x22>
 8009dcc:	463a      	mov	r2, r7
 8009dce:	4630      	mov	r0, r6
 8009dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dd4:	f7ff ffdc 	bl	8009d90 <__sfputc_r>
 8009dd8:	1c43      	adds	r3, r0, #1
 8009dda:	d1f3      	bne.n	8009dc4 <__sfputs_r+0xa>
 8009ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009de0 <_vfiprintf_r>:
 8009de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de4:	460d      	mov	r5, r1
 8009de6:	4614      	mov	r4, r2
 8009de8:	4698      	mov	r8, r3
 8009dea:	4606      	mov	r6, r0
 8009dec:	b09d      	sub	sp, #116	; 0x74
 8009dee:	b118      	cbz	r0, 8009df8 <_vfiprintf_r+0x18>
 8009df0:	6983      	ldr	r3, [r0, #24]
 8009df2:	b90b      	cbnz	r3, 8009df8 <_vfiprintf_r+0x18>
 8009df4:	f000 fb02 	bl	800a3fc <__sinit>
 8009df8:	4b89      	ldr	r3, [pc, #548]	; (800a020 <_vfiprintf_r+0x240>)
 8009dfa:	429d      	cmp	r5, r3
 8009dfc:	d11b      	bne.n	8009e36 <_vfiprintf_r+0x56>
 8009dfe:	6875      	ldr	r5, [r6, #4]
 8009e00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e02:	07d9      	lsls	r1, r3, #31
 8009e04:	d405      	bmi.n	8009e12 <_vfiprintf_r+0x32>
 8009e06:	89ab      	ldrh	r3, [r5, #12]
 8009e08:	059a      	lsls	r2, r3, #22
 8009e0a:	d402      	bmi.n	8009e12 <_vfiprintf_r+0x32>
 8009e0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e0e:	f7ff ff74 	bl	8009cfa <__retarget_lock_acquire_recursive>
 8009e12:	89ab      	ldrh	r3, [r5, #12]
 8009e14:	071b      	lsls	r3, r3, #28
 8009e16:	d501      	bpl.n	8009e1c <_vfiprintf_r+0x3c>
 8009e18:	692b      	ldr	r3, [r5, #16]
 8009e1a:	b9eb      	cbnz	r3, 8009e58 <_vfiprintf_r+0x78>
 8009e1c:	4629      	mov	r1, r5
 8009e1e:	4630      	mov	r0, r6
 8009e20:	f000 f960 	bl	800a0e4 <__swsetup_r>
 8009e24:	b1c0      	cbz	r0, 8009e58 <_vfiprintf_r+0x78>
 8009e26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e28:	07dc      	lsls	r4, r3, #31
 8009e2a:	d50e      	bpl.n	8009e4a <_vfiprintf_r+0x6a>
 8009e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e30:	b01d      	add	sp, #116	; 0x74
 8009e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e36:	4b7b      	ldr	r3, [pc, #492]	; (800a024 <_vfiprintf_r+0x244>)
 8009e38:	429d      	cmp	r5, r3
 8009e3a:	d101      	bne.n	8009e40 <_vfiprintf_r+0x60>
 8009e3c:	68b5      	ldr	r5, [r6, #8]
 8009e3e:	e7df      	b.n	8009e00 <_vfiprintf_r+0x20>
 8009e40:	4b79      	ldr	r3, [pc, #484]	; (800a028 <_vfiprintf_r+0x248>)
 8009e42:	429d      	cmp	r5, r3
 8009e44:	bf08      	it	eq
 8009e46:	68f5      	ldreq	r5, [r6, #12]
 8009e48:	e7da      	b.n	8009e00 <_vfiprintf_r+0x20>
 8009e4a:	89ab      	ldrh	r3, [r5, #12]
 8009e4c:	0598      	lsls	r0, r3, #22
 8009e4e:	d4ed      	bmi.n	8009e2c <_vfiprintf_r+0x4c>
 8009e50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e52:	f7ff ff53 	bl	8009cfc <__retarget_lock_release_recursive>
 8009e56:	e7e9      	b.n	8009e2c <_vfiprintf_r+0x4c>
 8009e58:	2300      	movs	r3, #0
 8009e5a:	9309      	str	r3, [sp, #36]	; 0x24
 8009e5c:	2320      	movs	r3, #32
 8009e5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e62:	2330      	movs	r3, #48	; 0x30
 8009e64:	f04f 0901 	mov.w	r9, #1
 8009e68:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e6c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a02c <_vfiprintf_r+0x24c>
 8009e70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e74:	4623      	mov	r3, r4
 8009e76:	469a      	mov	sl, r3
 8009e78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e7c:	b10a      	cbz	r2, 8009e82 <_vfiprintf_r+0xa2>
 8009e7e:	2a25      	cmp	r2, #37	; 0x25
 8009e80:	d1f9      	bne.n	8009e76 <_vfiprintf_r+0x96>
 8009e82:	ebba 0b04 	subs.w	fp, sl, r4
 8009e86:	d00b      	beq.n	8009ea0 <_vfiprintf_r+0xc0>
 8009e88:	465b      	mov	r3, fp
 8009e8a:	4622      	mov	r2, r4
 8009e8c:	4629      	mov	r1, r5
 8009e8e:	4630      	mov	r0, r6
 8009e90:	f7ff ff93 	bl	8009dba <__sfputs_r>
 8009e94:	3001      	adds	r0, #1
 8009e96:	f000 80aa 	beq.w	8009fee <_vfiprintf_r+0x20e>
 8009e9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e9c:	445a      	add	r2, fp
 8009e9e:	9209      	str	r2, [sp, #36]	; 0x24
 8009ea0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	f000 80a2 	beq.w	8009fee <_vfiprintf_r+0x20e>
 8009eaa:	2300      	movs	r3, #0
 8009eac:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009eb4:	f10a 0a01 	add.w	sl, sl, #1
 8009eb8:	9304      	str	r3, [sp, #16]
 8009eba:	9307      	str	r3, [sp, #28]
 8009ebc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ec0:	931a      	str	r3, [sp, #104]	; 0x68
 8009ec2:	4654      	mov	r4, sl
 8009ec4:	2205      	movs	r2, #5
 8009ec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eca:	4858      	ldr	r0, [pc, #352]	; (800a02c <_vfiprintf_r+0x24c>)
 8009ecc:	f7ff f87a 	bl	8008fc4 <memchr>
 8009ed0:	9a04      	ldr	r2, [sp, #16]
 8009ed2:	b9d8      	cbnz	r0, 8009f0c <_vfiprintf_r+0x12c>
 8009ed4:	06d1      	lsls	r1, r2, #27
 8009ed6:	bf44      	itt	mi
 8009ed8:	2320      	movmi	r3, #32
 8009eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ede:	0713      	lsls	r3, r2, #28
 8009ee0:	bf44      	itt	mi
 8009ee2:	232b      	movmi	r3, #43	; 0x2b
 8009ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8009eec:	2b2a      	cmp	r3, #42	; 0x2a
 8009eee:	d015      	beq.n	8009f1c <_vfiprintf_r+0x13c>
 8009ef0:	4654      	mov	r4, sl
 8009ef2:	2000      	movs	r0, #0
 8009ef4:	f04f 0c0a 	mov.w	ip, #10
 8009ef8:	9a07      	ldr	r2, [sp, #28]
 8009efa:	4621      	mov	r1, r4
 8009efc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f00:	3b30      	subs	r3, #48	; 0x30
 8009f02:	2b09      	cmp	r3, #9
 8009f04:	d94e      	bls.n	8009fa4 <_vfiprintf_r+0x1c4>
 8009f06:	b1b0      	cbz	r0, 8009f36 <_vfiprintf_r+0x156>
 8009f08:	9207      	str	r2, [sp, #28]
 8009f0a:	e014      	b.n	8009f36 <_vfiprintf_r+0x156>
 8009f0c:	eba0 0308 	sub.w	r3, r0, r8
 8009f10:	fa09 f303 	lsl.w	r3, r9, r3
 8009f14:	4313      	orrs	r3, r2
 8009f16:	46a2      	mov	sl, r4
 8009f18:	9304      	str	r3, [sp, #16]
 8009f1a:	e7d2      	b.n	8009ec2 <_vfiprintf_r+0xe2>
 8009f1c:	9b03      	ldr	r3, [sp, #12]
 8009f1e:	1d19      	adds	r1, r3, #4
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	9103      	str	r1, [sp, #12]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	bfbb      	ittet	lt
 8009f28:	425b      	neglt	r3, r3
 8009f2a:	f042 0202 	orrlt.w	r2, r2, #2
 8009f2e:	9307      	strge	r3, [sp, #28]
 8009f30:	9307      	strlt	r3, [sp, #28]
 8009f32:	bfb8      	it	lt
 8009f34:	9204      	strlt	r2, [sp, #16]
 8009f36:	7823      	ldrb	r3, [r4, #0]
 8009f38:	2b2e      	cmp	r3, #46	; 0x2e
 8009f3a:	d10c      	bne.n	8009f56 <_vfiprintf_r+0x176>
 8009f3c:	7863      	ldrb	r3, [r4, #1]
 8009f3e:	2b2a      	cmp	r3, #42	; 0x2a
 8009f40:	d135      	bne.n	8009fae <_vfiprintf_r+0x1ce>
 8009f42:	9b03      	ldr	r3, [sp, #12]
 8009f44:	3402      	adds	r4, #2
 8009f46:	1d1a      	adds	r2, r3, #4
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	9203      	str	r2, [sp, #12]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	bfb8      	it	lt
 8009f50:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f54:	9305      	str	r3, [sp, #20]
 8009f56:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a030 <_vfiprintf_r+0x250>
 8009f5a:	2203      	movs	r2, #3
 8009f5c:	4650      	mov	r0, sl
 8009f5e:	7821      	ldrb	r1, [r4, #0]
 8009f60:	f7ff f830 	bl	8008fc4 <memchr>
 8009f64:	b140      	cbz	r0, 8009f78 <_vfiprintf_r+0x198>
 8009f66:	2340      	movs	r3, #64	; 0x40
 8009f68:	eba0 000a 	sub.w	r0, r0, sl
 8009f6c:	fa03 f000 	lsl.w	r0, r3, r0
 8009f70:	9b04      	ldr	r3, [sp, #16]
 8009f72:	3401      	adds	r4, #1
 8009f74:	4303      	orrs	r3, r0
 8009f76:	9304      	str	r3, [sp, #16]
 8009f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f7c:	2206      	movs	r2, #6
 8009f7e:	482d      	ldr	r0, [pc, #180]	; (800a034 <_vfiprintf_r+0x254>)
 8009f80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f84:	f7ff f81e 	bl	8008fc4 <memchr>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	d03f      	beq.n	800a00c <_vfiprintf_r+0x22c>
 8009f8c:	4b2a      	ldr	r3, [pc, #168]	; (800a038 <_vfiprintf_r+0x258>)
 8009f8e:	bb1b      	cbnz	r3, 8009fd8 <_vfiprintf_r+0x1f8>
 8009f90:	9b03      	ldr	r3, [sp, #12]
 8009f92:	3307      	adds	r3, #7
 8009f94:	f023 0307 	bic.w	r3, r3, #7
 8009f98:	3308      	adds	r3, #8
 8009f9a:	9303      	str	r3, [sp, #12]
 8009f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f9e:	443b      	add	r3, r7
 8009fa0:	9309      	str	r3, [sp, #36]	; 0x24
 8009fa2:	e767      	b.n	8009e74 <_vfiprintf_r+0x94>
 8009fa4:	460c      	mov	r4, r1
 8009fa6:	2001      	movs	r0, #1
 8009fa8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009fac:	e7a5      	b.n	8009efa <_vfiprintf_r+0x11a>
 8009fae:	2300      	movs	r3, #0
 8009fb0:	f04f 0c0a 	mov.w	ip, #10
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	3401      	adds	r4, #1
 8009fb8:	9305      	str	r3, [sp, #20]
 8009fba:	4620      	mov	r0, r4
 8009fbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fc0:	3a30      	subs	r2, #48	; 0x30
 8009fc2:	2a09      	cmp	r2, #9
 8009fc4:	d903      	bls.n	8009fce <_vfiprintf_r+0x1ee>
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d0c5      	beq.n	8009f56 <_vfiprintf_r+0x176>
 8009fca:	9105      	str	r1, [sp, #20]
 8009fcc:	e7c3      	b.n	8009f56 <_vfiprintf_r+0x176>
 8009fce:	4604      	mov	r4, r0
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fd6:	e7f0      	b.n	8009fba <_vfiprintf_r+0x1da>
 8009fd8:	ab03      	add	r3, sp, #12
 8009fda:	9300      	str	r3, [sp, #0]
 8009fdc:	462a      	mov	r2, r5
 8009fde:	4630      	mov	r0, r6
 8009fe0:	4b16      	ldr	r3, [pc, #88]	; (800a03c <_vfiprintf_r+0x25c>)
 8009fe2:	a904      	add	r1, sp, #16
 8009fe4:	f7fc f964 	bl	80062b0 <_printf_float>
 8009fe8:	4607      	mov	r7, r0
 8009fea:	1c78      	adds	r0, r7, #1
 8009fec:	d1d6      	bne.n	8009f9c <_vfiprintf_r+0x1bc>
 8009fee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ff0:	07d9      	lsls	r1, r3, #31
 8009ff2:	d405      	bmi.n	800a000 <_vfiprintf_r+0x220>
 8009ff4:	89ab      	ldrh	r3, [r5, #12]
 8009ff6:	059a      	lsls	r2, r3, #22
 8009ff8:	d402      	bmi.n	800a000 <_vfiprintf_r+0x220>
 8009ffa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ffc:	f7ff fe7e 	bl	8009cfc <__retarget_lock_release_recursive>
 800a000:	89ab      	ldrh	r3, [r5, #12]
 800a002:	065b      	lsls	r3, r3, #25
 800a004:	f53f af12 	bmi.w	8009e2c <_vfiprintf_r+0x4c>
 800a008:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a00a:	e711      	b.n	8009e30 <_vfiprintf_r+0x50>
 800a00c:	ab03      	add	r3, sp, #12
 800a00e:	9300      	str	r3, [sp, #0]
 800a010:	462a      	mov	r2, r5
 800a012:	4630      	mov	r0, r6
 800a014:	4b09      	ldr	r3, [pc, #36]	; (800a03c <_vfiprintf_r+0x25c>)
 800a016:	a904      	add	r1, sp, #16
 800a018:	f7fc fbe6 	bl	80067e8 <_printf_i>
 800a01c:	e7e4      	b.n	8009fe8 <_vfiprintf_r+0x208>
 800a01e:	bf00      	nop
 800a020:	0800ae94 	.word	0x0800ae94
 800a024:	0800aeb4 	.word	0x0800aeb4
 800a028:	0800ae74 	.word	0x0800ae74
 800a02c:	0800ae24 	.word	0x0800ae24
 800a030:	0800ae2a 	.word	0x0800ae2a
 800a034:	0800ae2e 	.word	0x0800ae2e
 800a038:	080062b1 	.word	0x080062b1
 800a03c:	08009dbb 	.word	0x08009dbb

0800a040 <__swbuf_r>:
 800a040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a042:	460e      	mov	r6, r1
 800a044:	4614      	mov	r4, r2
 800a046:	4605      	mov	r5, r0
 800a048:	b118      	cbz	r0, 800a052 <__swbuf_r+0x12>
 800a04a:	6983      	ldr	r3, [r0, #24]
 800a04c:	b90b      	cbnz	r3, 800a052 <__swbuf_r+0x12>
 800a04e:	f000 f9d5 	bl	800a3fc <__sinit>
 800a052:	4b21      	ldr	r3, [pc, #132]	; (800a0d8 <__swbuf_r+0x98>)
 800a054:	429c      	cmp	r4, r3
 800a056:	d12b      	bne.n	800a0b0 <__swbuf_r+0x70>
 800a058:	686c      	ldr	r4, [r5, #4]
 800a05a:	69a3      	ldr	r3, [r4, #24]
 800a05c:	60a3      	str	r3, [r4, #8]
 800a05e:	89a3      	ldrh	r3, [r4, #12]
 800a060:	071a      	lsls	r2, r3, #28
 800a062:	d52f      	bpl.n	800a0c4 <__swbuf_r+0x84>
 800a064:	6923      	ldr	r3, [r4, #16]
 800a066:	b36b      	cbz	r3, 800a0c4 <__swbuf_r+0x84>
 800a068:	6923      	ldr	r3, [r4, #16]
 800a06a:	6820      	ldr	r0, [r4, #0]
 800a06c:	b2f6      	uxtb	r6, r6
 800a06e:	1ac0      	subs	r0, r0, r3
 800a070:	6963      	ldr	r3, [r4, #20]
 800a072:	4637      	mov	r7, r6
 800a074:	4283      	cmp	r3, r0
 800a076:	dc04      	bgt.n	800a082 <__swbuf_r+0x42>
 800a078:	4621      	mov	r1, r4
 800a07a:	4628      	mov	r0, r5
 800a07c:	f000 f92a 	bl	800a2d4 <_fflush_r>
 800a080:	bb30      	cbnz	r0, 800a0d0 <__swbuf_r+0x90>
 800a082:	68a3      	ldr	r3, [r4, #8]
 800a084:	3001      	adds	r0, #1
 800a086:	3b01      	subs	r3, #1
 800a088:	60a3      	str	r3, [r4, #8]
 800a08a:	6823      	ldr	r3, [r4, #0]
 800a08c:	1c5a      	adds	r2, r3, #1
 800a08e:	6022      	str	r2, [r4, #0]
 800a090:	701e      	strb	r6, [r3, #0]
 800a092:	6963      	ldr	r3, [r4, #20]
 800a094:	4283      	cmp	r3, r0
 800a096:	d004      	beq.n	800a0a2 <__swbuf_r+0x62>
 800a098:	89a3      	ldrh	r3, [r4, #12]
 800a09a:	07db      	lsls	r3, r3, #31
 800a09c:	d506      	bpl.n	800a0ac <__swbuf_r+0x6c>
 800a09e:	2e0a      	cmp	r6, #10
 800a0a0:	d104      	bne.n	800a0ac <__swbuf_r+0x6c>
 800a0a2:	4621      	mov	r1, r4
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	f000 f915 	bl	800a2d4 <_fflush_r>
 800a0aa:	b988      	cbnz	r0, 800a0d0 <__swbuf_r+0x90>
 800a0ac:	4638      	mov	r0, r7
 800a0ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0b0:	4b0a      	ldr	r3, [pc, #40]	; (800a0dc <__swbuf_r+0x9c>)
 800a0b2:	429c      	cmp	r4, r3
 800a0b4:	d101      	bne.n	800a0ba <__swbuf_r+0x7a>
 800a0b6:	68ac      	ldr	r4, [r5, #8]
 800a0b8:	e7cf      	b.n	800a05a <__swbuf_r+0x1a>
 800a0ba:	4b09      	ldr	r3, [pc, #36]	; (800a0e0 <__swbuf_r+0xa0>)
 800a0bc:	429c      	cmp	r4, r3
 800a0be:	bf08      	it	eq
 800a0c0:	68ec      	ldreq	r4, [r5, #12]
 800a0c2:	e7ca      	b.n	800a05a <__swbuf_r+0x1a>
 800a0c4:	4621      	mov	r1, r4
 800a0c6:	4628      	mov	r0, r5
 800a0c8:	f000 f80c 	bl	800a0e4 <__swsetup_r>
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	d0cb      	beq.n	800a068 <__swbuf_r+0x28>
 800a0d0:	f04f 37ff 	mov.w	r7, #4294967295
 800a0d4:	e7ea      	b.n	800a0ac <__swbuf_r+0x6c>
 800a0d6:	bf00      	nop
 800a0d8:	0800ae94 	.word	0x0800ae94
 800a0dc:	0800aeb4 	.word	0x0800aeb4
 800a0e0:	0800ae74 	.word	0x0800ae74

0800a0e4 <__swsetup_r>:
 800a0e4:	4b32      	ldr	r3, [pc, #200]	; (800a1b0 <__swsetup_r+0xcc>)
 800a0e6:	b570      	push	{r4, r5, r6, lr}
 800a0e8:	681d      	ldr	r5, [r3, #0]
 800a0ea:	4606      	mov	r6, r0
 800a0ec:	460c      	mov	r4, r1
 800a0ee:	b125      	cbz	r5, 800a0fa <__swsetup_r+0x16>
 800a0f0:	69ab      	ldr	r3, [r5, #24]
 800a0f2:	b913      	cbnz	r3, 800a0fa <__swsetup_r+0x16>
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	f000 f981 	bl	800a3fc <__sinit>
 800a0fa:	4b2e      	ldr	r3, [pc, #184]	; (800a1b4 <__swsetup_r+0xd0>)
 800a0fc:	429c      	cmp	r4, r3
 800a0fe:	d10f      	bne.n	800a120 <__swsetup_r+0x3c>
 800a100:	686c      	ldr	r4, [r5, #4]
 800a102:	89a3      	ldrh	r3, [r4, #12]
 800a104:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a108:	0719      	lsls	r1, r3, #28
 800a10a:	d42c      	bmi.n	800a166 <__swsetup_r+0x82>
 800a10c:	06dd      	lsls	r5, r3, #27
 800a10e:	d411      	bmi.n	800a134 <__swsetup_r+0x50>
 800a110:	2309      	movs	r3, #9
 800a112:	6033      	str	r3, [r6, #0]
 800a114:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a118:	f04f 30ff 	mov.w	r0, #4294967295
 800a11c:	81a3      	strh	r3, [r4, #12]
 800a11e:	e03e      	b.n	800a19e <__swsetup_r+0xba>
 800a120:	4b25      	ldr	r3, [pc, #148]	; (800a1b8 <__swsetup_r+0xd4>)
 800a122:	429c      	cmp	r4, r3
 800a124:	d101      	bne.n	800a12a <__swsetup_r+0x46>
 800a126:	68ac      	ldr	r4, [r5, #8]
 800a128:	e7eb      	b.n	800a102 <__swsetup_r+0x1e>
 800a12a:	4b24      	ldr	r3, [pc, #144]	; (800a1bc <__swsetup_r+0xd8>)
 800a12c:	429c      	cmp	r4, r3
 800a12e:	bf08      	it	eq
 800a130:	68ec      	ldreq	r4, [r5, #12]
 800a132:	e7e6      	b.n	800a102 <__swsetup_r+0x1e>
 800a134:	0758      	lsls	r0, r3, #29
 800a136:	d512      	bpl.n	800a15e <__swsetup_r+0x7a>
 800a138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a13a:	b141      	cbz	r1, 800a14e <__swsetup_r+0x6a>
 800a13c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a140:	4299      	cmp	r1, r3
 800a142:	d002      	beq.n	800a14a <__swsetup_r+0x66>
 800a144:	4630      	mov	r0, r6
 800a146:	f7fb ff39 	bl	8005fbc <_free_r>
 800a14a:	2300      	movs	r3, #0
 800a14c:	6363      	str	r3, [r4, #52]	; 0x34
 800a14e:	89a3      	ldrh	r3, [r4, #12]
 800a150:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a154:	81a3      	strh	r3, [r4, #12]
 800a156:	2300      	movs	r3, #0
 800a158:	6063      	str	r3, [r4, #4]
 800a15a:	6923      	ldr	r3, [r4, #16]
 800a15c:	6023      	str	r3, [r4, #0]
 800a15e:	89a3      	ldrh	r3, [r4, #12]
 800a160:	f043 0308 	orr.w	r3, r3, #8
 800a164:	81a3      	strh	r3, [r4, #12]
 800a166:	6923      	ldr	r3, [r4, #16]
 800a168:	b94b      	cbnz	r3, 800a17e <__swsetup_r+0x9a>
 800a16a:	89a3      	ldrh	r3, [r4, #12]
 800a16c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a170:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a174:	d003      	beq.n	800a17e <__swsetup_r+0x9a>
 800a176:	4621      	mov	r1, r4
 800a178:	4630      	mov	r0, r6
 800a17a:	f000 fa01 	bl	800a580 <__smakebuf_r>
 800a17e:	89a0      	ldrh	r0, [r4, #12]
 800a180:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a184:	f010 0301 	ands.w	r3, r0, #1
 800a188:	d00a      	beq.n	800a1a0 <__swsetup_r+0xbc>
 800a18a:	2300      	movs	r3, #0
 800a18c:	60a3      	str	r3, [r4, #8]
 800a18e:	6963      	ldr	r3, [r4, #20]
 800a190:	425b      	negs	r3, r3
 800a192:	61a3      	str	r3, [r4, #24]
 800a194:	6923      	ldr	r3, [r4, #16]
 800a196:	b943      	cbnz	r3, 800a1aa <__swsetup_r+0xc6>
 800a198:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a19c:	d1ba      	bne.n	800a114 <__swsetup_r+0x30>
 800a19e:	bd70      	pop	{r4, r5, r6, pc}
 800a1a0:	0781      	lsls	r1, r0, #30
 800a1a2:	bf58      	it	pl
 800a1a4:	6963      	ldrpl	r3, [r4, #20]
 800a1a6:	60a3      	str	r3, [r4, #8]
 800a1a8:	e7f4      	b.n	800a194 <__swsetup_r+0xb0>
 800a1aa:	2000      	movs	r0, #0
 800a1ac:	e7f7      	b.n	800a19e <__swsetup_r+0xba>
 800a1ae:	bf00      	nop
 800a1b0:	20000010 	.word	0x20000010
 800a1b4:	0800ae94 	.word	0x0800ae94
 800a1b8:	0800aeb4 	.word	0x0800aeb4
 800a1bc:	0800ae74 	.word	0x0800ae74

0800a1c0 <abort>:
 800a1c0:	2006      	movs	r0, #6
 800a1c2:	b508      	push	{r3, lr}
 800a1c4:	f000 fa4c 	bl	800a660 <raise>
 800a1c8:	2001      	movs	r0, #1
 800a1ca:	f7f8 fb3a 	bl	8002842 <_exit>
	...

0800a1d0 <__sflush_r>:
 800a1d0:	898a      	ldrh	r2, [r1, #12]
 800a1d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1d4:	4605      	mov	r5, r0
 800a1d6:	0710      	lsls	r0, r2, #28
 800a1d8:	460c      	mov	r4, r1
 800a1da:	d457      	bmi.n	800a28c <__sflush_r+0xbc>
 800a1dc:	684b      	ldr	r3, [r1, #4]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	dc04      	bgt.n	800a1ec <__sflush_r+0x1c>
 800a1e2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	dc01      	bgt.n	800a1ec <__sflush_r+0x1c>
 800a1e8:	2000      	movs	r0, #0
 800a1ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1ee:	2e00      	cmp	r6, #0
 800a1f0:	d0fa      	beq.n	800a1e8 <__sflush_r+0x18>
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a1f8:	682f      	ldr	r7, [r5, #0]
 800a1fa:	602b      	str	r3, [r5, #0]
 800a1fc:	d032      	beq.n	800a264 <__sflush_r+0x94>
 800a1fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a200:	89a3      	ldrh	r3, [r4, #12]
 800a202:	075a      	lsls	r2, r3, #29
 800a204:	d505      	bpl.n	800a212 <__sflush_r+0x42>
 800a206:	6863      	ldr	r3, [r4, #4]
 800a208:	1ac0      	subs	r0, r0, r3
 800a20a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a20c:	b10b      	cbz	r3, 800a212 <__sflush_r+0x42>
 800a20e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a210:	1ac0      	subs	r0, r0, r3
 800a212:	2300      	movs	r3, #0
 800a214:	4602      	mov	r2, r0
 800a216:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a218:	4628      	mov	r0, r5
 800a21a:	6a21      	ldr	r1, [r4, #32]
 800a21c:	47b0      	blx	r6
 800a21e:	1c43      	adds	r3, r0, #1
 800a220:	89a3      	ldrh	r3, [r4, #12]
 800a222:	d106      	bne.n	800a232 <__sflush_r+0x62>
 800a224:	6829      	ldr	r1, [r5, #0]
 800a226:	291d      	cmp	r1, #29
 800a228:	d82c      	bhi.n	800a284 <__sflush_r+0xb4>
 800a22a:	4a29      	ldr	r2, [pc, #164]	; (800a2d0 <__sflush_r+0x100>)
 800a22c:	40ca      	lsrs	r2, r1
 800a22e:	07d6      	lsls	r6, r2, #31
 800a230:	d528      	bpl.n	800a284 <__sflush_r+0xb4>
 800a232:	2200      	movs	r2, #0
 800a234:	6062      	str	r2, [r4, #4]
 800a236:	6922      	ldr	r2, [r4, #16]
 800a238:	04d9      	lsls	r1, r3, #19
 800a23a:	6022      	str	r2, [r4, #0]
 800a23c:	d504      	bpl.n	800a248 <__sflush_r+0x78>
 800a23e:	1c42      	adds	r2, r0, #1
 800a240:	d101      	bne.n	800a246 <__sflush_r+0x76>
 800a242:	682b      	ldr	r3, [r5, #0]
 800a244:	b903      	cbnz	r3, 800a248 <__sflush_r+0x78>
 800a246:	6560      	str	r0, [r4, #84]	; 0x54
 800a248:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a24a:	602f      	str	r7, [r5, #0]
 800a24c:	2900      	cmp	r1, #0
 800a24e:	d0cb      	beq.n	800a1e8 <__sflush_r+0x18>
 800a250:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a254:	4299      	cmp	r1, r3
 800a256:	d002      	beq.n	800a25e <__sflush_r+0x8e>
 800a258:	4628      	mov	r0, r5
 800a25a:	f7fb feaf 	bl	8005fbc <_free_r>
 800a25e:	2000      	movs	r0, #0
 800a260:	6360      	str	r0, [r4, #52]	; 0x34
 800a262:	e7c2      	b.n	800a1ea <__sflush_r+0x1a>
 800a264:	6a21      	ldr	r1, [r4, #32]
 800a266:	2301      	movs	r3, #1
 800a268:	4628      	mov	r0, r5
 800a26a:	47b0      	blx	r6
 800a26c:	1c41      	adds	r1, r0, #1
 800a26e:	d1c7      	bne.n	800a200 <__sflush_r+0x30>
 800a270:	682b      	ldr	r3, [r5, #0]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d0c4      	beq.n	800a200 <__sflush_r+0x30>
 800a276:	2b1d      	cmp	r3, #29
 800a278:	d001      	beq.n	800a27e <__sflush_r+0xae>
 800a27a:	2b16      	cmp	r3, #22
 800a27c:	d101      	bne.n	800a282 <__sflush_r+0xb2>
 800a27e:	602f      	str	r7, [r5, #0]
 800a280:	e7b2      	b.n	800a1e8 <__sflush_r+0x18>
 800a282:	89a3      	ldrh	r3, [r4, #12]
 800a284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a288:	81a3      	strh	r3, [r4, #12]
 800a28a:	e7ae      	b.n	800a1ea <__sflush_r+0x1a>
 800a28c:	690f      	ldr	r7, [r1, #16]
 800a28e:	2f00      	cmp	r7, #0
 800a290:	d0aa      	beq.n	800a1e8 <__sflush_r+0x18>
 800a292:	0793      	lsls	r3, r2, #30
 800a294:	bf18      	it	ne
 800a296:	2300      	movne	r3, #0
 800a298:	680e      	ldr	r6, [r1, #0]
 800a29a:	bf08      	it	eq
 800a29c:	694b      	ldreq	r3, [r1, #20]
 800a29e:	1bf6      	subs	r6, r6, r7
 800a2a0:	600f      	str	r7, [r1, #0]
 800a2a2:	608b      	str	r3, [r1, #8]
 800a2a4:	2e00      	cmp	r6, #0
 800a2a6:	dd9f      	ble.n	800a1e8 <__sflush_r+0x18>
 800a2a8:	4633      	mov	r3, r6
 800a2aa:	463a      	mov	r2, r7
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	6a21      	ldr	r1, [r4, #32]
 800a2b0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a2b4:	47e0      	blx	ip
 800a2b6:	2800      	cmp	r0, #0
 800a2b8:	dc06      	bgt.n	800a2c8 <__sflush_r+0xf8>
 800a2ba:	89a3      	ldrh	r3, [r4, #12]
 800a2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2c4:	81a3      	strh	r3, [r4, #12]
 800a2c6:	e790      	b.n	800a1ea <__sflush_r+0x1a>
 800a2c8:	4407      	add	r7, r0
 800a2ca:	1a36      	subs	r6, r6, r0
 800a2cc:	e7ea      	b.n	800a2a4 <__sflush_r+0xd4>
 800a2ce:	bf00      	nop
 800a2d0:	20400001 	.word	0x20400001

0800a2d4 <_fflush_r>:
 800a2d4:	b538      	push	{r3, r4, r5, lr}
 800a2d6:	690b      	ldr	r3, [r1, #16]
 800a2d8:	4605      	mov	r5, r0
 800a2da:	460c      	mov	r4, r1
 800a2dc:	b913      	cbnz	r3, 800a2e4 <_fflush_r+0x10>
 800a2de:	2500      	movs	r5, #0
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	bd38      	pop	{r3, r4, r5, pc}
 800a2e4:	b118      	cbz	r0, 800a2ee <_fflush_r+0x1a>
 800a2e6:	6983      	ldr	r3, [r0, #24]
 800a2e8:	b90b      	cbnz	r3, 800a2ee <_fflush_r+0x1a>
 800a2ea:	f000 f887 	bl	800a3fc <__sinit>
 800a2ee:	4b14      	ldr	r3, [pc, #80]	; (800a340 <_fflush_r+0x6c>)
 800a2f0:	429c      	cmp	r4, r3
 800a2f2:	d11b      	bne.n	800a32c <_fflush_r+0x58>
 800a2f4:	686c      	ldr	r4, [r5, #4]
 800a2f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d0ef      	beq.n	800a2de <_fflush_r+0xa>
 800a2fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a300:	07d0      	lsls	r0, r2, #31
 800a302:	d404      	bmi.n	800a30e <_fflush_r+0x3a>
 800a304:	0599      	lsls	r1, r3, #22
 800a306:	d402      	bmi.n	800a30e <_fflush_r+0x3a>
 800a308:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a30a:	f7ff fcf6 	bl	8009cfa <__retarget_lock_acquire_recursive>
 800a30e:	4628      	mov	r0, r5
 800a310:	4621      	mov	r1, r4
 800a312:	f7ff ff5d 	bl	800a1d0 <__sflush_r>
 800a316:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a318:	4605      	mov	r5, r0
 800a31a:	07da      	lsls	r2, r3, #31
 800a31c:	d4e0      	bmi.n	800a2e0 <_fflush_r+0xc>
 800a31e:	89a3      	ldrh	r3, [r4, #12]
 800a320:	059b      	lsls	r3, r3, #22
 800a322:	d4dd      	bmi.n	800a2e0 <_fflush_r+0xc>
 800a324:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a326:	f7ff fce9 	bl	8009cfc <__retarget_lock_release_recursive>
 800a32a:	e7d9      	b.n	800a2e0 <_fflush_r+0xc>
 800a32c:	4b05      	ldr	r3, [pc, #20]	; (800a344 <_fflush_r+0x70>)
 800a32e:	429c      	cmp	r4, r3
 800a330:	d101      	bne.n	800a336 <_fflush_r+0x62>
 800a332:	68ac      	ldr	r4, [r5, #8]
 800a334:	e7df      	b.n	800a2f6 <_fflush_r+0x22>
 800a336:	4b04      	ldr	r3, [pc, #16]	; (800a348 <_fflush_r+0x74>)
 800a338:	429c      	cmp	r4, r3
 800a33a:	bf08      	it	eq
 800a33c:	68ec      	ldreq	r4, [r5, #12]
 800a33e:	e7da      	b.n	800a2f6 <_fflush_r+0x22>
 800a340:	0800ae94 	.word	0x0800ae94
 800a344:	0800aeb4 	.word	0x0800aeb4
 800a348:	0800ae74 	.word	0x0800ae74

0800a34c <std>:
 800a34c:	2300      	movs	r3, #0
 800a34e:	b510      	push	{r4, lr}
 800a350:	4604      	mov	r4, r0
 800a352:	e9c0 3300 	strd	r3, r3, [r0]
 800a356:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a35a:	6083      	str	r3, [r0, #8]
 800a35c:	8181      	strh	r1, [r0, #12]
 800a35e:	6643      	str	r3, [r0, #100]	; 0x64
 800a360:	81c2      	strh	r2, [r0, #14]
 800a362:	6183      	str	r3, [r0, #24]
 800a364:	4619      	mov	r1, r3
 800a366:	2208      	movs	r2, #8
 800a368:	305c      	adds	r0, #92	; 0x5c
 800a36a:	f7fb fe1f 	bl	8005fac <memset>
 800a36e:	4b05      	ldr	r3, [pc, #20]	; (800a384 <std+0x38>)
 800a370:	6224      	str	r4, [r4, #32]
 800a372:	6263      	str	r3, [r4, #36]	; 0x24
 800a374:	4b04      	ldr	r3, [pc, #16]	; (800a388 <std+0x3c>)
 800a376:	62a3      	str	r3, [r4, #40]	; 0x28
 800a378:	4b04      	ldr	r3, [pc, #16]	; (800a38c <std+0x40>)
 800a37a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a37c:	4b04      	ldr	r3, [pc, #16]	; (800a390 <std+0x44>)
 800a37e:	6323      	str	r3, [r4, #48]	; 0x30
 800a380:	bd10      	pop	{r4, pc}
 800a382:	bf00      	nop
 800a384:	0800a699 	.word	0x0800a699
 800a388:	0800a6bb 	.word	0x0800a6bb
 800a38c:	0800a6f3 	.word	0x0800a6f3
 800a390:	0800a717 	.word	0x0800a717

0800a394 <_cleanup_r>:
 800a394:	4901      	ldr	r1, [pc, #4]	; (800a39c <_cleanup_r+0x8>)
 800a396:	f000 b8af 	b.w	800a4f8 <_fwalk_reent>
 800a39a:	bf00      	nop
 800a39c:	0800a2d5 	.word	0x0800a2d5

0800a3a0 <__sfmoreglue>:
 800a3a0:	2268      	movs	r2, #104	; 0x68
 800a3a2:	b570      	push	{r4, r5, r6, lr}
 800a3a4:	1e4d      	subs	r5, r1, #1
 800a3a6:	4355      	muls	r5, r2
 800a3a8:	460e      	mov	r6, r1
 800a3aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a3ae:	f7fb fe6d 	bl	800608c <_malloc_r>
 800a3b2:	4604      	mov	r4, r0
 800a3b4:	b140      	cbz	r0, 800a3c8 <__sfmoreglue+0x28>
 800a3b6:	2100      	movs	r1, #0
 800a3b8:	e9c0 1600 	strd	r1, r6, [r0]
 800a3bc:	300c      	adds	r0, #12
 800a3be:	60a0      	str	r0, [r4, #8]
 800a3c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a3c4:	f7fb fdf2 	bl	8005fac <memset>
 800a3c8:	4620      	mov	r0, r4
 800a3ca:	bd70      	pop	{r4, r5, r6, pc}

0800a3cc <__sfp_lock_acquire>:
 800a3cc:	4801      	ldr	r0, [pc, #4]	; (800a3d4 <__sfp_lock_acquire+0x8>)
 800a3ce:	f7ff bc94 	b.w	8009cfa <__retarget_lock_acquire_recursive>
 800a3d2:	bf00      	nop
 800a3d4:	200004ed 	.word	0x200004ed

0800a3d8 <__sfp_lock_release>:
 800a3d8:	4801      	ldr	r0, [pc, #4]	; (800a3e0 <__sfp_lock_release+0x8>)
 800a3da:	f7ff bc8f 	b.w	8009cfc <__retarget_lock_release_recursive>
 800a3de:	bf00      	nop
 800a3e0:	200004ed 	.word	0x200004ed

0800a3e4 <__sinit_lock_acquire>:
 800a3e4:	4801      	ldr	r0, [pc, #4]	; (800a3ec <__sinit_lock_acquire+0x8>)
 800a3e6:	f7ff bc88 	b.w	8009cfa <__retarget_lock_acquire_recursive>
 800a3ea:	bf00      	nop
 800a3ec:	200004ee 	.word	0x200004ee

0800a3f0 <__sinit_lock_release>:
 800a3f0:	4801      	ldr	r0, [pc, #4]	; (800a3f8 <__sinit_lock_release+0x8>)
 800a3f2:	f7ff bc83 	b.w	8009cfc <__retarget_lock_release_recursive>
 800a3f6:	bf00      	nop
 800a3f8:	200004ee 	.word	0x200004ee

0800a3fc <__sinit>:
 800a3fc:	b510      	push	{r4, lr}
 800a3fe:	4604      	mov	r4, r0
 800a400:	f7ff fff0 	bl	800a3e4 <__sinit_lock_acquire>
 800a404:	69a3      	ldr	r3, [r4, #24]
 800a406:	b11b      	cbz	r3, 800a410 <__sinit+0x14>
 800a408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a40c:	f7ff bff0 	b.w	800a3f0 <__sinit_lock_release>
 800a410:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a414:	6523      	str	r3, [r4, #80]	; 0x50
 800a416:	4b13      	ldr	r3, [pc, #76]	; (800a464 <__sinit+0x68>)
 800a418:	4a13      	ldr	r2, [pc, #76]	; (800a468 <__sinit+0x6c>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a41e:	42a3      	cmp	r3, r4
 800a420:	bf08      	it	eq
 800a422:	2301      	moveq	r3, #1
 800a424:	4620      	mov	r0, r4
 800a426:	bf08      	it	eq
 800a428:	61a3      	streq	r3, [r4, #24]
 800a42a:	f000 f81f 	bl	800a46c <__sfp>
 800a42e:	6060      	str	r0, [r4, #4]
 800a430:	4620      	mov	r0, r4
 800a432:	f000 f81b 	bl	800a46c <__sfp>
 800a436:	60a0      	str	r0, [r4, #8]
 800a438:	4620      	mov	r0, r4
 800a43a:	f000 f817 	bl	800a46c <__sfp>
 800a43e:	2200      	movs	r2, #0
 800a440:	2104      	movs	r1, #4
 800a442:	60e0      	str	r0, [r4, #12]
 800a444:	6860      	ldr	r0, [r4, #4]
 800a446:	f7ff ff81 	bl	800a34c <std>
 800a44a:	2201      	movs	r2, #1
 800a44c:	2109      	movs	r1, #9
 800a44e:	68a0      	ldr	r0, [r4, #8]
 800a450:	f7ff ff7c 	bl	800a34c <std>
 800a454:	2202      	movs	r2, #2
 800a456:	2112      	movs	r1, #18
 800a458:	68e0      	ldr	r0, [r4, #12]
 800a45a:	f7ff ff77 	bl	800a34c <std>
 800a45e:	2301      	movs	r3, #1
 800a460:	61a3      	str	r3, [r4, #24]
 800a462:	e7d1      	b.n	800a408 <__sinit+0xc>
 800a464:	0800aa30 	.word	0x0800aa30
 800a468:	0800a395 	.word	0x0800a395

0800a46c <__sfp>:
 800a46c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a46e:	4607      	mov	r7, r0
 800a470:	f7ff ffac 	bl	800a3cc <__sfp_lock_acquire>
 800a474:	4b1e      	ldr	r3, [pc, #120]	; (800a4f0 <__sfp+0x84>)
 800a476:	681e      	ldr	r6, [r3, #0]
 800a478:	69b3      	ldr	r3, [r6, #24]
 800a47a:	b913      	cbnz	r3, 800a482 <__sfp+0x16>
 800a47c:	4630      	mov	r0, r6
 800a47e:	f7ff ffbd 	bl	800a3fc <__sinit>
 800a482:	3648      	adds	r6, #72	; 0x48
 800a484:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a488:	3b01      	subs	r3, #1
 800a48a:	d503      	bpl.n	800a494 <__sfp+0x28>
 800a48c:	6833      	ldr	r3, [r6, #0]
 800a48e:	b30b      	cbz	r3, 800a4d4 <__sfp+0x68>
 800a490:	6836      	ldr	r6, [r6, #0]
 800a492:	e7f7      	b.n	800a484 <__sfp+0x18>
 800a494:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a498:	b9d5      	cbnz	r5, 800a4d0 <__sfp+0x64>
 800a49a:	4b16      	ldr	r3, [pc, #88]	; (800a4f4 <__sfp+0x88>)
 800a49c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a4a0:	60e3      	str	r3, [r4, #12]
 800a4a2:	6665      	str	r5, [r4, #100]	; 0x64
 800a4a4:	f7ff fc28 	bl	8009cf8 <__retarget_lock_init_recursive>
 800a4a8:	f7ff ff96 	bl	800a3d8 <__sfp_lock_release>
 800a4ac:	2208      	movs	r2, #8
 800a4ae:	4629      	mov	r1, r5
 800a4b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a4b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a4b8:	6025      	str	r5, [r4, #0]
 800a4ba:	61a5      	str	r5, [r4, #24]
 800a4bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a4c0:	f7fb fd74 	bl	8005fac <memset>
 800a4c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a4c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a4cc:	4620      	mov	r0, r4
 800a4ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4d0:	3468      	adds	r4, #104	; 0x68
 800a4d2:	e7d9      	b.n	800a488 <__sfp+0x1c>
 800a4d4:	2104      	movs	r1, #4
 800a4d6:	4638      	mov	r0, r7
 800a4d8:	f7ff ff62 	bl	800a3a0 <__sfmoreglue>
 800a4dc:	4604      	mov	r4, r0
 800a4de:	6030      	str	r0, [r6, #0]
 800a4e0:	2800      	cmp	r0, #0
 800a4e2:	d1d5      	bne.n	800a490 <__sfp+0x24>
 800a4e4:	f7ff ff78 	bl	800a3d8 <__sfp_lock_release>
 800a4e8:	230c      	movs	r3, #12
 800a4ea:	603b      	str	r3, [r7, #0]
 800a4ec:	e7ee      	b.n	800a4cc <__sfp+0x60>
 800a4ee:	bf00      	nop
 800a4f0:	0800aa30 	.word	0x0800aa30
 800a4f4:	ffff0001 	.word	0xffff0001

0800a4f8 <_fwalk_reent>:
 800a4f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4fc:	4606      	mov	r6, r0
 800a4fe:	4688      	mov	r8, r1
 800a500:	2700      	movs	r7, #0
 800a502:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a506:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a50a:	f1b9 0901 	subs.w	r9, r9, #1
 800a50e:	d505      	bpl.n	800a51c <_fwalk_reent+0x24>
 800a510:	6824      	ldr	r4, [r4, #0]
 800a512:	2c00      	cmp	r4, #0
 800a514:	d1f7      	bne.n	800a506 <_fwalk_reent+0xe>
 800a516:	4638      	mov	r0, r7
 800a518:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a51c:	89ab      	ldrh	r3, [r5, #12]
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d907      	bls.n	800a532 <_fwalk_reent+0x3a>
 800a522:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a526:	3301      	adds	r3, #1
 800a528:	d003      	beq.n	800a532 <_fwalk_reent+0x3a>
 800a52a:	4629      	mov	r1, r5
 800a52c:	4630      	mov	r0, r6
 800a52e:	47c0      	blx	r8
 800a530:	4307      	orrs	r7, r0
 800a532:	3568      	adds	r5, #104	; 0x68
 800a534:	e7e9      	b.n	800a50a <_fwalk_reent+0x12>

0800a536 <__swhatbuf_r>:
 800a536:	b570      	push	{r4, r5, r6, lr}
 800a538:	460e      	mov	r6, r1
 800a53a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a53e:	4614      	mov	r4, r2
 800a540:	2900      	cmp	r1, #0
 800a542:	461d      	mov	r5, r3
 800a544:	b096      	sub	sp, #88	; 0x58
 800a546:	da08      	bge.n	800a55a <__swhatbuf_r+0x24>
 800a548:	2200      	movs	r2, #0
 800a54a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a54e:	602a      	str	r2, [r5, #0]
 800a550:	061a      	lsls	r2, r3, #24
 800a552:	d410      	bmi.n	800a576 <__swhatbuf_r+0x40>
 800a554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a558:	e00e      	b.n	800a578 <__swhatbuf_r+0x42>
 800a55a:	466a      	mov	r2, sp
 800a55c:	f000 f902 	bl	800a764 <_fstat_r>
 800a560:	2800      	cmp	r0, #0
 800a562:	dbf1      	blt.n	800a548 <__swhatbuf_r+0x12>
 800a564:	9a01      	ldr	r2, [sp, #4]
 800a566:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a56a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a56e:	425a      	negs	r2, r3
 800a570:	415a      	adcs	r2, r3
 800a572:	602a      	str	r2, [r5, #0]
 800a574:	e7ee      	b.n	800a554 <__swhatbuf_r+0x1e>
 800a576:	2340      	movs	r3, #64	; 0x40
 800a578:	2000      	movs	r0, #0
 800a57a:	6023      	str	r3, [r4, #0]
 800a57c:	b016      	add	sp, #88	; 0x58
 800a57e:	bd70      	pop	{r4, r5, r6, pc}

0800a580 <__smakebuf_r>:
 800a580:	898b      	ldrh	r3, [r1, #12]
 800a582:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a584:	079d      	lsls	r5, r3, #30
 800a586:	4606      	mov	r6, r0
 800a588:	460c      	mov	r4, r1
 800a58a:	d507      	bpl.n	800a59c <__smakebuf_r+0x1c>
 800a58c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a590:	6023      	str	r3, [r4, #0]
 800a592:	6123      	str	r3, [r4, #16]
 800a594:	2301      	movs	r3, #1
 800a596:	6163      	str	r3, [r4, #20]
 800a598:	b002      	add	sp, #8
 800a59a:	bd70      	pop	{r4, r5, r6, pc}
 800a59c:	466a      	mov	r2, sp
 800a59e:	ab01      	add	r3, sp, #4
 800a5a0:	f7ff ffc9 	bl	800a536 <__swhatbuf_r>
 800a5a4:	9900      	ldr	r1, [sp, #0]
 800a5a6:	4605      	mov	r5, r0
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	f7fb fd6f 	bl	800608c <_malloc_r>
 800a5ae:	b948      	cbnz	r0, 800a5c4 <__smakebuf_r+0x44>
 800a5b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5b4:	059a      	lsls	r2, r3, #22
 800a5b6:	d4ef      	bmi.n	800a598 <__smakebuf_r+0x18>
 800a5b8:	f023 0303 	bic.w	r3, r3, #3
 800a5bc:	f043 0302 	orr.w	r3, r3, #2
 800a5c0:	81a3      	strh	r3, [r4, #12]
 800a5c2:	e7e3      	b.n	800a58c <__smakebuf_r+0xc>
 800a5c4:	4b0d      	ldr	r3, [pc, #52]	; (800a5fc <__smakebuf_r+0x7c>)
 800a5c6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a5c8:	89a3      	ldrh	r3, [r4, #12]
 800a5ca:	6020      	str	r0, [r4, #0]
 800a5cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5d0:	81a3      	strh	r3, [r4, #12]
 800a5d2:	9b00      	ldr	r3, [sp, #0]
 800a5d4:	6120      	str	r0, [r4, #16]
 800a5d6:	6163      	str	r3, [r4, #20]
 800a5d8:	9b01      	ldr	r3, [sp, #4]
 800a5da:	b15b      	cbz	r3, 800a5f4 <__smakebuf_r+0x74>
 800a5dc:	4630      	mov	r0, r6
 800a5de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5e2:	f000 f8d1 	bl	800a788 <_isatty_r>
 800a5e6:	b128      	cbz	r0, 800a5f4 <__smakebuf_r+0x74>
 800a5e8:	89a3      	ldrh	r3, [r4, #12]
 800a5ea:	f023 0303 	bic.w	r3, r3, #3
 800a5ee:	f043 0301 	orr.w	r3, r3, #1
 800a5f2:	81a3      	strh	r3, [r4, #12]
 800a5f4:	89a0      	ldrh	r0, [r4, #12]
 800a5f6:	4305      	orrs	r5, r0
 800a5f8:	81a5      	strh	r5, [r4, #12]
 800a5fa:	e7cd      	b.n	800a598 <__smakebuf_r+0x18>
 800a5fc:	0800a395 	.word	0x0800a395

0800a600 <_malloc_usable_size_r>:
 800a600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a604:	1f18      	subs	r0, r3, #4
 800a606:	2b00      	cmp	r3, #0
 800a608:	bfbc      	itt	lt
 800a60a:	580b      	ldrlt	r3, [r1, r0]
 800a60c:	18c0      	addlt	r0, r0, r3
 800a60e:	4770      	bx	lr

0800a610 <_raise_r>:
 800a610:	291f      	cmp	r1, #31
 800a612:	b538      	push	{r3, r4, r5, lr}
 800a614:	4604      	mov	r4, r0
 800a616:	460d      	mov	r5, r1
 800a618:	d904      	bls.n	800a624 <_raise_r+0x14>
 800a61a:	2316      	movs	r3, #22
 800a61c:	6003      	str	r3, [r0, #0]
 800a61e:	f04f 30ff 	mov.w	r0, #4294967295
 800a622:	bd38      	pop	{r3, r4, r5, pc}
 800a624:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a626:	b112      	cbz	r2, 800a62e <_raise_r+0x1e>
 800a628:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a62c:	b94b      	cbnz	r3, 800a642 <_raise_r+0x32>
 800a62e:	4620      	mov	r0, r4
 800a630:	f000 f830 	bl	800a694 <_getpid_r>
 800a634:	462a      	mov	r2, r5
 800a636:	4601      	mov	r1, r0
 800a638:	4620      	mov	r0, r4
 800a63a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a63e:	f000 b817 	b.w	800a670 <_kill_r>
 800a642:	2b01      	cmp	r3, #1
 800a644:	d00a      	beq.n	800a65c <_raise_r+0x4c>
 800a646:	1c59      	adds	r1, r3, #1
 800a648:	d103      	bne.n	800a652 <_raise_r+0x42>
 800a64a:	2316      	movs	r3, #22
 800a64c:	6003      	str	r3, [r0, #0]
 800a64e:	2001      	movs	r0, #1
 800a650:	e7e7      	b.n	800a622 <_raise_r+0x12>
 800a652:	2400      	movs	r4, #0
 800a654:	4628      	mov	r0, r5
 800a656:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a65a:	4798      	blx	r3
 800a65c:	2000      	movs	r0, #0
 800a65e:	e7e0      	b.n	800a622 <_raise_r+0x12>

0800a660 <raise>:
 800a660:	4b02      	ldr	r3, [pc, #8]	; (800a66c <raise+0xc>)
 800a662:	4601      	mov	r1, r0
 800a664:	6818      	ldr	r0, [r3, #0]
 800a666:	f7ff bfd3 	b.w	800a610 <_raise_r>
 800a66a:	bf00      	nop
 800a66c:	20000010 	.word	0x20000010

0800a670 <_kill_r>:
 800a670:	b538      	push	{r3, r4, r5, lr}
 800a672:	2300      	movs	r3, #0
 800a674:	4d06      	ldr	r5, [pc, #24]	; (800a690 <_kill_r+0x20>)
 800a676:	4604      	mov	r4, r0
 800a678:	4608      	mov	r0, r1
 800a67a:	4611      	mov	r1, r2
 800a67c:	602b      	str	r3, [r5, #0]
 800a67e:	f7f8 f8d0 	bl	8002822 <_kill>
 800a682:	1c43      	adds	r3, r0, #1
 800a684:	d102      	bne.n	800a68c <_kill_r+0x1c>
 800a686:	682b      	ldr	r3, [r5, #0]
 800a688:	b103      	cbz	r3, 800a68c <_kill_r+0x1c>
 800a68a:	6023      	str	r3, [r4, #0]
 800a68c:	bd38      	pop	{r3, r4, r5, pc}
 800a68e:	bf00      	nop
 800a690:	200004e8 	.word	0x200004e8

0800a694 <_getpid_r>:
 800a694:	f7f8 b8be 	b.w	8002814 <_getpid>

0800a698 <__sread>:
 800a698:	b510      	push	{r4, lr}
 800a69a:	460c      	mov	r4, r1
 800a69c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6a0:	f000 f894 	bl	800a7cc <_read_r>
 800a6a4:	2800      	cmp	r0, #0
 800a6a6:	bfab      	itete	ge
 800a6a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a6aa:	89a3      	ldrhlt	r3, [r4, #12]
 800a6ac:	181b      	addge	r3, r3, r0
 800a6ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a6b2:	bfac      	ite	ge
 800a6b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a6b6:	81a3      	strhlt	r3, [r4, #12]
 800a6b8:	bd10      	pop	{r4, pc}

0800a6ba <__swrite>:
 800a6ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6be:	461f      	mov	r7, r3
 800a6c0:	898b      	ldrh	r3, [r1, #12]
 800a6c2:	4605      	mov	r5, r0
 800a6c4:	05db      	lsls	r3, r3, #23
 800a6c6:	460c      	mov	r4, r1
 800a6c8:	4616      	mov	r6, r2
 800a6ca:	d505      	bpl.n	800a6d8 <__swrite+0x1e>
 800a6cc:	2302      	movs	r3, #2
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6d4:	f000 f868 	bl	800a7a8 <_lseek_r>
 800a6d8:	89a3      	ldrh	r3, [r4, #12]
 800a6da:	4632      	mov	r2, r6
 800a6dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6e0:	81a3      	strh	r3, [r4, #12]
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	463b      	mov	r3, r7
 800a6e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ee:	f000 b817 	b.w	800a720 <_write_r>

0800a6f2 <__sseek>:
 800a6f2:	b510      	push	{r4, lr}
 800a6f4:	460c      	mov	r4, r1
 800a6f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6fa:	f000 f855 	bl	800a7a8 <_lseek_r>
 800a6fe:	1c43      	adds	r3, r0, #1
 800a700:	89a3      	ldrh	r3, [r4, #12]
 800a702:	bf15      	itete	ne
 800a704:	6560      	strne	r0, [r4, #84]	; 0x54
 800a706:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a70a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a70e:	81a3      	strheq	r3, [r4, #12]
 800a710:	bf18      	it	ne
 800a712:	81a3      	strhne	r3, [r4, #12]
 800a714:	bd10      	pop	{r4, pc}

0800a716 <__sclose>:
 800a716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a71a:	f000 b813 	b.w	800a744 <_close_r>
	...

0800a720 <_write_r>:
 800a720:	b538      	push	{r3, r4, r5, lr}
 800a722:	4604      	mov	r4, r0
 800a724:	4608      	mov	r0, r1
 800a726:	4611      	mov	r1, r2
 800a728:	2200      	movs	r2, #0
 800a72a:	4d05      	ldr	r5, [pc, #20]	; (800a740 <_write_r+0x20>)
 800a72c:	602a      	str	r2, [r5, #0]
 800a72e:	461a      	mov	r2, r3
 800a730:	f7f8 f8ae 	bl	8002890 <_write>
 800a734:	1c43      	adds	r3, r0, #1
 800a736:	d102      	bne.n	800a73e <_write_r+0x1e>
 800a738:	682b      	ldr	r3, [r5, #0]
 800a73a:	b103      	cbz	r3, 800a73e <_write_r+0x1e>
 800a73c:	6023      	str	r3, [r4, #0]
 800a73e:	bd38      	pop	{r3, r4, r5, pc}
 800a740:	200004e8 	.word	0x200004e8

0800a744 <_close_r>:
 800a744:	b538      	push	{r3, r4, r5, lr}
 800a746:	2300      	movs	r3, #0
 800a748:	4d05      	ldr	r5, [pc, #20]	; (800a760 <_close_r+0x1c>)
 800a74a:	4604      	mov	r4, r0
 800a74c:	4608      	mov	r0, r1
 800a74e:	602b      	str	r3, [r5, #0]
 800a750:	f7f8 f8ba 	bl	80028c8 <_close>
 800a754:	1c43      	adds	r3, r0, #1
 800a756:	d102      	bne.n	800a75e <_close_r+0x1a>
 800a758:	682b      	ldr	r3, [r5, #0]
 800a75a:	b103      	cbz	r3, 800a75e <_close_r+0x1a>
 800a75c:	6023      	str	r3, [r4, #0]
 800a75e:	bd38      	pop	{r3, r4, r5, pc}
 800a760:	200004e8 	.word	0x200004e8

0800a764 <_fstat_r>:
 800a764:	b538      	push	{r3, r4, r5, lr}
 800a766:	2300      	movs	r3, #0
 800a768:	4d06      	ldr	r5, [pc, #24]	; (800a784 <_fstat_r+0x20>)
 800a76a:	4604      	mov	r4, r0
 800a76c:	4608      	mov	r0, r1
 800a76e:	4611      	mov	r1, r2
 800a770:	602b      	str	r3, [r5, #0]
 800a772:	f7f8 f8b4 	bl	80028de <_fstat>
 800a776:	1c43      	adds	r3, r0, #1
 800a778:	d102      	bne.n	800a780 <_fstat_r+0x1c>
 800a77a:	682b      	ldr	r3, [r5, #0]
 800a77c:	b103      	cbz	r3, 800a780 <_fstat_r+0x1c>
 800a77e:	6023      	str	r3, [r4, #0]
 800a780:	bd38      	pop	{r3, r4, r5, pc}
 800a782:	bf00      	nop
 800a784:	200004e8 	.word	0x200004e8

0800a788 <_isatty_r>:
 800a788:	b538      	push	{r3, r4, r5, lr}
 800a78a:	2300      	movs	r3, #0
 800a78c:	4d05      	ldr	r5, [pc, #20]	; (800a7a4 <_isatty_r+0x1c>)
 800a78e:	4604      	mov	r4, r0
 800a790:	4608      	mov	r0, r1
 800a792:	602b      	str	r3, [r5, #0]
 800a794:	f7f8 f8b2 	bl	80028fc <_isatty>
 800a798:	1c43      	adds	r3, r0, #1
 800a79a:	d102      	bne.n	800a7a2 <_isatty_r+0x1a>
 800a79c:	682b      	ldr	r3, [r5, #0]
 800a79e:	b103      	cbz	r3, 800a7a2 <_isatty_r+0x1a>
 800a7a0:	6023      	str	r3, [r4, #0]
 800a7a2:	bd38      	pop	{r3, r4, r5, pc}
 800a7a4:	200004e8 	.word	0x200004e8

0800a7a8 <_lseek_r>:
 800a7a8:	b538      	push	{r3, r4, r5, lr}
 800a7aa:	4604      	mov	r4, r0
 800a7ac:	4608      	mov	r0, r1
 800a7ae:	4611      	mov	r1, r2
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	4d05      	ldr	r5, [pc, #20]	; (800a7c8 <_lseek_r+0x20>)
 800a7b4:	602a      	str	r2, [r5, #0]
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	f7f8 f8aa 	bl	8002910 <_lseek>
 800a7bc:	1c43      	adds	r3, r0, #1
 800a7be:	d102      	bne.n	800a7c6 <_lseek_r+0x1e>
 800a7c0:	682b      	ldr	r3, [r5, #0]
 800a7c2:	b103      	cbz	r3, 800a7c6 <_lseek_r+0x1e>
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	bd38      	pop	{r3, r4, r5, pc}
 800a7c8:	200004e8 	.word	0x200004e8

0800a7cc <_read_r>:
 800a7cc:	b538      	push	{r3, r4, r5, lr}
 800a7ce:	4604      	mov	r4, r0
 800a7d0:	4608      	mov	r0, r1
 800a7d2:	4611      	mov	r1, r2
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	4d05      	ldr	r5, [pc, #20]	; (800a7ec <_read_r+0x20>)
 800a7d8:	602a      	str	r2, [r5, #0]
 800a7da:	461a      	mov	r2, r3
 800a7dc:	f7f8 f83b 	bl	8002856 <_read>
 800a7e0:	1c43      	adds	r3, r0, #1
 800a7e2:	d102      	bne.n	800a7ea <_read_r+0x1e>
 800a7e4:	682b      	ldr	r3, [r5, #0]
 800a7e6:	b103      	cbz	r3, 800a7ea <_read_r+0x1e>
 800a7e8:	6023      	str	r3, [r4, #0]
 800a7ea:	bd38      	pop	{r3, r4, r5, pc}
 800a7ec:	200004e8 	.word	0x200004e8

0800a7f0 <_init>:
 800a7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7f2:	bf00      	nop
 800a7f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7f6:	bc08      	pop	{r3}
 800a7f8:	469e      	mov	lr, r3
 800a7fa:	4770      	bx	lr

0800a7fc <_fini>:
 800a7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7fe:	bf00      	nop
 800a800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a802:	bc08      	pop	{r3}
 800a804:	469e      	mov	lr, r3
 800a806:	4770      	bx	lr
