// Seed: 828482521
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output wor id_3,
    input supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    input wand id_10,
    input wire id_11
);
  id_13(
      1, 1, 1 - id_14, id_4, 1
  );
  wire id_15;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    output logic id_9,
    output supply0 id_10,
    output tri id_11,
    output tri1 id_12,
    input uwire id_13,
    output wire id_14,
    output wand id_15,
    output tri0 id_16,
    output wor id_17,
    input tri0 id_18,
    output wire id_19,
    input wand id_20,
    output tri0 id_21,
    output supply0 id_22,
    input supply1 id_23,
    input tri1 id_24,
    output wor id_25
);
  wire id_27, id_28, id_29;
  wire id_30;
  id_31(
      .id_0(id_11), .id_1(1), .id_2()
  );
  always id_9 <= 1;
  module_0(
      id_8, id_24, id_5, id_11, id_13, id_22, id_8, id_18, id_4, id_0, id_8, id_4
  );
  wire id_32;
  and (
      id_11,
      id_4,
      id_23,
      id_5,
      id_24,
      id_31,
      id_0,
      id_3,
      id_20,
      id_30,
      id_2,
      id_13,
      id_8,
      id_7,
      id_29,
      id_18,
      id_27,
      id_28
  );
endmodule
