Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f491735d04444612b87a86f0f04388df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot init_testbench_behav xil_defaultlib.init_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/init_testbench.vhd:43]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/init_testbench.vhd:44]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/kmap.vhd:79]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/kmap.vhd:80]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/kmap.vhd:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.kmap [kmap_default]
Compiling architecture behavioral of entity xil_defaultlib.init_testbench
Built simulation snapshot init_testbench_behav
