Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 14 19:22:54 2020
| Host         : GreatAtuin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_design_wrapper_control_sets_placed.rpt
| Design       : mb_design_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   188 |
|    Minimum number of control sets                        |   188 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   460 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   188 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    30 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    87 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             752 |          273 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             918 |          378 |
| Yes          | No                    | No                     |             536 |          153 |
| Yes          | No                    | Yes                    |             101 |           36 |
| Yes          | Yes                   | No                     |            2348 |          770 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                          Enable Signal                                                                                                          |                                                                                                       Set/Reset Signal                                                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                              |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                              |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                              |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                              |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                    |                1 |              1 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                        |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                    |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                              |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                              |                1 |              1 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                              | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                          |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                         |                                                                                                                                                                                                                              |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/CE                                                                                                                                                                   |                                                                                                                                                                                                                              |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[4].Divide_I/CE                                                                                                                                                                   |                                                                                                                                                                                                                              |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                                                   |                                                                                                                                                                                                                              |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                                                   |                                                                                                                                                                                                                              |                1 |              1 |
| ~mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                              | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                          |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                                                   |                                                                                                                                                                                                                              |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                      |                1 |              2 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                 |                                                                                                                                                                                                                              |                2 |              3 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/save_pc_next_next_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                              |                2 |              4 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                   | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                        | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                         | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                1 |              4 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                    |                                                                                                                                                                                                                              |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              4 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                  |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                          | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_select                                                                          |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                        |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                              | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                           |                                                                                                                                                                                                                              |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                                                                                              |                3 |              5 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                          |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                        |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                       |                1 |              5 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/status_reg0                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                  |                2 |              5 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                            |                                                                                                                                                                                                                              |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[3]_i_1_n_0                                                                             |                3 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                             | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                               | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                2 |              5 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                 |                                                                                                                                                                                                                              |                3 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_31                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                3 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                | mb_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                      |                1 |              6 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                     |                                                                                                                                                                                                                              |                1 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_34                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                1 |              6 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                              |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_35                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                3 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[2]_i_1_n_0                                                                          |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_33                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_32                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                           |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_36                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                2 |              6 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                |                2 |              7 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                    |                                                                                                                                                                                                                              |                4 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                           | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                        |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                                                                                                 |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                              |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                                                                                                 |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                  | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                3 |              8 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                    |                                                                                                                                                                                                                              |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_6[0]                                                                                                             | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                2 |              8 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                               |                                                                                                                                                                                                                              |                1 |              8 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                     |                                                                                                                                                                                                                              |                7 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_5[0]                                                                                                             | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                    |                                                                                                                                                                                                                              |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_7[0]                                                                                                             | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                              | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                  |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                               | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg_6                                                                                                        |                                                                                                                                                                                                                              |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg_6                                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg_4                                                                                                     |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                    | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                                                                                                |                1 |              8 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                              |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                              | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                  |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/E[0]                                                                                              | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                             |                5 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/p_30_in                                                                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                    |                3 |              9 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                            |                                                                                                                                                                                                                              |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                             |                7 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                             |                                                                                                                                                                                                                              |                3 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                4 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                4 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                  |                4 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                    |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                  | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                    |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_wen_keep                                                                                 |                4 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                   | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                6 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                        |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                            | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                                                                                                |                9 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                  | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                6 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0       | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0    |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/E[0]                                                                                       | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0 |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0 |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0 |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0 |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                5 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0       | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0    |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1_n_0                                                                                                                            |                5 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                5 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                           |                7 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                   | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                8 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                  | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               10 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[144]_i_1_n_0                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                9 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[162]_i_1_n_0                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               11 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[180]_i_1_n_0                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                               | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                                                                                                |                7 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                  | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                  |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                4 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                      | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                4 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                9 |             22 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                             | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                6 |             23 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                8 |             23 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                            |                5 |             23 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                           | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                  |                7 |             28 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                       |               10 |             30 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                  |               12 |             31 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                            |                                                                                                                                                                                                                              |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                     | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                  |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                           | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |               17 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               11 |             32 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                         |                                                                                                                                                                                                                              |               13 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               13 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/FSL_Get_Succesful                                                                                                                                       | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0  | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_leds/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                        |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                            |                                                                                                                                                                                                                              |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                    |               13 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[11]_0                                                                                                                                      | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                             |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                      |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                      | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                         |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/ReverseEndianessCop_0/U0/ReverseEndianessCop_v1_0_S00_AXIS_inst/s_validOut                                                                                                                                          | mb_design_i/ReverseEndianessCop_0/U0/ReverseEndianessCop_v1_0_S00_AXIS_inst/p_0_in                                                                                                                                           |               11 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_2[0]                                                                                                                                       | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                             |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                         | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |               32 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               11 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                  | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                       | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                  |               11 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                  |               14 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                         | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                  |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                     |                                                                                                                                                                                                                              |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                               | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                    |               11 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                              | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                5 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                           | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                  |                5 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                    |                                                                                                                                                                                                                              |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                                                       |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                               |                                                                                                                                                                                                                              |                7 |             33 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst_reg_n_0                                                                     |                8 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                   |                                                                                                                                                                                                                              |                9 |             33 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_read_reg0                                                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                  |               15 |             36 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                               | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                |               15 |             36 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                                                                                                 |               14 |             42 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                               | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                               |               24 |             63 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                                                                                                |               23 |             64 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                |                                                                                                                                                                                                                              |                8 |             64 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                  |                                                                                                                                                                                                                              |               10 |             75 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                              |                                                                                                                                                                                                                              |               21 |             80 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                 |                                                                                                                                                                                                                              |               32 |             87 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[11]                                                                                                                                                   |                                                                                                                                                                                                                              |               16 |            128 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                               | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               43 |            131 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                             |                                                                                                                                                                                                                              |               39 |            137 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                     | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               85 |            230 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               88 |            300 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |              197 |            421 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                 |                                                                                                                                                                                                                              |              245 |            683 |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


