{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609721831266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609721831266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 18:57:10 2021 " "Processing started: Sun Jan 03 18:57:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609721831266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721831266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microalu -c microalu " "Command: quartus_map --read_settings_files=on --write_settings_files=off microalu -c microalu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721831266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609721832866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609721832866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum1BIT-arqsum " "Found design unit 1: sum1BIT-arqsum" {  } { { "sum1BIT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/sum1BIT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880227 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum1BIT " "Found entity 1: sum1BIT" {  } { { "sum1BIT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/sum1BIT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-arqmult " "Found design unit 1: multiplicador-arqmult" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/multiplicador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880227 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/multiplicador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadores-arq_com " "Found design unit 1: comparadores-arq_com" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880237 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadores " "Found entity 1: comparadores" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-arqdis " "Found design unit 1: disp-arqdis" {  } { { "disp.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/disp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880237 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Found entity 1: disp" {  } { { "disp.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miromnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miromnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromNT-arqmiromNT " "Found design unit 1: miromNT-arqmiromNT" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880247 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromNT " "Found entity 1: miromNT" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta-arqconta " "Found design unit 1: conta-arqconta" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880247 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta " "Found entity 1: conta" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-arqfetch " "Found design unit 1: fetch-arqfetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880247 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_lento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_lento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_lento-arqrelojlento " "Found design unit 1: reloj_lento-arqrelojlento" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/reloj_lento.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880257 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_lento " "Found entity 1: reloj_lento" {  } { { "reloj_lento.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/reloj_lento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec-arqdec " "Found design unit 1: dec-arqdec" {  } { { "dec.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/dec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880267 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "dec.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miroma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miroma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromA-arqmiromA " "Found design unit 1: miromA-arqmiromA" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880277 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromA " "Found entity 1: miromA" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miromb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miromb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miromB-arqmiromB " "Found design unit 1: miromB-arqmiromB" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880277 ""} { "Info" "ISGN_ENTITY_NAME" "1 miromB " "Found entity 1: miromB" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-arqmem " "Found design unit 1: mem-arqmem" {  } { { "mem.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880287 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-arqmux " "Found design unit 1: mux4x1-arqmux" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mux4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880287 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum-arqsum " "Found design unit 1: sum-arqsum" {  } { { "sum.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/sum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880297 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UA-arq_UA " "Found design unit 1: UA-arq_UA" {  } { { "UA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880297 ""} { "Info" "ISGN_ENTITY_NAME" "1 UA " "Found entity 1: UA" {  } { { "UA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UL-arq_UL " "Found design unit 1: UL-arq_UL" {  } { { "UL.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880307 ""} { "Info" "ISGN_ENTITY_NAME" "1 UL " "Found entity 1: UL" {  } { { "UL.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UL.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arq_alu " "Found design unit 1: ALU-arq_alu" {  } { { "ALU.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880307 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880307 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq_disp " "Found design unit 1: display-arq_disp" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880317 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genMhz-arqgenMhz " "Found design unit 1: genMhz-arqgenMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/genMhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880317 ""} { "Info" "ISGN_ENTITY_NAME" "1 genMhz " "Found entity 1: genMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/genMhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880327 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880327 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609721880327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609721880457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "genMhz genMhz:genMHz A:arqgenmhz " "Elaborating entity \"genMhz\" using architecture \"A:arqgenmhz\" for hierarchy \"genMhz:genMHz\"" {  } { { "top.vhd" "genMHz" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:vga_contr A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:vga_contr\"" {  } { { "top.vhd" "vga_contr" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880557 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_blank vga_controller.vhd(47) " "VHDL Signal Declaration warning at vga_controller.vhd(47): used implicit default value for signal \"n_blank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/vga_controller.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609721880557 "|top|vga_controller:vga_contr"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_sync vga_controller.vhd(48) " "VHDL Signal Declaration warning at vga_controller.vhd(48): used implicit default value for signal \"n_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/vga_controller.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609721880557 "|top|vga_controller:vga_contr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetch fetch:fetch A:arqfetch " "Elaborating entity \"fetch\" using architecture \"A:arqfetch\" for hierarchy \"fetch:fetch\"" {  } { { "top.vhd" "fetch" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reloj_lento fetch:fetch\|reloj_lento:u1 A:arqrelojlento " "Elaborating entity \"reloj_lento\" using architecture \"A:arqrelojlento\" for hierarchy \"fetch:fetch\|reloj_lento:u1\"" {  } { { "fetch.vhd" "u1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "conta fetch:fetch\|conta:u2 A:arqconta " "Elaborating entity \"conta\" using architecture \"A:arqconta\" for hierarchy \"fetch:fetch\|conta:u2\"" {  } { { "fetch.vhd" "u2" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromNT fetch:fetch\|miromNT:u3 A:arqmiromnt " "Elaborating entity \"miromNT\" using architecture \"A:arqmiromnt\" for hierarchy \"fetch:fetch\|miromNT:u3\"" {  } { { "fetch.vhd" "u3" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/fetch.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880577 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromNT.vhd(16) " "VHDL Signal Declaration warning at miromNT.vhd(16): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609721880577 "|top|fetch:fetch|miromNT:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromNT.vhd(25) " "VHDL Process Statement warning at miromNT.vhd(25): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880577 "|top|fetch:fetch|miromNT:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec dec:dec A:arqdec " "Elaborating entity \"dec\" using architecture \"A:arqdec\" for hierarchy \"dec:dec\"" {  } { { "top.vhd" "dec" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromA dec:dec\|miromA:u1 A:arqmiroma " "Elaborating entity \"miromA\" using architecture \"A:arqmiroma\" for hierarchy \"dec:dec\|miromA:u1\"" {  } { { "dec.vhd" "u1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/dec.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880587 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromA.vhd(15) " "VHDL Signal Declaration warning at miromA.vhd(15): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609721880587 "|top|dec:dec|miromA:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromA.vhd(23) " "VHDL Process Statement warning at miromA.vhd(23): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880587 "|top|dec:dec|miromA:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "miromB dec:dec\|miromB:u2 A:arqmiromb " "Elaborating entity \"miromB\" using architecture \"A:arqmiromb\" for hierarchy \"dec:dec\|miromB:u2\"" {  } { { "dec.vhd" "u2" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/dec.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880587 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom miromB.vhd(15) " "VHDL Signal Declaration warning at miromB.vhd(15): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609721880587 "|top|dec:dec|miromB:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom miromB.vhd(23) " "VHDL Process Statement warning at miromB.vhd(23): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880587 "|top|dec:dec|miromB:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU ALU:ALU A:arq_alu " "Elaborating entity \"ALU\" using architecture \"A:arq_alu\" for hierarchy \"ALU:ALU\"" {  } { { "top.vhd" "ALU" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UA ALU:ALU\|UA:arit A:arq_ua " "Elaborating entity \"UA\" using architecture \"A:arq_ua\" for hierarchy \"ALU:ALU\|UA:arit\"" {  } { { "ALU.vhd" "arit" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux4x1 ALU:ALU\|UA:arit\|mux4x1:u1 A:arqmux " "Elaborating entity \"mux4x1\" using architecture \"A:arqmux\" for hierarchy \"ALU:ALU\|UA:arit\|mux4x1:u1\"" {  } { { "UA.vhd" "u1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UA.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sum ALU:ALU\|UA:arit\|sum:u2 A:arqsum " "Elaborating entity \"sum\" using architecture \"A:arqsum\" for hierarchy \"ALU:ALU\|UA:arit\|sum:u2\"" {  } { { "UA.vhd" "u2" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/UA.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UL ALU:ALU\|UL:log A:arq_ul " "Elaborating entity \"UL\" using architecture \"A:arq_ul\" for hierarchy \"ALU:ALU\|UL:log\"" {  } { { "ALU.vhd" "log" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "comparadores ALU:ALU\|comparadores:comp A:arq_com " "Elaborating entity \"comparadores\" using architecture \"A:arq_com\" for hierarchy \"ALU:ALU\|comparadores:comp\"" {  } { { "ALU.vhd" "comp" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparadores.vhd(40) " "VHDL Process Statement warning at comparadores.vhd(40): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mayor comparadores.vhd(42) " "VHDL Process Statement warning at comparadores.vhd(42): signal \"mayor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menor comparadores.vhd(44) " "VHDL Process Statement warning at comparadores.vhd(44): signal \"menor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff comparadores.vhd(46) " "VHDL Process Statement warning at comparadores.vhd(46): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mayor comparadores.vhd(16) " "VHDL Process Statement warning at comparadores.vhd(16): inferring latch(es) for signal or variable \"mayor\", which holds its previous value in one or more paths through the process" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "menor comparadores.vhd(16) " "VHDL Process Statement warning at comparadores.vhd(16): inferring latch(es) for signal or variable \"menor\", which holds its previous value in one or more paths through the process" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "menor\[0\] comparadores.vhd(16) " "Inferred latch for \"menor\[0\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "menor\[1\] comparadores.vhd(16) " "Inferred latch for \"menor\[1\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "menor\[2\] comparadores.vhd(16) " "Inferred latch for \"menor\[2\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayor\[0\] comparadores.vhd(16) " "Inferred latch for \"mayor\[0\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayor\[1\] comparadores.vhd(16) " "Inferred latch for \"mayor\[1\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayor\[2\] comparadores.vhd(16) " "Inferred latch for \"mayor\[2\]\" at comparadores.vhd(16)" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 "|top|ALU:ALU|comparadores:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplicador ALU:ALU\|multiplicador:mult A:arqmult " "Elaborating entity \"multiplicador\" using architecture \"A:arqmult\" for hierarchy \"ALU:ALU\|multiplicador:mult\"" {  } { { "ALU.vhd" "mult" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sum1BIT ALU:ALU\|multiplicador:mult\|sum1BIT:sumbit1 A:arqsum " "Elaborating entity \"sum1BIT\" using architecture \"A:arqsum\" for hierarchy \"ALU:ALU\|multiplicador:mult\|sum1BIT:sumbit1\"" {  } { { "multiplicador.vhd" "sumbit1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/multiplicador.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display ALU:ALU\|display:disp_sal A:arq_disp " "Elaborating entity \"display\" using architecture \"A:arq_disp\" for hierarchy \"ALU:ALU\|display:disp_sal\"" {  } { { "ALU.vhd" "disp_sal" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/ALU.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880677 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial display.vhd(29) " "VHDL Process Statement warning at display.vhd(29): signal \"uaparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): signal \"uaparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(57) " "VHDL Process Statement warning at display.vhd(57): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(77) " "VHDL Process Statement warning at display.vhd(77): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uaparcial2 display.vhd(99) " "VHDL Process Statement warning at display.vhd(99): signal \"uaparcial2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(105) " "VHDL Process Statement warning at display.vhd(105): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(110) " "VHDL Process Statement warning at display.vhd(110): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ulparcial display.vhd(115) " "VHDL Process Statement warning at display.vhd(115): signal \"ulparcial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ucomp display.vhd(130) " "VHDL Process Statement warning at display.vhd(130): signal \"ucomp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "umult display.vhd(151) " "VHDL Process Statement warning at display.vhd(151): signal \"umult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "umult display.vhd(187) " "VHDL Process Statement warning at display.vhd(187): signal \"umult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "umult display.vhd(223) " "VHDL Process Statement warning at display.vhd(223): signal \"umult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "uaparcial display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"uaparcial\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp0 display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"disp0\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp1 display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"disp1\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp2 display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"disp2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salfinal display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"salfinal\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "uaparcial2 display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"uaparcial2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulparcial display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"ulparcial\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ucomp display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"ucomp\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "umult display.vhd(20) " "VHDL Process Statement warning at display.vhd(20): inferring latch(es) for signal or variable \"umult\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[0\] display.vhd(20) " "Inferred latch for \"umult\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[1\] display.vhd(20) " "Inferred latch for \"umult\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[2\] display.vhd(20) " "Inferred latch for \"umult\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[3\] display.vhd(20) " "Inferred latch for \"umult\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[4\] display.vhd(20) " "Inferred latch for \"umult\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "umult\[5\] display.vhd(20) " "Inferred latch for \"umult\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ucomp\[0\] display.vhd(20) " "Inferred latch for \"ucomp\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ucomp\[1\] display.vhd(20) " "Inferred latch for \"ucomp\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ucomp\[2\] display.vhd(20) " "Inferred latch for \"ucomp\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[0\] display.vhd(20) " "Inferred latch for \"ulparcial\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[1\] display.vhd(20) " "Inferred latch for \"ulparcial\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulparcial\[2\] display.vhd(20) " "Inferred latch for \"ulparcial\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[0\] display.vhd(20) " "Inferred latch for \"uaparcial2\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[1\] display.vhd(20) " "Inferred latch for \"uaparcial2\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[2\] display.vhd(20) " "Inferred latch for \"uaparcial2\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial2\[3\] display.vhd(20) " "Inferred latch for \"uaparcial2\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[0\] display.vhd(20) " "Inferred latch for \"salfinal\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[1\] display.vhd(20) " "Inferred latch for \"salfinal\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[2\] display.vhd(20) " "Inferred latch for \"salfinal\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[3\] display.vhd(20) " "Inferred latch for \"salfinal\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[4\] display.vhd(20) " "Inferred latch for \"salfinal\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salfinal\[5\] display.vhd(20) " "Inferred latch for \"salfinal\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[0\] display.vhd(20) " "Inferred latch for \"disp2\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[1\] display.vhd(20) " "Inferred latch for \"disp2\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[2\] display.vhd(20) " "Inferred latch for \"disp2\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[3\] display.vhd(20) " "Inferred latch for \"disp2\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[4\] display.vhd(20) " "Inferred latch for \"disp2\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[5\] display.vhd(20) " "Inferred latch for \"disp2\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[6\] display.vhd(20) " "Inferred latch for \"disp2\[6\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[0\] display.vhd(20) " "Inferred latch for \"disp1\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[1\] display.vhd(20) " "Inferred latch for \"disp1\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[2\] display.vhd(20) " "Inferred latch for \"disp1\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[3\] display.vhd(20) " "Inferred latch for \"disp1\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[4\] display.vhd(20) " "Inferred latch for \"disp1\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[5\] display.vhd(20) " "Inferred latch for \"disp1\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[6\] display.vhd(20) " "Inferred latch for \"disp1\[6\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[0\] display.vhd(20) " "Inferred latch for \"disp0\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[1\] display.vhd(20) " "Inferred latch for \"disp0\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[2\] display.vhd(20) " "Inferred latch for \"disp0\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[3\] display.vhd(20) " "Inferred latch for \"disp0\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[4\] display.vhd(20) " "Inferred latch for \"disp0\[4\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[5\] display.vhd(20) " "Inferred latch for \"disp0\[5\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp0\[6\] display.vhd(20) " "Inferred latch for \"disp0\[6\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[0\] display.vhd(20) " "Inferred latch for \"uaparcial\[0\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[1\] display.vhd(20) " "Inferred latch for \"uaparcial\[1\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[2\] display.vhd(20) " "Inferred latch for \"uaparcial\[2\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uaparcial\[3\] display.vhd(20) " "Inferred latch for \"uaparcial\[3\]\" at display.vhd(20)" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721880687 "|top|ALU:ALU|display:disp_sal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "disp disp:dispA A:arqdis " "Elaborating entity \"disp\" using architecture \"A:arqdis\" for hierarchy \"disp:dispA\"" {  } { { "top.vhd" "dispA" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mem mem:ram A:arqmem " "Elaborating entity \"mem\" using architecture \"A:arqmem\" for hierarchy \"mem:ram\"" {  } { { "top.vhd" "ram" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880697 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WrEN mem.vhd(30) " "VHDL Process Statement warning at mem.vhd(30): signal \"WrEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mem.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880707 "|top|mem:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:hw_image A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:hw_image\"" {  } { { "top.vhd" "hw_image" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721880707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(153) " "VHDL Process Statement warning at hw_image_generator.vhd(153): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880717 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(164) " "VHDL Process Statement warning at hw_image_generator.vhd(164): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880717 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(175) " "VHDL Process Statement warning at hw_image_generator.vhd(175): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880717 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(186) " "VHDL Process Statement warning at hw_image_generator.vhd(186): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(197) " "VHDL Process Statement warning at hw_image_generator.vhd(197): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(208) " "VHDL Process Statement warning at hw_image_generator.vhd(208): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(219) " "VHDL Process Statement warning at hw_image_generator.vhd(219): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(231) " "VHDL Process Statement warning at hw_image_generator.vhd(231): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(243) " "VHDL Process Statement warning at hw_image_generator.vhd(243): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(255) " "VHDL Process Statement warning at hw_image_generator.vhd(255): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(267) " "VHDL Process Statement warning at hw_image_generator.vhd(267): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(279) " "VHDL Process Statement warning at hw_image_generator.vhd(279): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(290) " "VHDL Process Statement warning at hw_image_generator.vhd(290): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(302) " "VHDL Process Statement warning at hw_image_generator.vhd(302): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(314) " "VHDL Process Statement warning at hw_image_generator.vhd(314): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(326) " "VHDL Process Statement warning at hw_image_generator.vhd(326): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(339) " "VHDL Process Statement warning at hw_image_generator.vhd(339): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(344) " "VHDL Process Statement warning at hw_image_generator.vhd(344): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(349) " "VHDL Process Statement warning at hw_image_generator.vhd(349): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr hw_image_generator.vhd(355) " "VHDL Process Statement warning at hw_image_generator.vhd(355): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(524) " "VHDL Process Statement warning at hw_image_generator.vhd(524): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(535) " "VHDL Process Statement warning at hw_image_generator.vhd(535): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(546) " "VHDL Process Statement warning at hw_image_generator.vhd(546): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(557) " "VHDL Process Statement warning at hw_image_generator.vhd(557): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(568) " "VHDL Process Statement warning at hw_image_generator.vhd(568): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(579) " "VHDL Process Statement warning at hw_image_generator.vhd(579): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b hw_image_generator.vhd(590) " "VHDL Process Statement warning at hw_image_generator.vhd(590): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(619) " "VHDL Process Statement warning at hw_image_generator.vhd(619): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(630) " "VHDL Process Statement warning at hw_image_generator.vhd(630): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(641) " "VHDL Process Statement warning at hw_image_generator.vhd(641): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(652) " "VHDL Process Statement warning at hw_image_generator.vhd(652): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(663) " "VHDL Process Statement warning at hw_image_generator.vhd(663): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(674) " "VHDL Process Statement warning at hw_image_generator.vhd(674): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 hw_image_generator.vhd(685) " "VHDL Process Statement warning at hw_image_generator.vhd(685): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(697) " "VHDL Process Statement warning at hw_image_generator.vhd(697): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(708) " "VHDL Process Statement warning at hw_image_generator.vhd(708): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 708 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(719) " "VHDL Process Statement warning at hw_image_generator.vhd(719): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(730) " "VHDL Process Statement warning at hw_image_generator.vhd(730): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(741) " "VHDL Process Statement warning at hw_image_generator.vhd(741): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 741 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(752) " "VHDL Process Statement warning at hw_image_generator.vhd(752): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 hw_image_generator.vhd(763) " "VHDL Process Statement warning at hw_image_generator.vhd(763): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(776) " "VHDL Process Statement warning at hw_image_generator.vhd(776): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(787) " "VHDL Process Statement warning at hw_image_generator.vhd(787): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(798) " "VHDL Process Statement warning at hw_image_generator.vhd(798): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(809) " "VHDL Process Statement warning at hw_image_generator.vhd(809): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(820) " "VHDL Process Statement warning at hw_image_generator.vhd(820): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 820 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(831) " "VHDL Process Statement warning at hw_image_generator.vhd(831): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 hw_image_generator.vhd(842) " "VHDL Process Statement warning at hw_image_generator.vhd(842): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/hw_image_generator.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609721880727 "|top|hw_image_generator:hw_image"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[0\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[1\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromB:u2\|bus_datos\[2\] " "Converted tri-state buffer \"dec:dec\|miromB:u2\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromB.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[0\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[1\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dec:dec\|miromA:u1\|bus_datos\[2\] " "Converted tri-state buffer \"dec:dec\|miromA:u1\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromA.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[0\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[1\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[2\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[3\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[3\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[4\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[4\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[5\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[5\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[6\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[6\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[7\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[7\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[8\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[8\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[9\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[9\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[10\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[10\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[11\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[11\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[12\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[12\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[13\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[13\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[14\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[14\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fetch:fetch\|miromNT:u3\|bus_datos\[15\] " "Converted tri-state buffer \"fetch:fetch\|miromNT:u3\|bus_datos\[15\]\" feeding internal logic into a wire" {  } { { "miromNT.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609721881529 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1609721881529 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dec:dec\|miromB:u2\|mem_rom " "RAM logic \"dec:dec\|miromB:u2\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromB.vhd" "mem_rom" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromB.vhd" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609721882149 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "fetch:fetch\|miromNT:u3\|mem_rom " "RAM logic \"fetch:fetch\|miromNT:u3\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromNT.vhd" "mem_rom" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromNT.vhd" 16 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609721882149 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dec:dec\|miromA:u1\|mem_rom " "RAM logic \"dec:dec\|miromA:u1\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "miromA.vhd" "mem_rom" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/miromA.vhd" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609721882149 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem:ram\|memory " "RAM logic \"mem:ram\|memory\" is uninferred due to inappropriate RAM size" {  } { { "mem.vhd" "memory" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/mem.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609721882149 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609721882149 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|disp2\[5\] ALU:ALU\|display:disp_sal\|disp2\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[5\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609721884619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|disp2\[4\] ALU:ALU\|display:disp_sal\|disp2\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[4\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609721884619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|disp2\[3\] ALU:ALU\|display:disp_sal\|disp2\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[3\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609721884619 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|disp2\[2\] ALU:ALU\|display:disp_sal\|disp2\[1\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[2\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|disp2\[1\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609721884619 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609721884619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[0\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884619 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[1\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884619 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[2\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884619 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[3\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884619 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[4\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[5\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp0\[6\] " "Latch ALU:ALU\|display:disp_sal\|disp0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[0\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[1\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[2\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[3\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[4\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[5\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp1\[6\] " "Latch ALU:ALU\|display:disp_sal\|disp1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and PRE on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp2\[0\] " "Latch ALU:ALU\|display:disp_sal\|disp2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|disp2\[1\] " "Latch ALU:ALU\|display:disp_sal\|disp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[5\] " "Latch ALU:ALU\|display:disp_sal\|umult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[0\] " "Latch ALU:ALU\|display:disp_sal\|umult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[4\] " "Latch ALU:ALU\|display:disp_sal\|umult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[2\] " "Latch ALU:ALU\|display:disp_sal\|umult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[3\] " "Latch ALU:ALU\|display:disp_sal\|umult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|umult\[1\] " "Latch ALU:ALU\|display:disp_sal\|umult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[1\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[0\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[0\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[1\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[2\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial2\[3\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[1\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[0\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[2\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ucomp\[0\] " "Latch ALU:ALU\|display:disp_sal\|ucomp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ucomp\[1\] " "Latch ALU:ALU\|display:disp_sal\|ucomp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ucomp\[2\] " "Latch ALU:ALU\|display:disp_sal\|ucomp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[1\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|ulparcial\[2\] " "Latch ALU:ALU\|display:disp_sal\|ulparcial\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[0\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[1\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[2\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884629 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[3\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884639 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[4\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884639 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|salfinal\[5\] " "Latch ALU:ALU\|display:disp_sal\|salfinal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR fetch:fetch\|conta:u2\|present_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[0\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884639 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|display:disp_sal\|uaparcial\[3\] " "Latch ALU:ALU\|display:disp_sal\|uaparcial\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch\|conta:u2\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch\|conta:u2\|present_state\[2\]" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/conta.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609721884639 ""}  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609721884639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:ALU\|comparadores:comp\|mayor\[0\] " "LATCH primitive \"ALU:ALU\|comparadores:comp\|mayor\[0\]\" is permanently disabled" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1609721891509 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:ALU\|comparadores:comp\|mayor\[1\] " "LATCH primitive \"ALU:ALU\|comparadores:comp\|mayor\[1\]\" is permanently disabled" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1609721891509 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:ALU\|comparadores:comp\|mayor\[2\] " "LATCH primitive \"ALU:ALU\|comparadores:comp\|mayor\[2\]\" is permanently disabled" {  } { { "comparadores.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/comparadores.vhd" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1609721891509 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|ucomp\[1\] ALU:ALU\|display:disp_sal\|ucomp\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|ucomp\[1\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|ucomp\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609721894369 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:ALU\|display:disp_sal\|ucomp\[2\] ALU:ALU\|display:disp_sal\|ucomp\[0\] " "Duplicate LATCH primitive \"ALU:ALU\|display:disp_sal\|ucomp\[2\]\" merged with LATCH primitive \"ALU:ALU\|display:disp_sal\|ucomp\[0\]\"" {  } { { "display.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/display.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609721894369 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609721894369 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609721894620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609721898290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609721898290 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "No output dependent on input pin \"cs\"" {  } { { "top.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyecto Final VLSI/PMicroALU/PMicroALU/top.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609721898670 "|top|cs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609721898670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "881 " "Implemented 881 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609721898670 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609721898670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "848 " "Implemented 848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609721898670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609721898670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 200 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609721898860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 18:58:18 2021 " "Processing ended: Sun Jan 03 18:58:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609721898860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609721898860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609721898860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609721898860 ""}
