{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445405699199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445405699221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 13:34:58 2015 " "Processing started: Wed Oct 21 13:34:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445405699221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445405699221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AL_MC245 -c fifo_mst_top " "Command: quartus_sta AL_MC245 -c fifo_mst_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445405699221 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1445405699840 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445405701555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445405701633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445405701634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445405701774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445405705570 ""}
{ "Info" "ISTA_SDC_FOUND" "al_mc245.sdc " "Reading SDC File: 'al_mc245.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1445405705863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "al_mc245.sdc 12 debug_sig port " "Ignored filter at al_mc245.sdc(12): debug_sig could not be matched with a port" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445405705874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "al_mc245.sdc 14 debug_sig port " "Ignored filter at al_mc245.sdc(14): debug_sig could not be matched with a port" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445405705875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path al_mc245.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at al_mc245.sdc(14): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{debug_sig\}\] " "set_false_path -to \[get_ports \{debug_sig\}\]" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705876 ""}  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445405705876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "al_mc245.sdc 28 fifo_mst_fsm:i_fifo_mst_fsm\|tp_dt_oe* clock or keeper or register or port or pin or cell or partition " "Ignored filter at al_mc245.sdc(28): fifo_mst_fsm:i_fifo_mst_fsm\|tp_dt_oe* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445405705877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path al_mc245.sdc 28 Argument <from> is not an object ID " "Ignored set_false_path at al_mc245.sdc(28): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fifo_mst_fsm:i_fifo_mst_fsm\|tp_dt_oe*\} -to \[get_ports \{DATA\[*\]\}\] " "set_false_path -from \{fifo_mst_fsm:i_fifo_mst_fsm\|tp_dt_oe*\} -to \[get_ports \{DATA\[*\]\}\]" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705878 ""}  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/al_mc245.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445405705878 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[0\] rising fifoClk fall min " "Port \"BE\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[0\] rising fifoClk rise min " "Port \"BE\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[1\] rising fifoClk fall min " "Port \"BE\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[1\] rising fifoClk rise min " "Port \"BE\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[2\] rising fifoClk fall min " "Port \"BE\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[2\] rising fifoClk rise min " "Port \"BE\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[3\] rising fifoClk fall min " "Port \"BE\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[3\] rising fifoClk rise min " "Port \"BE\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[0\] rising fifoClk fall min " "Port \"DATA\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[0\] rising fifoClk rise min " "Port \"DATA\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[10\] rising fifoClk fall min " "Port \"DATA\[10\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[10\] rising fifoClk rise min " "Port \"DATA\[10\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[11\] rising fifoClk fall min " "Port \"DATA\[11\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[11\] rising fifoClk rise min " "Port \"DATA\[11\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[12\] rising fifoClk fall min " "Port \"DATA\[12\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[12\] rising fifoClk rise min " "Port \"DATA\[12\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[13\] rising fifoClk fall min " "Port \"DATA\[13\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[13\] rising fifoClk rise min " "Port \"DATA\[13\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[14\] rising fifoClk fall min " "Port \"DATA\[14\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[14\] rising fifoClk rise min " "Port \"DATA\[14\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[15\] rising fifoClk fall min " "Port \"DATA\[15\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[15\] rising fifoClk rise min " "Port \"DATA\[15\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[16\] rising fifoClk fall min " "Port \"DATA\[16\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[16\] rising fifoClk rise min " "Port \"DATA\[16\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[17\] rising fifoClk fall min " "Port \"DATA\[17\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[17\] rising fifoClk rise min " "Port \"DATA\[17\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[18\] rising fifoClk fall min " "Port \"DATA\[18\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[18\] rising fifoClk rise min " "Port \"DATA\[18\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[19\] rising fifoClk fall min " "Port \"DATA\[19\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[19\] rising fifoClk rise min " "Port \"DATA\[19\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705891 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[1\] rising fifoClk fall min " "Port \"DATA\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[1\] rising fifoClk rise min " "Port \"DATA\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[20\] rising fifoClk fall min " "Port \"DATA\[20\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[20\] rising fifoClk rise min " "Port \"DATA\[20\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[21\] rising fifoClk fall min " "Port \"DATA\[21\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[21\] rising fifoClk rise min " "Port \"DATA\[21\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[22\] rising fifoClk fall min " "Port \"DATA\[22\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[22\] rising fifoClk rise min " "Port \"DATA\[22\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[23\] rising fifoClk fall min " "Port \"DATA\[23\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[23\] rising fifoClk rise min " "Port \"DATA\[23\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[24\] rising fifoClk fall min " "Port \"DATA\[24\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[24\] rising fifoClk rise min " "Port \"DATA\[24\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[25\] rising fifoClk fall min " "Port \"DATA\[25\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[25\] rising fifoClk rise min " "Port \"DATA\[25\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[26\] rising fifoClk fall min " "Port \"DATA\[26\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705892 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[26\] rising fifoClk rise min " "Port \"DATA\[26\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[27\] rising fifoClk fall min " "Port \"DATA\[27\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[27\] rising fifoClk rise min " "Port \"DATA\[27\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[28\] rising fifoClk fall min " "Port \"DATA\[28\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[28\] rising fifoClk rise min " "Port \"DATA\[28\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[29\] rising fifoClk fall min " "Port \"DATA\[29\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[29\] rising fifoClk rise min " "Port \"DATA\[29\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[2\] rising fifoClk fall min " "Port \"DATA\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[2\] rising fifoClk rise min " "Port \"DATA\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[30\] rising fifoClk fall min " "Port \"DATA\[30\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[30\] rising fifoClk rise min " "Port \"DATA\[30\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[31\] rising fifoClk fall min " "Port \"DATA\[31\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[31\] rising fifoClk rise min " "Port \"DATA\[31\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[3\] rising fifoClk fall min " "Port \"DATA\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[3\] rising fifoClk rise min " "Port \"DATA\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[4\] rising fifoClk fall min " "Port \"DATA\[4\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705893 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[4\] rising fifoClk rise min " "Port \"DATA\[4\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[5\] rising fifoClk fall min " "Port \"DATA\[5\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[5\] rising fifoClk rise min " "Port \"DATA\[5\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[6\] rising fifoClk fall min " "Port \"DATA\[6\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[6\] rising fifoClk rise min " "Port \"DATA\[6\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[7\] rising fifoClk fall min " "Port \"DATA\[7\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[7\] rising fifoClk rise min " "Port \"DATA\[7\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[8\] rising fifoClk fall min " "Port \"DATA\[8\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[8\] rising fifoClk rise min " "Port \"DATA\[8\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[9\] rising fifoClk fall min " "Port \"DATA\[9\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[9\] rising fifoClk rise min " "Port \"DATA\[9\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output WR_N rising fifoClk fall min " "Port \"WR_N\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output WR_N rising fifoClk rise min " "Port \"WR_N\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445405705894 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445405705898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705903 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445405705906 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1445405705931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445405705966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445405705966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.290 " "Worst-case setup slack is -1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.290             -33.750 fifoClk  " "   -1.290             -33.750 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405705975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 fifoClk  " "    0.362               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405705987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.870 " "Worst-case recovery slack is 5.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.870               0.000 fifoClk  " "    5.870               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405705996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405705996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.645 " "Worst-case removal slack is 0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 fifoClk  " "    0.645               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405706007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.849 " "Worst-case minimum pulse width slack is 3.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.849               0.000 fifoClk  " "    3.849               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405706016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.290 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.290" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706059 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706059 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.290 (VIOLATED) " "Path #1: Setup slack is -1.290 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[2\] " "From Node    : BE\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[2\] " "     7.000      7.000  F  iExt  BE\[2\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[2\]~input\|i " "     7.000      0.000 FF    IC  BE\[2\]~input\|i" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.900      0.900 FF  CELL  BE\[2\]~input\|o " "     7.900      0.900 FF  CELL  BE\[2\]~input\|o" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.081      4.181 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad " "    12.081      4.181 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.528      0.447 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "    12.528      0.447 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.991      1.463 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe " "    13.991      1.463 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.162      2.171 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    16.162      2.171 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.972      4.972  R        clock network delay " "    14.972      4.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.872     -0.100           clock uncertainty " "    14.872     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.872      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    14.872      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.162 " "Data Arrival Time  :    16.162" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.872 " "Data Required Time :    14.872" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.290 (VIOLATED) " "Slack              :    -1.290 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706064 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.362 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.362" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706070 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.362  " "Path #1: Hold slack is 0.362 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[1\] " "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      3.442  R        clock network delay " "     3.442      3.442  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[1\] " "     3.442      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[1\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[1\]\|q " "     3.442      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[1\]\|q" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.240 FF    IC  i_fifo_mst_fsm\|cur_st\[2\]~3\|datae " "     3.682      0.240 FF    IC  i_fifo_mst_fsm\|cur_st\[2\]~3\|datae" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.820      0.138 FR  CELL  i_fifo_mst_fsm\|cur_st\[2\]~3\|combout " "     3.820      0.138 FR  CELL  i_fifo_mst_fsm\|cur_st\[2\]~3\|combout" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.820      0.000 RR    IC  i_fifo_mst_fsm\|cur_st\[2\]\|d " "     3.820      0.000 RR    IC  i_fifo_mst_fsm\|cur_st\[2\]\|d" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.877      0.057 RR  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "     3.877      0.057 RR  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.760      3.760  R        clock network delay " "     3.760      3.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515     -0.245           clock pessimism removed " "     3.515     -0.245           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515      0.000           clock uncertainty " "     3.515      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "     3.515      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.877 " "Data Arrival Time  :     3.877" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.515 " "Data Required Time :     3.515" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.362  " "Slack              :     0.362 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706075 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.870 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.870" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706079 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706079 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.870  " "Path #1: Recovery slack is 5.870 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      3.797  R        clock network delay " "     3.797      3.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     3.797      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000 RR  CELL  i_startup_timer\|cntr\[0\]\|q " "     3.797      0.000 RR  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.048      0.251 RR    IC  tm_rstn\|dataa " "     4.048      0.251 RR    IC  tm_rstn\|dataa" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.553      0.505 RF  CELL  tm_rstn\|combout " "     4.553      0.505 RF  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.730      3.177 FF    IC  i_fifo_mst_dpath\|tp_data\[9\]\|aload " "     7.730      3.177 FF    IC  i_fifo_mst_dpath\|tp_data\[9\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.438      0.708 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "     8.438      0.708 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.164      4.164  R        clock network delay " "    14.164      4.164  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.408      0.244           clock pessimism removed " "    14.408      0.244           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.308     -0.100           clock uncertainty " "    14.308     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.308      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "    14.308      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.438 " "Data Arrival Time  :     8.438" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.308 " "Data Required Time :    14.308" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.870  " "Slack              :     5.870 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706084 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.645 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.645" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706087 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706087 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.645  " "Path #1: Removal slack is 0.645 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[2\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.477      3.477  R        clock network delay " "     3.477      3.477  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.477      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\] " "     3.477      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.477      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q " "     3.477      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.678      0.201 FF    IC  tm_rstn\|dataf " "     3.678      0.201 FF    IC  tm_rstn\|dataf" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.732      0.054 FR  CELL  tm_rstn\|combout " "     3.732      0.054 FR  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.451      0.719 RR    IC  i_fifo_mst_dpath\|tp_data\[27\]\|aload " "     4.451      0.719 RR    IC  i_fifo_mst_dpath\|tp_data\[27\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.982      0.531 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "     4.982      0.531 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.581      4.581  R        clock network delay " "     4.581      4.581  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.337     -0.244           clock pessimism removed " "     4.337     -0.244           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.337      0.000           clock uncertainty " "     4.337      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.337      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "     4.337      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.982 " "Data Arrival Time  :     4.982" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.337 " "Data Required Time :     4.337" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.645  " "Slack              :     0.645 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706092 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.849 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.849" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706095 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706095 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.849  " "Path #1: slack is 3.849 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg2 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK " "     0.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLK~input\|i " "     0.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.799      0.799 RR  CELL  CLK~input\|o " "     0.799      0.799 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.066      0.267 RR    IC  CLK~inputCLKENA0\|inclk " "     1.066      0.267 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.339      0.273 RR  CELL  CLK~inputCLKENA0\|outclk " "     1.339      0.273 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.344      2.005 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a22\|clk0 " "     3.344      2.005 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a22\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.856      0.512 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg2 " "     3.856      0.512 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.899      0.899 FF  CELL  CLK~input\|o " "     5.899      0.899 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.993      0.094 FF    IC  CLK~inputCLKENA0\|inclk " "     5.993      0.094 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.249      0.256 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.249      0.256 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.927      1.678 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a22\|clk0 " "     7.927      1.678 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a22\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.316      0.389 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg2 " "     8.316      0.389 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.657      0.341           clock pessimism removed " "     8.657      0.341           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.801 " "Actual Width     :     4.801" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.849 " "Slack            :     3.849" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405706101 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1445405706102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445405706226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445405708954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445405709098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445405709098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.984 " "Worst-case setup slack is -0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -19.027 fifoClk  " "   -0.984             -19.027 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405709110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 fifoClk  " "    0.339               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405709125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.004 " "Worst-case recovery slack is 6.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.004               0.000 fifoClk  " "    6.004               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405709138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.534 " "Worst-case removal slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 fifoClk  " "    0.534               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405709151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.800 " "Worst-case minimum pulse width slack is 3.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.800               0.000 fifoClk  " "    3.800               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405709163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.984 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709208 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709208 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.984 (VIOLATED) " "Path #1: Setup slack is -0.984 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[2\] " "From Node    : BE\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[2\] " "     7.000      7.000  F  iExt  BE\[2\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[2\]~input\|i " "     7.000      0.000 FF    IC  BE\[2\]~input\|i" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.868      0.868 FF  CELL  BE\[2\]~input\|o " "     7.868      0.868 FF  CELL  BE\[2\]~input\|o" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.933      4.065 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad " "    11.933      4.065 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.420      0.487 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "    12.420      0.487 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.796      1.376 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe " "    13.796      1.376 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.004      2.208 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    16.004      2.208 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.120      5.120  R        clock network delay " "    15.120      5.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.020     -0.100           clock uncertainty " "    15.020     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.020      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    15.020      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.004 " "Data Arrival Time  :    16.004" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.020 " "Data Required Time :    15.020" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.984 (VIOLATED) " "Slack              :    -0.984 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709217 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.339  " "Path #1: Hold slack is 0.339 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[1\] " "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      3.514  R        clock network delay " "     3.514      3.514  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[1\] " "     3.514      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[1\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[1\]\|q " "     3.514      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[1\]\|q" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.214 FF    IC  i_fifo_mst_fsm\|cur_st\[2\]~3\|datae " "     3.728      0.214 FF    IC  i_fifo_mst_fsm\|cur_st\[2\]~3\|datae" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.867      0.139 FR  CELL  i_fifo_mst_fsm\|cur_st\[2\]~3\|combout " "     3.867      0.139 FR  CELL  i_fifo_mst_fsm\|cur_st\[2\]~3\|combout" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.867      0.000 RR    IC  i_fifo_mst_fsm\|cur_st\[2\]\|d " "     3.867      0.000 RR    IC  i_fifo_mst_fsm\|cur_st\[2\]\|d" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.925      0.058 RR  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "     3.925      0.058 RR  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      3.818  R        clock network delay " "     3.818      3.818  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.586     -0.232           clock pessimism removed " "     3.586     -0.232           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.586      0.000           clock uncertainty " "     3.586      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.586      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "     3.586      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.925 " "Data Arrival Time  :     3.925" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.586 " "Data Required Time :     3.586" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.339  " "Slack              :     0.339 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.004 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.004  " "Path #1: Recovery slack is 6.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      3.849  R        clock network delay " "     3.849      3.849  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     3.849      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      0.000 RR  CELL  i_startup_timer\|cntr\[0\]\|q " "     3.849      0.000 RR  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.088      0.239 RR    IC  tm_rstn\|dataa " "     4.088      0.239 RR    IC  tm_rstn\|dataa" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.637      0.549 RF  CELL  tm_rstn\|combout " "     4.637      0.549 RF  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.694      3.057 FF    IC  i_fifo_mst_dpath\|tp_data\[9\]\|aload " "     7.694      3.057 FF    IC  i_fifo_mst_dpath\|tp_data\[9\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.421      0.727 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "     8.421      0.727 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.296      4.296  R        clock network delay " "    14.296      4.296  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.525      0.229           clock pessimism removed " "    14.525      0.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.425     -0.100           clock uncertainty " "    14.425     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.425      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "    14.425      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.421 " "Data Arrival Time  :     8.421" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.425 " "Data Required Time :    14.425" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.004  " "Slack              :     6.004 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.534 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709249 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709249 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.534  " "Path #1: Removal slack is 0.534 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[2\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      3.543  R        clock network delay " "     3.543      3.543  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\] " "     3.543      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q " "     3.543      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.721      0.178 FF    IC  tm_rstn\|dataf " "     3.721      0.178 FF    IC  tm_rstn\|dataf" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.779      0.058 FR  CELL  tm_rstn\|combout " "     3.779      0.058 FR  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.458      0.679 RR    IC  i_fifo_mst_dpath\|tp_data\[27\]\|aload " "     4.458      0.679 RR    IC  i_fifo_mst_dpath\|tp_data\[27\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.003      0.545 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "     5.003      0.545 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.698      4.698  R        clock network delay " "     4.698      4.698  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.469     -0.229           clock pessimism removed " "     4.469     -0.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.469      0.000           clock uncertainty " "     4.469      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.469      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "     4.469      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.003 " "Data Arrival Time  :     5.003" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.469 " "Data Required Time :     4.469" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.534  " "Slack              :     0.534 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709258 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.800 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.800" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709261 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709261 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709261 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709261 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.800  " "Path #1: slack is 3.800 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK " "     0.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLK~input\|i " "     0.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.816      0.816 RR  CELL  CLK~input\|o " "     0.816      0.816 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.085      0.269 RR    IC  CLK~inputCLKENA0\|inclk " "     1.085      0.269 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.368      0.283 RR  CELL  CLK~inputCLKENA0\|outclk " "     1.368      0.283 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.435      2.067 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a22\|clk0 " "     3.435      2.067 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a22\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.946      0.511 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg0 " "     3.946      0.511 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.890      0.890 FF  CELL  CLK~input\|o " "     5.890      0.890 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.995      0.105 FF    IC  CLK~inputCLKENA0\|inclk " "     5.995      0.105 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.264      0.269 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.264      0.269 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.980      1.716 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a22\|clk0 " "     7.980      1.716 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a22\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.374      0.394 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg0 " "     8.374      0.394 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a22~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.698      0.324           clock pessimism removed " "     8.698      0.324           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.752 " "Actual Width     :     4.752" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.800 " "Slack            :     3.800" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405709272 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1445405709273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445405709517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445405712246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.089 " "Worst-case setup slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 fifoClk  " "    0.089               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405712362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 fifoClk  " "    0.183               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405712374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.630 " "Worst-case recovery slack is 7.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.630               0.000 fifoClk  " "    7.630               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405712386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 fifoClk  " "    0.390               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405712397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.824 " "Worst-case minimum pulse width slack is 3.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.824               0.000 fifoClk  " "    3.824               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405712407 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.089 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.089" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.089  " "Path #1: Setup slack is 0.089 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[2\] " "From Node    : BE\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[2\] " "     7.000      7.000  F  iExt  BE\[2\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[2\]~input\|i " "     7.000      0.000 FF    IC  BE\[2\]~input\|i" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.809      0.809 FF  CELL  BE\[2\]~input\|o " "     7.809      0.809 FF  CELL  BE\[2\]~input\|o" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.198      2.389 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad " "    10.198      2.389 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.407      0.209 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "    10.407      0.209 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.516      0.109 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|dataf " "    10.516      0.109 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|dataf" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.557      0.041 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|combout " "    10.557      0.041 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|combout" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.460      0.903 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|ena0 " "    11.460      0.903 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|ena0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 391 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.587      0.127 FR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "    11.587      0.127 FR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 391 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.776      1.776  R        clock network delay " "    11.776      1.776  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.676     -0.100           clock uncertainty " "    11.676     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.676      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "    11.676      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 391 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.587 " "Data Arrival Time  :    11.587" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.676 " "Data Required Time :    11.676" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.089  " "Slack              :     0.089 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712455 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712455 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.183  " "Path #1: Hold slack is 0.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "From Node    : fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "To Node      : fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      1.894  R        clock network delay " "     1.894      1.894  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      0.000     uTco  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "     1.894      0.000     uTco  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      0.000 FF  CELL  i_fifo_mst_arb\|not_served_r\[1\]\|q " "     1.894      0.000 FF  CELL  i_fifo_mst_arb\|not_served_r\[1\]\|q" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      0.000 FF    IC  i_fifo_mst_arb\|not_served_r\[1\]~0\|datae " "     1.894      0.000 FF    IC  i_fifo_mst_arb\|not_served_r\[1\]~0\|datae" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.086      0.192 FF  CELL  i_fifo_mst_arb\|not_served_r\[1\]~0\|combout " "     2.086      0.192 FF  CELL  i_fifo_mst_arb\|not_served_r\[1\]~0\|combout" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.086      0.000 FF    IC  i_fifo_mst_arb\|not_served_r\[1\]\|d " "     2.086      0.000 FF    IC  i_fifo_mst_arb\|not_served_r\[1\]\|d" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.111      0.025 FF  CELL  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "     2.111      0.025 FF  CELL  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      2.051  R        clock network delay " "     2.051      2.051  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928     -0.123           clock pessimism removed " "     1.928     -0.123           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.000           clock uncertainty " "     1.928      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.000      uTh  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "     1.928      0.000      uTh  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.111 " "Data Arrival Time  :     2.111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.928 " "Data Required Time :     1.928" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.183  " "Slack              :     0.183 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.630 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.630" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712465 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712465 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.630  " "Path #1: Recovery slack is 7.630 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.082      2.082  R        clock network delay " "     2.082      2.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.082      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     2.082      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.082      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     2.082      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      0.156 RR    IC  tm_rstn\|datac " "     2.238      0.156 RR    IC  tm_rstn\|datac" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.448      0.210 RF  CELL  tm_rstn\|combout " "     2.448      0.210 RF  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.348      1.900 FF    IC  i_fifo_mst_dpath\|tp_data\[9\]\|aload " "     4.348      1.900 FF    IC  i_fifo_mst_dpath\|tp_data\[9\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.691      0.343 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "     4.691      0.343 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.300      2.300  R        clock network delay " "    12.300      2.300  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.421      0.121           clock pessimism removed " "    12.421      0.121           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.321     -0.100           clock uncertainty " "    12.321     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.321      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "    12.321      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.691 " "Data Arrival Time  :     4.691" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.321 " "Data Required Time :    12.321" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.630  " "Slack              :     7.630 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.390 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.390" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712473 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712473 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712473 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.390  " "Path #1: Removal slack is 0.390 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[2\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      1.925  R        clock network delay " "     1.925      1.925  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\] " "     1.925      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q " "     1.925      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.043      0.118 FF    IC  tm_rstn\|dataf " "     2.043      0.118 FF    IC  tm_rstn\|dataf" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.071      0.028 FR  CELL  tm_rstn\|combout " "     2.071      0.028 FR  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.486      0.415 RR    IC  i_fifo_mst_dpath\|tp_data\[27\]\|aload " "     2.486      0.415 RR    IC  i_fifo_mst_dpath\|tp_data\[27\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.765      0.279 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "     2.765      0.279 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.496      2.496  R        clock network delay " "     2.496      2.496  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.375     -0.121           clock pessimism removed " "     2.375     -0.121           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.375      0.000           clock uncertainty " "     2.375      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.375      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "     2.375      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.765 " "Data Arrival Time  :     2.765" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.375 " "Data Required Time :     2.375" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.390  " "Slack              :     0.390 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712479 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.824 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.824" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712481 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712481 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712481 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712481 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.824  " "Path #1: slack is 3.824 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.784      0.784 FF  CELL  CLK~input\|o " "     5.784      0.784 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.931      0.147 FF    IC  CLK~inputCLKENA0\|inclk " "     5.931      0.147 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.080      0.149 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.080      0.149 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.047      0.967 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0 " "     7.047      0.967 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.143      0.096 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "     7.143      0.096 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 RR    IC  CLK~input\|i " "    10.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.427      0.427 RR  CELL  CLK~input\|o " "    10.427      0.427 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.490      0.063 RR    IC  CLK~inputCLKENA0\|inclk " "    10.490      0.063 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.629      0.139 RR  CELL  CLK~inputCLKENA0\|outclk " "    10.629      0.139 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.692      1.063 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0 " "    11.692      1.063 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.765      0.073 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "    11.765      0.073 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.919      0.154           clock pessimism removed " "    11.919      0.154           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.776 " "Actual Width     :     4.776" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.824 " "Slack            :     3.824" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405712488 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1445405712489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445405712732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445405715448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.255 " "Worst-case setup slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 fifoClk  " "    0.255               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405715562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 fifoClk  " "    0.175               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405715577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.796 " "Worst-case recovery slack is 7.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.796               0.000 fifoClk  " "    7.796               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405715591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.319 " "Worst-case removal slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 fifoClk  " "    0.319               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405715606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.815 " "Worst-case minimum pulse width slack is 3.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.815               0.000 fifoClk  " "    3.815               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445405715619 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.255 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.255" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715666 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715666 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715666 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.255  " "Path #1: Setup slack is 0.255 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[2\] " "From Node    : BE\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[2\] " "     7.000      7.000  F  iExt  BE\[2\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[2\]~input\|i " "     7.000      0.000 FF    IC  BE\[2\]~input\|i" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.822      0.822 FF  CELL  BE\[2\]~input\|o " "     7.822      0.822 FF  CELL  BE\[2\]~input\|o" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.136      2.314 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad " "    10.136      2.314 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.346      0.210 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "    10.346      0.210 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.224      0.878 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe " "    11.224      0.878 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.439      1.215 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    12.439      1.215 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.794      2.794  R        clock network delay " "    12.794      2.794  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.694     -0.100           clock uncertainty " "    12.694     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.694      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    12.694      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 655 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.439 " "Data Arrival Time  :    12.439" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.694 " "Data Required Time :    12.694" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.255  " "Slack              :     0.255 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.175 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.175" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715683 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715683 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715683 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.175  " "Path #1: Hold slack is 0.175 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.844      1.844  R        clock network delay " "     1.844      1.844  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.844      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "     1.844      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.844      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[4\]\|q " "     1.844      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[4\]\|q" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.844      0.000 FF    IC  i_fifo_mst_fsm\|Selector2~0\|datae " "     1.844      0.000 FF    IC  i_fifo_mst_fsm\|Selector2~0\|datae" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.180 FF  CELL  i_fifo_mst_fsm\|Selector2~0\|combout " "     2.024      0.180 FF  CELL  i_fifo_mst_fsm\|Selector2~0\|combout" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.000 FF    IC  i_fifo_mst_fsm\|cur_st\[4\]\|d " "     2.024      0.000 FF    IC  i_fifo_mst_fsm\|cur_st\[4\]\|d" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.049      0.025 FF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "     2.049      0.025 FF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.997      1.997  R        clock network delay " "     1.997      1.997  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874     -0.123           clock pessimism removed " "     1.874     -0.123           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.000           clock uncertainty " "     1.874      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "     1.874      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.049 " "Data Arrival Time  :     2.049" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.874 " "Data Required Time :     1.874" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.175  " "Slack              :     0.175 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715692 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.796 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.796" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715695 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715695 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715695 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.796  " "Path #1: Recovery slack is 7.796 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      2.023  R        clock network delay " "     2.023      2.023  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     2.023      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      0.000 RR  CELL  i_startup_timer\|cntr\[0\]\|q " "     2.023      0.000 RR  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.143      0.120 RR    IC  tm_rstn\|dataa " "     2.143      0.120 RR    IC  tm_rstn\|dataa" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.229 RF  CELL  tm_rstn\|combout " "     2.372      0.229 RF  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.152      1.780 FF    IC  i_fifo_mst_dpath\|tp_data\[9\]\|aload " "     4.152      1.780 FF    IC  i_fifo_mst_dpath\|tp_data\[9\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.485      0.333 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "     4.485      0.333 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.259      2.259  R        clock network delay " "    12.259      2.259  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.381      0.122           clock pessimism removed " "    12.381      0.122           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.281     -0.100           clock uncertainty " "    12.281     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.281      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\] " "    12.281      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[9\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.485 " "Data Arrival Time  :     4.485" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.281 " "Data Required Time :    12.281" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.796  " "Slack              :     7.796 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.319 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.319" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715708 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.319  " "Path #1: Removal slack is 0.319 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[2\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.870      1.870  R        clock network delay " "     1.870      1.870  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.870      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\] " "     1.870      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.870      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q " "     1.870      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.972      0.102 FF    IC  tm_rstn\|dataf " "     1.972      0.102 FF    IC  tm_rstn\|dataf" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.001      0.029 FR  CELL  tm_rstn\|combout " "     2.001      0.029 FR  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_top.M245.v" 78 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.386      0.385 RR    IC  i_fifo_mst_dpath\|tp_data\[27\]\|aload " "     2.386      0.385 RR    IC  i_fifo_mst_dpath\|tp_data\[27\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.267 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "     2.653      0.267 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.456      2.456  R        clock network delay " "     2.456      2.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334     -0.122           clock pessimism removed " "     2.334     -0.122           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.000           clock uncertainty " "     2.334      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\] " "     2.334      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[27\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_32bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.653 " "Data Arrival Time  :     2.653" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.334 " "Data Required Time :     2.334" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.319  " "Slack              :     0.319 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715717 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.815 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.815" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715720 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715720 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715720 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715720 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.815  " "Path #1: slack is 3.815 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.784      0.784 FF  CELL  CLK~input\|o " "     5.784      0.784 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.931      0.147 FF    IC  CLK~inputCLKENA0\|inclk " "     5.931      0.147 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.082      0.151 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.082      0.151 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.020      0.938 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|clk0 " "     7.020      0.938 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.115      0.095 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "     7.115      0.095 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 RR    IC  CLK~input\|i " "    10.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.416      0.416 RR  CELL  CLK~input\|o " "    10.416      0.416 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.479      0.063 RR    IC  CLK~inputCLKENA0\|inclk " "    10.479      0.063 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.620      0.141 RR  CELL  CLK~inputCLKENA0\|outclk " "    10.620      0.141 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.657      1.037 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|clk0 " "    11.657      1.037 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.729      0.072 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "    11.729      0.072 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.882      0.153           clock pessimism removed " "    11.882      0.153           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.767 " "Actual Width     :     4.767" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.815 " "Slack            :     3.815" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445405715729 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445405717556 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445405717556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1084 " "Peak virtual memory: 1084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445405718029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 13:35:18 2015 " "Processing ended: Wed Oct 21 13:35:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445405718029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445405718029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445405718029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445405718029 ""}
