#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010ab5c0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -9;
v0000000000f745f0_0 .var "bus", 31 0;
v0000000000f742d0_0 .net "check", 0 0, L_00000000010ab8e0;  1 drivers
v0000000000f747d0_0 .var "clk", 0 0;
v0000000000f74370_0 .var "sel", 0 0;
S_00000000010ab750 .scope module, "odd_sel_test" "odd_sel" 2 10, 3 2 0, S_00000000010ab5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "bus";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "check";
L_00000000010ab8e0 .functor BUFZ 1, v0000000000f73fb0_0, C4<0>, C4<0>, C4<0>;
v0000000000f74230_0 .net "bus", 31 0, v0000000000f745f0_0;  1 drivers
v0000000000f74cd0_0 .net "check", 0 0, L_00000000010ab8e0;  alias, 1 drivers
v0000000000f73fb0_0 .var "odd", 0 0;
v0000000000f74050_0 .net "sel", 0 0, v0000000000f74370_0;  1 drivers
E_00000000010ad070 .event edge, v0000000000f74050_0, v0000000000f74230_0;
    .scope S_00000000010ab750;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73fb0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000010ab750;
T_1 ;
    %wait E_00000000010ad070;
    %load/vec4 v0000000000f74050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000f74230_0;
    %xor/r;
    %store/vec4 v0000000000f73fb0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000f74230_0;
    %xnor/r;
    %store/vec4 v0000000000f73fb0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000010ab5c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f74370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f747d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f745f0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000000010ab5c0;
T_3 ;
    %delay 20, 0;
    %load/vec4 v0000000000f74370_0;
    %inv;
    %store/vec4 v0000000000f74370_0, 0, 1;
    %delay 60, 0;
    %load/vec4 v0000000000f74370_0;
    %inv;
    %store/vec4 v0000000000f74370_0, 0, 1;
    %delay 60, 0;
    %load/vec4 v0000000000f74370_0;
    %inv;
    %store/vec4 v0000000000f74370_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0000000000f74370_0;
    %inv;
    %store/vec4 v0000000000f74370_0, 0, 1;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000010ab5c0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000000000f747d0_0;
    %inv;
    %store/vec4 v0000000000f747d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000010ab5c0;
T_5 ;
    %delay 20, 0;
    %load/vec4 v0000000000f745f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f745f0_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010ab5c0;
T_6 ;
    %vpi_call 2 34 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010ab5c0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_odd_sel.v";
    "././odd_sel.v";
