Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb  5 01:34:03 2025
| Host         : OCP001 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sfvc784-1-e
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 3935 |     0 |          0 |     70560 |  5.58 |
|   LUT as Logic             | 3803 |     0 |          0 |     70560 |  5.39 |
|   LUT as Memory            |  132 |     0 |          0 |     28800 |  0.46 |
|     LUT as Distributed RAM |   68 |     0 |            |           |       |
|     LUT as Shift Register  |   64 |     0 |            |           |       |
| CLB Registers              | 6683 |     0 |          0 |    141120 |  4.74 |
|   Register as Flip Flop    | 6683 |     0 |          0 |    141120 |  4.74 |
|   Register as Latch        |    0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |   28 |     0 |          0 |      8820 |  0.32 |
| F7 Muxes                   |   10 |     0 |          0 |     35280 |  0.03 |
| F8 Muxes                   |    4 |     0 |          0 |     17640 |  0.02 |
| F9 Muxes                   |    0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 529   |          Yes |         Set |            - |
| 6056  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1014 |     0 |          0 |      8820 | 11.50 |
|   CLBL                                     |  667 |     0 |            |           |       |
|   CLBM                                     |  347 |     0 |            |           |       |
| LUT as Logic                               | 3803 |     0 |          0 |     70560 |  5.39 |
|   using O5 output only                     |  162 |       |            |           |       |
|   using O6 output only                     | 2580 |       |            |           |       |
|   using O5 and O6                          | 1061 |       |            |           |       |
| LUT as Memory                              |  132 |     0 |          0 |     28800 |  0.46 |
|   LUT as Distributed RAM                   |   68 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   68 |       |            |           |       |
|   LUT as Shift Register                    |   64 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   64 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 6683 |     0 |          0 |    141120 |  4.74 |
|   Register driven from within the CLB      | 2880 |       |            |           |       |
|   Register driven from outside the CLB     | 3803 |       |            |           |       |
|     LUT in front of the register is unused | 2872 |       |            |           |       |
|     LUT in front of the register is used   |  931 |       |            |           |       |
| Unique Control Sets                        |  413 |       |          0 |     17640 |  2.34 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       432 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       360 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  168 |   168 |          0 |       252 | 66.67 |
| HPIOB_M          |   50 |    50 |          0 |        72 | 69.44 |
|   INPUT          |   26 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |   19 |       |            |           |       |
| HPIOB_S          |   55 |    55 |          0 |        72 | 76.39 |
|   INPUT          |   27 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |   22 |       |            |           |       |
| HDIOB_M          |   32 |    32 |          0 |        48 | 66.67 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |   22 |       |            |           |       |
| HDIOB_S          |   31 |    31 |          0 |        48 | 64.58 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |   10 |       |            |           |       |
|   BIDIR          |   21 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    2 |     2 |          0 |       936 |  0.21 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       196 |  1.53 |
|   BUFGCE             |    2 |     0 |          0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         3 | 33.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 6056 |            Register |
| LUT6       | 1425 |                 CLB |
| LUT5       | 1187 |                 CLB |
| LUT4       |  897 |                 CLB |
| LUT3       |  649 |                 CLB |
| LUT2       |  588 |                 CLB |
| FDSE       |  529 |            Register |
| INBUF      |  138 |                 I/O |
| IBUFCTRL   |  138 |              Others |
| RAMD32     |  118 |                 CLB |
| LUT1       |  118 |                 CLB |
| OBUFT      |   84 |                 I/O |
| FDCE       |   69 |            Register |
| SRLC32E    |   35 |                 CLB |
| FDPE       |   33 |            Register |
| OBUF       |   30 |                 I/O |
| SRL16E     |   29 |                 CLB |
| CARRY8     |   28 |                 CLB |
| RAMS32     |   18 |                 CLB |
| MUXF7      |   10 |                 CLB |
| MUXF8      |    4 |                 CLB |
| BUFGCE     |    2 |               Clock |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| BUFG_PS    |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0   |    1 |
| design_1_xbar_0                |    1 |
| design_1_util_vector_logic_0_0 |    1 |
| design_1_util_ds_buf_6_0       |    1 |
| design_1_util_ds_buf_12_0      |    1 |
| design_1_util_ds_buf_11_0      |    1 |
| design_1_util_ds_buf_10_1      |    1 |
| design_1_util_ds_buf_10_0      |    1 |
| design_1_util_ds_buf_0_1       |    1 |
| design_1_util_ds_buf_0_0       |    1 |
| design_1_tier2_xbar_2_0        |    1 |
| design_1_tier2_xbar_1_0        |    1 |
| design_1_tier2_xbar_0_0        |    1 |
| design_1_proc_sys_reset_0_0    |    1 |
| design_1_clk_wiz_0_0           |    1 |
| design_1_axi_quad_spi_0_1      |    1 |
| design_1_axi_quad_spi_0_0      |    1 |
| design_1_axi_iic_0_0           |    1 |
| design_1_axi_gpio_9_0          |    1 |
| design_1_axi_gpio_8_0          |    1 |
| design_1_axi_gpio_3_2          |    1 |
| design_1_axi_gpio_3_1          |    1 |
| design_1_axi_gpio_3_0          |    1 |
| design_1_axi_gpio_2_3          |    1 |
| design_1_axi_gpio_2_2          |    1 |
| design_1_axi_gpio_2_1          |    1 |
| design_1_axi_gpio_2_0          |    1 |
| design_1_axi_gpio_1_1          |    1 |
| design_1_axi_gpio_1_0          |    1 |
| design_1_axi_gpio_0_2          |    1 |
| design_1_axi_gpio_0_1          |    1 |
| design_1_axi_gpio_0_0          |    1 |
| design_1_auto_pc_0             |    1 |
| design_1_auto_ds_0             |    1 |
| design_1_ADC_MinMax_0_3        |    1 |
| design_1_ADC_MinMax_0_2        |    1 |
| design_1_ADC_MinMax_0_1        |    1 |
| design_1_ADC_MinMax_0_0        |    1 |
+--------------------------------+------+


