X86_PMC_IDX_FIXED	,	V_29
per_cpu	,	F_83
x86_perf_event_update	,	F_15
intel_pmu_disable_all	,	F_2
intel_pmu_pebs_disable_all	,	F_7
"clearing PMU state on CPU#%d\n"	,	L_1
local_irq_save	,	F_34
x86_pmu_enable_event	,	F_76
ERF_NO_HT_SHARING	,	V_122
intel_ctrl_guest_mask	,	V_11
"perfevents: irq loop stuck!\n"	,	L_2
intel_sandybridge_quirks	,	F_93
events	,	V_14
unlikely	,	F_24
intel_pmu_save_and_restart	,	F_32
event_constraint	,	V_68
KERN_WARNING	,	V_126
PERF_COUNT_HW_BRANCH_MISSES	,	V_167
intel_gen_event_constraints	,	V_169
"Westmere events, "	,	L_9
intel_ctrl	,	V_10
version	,	V_40
cpuid10_eax	,	V_131
pebs_constraints	,	V_128
wrmsrl	,	F_4
intel_pmu_drain_bts_buffer	,	F_25
enable_all	,	V_163
intel_shared_regs	,	V_114
guest	,	V_113
unused	,	V_133
GFP_KERNEL	,	V_116
cpu_to_node	,	F_80
er_flags	,	V_77
perf_sample_data_init	,	F_42
sample_period	,	V_74
debug_store	,	V_45
MSR_IA32_PERF_CAPABILITIES	,	V_150
ctrl_val	,	V_30
hw_perf_event	,	V_26
freq	,	V_70
allocate_shared_regs	,	F_78
shared_regs	,	V_92
test_bit	,	F_5
intel_pmu_ack_status	,	F_21
kfree_on_online	,	V_124
ERF_HAS_RSP_1	,	V_78
X86_RAW_EVENT_MASK	,	V_100
intel_pmu_get_status	,	F_19
MSR_ARCH_PERFMON_FIXED_CTR_CTRL	,	V_34
ARCH_PERFMON_EVENTSEL_USR	,	V_38
__intel_shared_reg_get_constraints	,	F_54
perf_event_print_debug	,	F_45
guest_get_msrs	,	V_108
arr	,	V_109
hw_perf_event_extra	,	V_87
NOTIFY_BAD	,	V_121
c	,	V_85
atomic_read	,	F_56
ARCH_PERFMON_BRANCH_MISSES_RETIRED	,	V_142
topology_core_id	,	F_85
cpu_hw_events	,	V_3
i	,	V_18
loops	,	V_58
cmask	,	V_97
regs	,	V_54
intel_pmu_lbr_enable_all	,	F_11
nehalem_hw_cache_extra_regs	,	V_160
unconstrained	,	V_91
cntval_bits	,	V_146
cntval_mask	,	V_148
handled	,	V_59
intel_try_alt_er	,	F_53
smp_processor_id	,	F_36
"Atom events, "	,	L_8
config	,	V_16
INTEL_ARCH_EVENT_MASK	,	V_71
intel_pmu_cpu_dying	,	F_89
intel_nehalem_pebs_event_constraints	,	V_162
added	,	V_8
ARCH_PERFMON_EVENTSEL_ENABLE	,	V_21
__x86_pmu_enable_event	,	F_17
ack	,	V_24
ds	,	V_46
perf_guest_switch_msr	,	V_106
MSR_ARCH_PERFMON_EVENTSEL0	,	V_19
X86_PMC_IDX_FIXED_BTS	,	V_6
intel_pmu_lbr_disable_all	,	F_8
ref	,	V_94
__intel_shared_reg_put_constraints	,	F_59
reg	,	V_82
intel_nehalem_event_constraints	,	V_161
intel_pmu_lbr_read	,	F_47
precise_ip	,	V_36
ret	,	V_99
__get_cpu_var	,	F_3
x86_pmu_disable_event	,	F_26
"generic architected perfmon v1, "	,	L_11
perf_sample_data	,	V_55
X86_FEATURE_ARCH_PERFMON	,	V_136
MSR_ARCH_PERFMON_FIXED_CTR0	,	V_50
config_base	,	V_32
raw_spin_lock_init	,	F_81
apic_write	,	F_43
"PEBS disabled due to CPU errata.\n"	,	L_3
bit_width	,	V_147
intel_get_event_constraints	,	F_64
intel_atom_pebs_event_constraints	,	V_170
intel_pmu	,	V_145
APIC_LVTPC	,	V_60
bts_event	,	V_69
intel_core2_pebs_event_constraints	,	V_157
intel_pmu_pebs_enable	,	F_31
idx	,	V_28
alloc	,	V_90
full	,	V_139
perf_event	,	V_12
printk	,	F_35
checking_wrmsrl	,	F_37
bts_index	,	V_51
capable	,	F_71
num_counters_fixed	,	V_49
EXTRA_REG_RSP_0	,	V_80
EXTRA_REG_RSP_1	,	V_81
for_each_cpu	,	F_88
PERF_COUNT_HW_STALLED_CYCLES_FRONTEND	,	V_165
intel_guest_get_msrs	,	F_73
apic_perf_irqs	,	V_64
__test_and_clear_bit	,	F_48
MSR_ARCH_PERFMON_PERFCTR0	,	V_20
perf_event_overflow	,	F_50
EACCES	,	V_105
intel_pmu_init	,	F_94
intel_pmu_enable_bts	,	F_13
mask	,	V_31
MSR_CORE_PERF_GLOBAL_CTRL	,	V_5
PERF_TYPE_RAW	,	V_102
last_period	,	V_67
bts_constraint	,	V_75
capabilities	,	V_149
again	,	V_62
intel_nehalem_extra_regs	,	V_164
intel_westmere_extra_regs	,	V_174
intel_pmu_enable_event	,	F_29
intel_pmu_handle_irq	,	F_41
intel_pmu_disable_event	,	F_23
perf_paranoid_cpu	,	F_70
perf_guest_get_msrs	,	F_72
intel_pmu_lbr_init_nhm	,	F_103
quirks	,	V_153
MSR_CORE_PERF_GLOBAL_STATUS	,	V_23
x86_pmu_hw_config	,	F_69
intel_pmu_nhm_workaround	,	F_14
hw_event	,	V_1
bit	,	V_57
extra_reg	,	V_79
p4_pmu_init	,	F_97
hw	,	V_15
raw_spin_unlock_irqrestore	,	F_58
westmere_hw_cache_event_ids	,	V_171
intel_westmere_pebs_event_constraints	,	V_173
mask_length	,	V_141
x86_model	,	V_152
hw_cache_extra_regs	,	V_159
lock	,	V_93
inc_irq_stat	,	F_46
intel_pmu_cpu_prepare	,	F_82
intel_pmu_lbr_reset	,	F_87
period	,	V_66
intel_pmu_cpu_starting	,	F_84
intel_pmu_reset	,	F_33
bits	,	V_37
x86_get_event_constraints	,	F_62
intel_shared_regs_constraints	,	F_61
pebs	,	V_127
__this_cpu_read	,	F_30
hwc	,	V_27
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	,	V_73
intel_ctrl_host_mask	,	V_33
WARN_ONCE	,	F_44
intel_put_shared_regs_event_constraints	,	F_66
status	,	V_22
intel_v1_event_constraints	,	V_179
ENODEV	,	V_138
ARCH_PERFMON_EVENTSEL_OS	,	V_39
kfree	,	F_90
cpu_has	,	F_95
intel_pmu_pebs_enable_all	,	F_10
exclude_guest	,	V_44
intel_pmu_nhm_enable_all	,	F_18
flags	,	V_47
er_account	,	V_88
enabled	,	V_42
nhm_magic	,	V_17
local_irq_restore	,	F_40
for_each_set_bit	,	F_49
core_id	,	V_118
intel_pmu_pebs_disable	,	F_27
core_pmu	,	V_144
era	,	V_89
core_pmu_enable_event	,	F_75
kzalloc_node	,	F_79
event	,	V_13
eax	,	V_132
"SandyBridge events, "	,	L_10
intel_snb_event_constraints	,	V_176
intel_pmu_lbr_init_core	,	F_102
"erratum AAJ80 worked around, "	,	L_6
MSR_CORE_PERF_GLOBAL_OVF_CTRL	,	V_25
fini_debug_store_on_cpu	,	F_91
cpuid	,	F_98
max	,	F_99
intel_westmere_event_constraints	,	V_172
boot_cpu_data	,	V_135
x86_pmu	,	V_9
APIC_DM_NMI	,	V_61
EINVAL	,	V_103
intel_cap	,	V_151
intel_perfmon_event_map	,	V_2
x86	,	V_137
__init	,	T_2
ebx	,	V_134
emptyconstraint	,	V_86
core2_hw_cache_event_ids	,	V_155
x86_perf_event_set_period	,	F_16
intel_snb_extra_regs	,	V_178
data	,	V_56
atomic_inc	,	F_57
"Core events, "	,	L_4
core_pmu_enable_all	,	F_77
msr	,	V_111
cpuid10_edx	,	V_129
EXTRA_REG_NONE	,	V_95
orig_idx	,	V_76
split	,	V_140
hw_cache_event_ids	,	V_154
cpuc	,	V_4
host	,	V_112
intel_pmu_enable_all	,	F_9
x86_pmu_stop	,	F_51
init_debug_store_on_cpu	,	F_86
PERF_COUNT_HW_STALLED_CYCLES_BACKEND	,	V_166
"generic architected perfmon, "	,	L_12
atomic_dec	,	F_60
intel_snb_pebs_event_constraints	,	V_177
x86_pmu_config_addr	,	F_38
x86_pmu_event_addr	,	F_39
pt_regs	,	V_53
cpu	,	V_115
done	,	V_63
"Core2 events, "	,	L_5
rdmsrl	,	F_20
intel_pmu_event_map	,	F_1
refcnt	,	V_125
MSR_OFFCORE_RSP_1	,	V_83
MSR_OFFCORE_RSP_0	,	V_84
bts_buffer_base	,	V_52
event_constraints	,	V_96
intel_pmu_lbr_init_atom	,	F_104
intel_put_event_constraints	,	F_67
raw_spin_lock_irqsave	,	F_55
intel_pmu_hw_config	,	F_68
edx	,	V_130
intel_bts_constraints	,	F_52
extra_regs	,	V_119
ARCH_PERFMON_EVENTSEL_ANY	,	V_41
p6_pmu_init	,	F_96
exclude_host	,	V_43
guest_switch_msrs	,	V_110
code	,	V_98
intel_pebs_constraints	,	F_65
nr	,	V_107
intel_pmu_disable_bts	,	F_6
"Nehalem events, "	,	L_7
intel_pmu_disable_fixed	,	F_22
num_counters	,	V_48
WARN_ON_ONCE	,	F_12
snb_hw_cache_event_ids	,	V_175
event_map	,	V_72
for_each_event_constraint	,	F_63
active_mask	,	V_7
intel_pmu_enable_fixed	,	F_28
nehalem_hw_cache_event_ids	,	V_158
atom_hw_cache_event_ids	,	V_168
attr	,	V_35
CAP_SYS_ADMIN	,	V_104
EXTRA_REG_MAX	,	V_117
drain_pebs	,	V_65
intel_ds_init	,	F_100
pr_cont	,	F_101
intel_core2_event_constraints	,	V_156
NOTIFY_OK	,	V_120
version_id	,	V_143
intel_clovertown_quirks	,	F_92
u64	,	T_1
alt_config	,	V_101
pc	,	V_123
core_guest_get_msrs	,	F_74
