{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1612961451917 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612961451934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612961451961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612961451961 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612961452113 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612961452127 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612961452531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612961452531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612961452531 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612961452531 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 2009 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612961452541 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 2010 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612961452541 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 2011 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612961452541 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612961452541 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 23 " "No exact pin location assignment(s) for 2 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iv " "Pin iv not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iv } } } { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612961452629 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "synch " "Pin synch not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { synch } } } { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { synch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612961452629 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1612961452629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1612961452822 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612961452824 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~9\|combout " "Node \"processor_m\|db\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|datac " "Node \"processor_m\|sb\[1\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|combout " "Node \"processor_m\|sb\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~4\|datac " "Node \"processor_m\|adh\[1\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~4\|combout " "Node \"processor_m\|adh\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~5\|datab " "Node \"processor_m\|adh\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[1\]~5\|combout " "Node \"processor_m\|adh\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|datab " "Node \"processor_m\|sb\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|combout " "Node \"processor_m\|sb\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~9\|dataa " "Node \"processor_m\|sb\[1\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~7\|datab " "Node \"processor_m\|db\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~7\|combout " "Node \"processor_m\|db\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~8\|datac " "Node \"processor_m\|db\[1\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~8\|combout " "Node \"processor_m\|db\[1\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~9\|datad " "Node \"processor_m\|db\[1\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452835 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 512 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452835 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~19\|combout " "Node \"processor_m\|db\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|datac " "Node \"processor_m\|sb\[3\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|combout " "Node \"processor_m\|sb\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~8\|datac " "Node \"processor_m\|adh\[3\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~8\|combout " "Node \"processor_m\|adh\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~9\|datab " "Node \"processor_m\|adh\[3\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[3\]~9\|combout " "Node \"processor_m\|adh\[3\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~15\|datab " "Node \"processor_m\|sb\[3\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~15\|combout " "Node \"processor_m\|sb\[3\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~19\|dataa " "Node \"processor_m\|sb\[3\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~17\|datab " "Node \"processor_m\|db\[3\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~17\|combout " "Node \"processor_m\|db\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~18\|datac " "Node \"processor_m\|db\[3\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~18\|combout " "Node \"processor_m\|db\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~19\|datad " "Node \"processor_m\|db\[3\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452837 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 512 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452837 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~23\|combout " "Node \"processor_m\|db\[4\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|datac " "Node \"processor_m\|sb\[4\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|combout " "Node \"processor_m\|sb\[4\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~10\|datac " "Node \"processor_m\|adh\[4\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~10\|combout " "Node \"processor_m\|adh\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~11\|datab " "Node \"processor_m\|adh\[4\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[4\]~11\|combout " "Node \"processor_m\|adh\[4\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~20\|datab " "Node \"processor_m\|sb\[4\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~20\|combout " "Node \"processor_m\|sb\[4\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~24\|dataa " "Node \"processor_m\|sb\[4\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~21\|datab " "Node \"processor_m\|db\[4\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~21\|combout " "Node \"processor_m\|db\[4\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~22\|datac " "Node \"processor_m\|db\[4\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~22\|combout " "Node \"processor_m\|db\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~23\|datad " "Node \"processor_m\|db\[4\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452838 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 512 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452838 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~27\|combout " "Node \"processor_m\|db\[5\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|datac " "Node \"processor_m\|sb\[5\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|combout " "Node \"processor_m\|sb\[5\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~12\|datac " "Node \"processor_m\|adh\[5\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~12\|combout " "Node \"processor_m\|adh\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~13\|datab " "Node \"processor_m\|adh\[5\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[5\]~13\|combout " "Node \"processor_m\|adh\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~25\|datab " "Node \"processor_m\|sb\[5\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~25\|combout " "Node \"processor_m\|sb\[5\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~29\|dataa " "Node \"processor_m\|sb\[5\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~25\|datab " "Node \"processor_m\|db\[5\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~25\|combout " "Node \"processor_m\|db\[5\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~26\|datac " "Node \"processor_m\|db\[5\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~26\|combout " "Node \"processor_m\|db\[5\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~27\|datad " "Node \"processor_m\|db\[5\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 512 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452839 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~32\|combout " "Node \"processor_m\|db\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|datac " "Node \"processor_m\|sb\[6\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|combout " "Node \"processor_m\|sb\[6\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~14\|datac " "Node \"processor_m\|adh\[6\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~14\|combout " "Node \"processor_m\|adh\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~15\|datab " "Node \"processor_m\|adh\[6\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[6\]~15\|combout " "Node \"processor_m\|adh\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~30\|datab " "Node \"processor_m\|sb\[6\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~30\|combout " "Node \"processor_m\|sb\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~34\|dataa " "Node \"processor_m\|sb\[6\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~30\|datab " "Node \"processor_m\|db\[6\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~30\|combout " "Node \"processor_m\|db\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~31\|datac " "Node \"processor_m\|db\[6\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~31\|combout " "Node \"processor_m\|db\[6\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~32\|datad " "Node \"processor_m\|db\[6\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452839 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 512 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452839 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~37\|combout " "Node \"processor_m\|db\[7\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|datac " "Node \"processor_m\|sb\[7\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|combout " "Node \"processor_m\|sb\[7\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~16\|datac " "Node \"processor_m\|adh\[7\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~16\|combout " "Node \"processor_m\|adh\[7\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~17\|datab " "Node \"processor_m\|adh\[7\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[7\]~17\|combout " "Node \"processor_m\|adh\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~35\|datab " "Node \"processor_m\|sb\[7\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~35\|combout " "Node \"processor_m\|sb\[7\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~39\|dataa " "Node \"processor_m\|sb\[7\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~35\|datab " "Node \"processor_m\|db\[7\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~35\|combout " "Node \"processor_m\|db\[7\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~36\|datac " "Node \"processor_m\|db\[7\]~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~36\|combout " "Node \"processor_m\|db\[7\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~37\|datad " "Node \"processor_m\|db\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452840 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 512 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452840 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~14\|combout " "Node \"processor_m\|db\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|datac " "Node \"processor_m\|sb\[2\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|combout " "Node \"processor_m\|sb\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~6\|datac " "Node \"processor_m\|adh\[2\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~6\|combout " "Node \"processor_m\|adh\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~7\|datab " "Node \"processor_m\|adh\[2\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[2\]~7\|combout " "Node \"processor_m\|adh\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~10\|datab " "Node \"processor_m\|sb\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~10\|combout " "Node \"processor_m\|sb\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~14\|dataa " "Node \"processor_m\|sb\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~12\|datab " "Node \"processor_m\|db\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~12\|combout " "Node \"processor_m\|db\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~13\|datac " "Node \"processor_m\|db\[2\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~13\|combout " "Node \"processor_m\|db\[2\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~14\|datad " "Node \"processor_m\|db\[2\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 512 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452841 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~4\|combout " "Node \"processor_m\|db\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~4\|datac " "Node \"processor_m\|sb\[0\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~4\|combout " "Node \"processor_m\|sb\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~3\|datac " "Node \"processor_m\|adh\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|adh\[0\]~3\|combout " "Node \"processor_m\|adh\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|datab " "Node \"processor_m\|sb\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|combout " "Node \"processor_m\|sb\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~4\|datab " "Node \"processor_m\|sb\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|dataa " "Node \"processor_m\|db\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|combout " "Node \"processor_m\|db\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~3\|datac " "Node \"processor_m\|db\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~3\|combout " "Node \"processor_m\|db\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~4\|datad " "Node \"processor_m\|db\[0\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452841 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 512 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452841 ""}
{ "Warning" "WSTA_SCC_LOOP" "94 " "Found combinational loop of 94 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~5\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~17\|dataa " "Node \"processor_m\|instruction_dec\|control_out~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~17\|combout " "Node \"processor_m\|instruction_dec\|control_out~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~252\|datab " "Node \"processor_m\|instruction_dec\|Mux52~252\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~252\|combout " "Node \"processor_m\|instruction_dec\|Mux52~252\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~1\|datab " "Node \"processor_m\|instruction_dec\|Mux37~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~1\|combout " "Node \"processor_m\|instruction_dec\|Mux37~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~2\|datab " "Node \"processor_m\|instruction_dec\|Mux37~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~2\|combout " "Node \"processor_m\|instruction_dec\|Mux37~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~6\|datac " "Node \"processor_m\|instruction_dec\|Mux37~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~6\|combout " "Node \"processor_m\|instruction_dec\|Mux37~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~7\|datac " "Node \"processor_m\|instruction_dec\|Mux37~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~7\|combout " "Node \"processor_m\|instruction_dec\|Mux37~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~8\|dataa " "Node \"processor_m\|instruction_dec\|Mux37~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~8\|combout " "Node \"processor_m\|instruction_dec\|Mux37~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~8\|datab " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~8\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~4\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~4\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~5\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|dataa " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|combout " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~4\|datad " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~5\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Selector8~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~256\|datab " "Node \"processor_m\|instruction_dec\|Mux52~256\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~256\|combout " "Node \"processor_m\|instruction_dec\|Mux52~256\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~265\|datad " "Node \"processor_m\|instruction_dec\|Mux52~265\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~265\|combout " "Node \"processor_m\|instruction_dec\|Mux52~265\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~46\|dataa " "Node \"processor_m\|instruction_dec\|Mux46~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~46\|combout " "Node \"processor_m\|instruction_dec\|Mux46~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~14\|datab " "Node \"processor_m\|instruction_dec\|Mux38~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~14\|combout " "Node \"processor_m\|instruction_dec\|Mux38~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~15\|datac " "Node \"processor_m\|instruction_dec\|Mux38~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~15\|combout " "Node \"processor_m\|instruction_dec\|Mux38~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux37~8\|datab " "Node \"processor_m\|instruction_dec\|Mux37~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~260\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~260\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~260\|combout " "Node \"processor_m\|instruction_dec\|Mux52~260\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~43\|datab " "Node \"processor_m\|instruction_dec\|Mux46~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~43\|combout " "Node \"processor_m\|instruction_dec\|Mux46~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~15\|dataa " "Node \"processor_m\|instruction_dec\|Mux38~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~51\|datab " "Node \"processor_m\|instruction_dec\|Mux46~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~51\|combout " "Node \"processor_m\|instruction_dec\|Mux46~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~52\|datac " "Node \"processor_m\|instruction_dec\|Mux46~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~52\|combout " "Node \"processor_m\|instruction_dec\|Mux46~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux38~15\|datad " "Node \"processor_m\|instruction_dec\|Mux38~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~257\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~257\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~257\|combout " "Node \"processor_m\|instruction_dec\|Mux52~257\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~258\|datab " "Node \"processor_m\|instruction_dec\|Mux52~258\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~258\|combout " "Node \"processor_m\|instruction_dec\|Mux52~258\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~260\|datab " "Node \"processor_m\|instruction_dec\|Mux52~260\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~141\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~141\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~141\|combout " "Node \"processor_m\|instruction_dec\|Mux52~141\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~142\|datac " "Node \"processor_m\|instruction_dec\|Mux52~142\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~142\|combout " "Node \"processor_m\|instruction_dec\|Mux52~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~143\|datab " "Node \"processor_m\|instruction_dec\|Mux52~143\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~143\|combout " "Node \"processor_m\|instruction_dec\|Mux52~143\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~253\|datab " "Node \"processor_m\|instruction_dec\|Mux52~253\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~253\|combout " "Node \"processor_m\|instruction_dec\|Mux52~253\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~255\|dataa " "Node \"processor_m\|instruction_dec\|Mux52~255\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~255\|combout " "Node \"processor_m\|instruction_dec\|Mux52~255\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~43\|dataa " "Node \"processor_m\|instruction_dec\|Mux46~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~52\|datad " "Node \"processor_m\|instruction_dec\|Mux46~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~151\|datab " "Node \"processor_m\|instruction_dec\|Mux52~151\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~151\|combout " "Node \"processor_m\|instruction_dec\|Mux52~151\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~268\|datab " "Node \"processor_m\|instruction_dec\|Mux52~268\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~268\|combout " "Node \"processor_m\|instruction_dec\|Mux52~268\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux46~52\|dataa " "Node \"processor_m\|instruction_dec\|Mux46~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux52~255\|datab " "Node \"processor_m\|instruction_dec\|Mux52~255\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~36\|datad " "Node \"processor_m\|instruction_dec\|Mux66~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~36\|combout " "Node \"processor_m\|instruction_dec\|Mux66~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~37\|dataa " "Node \"processor_m\|instruction_dec\|Mux66~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~37\|combout " "Node \"processor_m\|instruction_dec\|Mux66~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~38\|datab " "Node \"processor_m\|instruction_dec\|Mux66~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~38\|combout " "Node \"processor_m\|instruction_dec\|Mux66~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~42\|dataa " "Node \"processor_m\|instruction_dec\|Mux66~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~42\|combout " "Node \"processor_m\|instruction_dec\|Mux66~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~49\|dataa " "Node \"processor_m\|instruction_dec\|Mux66~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~49\|combout " "Node \"processor_m\|instruction_dec\|Mux66~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~1\|dataa " "Node \"processor_m\|instruction_dec\|Mux29~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux29~1\|combout " "Node \"processor_m\|instruction_dec\|Mux29~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~8\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|WideOr0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|datac " "Node \"processor_m\|Algorithmic_Unit\|alu_logicmap\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~37\|datad " "Node \"processor_m\|instruction_dec\|control_out~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|control_out~37\|combout " "Node \"processor_m\|instruction_dec\|control_out~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~43\|dataa " "Node \"processor_m\|instruction_dec\|Mux66~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~43\|combout " "Node \"processor_m\|instruction_dec\|Mux66~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~44\|datac " "Node \"processor_m\|instruction_dec\|Mux66~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~44\|combout " "Node \"processor_m\|instruction_dec\|Mux66~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~46\|datab " "Node \"processor_m\|instruction_dec\|Mux66~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~46\|combout " "Node \"processor_m\|instruction_dec\|Mux66~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~49\|datac " "Node \"processor_m\|instruction_dec\|Mux66~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~45\|datac " "Node \"processor_m\|instruction_dec\|Mux66~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~45\|combout " "Node \"processor_m\|instruction_dec\|Mux66~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|instruction_dec\|Mux66~46\|datad " "Node \"processor_m\|instruction_dec\|Mux66~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612961452843 ""}  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 125 -1 0 } } { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 16 -1 0 } } { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 33 -1 0 } } { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 97 -1 0 } } { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 99 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612961452843 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "94 " "Design contains combinational loop of 94 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1612961452846 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612961452854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1612961452854 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1612961452854 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1612961452862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|clock:clo\|clk_2  " "Automatically promoted node processor:processor_m\|clock:clo\|clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612961452953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:processor_m\|accumulator_clk " "Destination node processor:processor_m\|accumulator_clk" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 533 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612961452953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612961452953 ""}  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|clock:clo|clk_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612961452953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|clock:clo\|clk  " "Automatically promoted node processor:processor_m\|clock:clo\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612961452953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:processor_m\|accumulator_clk " "Destination node processor:processor_m\|accumulator_clk" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 533 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612961452953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612961452953 ""}  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|clock:clo|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612961452953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|accumulator_clk  " "Automatically promoted node processor:processor_m\|accumulator_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612961452953 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 533 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612961452953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612961453102 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612961453103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612961453103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612961453105 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612961453106 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612961453107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612961453107 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612961453108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612961453180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1612961453181 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612961453181 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1612961453183 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1612961453183 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1612961453183 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612961453184 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612961453184 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612961453184 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 24 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612961453184 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 36 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612961453184 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 33 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612961453184 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612961453184 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612961453184 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1612961453184 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1612961453184 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[0\] " "Node \"ir_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612961453201 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[1\] " "Node \"ir_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612961453201 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[2\] " "Node \"ir_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612961453201 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[3\] " "Node \"ir_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612961453201 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[4\] " "Node \"ir_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612961453201 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[5\] " "Node \"ir_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612961453201 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[6\] " "Node \"ir_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612961453201 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_out\[7\] " "Node \"ir_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_out\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612961453201 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1612961453201 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612961453202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612961454257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612961454834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612961454846 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612961457710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612961457710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612961457892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1612961460479 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612961460479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612961462770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1612961462772 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612961462772 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.64 " "Total time spent on timing analysis during the Fitter is 2.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1612961462813 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612961462818 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[0\] 0 " "Pin \"addres_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[1\] 0 " "Pin \"addres_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[2\] 0 " "Pin \"addres_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[3\] 0 " "Pin \"addres_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[4\] 0 " "Pin \"addres_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[5\] 0 " "Pin \"addres_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[6\] 0 " "Pin \"addres_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[7\] 0 " "Pin \"addres_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[0\] 0 " "Pin \"control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[1\] 0 " "Pin \"control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "iv 0 " "Pin \"iv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "synch 0 " "Pin \"synch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out 0 " "Pin \"clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1612961462855 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1612961462855 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612961463256 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612961463312 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612961463709 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612961463890 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1612961463954 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1612961463955 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612961464109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 238 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612961464595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 10 13:51:04 2021 " "Processing ended: Wed Feb 10 13:51:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612961464595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612961464595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612961464595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612961464595 ""}
