GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v'
Analyzing included file 'top_define.vh'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\static_macro_define.vh'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":2)
Analyzing included file 'dds_ii_top_defines.vh'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":3)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":3)
Undeclared symbol 'phase_tlast_i', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":251)
Undeclared symbol 'phase_resync_i', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":252)
Undeclared symbol 'phase_inc_i', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":253)
Undeclared symbol 'phase_off_i', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":254)
Undeclared symbol 'phase_tlast_missing_o', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":255)
Undeclared symbol 'phase_tlast_unexpected_o', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":256)
Undeclared symbol 'config_valid_i', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":257)
Undeclared symbol 'config_tlast_i', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":258)
Undeclared symbol 'config_inc_i', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":259)
Undeclared symbol 'config_off_i', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":260)
Undeclared symbol 'config_tlast_missing_o', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":261)
Undeclared symbol 'config_tlast_unexpected_o', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":262)
Undeclared symbol 'phase_out_o', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":264)
Undeclared symbol 'chan_id_o', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":267)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v'
Analyzing included file 'top_define.vh'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\static_macro_define.vh'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX2478) : Non-net output port 'o_chan_id' cannot be initialized at declaration in SystemVerilog mode("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Undeclared symbol 'o_ch_config', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Undeclared symbol 'o_ch_phase', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX3801) : Parameter 'NEW_TRUNC_WIDTH' becomes localparam in '~dds_taylor_corr.dds_ii' with formal parameter declaration list("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Compiling module 'dds_ii'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":30)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX3670) : Actual bit length ** differs from formal bit length *** for port '**'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 25 for port 'i_phase_inc'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":253)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 25 for port 'i_phase_off'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":254)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 25 for port 'i_config_inc'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":259)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 25 for port 'i_config_off'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":260)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 25 for port 'o_phase_out'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":264)
WARN  (EX1998) : Net 'phase_tlast_i' does not have a driver("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":251)
WARN  (EX1998) : Net 'phase_resync_i' does not have a driver("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":252)
WARN  (EX1998) : Net 'phase_inc_i' does not have a driver("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":253)
WARN  (EX1998) : Net 'phase_off_i' does not have a driver("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":254)
WARN  (EX1998) : Net 'config_valid_i' does not have a driver("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":257)
WARN  (EX1998) : Net 'config_tlast_i' does not have a driver("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":258)
WARN  (EX1998) : Net 'config_inc_i' does not have a driver("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":259)
WARN  (EX1998) : Net 'config_off_i' does not have a driver("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":260)
NOTE  (EX0101) : Current top module is "dds_ii"
WARN  (EX0211) : The output port "o_phase_tlast_missing" of module "~dds_ii_core.dds_ii(FPGA_TYPE="GW1N",WORKMODE=2,CH_NUM=1,DELAY=6,FILENAME="cos_sin_lut.dat",OUTPUT_WIDTH=20,TRUNC_WIDTH=13,PHASE_WIDTH=25,TAYLOR_CORR="YES",PINC_TYPE="Fixed",PINC0_INIT=25'b0000101000111101011100001,POFF0_INIT=25'b0000000000000000000000000,PINC1_INIT=25'b0000000000000000000000000,POFF1_INIT=25'b0000000000000000000000000,PINC2_INIT=25'b0000000000000000000000000,POFF2_INIT=25'b0000000000000000000000000,PINC3_INIT=25'b0000000000000000000000000,POFF3_INIT=25'b0000000000000000000000000,PINC4_INIT=25'b0000000000000000000000000,POFF4_INIT=25'b0000000000000000000000000,PINC5_INIT=25'b0000000000000000000000000,POFF5_INIT=25'b0000000000000000000000000,PINC6_INIT=25'b0000000000000000000000000,POFF6_INIT=25'b0000000000000000000000000,PINC7_INIT=25'b0000000000000000000000000,POFF7_INIT=25'b0000000000000000000000000,PINC8_INIT=25'b0000000000000000000000000,POFF8_INIT=25'b0000000000000000000000000,PINC9_INIT=25'b0000000000000000000000000,POFF9_INIT=25'b0000000000000000000000000,PINCA_INIT=25'b0000000000000000000000000,POFFA_INIT=25'b0000000000000000000000000,PINCB_INIT=25'b0000000000000000000000000,POFFB_INIT=25'b0000000000000000000000000,PINCC_INIT=25'b0000000000000000000000000,POFFC_INIT=25'b0000000000000000000000000,PINCD_INIT=25'b0000000000000000000000000,POFFD_INIT=25'b0000000000000000000000000,PINCE_INIT=25'b0000000000000000000000000,POFFE_INIT=25'b0000000000000000000000000,PINCF_INIT=25'b0000000000000000000000000,POFFF_INIT=25'b0000000000000000000000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX0211) : The output port "o_phase_tlast_unexpected" of module "~dds_ii_core.dds_ii(FPGA_TYPE="GW1N",WORKMODE=2,CH_NUM=1,DELAY=6,FILENAME="cos_sin_lut.dat",OUTPUT_WIDTH=20,TRUNC_WIDTH=13,PHASE_WIDTH=25,TAYLOR_CORR="YES",PINC_TYPE="Fixed",PINC0_INIT=25'b0000101000111101011100001,POFF0_INIT=25'b0000000000000000000000000,PINC1_INIT=25'b0000000000000000000000000,POFF1_INIT=25'b0000000000000000000000000,PINC2_INIT=25'b0000000000000000000000000,POFF2_INIT=25'b0000000000000000000000000,PINC3_INIT=25'b0000000000000000000000000,POFF3_INIT=25'b0000000000000000000000000,PINC4_INIT=25'b0000000000000000000000000,POFF4_INIT=25'b0000000000000000000000000,PINC5_INIT=25'b0000000000000000000000000,POFF5_INIT=25'b0000000000000000000000000,PINC6_INIT=25'b0000000000000000000000000,POFF6_INIT=25'b0000000000000000000000000,PINC7_INIT=25'b0000000000000000000000000,POFF7_INIT=25'b0000000000000000000000000,PINC8_INIT=25'b0000000000000000000000000,POFF8_INIT=25'b0000000000000000000000000,PINC9_INIT=25'b0000000000000000000000000,POFF9_INIT=25'b0000000000000000000000000,PINCA_INIT=25'b0000000000000000000000000,POFFA_INIT=25'b0000000000000000000000000,PINCB_INIT=25'b0000000000000000000000000,POFFB_INIT=25'b0000000000000000000000000,PINCC_INIT=25'b0000000000000000000000000,POFFC_INIT=25'b0000000000000000000000000,PINCD_INIT=25'b0000000000000000000000000,POFFD_INIT=25'b0000000000000000000000000,PINCE_INIT=25'b0000000000000000000000000,POFFE_INIT=25'b0000000000000000000000000,PINCF_INIT=25'b0000000000000000000000000,POFFF_INIT=25'b0000000000000000000000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX0211) : The output port "o_config_tlast_missing" of module "~dds_ii_core.dds_ii(FPGA_TYPE="GW1N",WORKMODE=2,CH_NUM=1,DELAY=6,FILENAME="cos_sin_lut.dat",OUTPUT_WIDTH=20,TRUNC_WIDTH=13,PHASE_WIDTH=25,TAYLOR_CORR="YES",PINC_TYPE="Fixed",PINC0_INIT=25'b0000101000111101011100001,POFF0_INIT=25'b0000000000000000000000000,PINC1_INIT=25'b0000000000000000000000000,POFF1_INIT=25'b0000000000000000000000000,PINC2_INIT=25'b0000000000000000000000000,POFF2_INIT=25'b0000000000000000000000000,PINC3_INIT=25'b0000000000000000000000000,POFF3_INIT=25'b0000000000000000000000000,PINC4_INIT=25'b0000000000000000000000000,POFF4_INIT=25'b0000000000000000000000000,PINC5_INIT=25'b0000000000000000000000000,POFF5_INIT=25'b0000000000000000000000000,PINC6_INIT=25'b0000000000000000000000000,POFF6_INIT=25'b0000000000000000000000000,PINC7_INIT=25'b0000000000000000000000000,POFF7_INIT=25'b0000000000000000000000000,PINC8_INIT=25'b0000000000000000000000000,POFF8_INIT=25'b0000000000000000000000000,PINC9_INIT=25'b0000000000000000000000000,POFF9_INIT=25'b0000000000000000000000000,PINCA_INIT=25'b0000000000000000000000000,POFFA_INIT=25'b0000000000000000000000000,PINCB_INIT=25'b0000000000000000000000000,POFFB_INIT=25'b0000000000000000000000000,PINCC_INIT=25'b0000000000000000000000000,POFFC_INIT=25'b0000000000000000000000000,PINCD_INIT=25'b0000000000000000000000000,POFFD_INIT=25'b0000000000000000000000000,PINCE_INIT=25'b0000000000000000000000000,POFFE_INIT=25'b0000000000000000000000000,PINCF_INIT=25'b0000000000000000000000000,POFFF_INIT=25'b0000000000000000000000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX0211) : The output port "o_config_tlast_unexpected" of module "~dds_ii_core.dds_ii(FPGA_TYPE="GW1N",WORKMODE=2,CH_NUM=1,DELAY=6,FILENAME="cos_sin_lut.dat",OUTPUT_WIDTH=20,TRUNC_WIDTH=13,PHASE_WIDTH=25,TAYLOR_CORR="YES",PINC_TYPE="Fixed",PINC0_INIT=25'b0000101000111101011100001,POFF0_INIT=25'b0000000000000000000000000,PINC1_INIT=25'b0000000000000000000000000,POFF1_INIT=25'b0000000000000000000000000,PINC2_INIT=25'b0000000000000000000000000,POFF2_INIT=25'b0000000000000000000000000,PINC3_INIT=25'b0000000000000000000000000,POFF3_INIT=25'b0000000000000000000000000,PINC4_INIT=25'b0000000000000000000000000,POFF4_INIT=25'b0000000000000000000000000,PINC5_INIT=25'b0000000000000000000000000,POFF5_INIT=25'b0000000000000000000000000,PINC6_INIT=25'b0000000000000000000000000,POFF6_INIT=25'b0000000000000000000000000,PINC7_INIT=25'b0000000000000000000000000,POFF7_INIT=25'b0000000000000000000000000,PINC8_INIT=25'b0000000000000000000000000,POFF8_INIT=25'b0000000000000000000000000,PINC9_INIT=25'b0000000000000000000000000,POFF9_INIT=25'b0000000000000000000000000,PINCA_INIT=25'b0000000000000000000000000,POFFA_INIT=25'b0000000000000000000000000,PINCB_INIT=25'b0000000000000000000000000,POFFB_INIT=25'b0000000000000000000000000,PINCC_INIT=25'b0000000000000000000000000,POFFC_INIT=25'b0000000000000000000000000,PINCD_INIT=25'b0000000000000000000000000,POFFD_INIT=25'b0000000000000000000000000,PINCE_INIT=25'b0000000000000000000000000,POFFE_INIT=25'b0000000000000000000000000,PINCF_INIT=25'b0000000000000000000000000,POFFF_INIT=25'b0000000000000000000000000)" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input rst_n_i is unused("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":139)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\dds_ii\dds_ii.vg" completed
Generate template file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\dds_ii\dds_ii_tmp.v" completed
[100%] Generate report file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\dds_ii\dds_ii_syn.rpt.html" completed
GowinSynthesis finish
