0.7
2020.1
May 27 2020
20:09:33
D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sim_1/new/Full_Adder_TB.v,1696082721,verilog,,,,Full_Adder_TB,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sources_1/new/Full_adder.v,1696082070,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sources_1/new/HA.v,,Full_adder,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sources_1/new/HA.v,1696082170,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sources_1/new/OR.v,,HA,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sources_1/new/OR.v,1696082249,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_3/Day_3.srcs/sim_1/new/Full_Adder_TB.v,,OR,,,,,,,,
