<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__rcc_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32H5xx_LL_RCC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32H5xx_LL_RCC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/* Defines used for security configuration extension */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define RCC_SECURE_MASK         0x3BFFU</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#if !defined(UNUSED)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define UNUSED(x) ((void)(x))</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#endif </span><span class="comment">/* !UNUSED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* 32            24           16            8             0</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">   --------------------------------------------------------</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">   | Mask        | ClkSource   |  Bit       | Register    |</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">   |             |  Config     | Position   | Offset      |</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">   --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* Clock source register offset */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define CCIPR1_OFFSET   0x00UL</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define CCIPR2_OFFSET   0x04UL</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define CCIPR3_OFFSET   0x08UL</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define CCIPR4_OFFSET   0x0CUL</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define CCIPR5_OFFSET   0x10UL</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define LL_RCC_REG_SHIFT     0U</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define LL_RCC_POS_SHIFT     8U</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define LL_RCC_CONFIG_SHIFT  16U</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define LL_RCC_MASK_SHIFT    24U</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define LL_CLKSOURCE_SHIFT(__CLKSOURCE__)   (((__CLKSOURCE__) &gt;&gt; LL_RCC_POS_SHIFT   ) &amp; 0x1FUL)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define LL_CLKSOURCE_MASK(__CLKSOURCE__)   ((((__CLKSOURCE__) &gt;&gt; LL_RCC_MASK_SHIFT  ) &amp;\</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">                                             0xFFUL) &lt;&lt; LL_CLKSOURCE_SHIFT(__CLKSOURCE__))</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define LL_CLKSOURCE_CONFIG(__CLKSOURCE__) ((((__CLKSOURCE__) &gt;&gt; LL_RCC_CONFIG_SHIFT) &amp;\</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">                                             0xFFUL) &lt;&lt; LL_CLKSOURCE_SHIFT(__CLKSOURCE__))</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define LL_CLKSOURCE_REG(__CLKSOURCE__)     (((__CLKSOURCE__) &gt;&gt; LL_RCC_REG_SHIFT   ) &amp; 0xFFUL)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define LL_CLKSOURCE(__REG__, __MSK__, __POS__, __CLK__) ((uint32_t)((((__MSK__) &gt;&gt; (__POS__)) &lt;&lt; LL_RCC_MASK_SHIFT) | \</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">                                                                     (( __POS__              ) &lt;&lt; LL_RCC_POS_SHIFT)  | \</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">                                                                     (( __REG__              ) &lt;&lt; LL_RCC_REG_SHIFT)  | \</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">                                                                     (((__CLK__) &gt;&gt; (__POS__)) &lt;&lt; LL_RCC_CONFIG_SHIFT)))</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>{</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  uint32_t SYSCLK_Frequency;        </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  uint32_t HCLK_Frequency;          </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  uint32_t PCLK1_Frequency;         </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  uint32_t PCLK2_Frequency;         </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  uint32_t PCLK3_Frequency;         </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>{</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  uint32_t PLL_P_Frequency;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  uint32_t PLL_Q_Frequency;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  uint32_t PLL_R_Frequency;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>} LL_PLL_ClocksTypeDef;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define HSE_VALUE    25000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define HSI_VALUE    64000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#if !defined  (CSI_VALUE)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define CSI_VALUE    4000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#endif </span><span class="comment">/* CSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define LSE_VALUE    32768U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LSI_VALUE    32000U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#if !defined  (HSI48_VALUE)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define HSI48_VALUE  48000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#endif </span><span class="comment">/* HSI48_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#if !defined  (EXTERNAL_CLOCK_VALUE)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define EXTERNAL_CLOCK_VALUE    12288000U </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_RCC_HSI_DIV_1                   0x00000000U         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define LL_RCC_HSI_DIV_2                   RCC_CR_HSIDIV_0     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define LL_RCC_HSI_DIV_4                   RCC_CR_HSIDIV_1     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define LL_RCC_HSI_DIV_8                   RCC_CR_HSIDIV       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           0x00000000U                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_CSI           RCC_CFGR1_SW_0                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR1_SW_1                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL1         (RCC_CFGR1_SW_1 | RCC_CFGR1_SW_0)     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    0x00000000U                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_CSI    RCC_CFGR1_SWS_0                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR1_SWS_1                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL1   (RCC_CFGR1_SWS_1 | RCC_CFGR1_SWS_0)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define LL_RCC_HSE_ANALOG_TYPE               0U                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define LL_RCC_HSE_DIGITAL_TYPE              RCC_CR_HSEEXT         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_RCC_LSE_ANALOG_TYPE               0U                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define LL_RCC_LSE_DIGITAL_TYPE              RCC_BDCR_LSEEXT       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSI            0x00000000U           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSE            RCC_BDCR_LSCOSEL      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                   0x00000000U                                                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                   RCC_CFGR2_HPRE_3                                                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                  (RCC_CFGR2_HPRE_0 | RCC_CFGR2_HPRE_3)                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                  (RCC_CFGR2_HPRE_1 | RCC_CFGR2_HPRE_3)                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16                 (RCC_CFGR2_HPRE_0 | RCC_CFGR2_HPRE_1 | RCC_CFGR2_HPRE_3)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64                 (RCC_CFGR2_HPRE_2 | RCC_CFGR2_HPRE_3)                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128                (RCC_CFGR2_HPRE_0 | RCC_CFGR2_HPRE_2 | RCC_CFGR2_HPRE_3)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256                (RCC_CFGR2_HPRE_1 | RCC_CFGR2_HPRE_2 | RCC_CFGR2_HPRE_3)                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512                (RCC_CFGR2_HPRE_0 | RCC_CFGR2_HPRE_1  | RCC_CFGR2_HPRE_2 | RCC_CFGR2_HPRE_3)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define LL_RCC_APB1_DIV_1                   (0x00000000U)                                                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define LL_RCC_APB1_DIV_2                   RCC_CFGR2_PPRE1_2                                                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define LL_RCC_APB1_DIV_4                   (RCC_CFGR2_PPRE1_0 | RCC_CFGR2_PPRE1_2)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define LL_RCC_APB1_DIV_8                   (RCC_CFGR2_PPRE1_1 | RCC_CFGR2_PPRE1_2)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define LL_RCC_APB1_DIV_16                  (RCC_CFGR2_PPRE1_0 | RCC_CFGR2_PPRE1_1 | RCC_CFGR2_PPRE1_2)                   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define LL_RCC_APB2_DIV_1                    0x00000000U                                                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define LL_RCC_APB2_DIV_2                    RCC_CFGR2_PPRE2_2                                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define LL_RCC_APB2_DIV_4                    (RCC_CFGR2_PPRE2_2 | RCC_CFGR2_PPRE2_0)                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define LL_RCC_APB2_DIV_8                    (RCC_CFGR2_PPRE2_2 | RCC_CFGR2_PPRE2_1)                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define LL_RCC_APB2_DIV_16                   (RCC_CFGR2_PPRE2_2 | RCC_CFGR2_PPRE2_1 | RCC_CFGR2_PPRE2_0)                  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_RCC_APB3_DIV_1                    0x00000000U                                                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define LL_RCC_APB3_DIV_2                    RCC_CFGR2_PPRE3_2                                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define LL_RCC_APB3_DIV_4                    (RCC_CFGR2_PPRE3_2 | RCC_CFGR2_PPRE3_0)                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define LL_RCC_APB3_DIV_8                    (RCC_CFGR2_PPRE3_2 | RCC_CFGR2_PPRE3_1)                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define LL_RCC_APB3_DIV_16                   (RCC_CFGR2_PPRE3_2 | RCC_CFGR2_PPRE3_1 | RCC_CFGR2_PPRE3_0)                  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define LL_RCC_AHB1_PERIPH_DIS              RCC_CFGR2_AHB1DIS                     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define LL_RCC_AHB2_PERIPH_DIS              RCC_CFGR2_AHB2DIS                     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define LL_RCC_AHB4_PERIPH_DIS              RCC_CFGR2_AHB4DIS                     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_RCC_APB1_PERIPH_DIS              RCC_CFGR2_APB1DIS                     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define LL_RCC_APB2_PERIPH_DIS              RCC_CFGR2_APB2DIS                     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define LL_RCC_APB3_PERIPH_DIS              RCC_CFGR2_APB3DIS                     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define LL_RCC_SYSTICK_CLKSOURCE_HCLKDIV8    0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define LL_RCC_SYSTICK_CLKSOURCE_LSI         RCC_CCIPR4_SYSTICKSEL_0 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define LL_RCC_SYSTICK_CLKSOURCE_LSE         RCC_CCIPR4_SYSTICKSEL_1 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define LL_RCC_SYSWAKEUP_CLKSOURCE_HSI          0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define LL_RCC_SYSWAKEUP_CLKSOURCE_CSI          RCC_CFGR1_STOPWUCK      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define LL_RCC_KERWAKEUP_CLKSOURCE_HSI          0x00000000U              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define LL_RCC_KERWAKEUP_CLKSOURCE_CSI          RCC_CFGR1_STOPKERWUCK    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define LL_RCC_RTC_HSE_NOCLOCK             (0x00000000U)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_2               (0x00000200U)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_3               (0x00000300U)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_4               (0x00000400U)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_5               (0x00000500U)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_6               (0x00000600U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_7               (0x00000700U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_8               (0x00000800U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_9               (0x00000900U)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_10              (0x00000A00U)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_11              (0x00000B00U)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_12              (0x00000C00U)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_13              (0x00000D00U)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_14              (0x00000E00U)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_15              (0x00000F00U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_16              (0x00001000U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_17              (0x00001100U)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_18              (0x00001200U)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_19              (0x00001300U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_20              (0x00001400U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_21              (0x00001500U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_22              (0x00001600U)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_23              (0x00001700U)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_24              (0x00001800U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_25              (0x00001900U)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_26              (0x00001A00U)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_27              (0x00001B00U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_28              (0x00001C00U)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_29              (0x00001D00U)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_30              (0x00001E00U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_31              (0x00001F00U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_32              (0x00002000U)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_33              (0x00002100U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_34              (0x00002200U)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_35              (0x00002300U)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_36              (0x00002400U)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_37              (0x00002500U)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_38              (0x00002600U)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_39              (0x00002700U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_40              (0x00002800U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_41              (0x00002900U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_42              (0x00002A00U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_43              (0x00002B00U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_44              (0x00002C00U)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_45              (0x00002D00U)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_46              (0x00002E00U)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_47              (0x00002F00U)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_48              (0x00003000U)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_49              (0x00003100U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_50              (0x00003200U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_51              (0x00003300U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_52              (0x00003400U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_53              (0x00003500U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_54              (0x00003600U)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_55              (0x00003700U)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_56              (0x00003800U)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_57              (0x00003900U)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_58              (0x00003A00U)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_59              (0x00003B00U)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_60              (0x00003C00U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_61              (0x00003D00U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_62              (0x00003E00U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_63              (0x00003F00U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define LL_RCC_TIM_PRESCALER_TWICE          (uint32_t)(0x00000000U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define LL_RCC_TIM_PRESCALER_FOUR_TIMES     (uint32_t)(RCC_CFGR1_TIMPRE)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              (uint32_t)((RCC_CFGR1_MCO1SEL&gt;&gt;16U) | 0x00000000U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              (uint32_t)((RCC_CFGR1_MCO1SEL&gt;&gt;16U) | RCC_CFGR1_MCO1SEL_0)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              (uint32_t)((RCC_CFGR1_MCO1SEL&gt;&gt;16U) | RCC_CFGR1_MCO1SEL_1)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLL1Q            (uint32_t)((RCC_CFGR1_MCO1SEL&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1SEL_1|RCC_CFGR1_MCO1SEL_0)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI48            (uint32_t)((RCC_CFGR1_MCO1SEL&gt;&gt;16U) | RCC_CFGR1_MCO1SEL_2)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#define LL_RCC_MCO2SOURCE_SYSCLK           (uint32_t)((RCC_CFGR1_MCO2SEL&gt;&gt;16U) | 0x00000000U)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define LL_RCC_MCO2SOURCE_PLL2P            (uint32_t)((RCC_CFGR1_MCO2SEL&gt;&gt;16U) | RCC_CFGR1_MCO2SEL_0)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#define LL_RCC_MCO2SOURCE_HSE              (uint32_t)((RCC_CFGR1_MCO2SEL&gt;&gt;16U) | RCC_CFGR1_MCO2SEL_1)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#define LL_RCC_MCO2SOURCE_PLL1P            (uint32_t)((RCC_CFGR1_MCO2SEL&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2SEL_1|RCC_CFGR1_MCO2SEL_0)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#define LL_RCC_MCO2SOURCE_CSI              (uint32_t)((RCC_CFGR1_MCO2SEL&gt;&gt;16U) | RCC_CFGR1_MCO2SEL_2)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define LL_RCC_MCO2SOURCE_LSI              (uint32_t)((RCC_CFGR1_MCO2SEL&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2SEL_2|RCC_CFGR1_MCO2SEL_0)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) | RCC_CFGR1_MCO1PRE_0)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) | RCC_CFGR1_MCO1PRE_1)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_3                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_0 | RCC_CFGR1_MCO1PRE_1)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) | RCC_CFGR1_MCO1PRE_2)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_5                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_0 | RCC_CFGR1_MCO1PRE_2)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_6                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_1 | RCC_CFGR1_MCO1PRE_2)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_7                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_0 | RCC_CFGR1_MCO1PRE_1 | RCC_CFGR1_MCO1PRE_2)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) | RCC_CFGR1_MCO1PRE_3)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_9                  (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_0 | RCC_CFGR1_MCO1PRE_3)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_10                 (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_1 | RCC_CFGR1_MCO1PRE_3)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_11                 (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_0 | RCC_CFGR1_MCO1PRE_1 | RCC_CFGR1_MCO1PRE_3)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_12                 (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_2 | RCC_CFGR1_MCO1PRE_3)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_13                 (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_0 | RCC_CFGR1_MCO1PRE_2 | RCC_CFGR1_MCO1PRE_3)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_14                 (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">                                                      RCC_CFGR1_MCO1PRE_1 | RCC_CFGR1_MCO1PRE_2 | RCC_CFGR1_MCO1PRE_3)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_15                 (uint32_t)((RCC_CFGR1_MCO1PRE&gt;&gt;16U) | RCC_CFGR1_MCO1PRE)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_1                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) | RCC_CFGR1_MCO2PRE_0)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_2                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) | RCC_CFGR1_MCO2PRE_1)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_3                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_0 | RCC_CFGR1_MCO2PRE_1)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_4                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) | RCC_CFGR1_MCO2PRE_2)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_5                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_0 | RCC_CFGR1_MCO2PRE_2)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_6                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_1 | RCC_CFGR1_MCO2PRE_2)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_7                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_0 | RCC_CFGR1_MCO2PRE_1 | RCC_CFGR1_MCO2PRE_2)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_8                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) | RCC_CFGR1_MCO2PRE_3)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_9                  (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_0 | RCC_CFGR1_MCO2PRE_3)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_10                 (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_1 | RCC_CFGR1_MCO2PRE_3)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_11                 (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_0 | RCC_CFGR1_MCO2PRE_1 | RCC_CFGR1_MCO2PRE_3)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_12                 (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_2 | RCC_CFGR1_MCO2PRE_3)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_13                 (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_0 | RCC_CFGR1_MCO2PRE_2 | RCC_CFGR1_MCO2PRE_3)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_14                 (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) |\</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">                                                      RCC_CFGR1_MCO2PRE_1 | RCC_CFGR1_MCO2PRE_2 | RCC_CFGR1_MCO2PRE_3)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#define LL_RCC_MCO2_DIV_15                 (uint32_t)((RCC_CFGR1_MCO2PRE&gt;&gt;16U) | RCC_CFGR1_MCO2PRE)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO           0x00000000U                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA           0xFFFFFFFFU                 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE            0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE             RCC_BDCR_RTCSEL_0       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI             RCC_BDCR_RTCSEL_1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV         RCC_BDCR_RTCSEL         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART1SEL, RCC_CCIPR1_USART1SEL_Pos, 0x00000000U)                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART1SEL, RCC_CCIPR1_USART1SEL_Pos, RCC_CCIPR1_USART1SEL_0)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART1SEL, RCC_CCIPR1_USART1SEL_Pos, RCC_CCIPR1_USART1SEL_1)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART1SEL, RCC_CCIPR1_USART1SEL_Pos, RCC_CCIPR1_USART1SEL_1 | RCC_CCIPR1_USART1SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART1SEL, RCC_CCIPR1_USART1SEL_Pos, RCC_CCIPR1_USART1SEL_2)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART1SEL, RCC_CCIPR1_USART1SEL_Pos, RCC_CCIPR1_USART1SEL_2 | RCC_CCIPR1_USART1SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART2SEL, RCC_CCIPR1_USART2SEL_Pos, 0x00000000U)                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART2SEL, RCC_CCIPR1_USART2SEL_Pos, RCC_CCIPR1_USART2SEL_0)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART2SEL, RCC_CCIPR1_USART2SEL_Pos, RCC_CCIPR1_USART2SEL_1)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART2SEL, RCC_CCIPR1_USART2SEL_Pos, RCC_CCIPR1_USART2SEL_1 | RCC_CCIPR1_USART2SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART2SEL, RCC_CCIPR1_USART2SEL_Pos, RCC_CCIPR1_USART2SEL_2)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART2SEL, RCC_CCIPR1_USART2SEL_Pos, RCC_CCIPR1_USART2SEL_2 | RCC_CCIPR1_USART2SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART3SEL, RCC_CCIPR1_USART3SEL_Pos, 0x00000000U)                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART3SEL, RCC_CCIPR1_USART3SEL_Pos, RCC_CCIPR1_USART3SEL_0)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART3SEL, RCC_CCIPR1_USART3SEL_Pos, RCC_CCIPR1_USART3SEL_1)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART3SEL, RCC_CCIPR1_USART3SEL_Pos, RCC_CCIPR1_USART3SEL_1 | RCC_CCIPR1_USART3SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART3SEL, RCC_CCIPR1_USART3SEL_Pos, RCC_CCIPR1_USART3SEL_2)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART3SEL, RCC_CCIPR1_USART3SEL_Pos, RCC_CCIPR1_USART3SEL_2 | RCC_CCIPR1_USART3SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#if defined(USART6)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART6SEL, RCC_CCIPR1_USART6SEL_Pos, 0x00000000U)                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART6SEL, RCC_CCIPR1_USART6SEL_Pos, RCC_CCIPR1_USART6SEL_0)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART6SEL, RCC_CCIPR1_USART6SEL_Pos, RCC_CCIPR1_USART6SEL_1)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART6SEL, RCC_CCIPR1_USART6SEL_Pos, RCC_CCIPR1_USART6SEL_1 | RCC_CCIPR1_USART6SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART6SEL, RCC_CCIPR1_USART6SEL_Pos, RCC_CCIPR1_USART6SEL_2)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART6SEL, RCC_CCIPR1_USART6SEL_Pos, RCC_CCIPR1_USART6SEL_2 | RCC_CCIPR1_USART6SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#endif </span><span class="comment">/* USART6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#if defined(USART10)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define LL_RCC_USART10_CLKSOURCE_PCLK1      LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART10SEL, RCC_CCIPR1_USART10SEL_Pos, 0x00000000U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define LL_RCC_USART10_CLKSOURCE_PLL2Q      LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART10SEL, RCC_CCIPR1_USART10SEL_Pos, RCC_CCIPR1_USART10SEL_0)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_RCC_USART10_CLKSOURCE_PLL3Q      LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART10SEL, RCC_CCIPR1_USART10SEL_Pos, RCC_CCIPR1_USART10SEL_1)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define LL_RCC_USART10_CLKSOURCE_HSI        LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART10SEL, RCC_CCIPR1_USART10SEL_Pos, RCC_CCIPR1_USART10SEL_1 | RCC_CCIPR1_USART10SEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define LL_RCC_USART10_CLKSOURCE_CSI        LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART10SEL, RCC_CCIPR1_USART10SEL_Pos, RCC_CCIPR1_USART10SEL_2)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define LL_RCC_USART10_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART10SEL, RCC_CCIPR1_USART10SEL_Pos, RCC_CCIPR1_USART10SEL_2 | RCC_CCIPR1_USART10SEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#endif </span><span class="comment">/* USART10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#if defined(USART11)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define LL_RCC_USART11_CLKSOURCE_PCLK1      LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_USART11SEL, RCC_CCIPR2_USART11SEL_Pos, 0x00000000U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#define LL_RCC_USART11_CLKSOURCE_PLL2Q      LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_USART11SEL, RCC_CCIPR2_USART11SEL_Pos, RCC_CCIPR2_USART11SEL_0)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define LL_RCC_USART11_CLKSOURCE_PLL3Q      LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_USART11SEL, RCC_CCIPR2_USART11SEL_Pos, RCC_CCIPR2_USART11SEL_1)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define LL_RCC_USART11_CLKSOURCE_HSI        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_USART11SEL, RCC_CCIPR2_USART11SEL_Pos, RCC_CCIPR2_USART11SEL_1 | RCC_CCIPR2_USART11SEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define LL_RCC_USART11_CLKSOURCE_CSI        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_USART11SEL, RCC_CCIPR2_USART11SEL_Pos, RCC_CCIPR2_USART11SEL_2)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define LL_RCC_USART11_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_USART11SEL, RCC_CCIPR2_USART11SEL_Pos, RCC_CCIPR2_USART11SEL_2 | RCC_CCIPR2_USART11SEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#endif </span><span class="comment">/* USART11 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#if defined(UART4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART4SEL, RCC_CCIPR1_UART4SEL_Pos, 0x00000000U)                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART4SEL, RCC_CCIPR1_UART4SEL_Pos, RCC_CCIPR1_UART4SEL_0)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART4SEL, RCC_CCIPR1_UART4SEL_Pos, RCC_CCIPR1_UART4SEL_1)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART4SEL, RCC_CCIPR1_UART4SEL_Pos, RCC_CCIPR1_UART4SEL_1 | RCC_CCIPR1_UART4SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART4SEL, RCC_CCIPR1_UART4SEL_Pos, RCC_CCIPR1_UART4SEL_2)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART4SEL, RCC_CCIPR1_UART4SEL_Pos, RCC_CCIPR1_UART4SEL_2 | RCC_CCIPR1_UART4SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART5SEL, RCC_CCIPR1_UART5SEL_Pos, 0x00000000U)                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART5SEL, RCC_CCIPR1_UART5SEL_Pos, RCC_CCIPR1_UART5SEL_0)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART5SEL, RCC_CCIPR1_UART5SEL_Pos, RCC_CCIPR1_UART5SEL_1)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART5SEL, RCC_CCIPR1_UART5SEL_Pos, RCC_CCIPR1_UART5SEL_1 | RCC_CCIPR1_UART5SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART5SEL, RCC_CCIPR1_UART5SEL_Pos, RCC_CCIPR1_UART5SEL_2)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART5SEL, RCC_CCIPR1_UART5SEL_Pos, RCC_CCIPR1_UART5SEL_2 | RCC_CCIPR1_UART5SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART7SEL, RCC_CCIPR1_UART7SEL_Pos, 0x00000000U)                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART7SEL, RCC_CCIPR1_UART7SEL_Pos, RCC_CCIPR1_UART7SEL_0)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART7SEL, RCC_CCIPR1_UART7SEL_Pos, RCC_CCIPR1_UART7SEL_1)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART7SEL, RCC_CCIPR1_UART7SEL_Pos, RCC_CCIPR1_UART7SEL_1 | RCC_CCIPR1_UART7SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART7SEL, RCC_CCIPR1_UART7SEL_Pos, RCC_CCIPR1_UART7SEL_2)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART7SEL, RCC_CCIPR1_UART7SEL_Pos, RCC_CCIPR1_UART7SEL_2 | RCC_CCIPR1_UART7SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART8SEL, RCC_CCIPR1_UART8SEL_Pos, 0x00000000U)                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART8SEL, RCC_CCIPR1_UART8SEL_Pos, RCC_CCIPR1_UART8SEL_0)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART8SEL, RCC_CCIPR1_UART8SEL_Pos, RCC_CCIPR1_UART8SEL_1)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART8SEL, RCC_CCIPR1_UART8SEL_Pos, RCC_CCIPR1_UART8SEL_1 | RCC_CCIPR1_UART8SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART8SEL, RCC_CCIPR1_UART8SEL_Pos, RCC_CCIPR1_UART8SEL_2)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART8SEL, RCC_CCIPR1_UART8SEL_Pos, RCC_CCIPR1_UART8SEL_2 | RCC_CCIPR1_UART8SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define LL_RCC_UART9_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART9SEL, RCC_CCIPR1_UART9SEL_Pos, 0x00000000U)                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define LL_RCC_UART9_CLKSOURCE_PLL2Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART9SEL, RCC_CCIPR1_UART9SEL_Pos, RCC_CCIPR1_UART9SEL_0)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define LL_RCC_UART9_CLKSOURCE_PLL3Q       LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART9SEL, RCC_CCIPR1_UART9SEL_Pos, RCC_CCIPR1_UART9SEL_1)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define LL_RCC_UART9_CLKSOURCE_HSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART9SEL, RCC_CCIPR1_UART9SEL_Pos, RCC_CCIPR1_UART9SEL_1 | RCC_CCIPR1_UART9SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define LL_RCC_UART9_CLKSOURCE_CSI         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART9SEL, RCC_CCIPR1_UART9SEL_Pos, RCC_CCIPR1_UART9SEL_2)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define LL_RCC_UART9_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART9SEL, RCC_CCIPR1_UART9SEL_Pos, RCC_CCIPR1_UART9SEL_2 | RCC_CCIPR1_UART9SEL_0)          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define LL_RCC_UART12_CLKSOURCE_PCLK1      LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_UART12SEL, RCC_CCIPR2_UART12SEL_Pos, 0x00000000U)                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_RCC_UART12_CLKSOURCE_PLL2Q      LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_UART12SEL, RCC_CCIPR2_UART12SEL_Pos, RCC_CCIPR2_UART12SEL_0)                               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define LL_RCC_UART12_CLKSOURCE_PLL3Q      LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_UART12SEL, RCC_CCIPR2_UART12SEL_Pos, RCC_CCIPR2_UART12SEL_1)                               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define LL_RCC_UART12_CLKSOURCE_HSI        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_UART12SEL, RCC_CCIPR2_UART12SEL_Pos, RCC_CCIPR2_UART12SEL_1 | RCC_CCIPR2_UART12SEL_0)      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define LL_RCC_UART12_CLKSOURCE_CSI        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_UART12SEL, RCC_CCIPR2_UART12SEL_Pos, RCC_CCIPR2_UART12SEL_2)                               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_RCC_UART12_CLKSOURCE_LSE        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_UART12SEL, RCC_CCIPR2_UART12SEL_Pos, RCC_CCIPR2_UART12SEL_2 | RCC_CCIPR2_UART12SEL_0)      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PCLK3       0x00000000U                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PLL2Q       RCC_CCIPR3_LPUART1SEL_0                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PLL3Q       RCC_CCIPR3_LPUART1SEL_1                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_HSI        (RCC_CCIPR3_LPUART1SEL_0 | RCC_CCIPR3_LPUART1SEL_1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_CSI         RCC_CCIPR3_LPUART1SEL_2                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_LSE        (RCC_CCIPR3_LPUART1SEL_0 | RCC_CCIPR3_LPUART1SEL_2)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PCLK1         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIPR4_I2C1SEL_Pos, 0x00000000U)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PLL3R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIPR4_I2C1SEL_Pos, RCC_CCIPR4_I2C1SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PLL2R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIPR4_I2C1SEL_Pos, RCC_CCIPR4_I2C1SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIPR4_I2C1SEL_Pos, RCC_CCIPR4_I2C1SEL_1)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_CSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIPR4_I2C1SEL_Pos, RCC_CCIPR4_I2C1SEL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PCLK1         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIPR4_I2C2SEL_Pos, 0x00000000U)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PLL3R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIPR4_I2C2SEL_Pos, RCC_CCIPR4_I2C2SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PLL2R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIPR4_I2C2SEL_Pos, RCC_CCIPR4_I2C2SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIPR4_I2C2SEL_Pos, RCC_CCIPR4_I2C2SEL_1)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_CSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIPR4_I2C2SEL_Pos, RCC_CCIPR4_I2C2SEL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#if defined(I2C3)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PCLK3         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIPR4_I2C3SEL_Pos, 0x00000000U)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PLL3R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIPR4_I2C3SEL_Pos, RCC_CCIPR4_I2C3SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIPR4_I2C3SEL_Pos, RCC_CCIPR4_I2C3SEL_1)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_CSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIPR4_I2C3SEL_Pos, RCC_CCIPR4_I2C3SEL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">#endif </span><span class="comment">/* I2C3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#if defined(I2C4)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_PCLK3         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIPR4_I2C4SEL_Pos, 0x00000000U)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_PLL3R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIPR4_I2C4SEL_Pos, RCC_CCIPR4_I2C4SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIPR4_I2C4SEL_Pos, RCC_CCIPR4_I2C4SEL_1)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_CSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIPR4_I2C4SEL_Pos, RCC_CCIPR4_I2C4SEL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#endif </span><span class="comment">/* I2C4 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define LL_RCC_I3C1_CLKSOURCE_PCLK1         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIPR4_I3C1SEL_Pos, 0x00000000U)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define LL_RCC_I3C1_CLKSOURCE_PLL3R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIPR4_I3C1SEL_Pos, RCC_CCIPR4_I3C1SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define LL_RCC_I3C1_CLKSOURCE_PLL2R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIPR4_I3C1SEL_Pos, RCC_CCIPR4_I3C1SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define LL_RCC_I3C1_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIPR4_I3C1SEL_Pos, RCC_CCIPR4_I3C1SEL_1)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define LL_RCC_I3C1_CLKSOURCE_NONE          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIPR4_I3C1SEL_Pos, RCC_CCIPR4_I3C1SEL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#if defined(I3C2)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define LL_RCC_I3C2_CLKSOURCE_PCLK3         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIPR4_I3C2SEL_Pos, 0x00000000U)              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define LL_RCC_I3C2_CLKSOURCE_PLL3R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIPR4_I3C2SEL_Pos, RCC_CCIPR4_I3C2SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define LL_RCC_I3C2_CLKSOURCE_PLL2R         LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIPR4_I3C2SEL_Pos, RCC_CCIPR4_I3C2SEL_0)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define LL_RCC_I3C2_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIPR4_I3C2SEL_Pos, RCC_CCIPR4_I3C2SEL_1)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define LL_RCC_I3C2_CLKSOURCE_NONE          LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIPR4_I3C2SEL_Pos, RCC_CCIPR4_I3C2SEL)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#endif </span><span class="comment">/* I3C2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define LL_RCC_SPI1_CLKSOURCE_PLL1Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI1SEL, RCC_CCIPR3_SPI1SEL_Pos, 0x00000000U)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">#define LL_RCC_SPI1_CLKSOURCE_PLL2P         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI1SEL, RCC_CCIPR3_SPI1SEL_Pos, RCC_CCIPR3_SPI1SEL_0)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#define LL_RCC_SPI1_CLKSOURCE_PLL3P         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI1SEL, RCC_CCIPR3_SPI1SEL_Pos, RCC_CCIPR3_SPI1SEL_1)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#define LL_RCC_SPI1_CLKSOURCE_PIN           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI1SEL, RCC_CCIPR3_SPI1SEL_Pos, RCC_CCIPR3_SPI1SEL_1 | RCC_CCIPR3_SPI1SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define LL_RCC_SPI1_CLKSOURCE_CLKP          LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI1SEL, RCC_CCIPR3_SPI1SEL_Pos, RCC_CCIPR3_SPI1SEL_2)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define LL_RCC_SPI2_CLKSOURCE_PLL1Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI2SEL, RCC_CCIPR3_SPI2SEL_Pos, 0x00000000U)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define LL_RCC_SPI2_CLKSOURCE_PLL2P         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI2SEL, RCC_CCIPR3_SPI2SEL_Pos, RCC_CCIPR3_SPI2SEL_0)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define LL_RCC_SPI2_CLKSOURCE_PLL3P         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI2SEL, RCC_CCIPR3_SPI2SEL_Pos, RCC_CCIPR3_SPI2SEL_1)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#define LL_RCC_SPI2_CLKSOURCE_PIN           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI2SEL, RCC_CCIPR3_SPI2SEL_Pos, RCC_CCIPR3_SPI2SEL_1 | RCC_CCIPR3_SPI2SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define LL_RCC_SPI2_CLKSOURCE_CLKP          LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI2SEL, RCC_CCIPR3_SPI2SEL_Pos, RCC_CCIPR3_SPI2SEL_2)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define LL_RCC_SPI3_CLKSOURCE_PLL1Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI3SEL, RCC_CCIPR3_SPI3SEL_Pos, 0x00000000U)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define LL_RCC_SPI3_CLKSOURCE_PLL2P         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI3SEL, RCC_CCIPR3_SPI3SEL_Pos, RCC_CCIPR3_SPI3SEL_0)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define LL_RCC_SPI3_CLKSOURCE_PLL3P         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI3SEL, RCC_CCIPR3_SPI3SEL_Pos, RCC_CCIPR3_SPI3SEL_1)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_RCC_SPI3_CLKSOURCE_PIN           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI3SEL, RCC_CCIPR3_SPI3SEL_Pos, RCC_CCIPR3_SPI3SEL_1 | RCC_CCIPR3_SPI3SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define LL_RCC_SPI3_CLKSOURCE_CLKP          LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI3SEL, RCC_CCIPR3_SPI3SEL_Pos, RCC_CCIPR3_SPI3SEL_2)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#if defined(SPI4)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#define LL_RCC_SPI4_CLKSOURCE_PCLK2         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI4SEL, RCC_CCIPR3_SPI4SEL_Pos, 0x00000000U)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#define LL_RCC_SPI4_CLKSOURCE_PLL2Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI4SEL, RCC_CCIPR3_SPI4SEL_Pos, RCC_CCIPR3_SPI4SEL_0)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define LL_RCC_SPI4_CLKSOURCE_PLL3Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI4SEL, RCC_CCIPR3_SPI4SEL_Pos, RCC_CCIPR3_SPI4SEL_1)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define LL_RCC_SPI4_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI4SEL, RCC_CCIPR3_SPI4SEL_Pos, RCC_CCIPR3_SPI4SEL_1 | RCC_CCIPR3_SPI4SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define LL_RCC_SPI4_CLKSOURCE_CSI           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI4SEL, RCC_CCIPR3_SPI4SEL_Pos, RCC_CCIPR3_SPI4SEL_2)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define LL_RCC_SPI4_CLKSOURCE_HSE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI4SEL, RCC_CCIPR3_SPI4SEL_Pos, RCC_CCIPR3_SPI4SEL_2 | RCC_CCIPR3_SPI4SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#endif </span><span class="comment">/* SPI4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#if defined(SPI5)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define LL_RCC_SPI5_CLKSOURCE_PCLK3         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI5SEL, RCC_CCIPR3_SPI5SEL_Pos, 0x00000000U)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define LL_RCC_SPI5_CLKSOURCE_PLL2Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI5SEL, RCC_CCIPR3_SPI5SEL_Pos, RCC_CCIPR3_SPI5SEL_0)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define LL_RCC_SPI5_CLKSOURCE_PLL3Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI5SEL, RCC_CCIPR3_SPI5SEL_Pos, RCC_CCIPR3_SPI5SEL_1)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define LL_RCC_SPI5_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI5SEL, RCC_CCIPR3_SPI5SEL_Pos, RCC_CCIPR3_SPI5SEL_1 | RCC_CCIPR3_SPI5SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#define LL_RCC_SPI5_CLKSOURCE_CSI           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI5SEL, RCC_CCIPR3_SPI5SEL_Pos, RCC_CCIPR3_SPI5SEL_2)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define LL_RCC_SPI5_CLKSOURCE_HSE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI5SEL, RCC_CCIPR3_SPI5SEL_Pos, RCC_CCIPR3_SPI5SEL_2 | RCC_CCIPR3_SPI5SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#endif </span><span class="comment">/* SPI5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#if defined(SPI6)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define LL_RCC_SPI6_CLKSOURCE_PCLK2         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI6SEL, RCC_CCIPR3_SPI6SEL_Pos, 0x00000000U)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define LL_RCC_SPI6_CLKSOURCE_PLL2Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI6SEL, RCC_CCIPR3_SPI6SEL_Pos, RCC_CCIPR3_SPI6SEL_0)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define LL_RCC_SPI6_CLKSOURCE_PLL3Q         LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI6SEL, RCC_CCIPR3_SPI6SEL_Pos, RCC_CCIPR3_SPI6SEL_1)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define LL_RCC_SPI6_CLKSOURCE_HSI           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI6SEL, RCC_CCIPR3_SPI6SEL_Pos, RCC_CCIPR3_SPI6SEL_1 | RCC_CCIPR3_SPI6SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#define LL_RCC_SPI6_CLKSOURCE_CSI           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI6SEL, RCC_CCIPR3_SPI6SEL_Pos, RCC_CCIPR3_SPI6SEL_2)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define LL_RCC_SPI6_CLKSOURCE_HSE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI6SEL, RCC_CCIPR3_SPI6SEL_Pos, RCC_CCIPR3_SPI6SEL_2 | RCC_CCIPR3_SPI6SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#endif </span><span class="comment">/* SPI6 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK3       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM1SEL, RCC_CCIPR2_LPTIM1SEL_Pos, 0x00000000U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PLL2P       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM1SEL, RCC_CCIPR2_LPTIM1SEL_Pos, RCC_CCIPR2_LPTIM1SEL_0)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PLL3R       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM1SEL, RCC_CCIPR2_LPTIM1SEL_Pos, RCC_CCIPR2_LPTIM1SEL_1)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM1SEL, RCC_CCIPR2_LPTIM1SEL_Pos, RCC_CCIPR2_LPTIM1SEL_0 | RCC_CCIPR2_LPTIM1SEL_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM1SEL, RCC_CCIPR2_LPTIM1SEL_Pos, RCC_CCIPR2_LPTIM1SEL_2)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM1SEL, RCC_CCIPR2_LPTIM1SEL_Pos, RCC_CCIPR2_LPTIM1SEL_0 | RCC_CCIPR2_LPTIM1SEL_2)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, 0x00000000U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_PLL2P       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIPR2_LPTIM2SEL_0)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_PLL3R       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIPR2_LPTIM2SEL_1)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIPR2_LPTIM2SEL_0 | RCC_CCIPR2_LPTIM2SEL_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_LSI         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIPR2_LPTIM2SEL_2)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIPR2_LPTIM2SEL_0 | RCC_CCIPR2_LPTIM2SEL_2)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#if defined(LPTIM3)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_PCLK3       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, 0x00000000U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_PLL2P       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIPR2_LPTIM3SEL_0)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_PLL3R       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIPR2_LPTIM3SEL_1)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIPR2_LPTIM3SEL_0 | RCC_CCIPR2_LPTIM3SEL_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_LSI         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIPR2_LPTIM3SEL_2)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIPR2_LPTIM3SEL_0 | RCC_CCIPR2_LPTIM3SEL_2)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#if defined(LPTIM4)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">#define LL_RCC_LPTIM4_CLKSOURCE_PCLK3       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, 0x00000000U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">#define LL_RCC_LPTIM4_CLKSOURCE_PLL2P       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIPR2_LPTIM4SEL_0)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">#define LL_RCC_LPTIM4_CLKSOURCE_PLL3R       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIPR2_LPTIM4SEL_1)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define LL_RCC_LPTIM4_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIPR2_LPTIM4SEL_0 | RCC_CCIPR2_LPTIM4SEL_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#define LL_RCC_LPTIM4_CLKSOURCE_LSI         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIPR2_LPTIM4SEL_2)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#define LL_RCC_LPTIM4_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIPR2_LPTIM4SEL_0 | RCC_CCIPR2_LPTIM4SEL_2)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#if defined(LPTIM5)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define LL_RCC_LPTIM5_CLKSOURCE_PCLK3       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, 0x00000000U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">#define LL_RCC_LPTIM5_CLKSOURCE_PLL2P       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIPR2_LPTIM5SEL_0)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">#define LL_RCC_LPTIM5_CLKSOURCE_PLL3R       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIPR2_LPTIM5SEL_1)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">#define LL_RCC_LPTIM5_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIPR2_LPTIM5SEL_0 | RCC_CCIPR2_LPTIM5SEL_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="preprocessor">#define LL_RCC_LPTIM5_CLKSOURCE_LSI         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIPR2_LPTIM5SEL_2)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">#define LL_RCC_LPTIM5_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIPR2_LPTIM5SEL_0 | RCC_CCIPR2_LPTIM5SEL_2)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#if defined(LPTIM6)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define LL_RCC_LPTIM6_CLKSOURCE_PCLK3       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM6SEL, RCC_CCIPR2_LPTIM6SEL_Pos, 0x00000000U)                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define LL_RCC_LPTIM6_CLKSOURCE_PLL2P       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM6SEL, RCC_CCIPR2_LPTIM6SEL_Pos, RCC_CCIPR2_LPTIM6SEL_0)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define LL_RCC_LPTIM6_CLKSOURCE_PLL3R       LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM6SEL, RCC_CCIPR2_LPTIM6SEL_Pos, RCC_CCIPR2_LPTIM6SEL_1)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#define LL_RCC_LPTIM6_CLKSOURCE_LSE         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM6SEL, RCC_CCIPR2_LPTIM6SEL_Pos, RCC_CCIPR2_LPTIM6SEL_0 | RCC_CCIPR2_LPTIM6SEL_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">#define LL_RCC_LPTIM6_CLKSOURCE_LSI         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM6SEL, RCC_CCIPR2_LPTIM6SEL_Pos, RCC_CCIPR2_LPTIM6SEL_2)                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define LL_RCC_LPTIM6_CLKSOURCE_CLKP        LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM6SEL, RCC_CCIPR2_LPTIM6SEL_Pos, RCC_CCIPR2_LPTIM6SEL_0 | RCC_CCIPR2_LPTIM6SEL_2)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM6 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_HSE         0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_PLL1Q       RCC_CCIPR5_FDCANSEL_0     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_PLL2Q       RCC_CCIPR5_FDCANSEL_1     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_NONE        RCC_CCIPR5_FDCANSEL       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#if defined(SAI1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL1Q         LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI1SEL, RCC_CCIPR5_SAI1SEL_Pos, 0x00000000U)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL2P         LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI1SEL, RCC_CCIPR5_SAI1SEL_Pos, RCC_CCIPR5_SAI1SEL_0)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL3P         LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI1SEL, RCC_CCIPR5_SAI1SEL_Pos, RCC_CCIPR5_SAI1SEL_1)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN           LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI1SEL, RCC_CCIPR5_SAI1SEL_Pos, RCC_CCIPR5_SAI1SEL_1 | RCC_CCIPR5_SAI1SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_CLKP          LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI1SEL, RCC_CCIPR5_SAI1SEL_Pos, RCC_CCIPR5_SAI1SEL_2)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLL1Q         LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI2SEL, RCC_CCIPR5_SAI2SEL_Pos, 0x00000000U)                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLL2P         LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI2SEL, RCC_CCIPR5_SAI2SEL_Pos, RCC_CCIPR5_SAI2SEL_0)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLL3P         LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI2SEL, RCC_CCIPR5_SAI2SEL_Pos, RCC_CCIPR5_SAI2SEL_1)                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PIN           LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI2SEL, RCC_CCIPR5_SAI2SEL_Pos, RCC_CCIPR5_SAI2SEL_1 | RCC_CCIPR5_SAI2SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_CLKP          LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI2SEL, RCC_CCIPR5_SAI2SEL_Pos, RCC_CCIPR5_SAI2SEL_2)                         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#if defined(SDMMC1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_PLL1Q       LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_SDMMC1SEL, RCC_CCIPR4_SDMMC1SEL_Pos, 0x00000000U)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_PLL2R       LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_SDMMC1SEL, RCC_CCIPR4_SDMMC1SEL_Pos, RCC_CCIPR4_SDMMC1SEL)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#if defined(SDMMC2)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#define LL_RCC_SDMMC2_CLKSOURCE_PLL1Q       LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_SDMMC2SEL, RCC_CCIPR4_SDMMC2SEL_Pos, 0x00000000U)           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">#define LL_RCC_SDMMC2_CLKSOURCE_PLL2R       LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_SDMMC2SEL, RCC_CCIPR4_SDMMC2SEL_Pos, RCC_CCIPR4_SDMMC2SEL)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#endif </span><span class="comment">/*SDMMC2*/</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_HSI48       0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL1Q       RCC_CCIPR5_RNGSEL_0       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_LSE         RCC_CCIPR5_RNGSEL_1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_LSI         RCC_CCIPR5_RNGSEL         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#if defined(USB_DRD_FS)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_NONE        0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL1Q       RCC_CCIPR4_USBSEL_0       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL3Q       RCC_CCIPR4_USBSEL_1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_HSI48       RCC_CCIPR4_USBSEL         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#endif </span><span class="comment">/* USB_DRD_FS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define LL_RCC_ADCDAC_CLKSOURCE_HCLK       0x00000000U                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_RCC_ADCDAC_CLKSOURCE_SYSCLK     RCC_CCIPR5_ADCDACSEL_0                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define LL_RCC_ADCDAC_CLKSOURCE_PLL2R      RCC_CCIPR5_ADCDACSEL_1                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#define LL_RCC_ADCDAC_CLKSOURCE_HSE       (RCC_CCIPR5_ADCDACSEL_0 | RCC_CCIPR5_ADCDACSEL_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#define LL_RCC_ADCDAC_CLKSOURCE_HSI        RCC_CCIPR5_ADCDACSEL_2                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define LL_RCC_ADCDAC_CLKSOURCE_CSI       (RCC_CCIPR5_ADCDACSEL_0 | RCC_CCIPR5_ADCDACSEL_2)   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#define LL_RCC_DAC_LP_CLKSOURCE_LSE         0x00000000U                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define LL_RCC_DAC_LP_CLKSOURCE_LSI         RCC_CCIPR5_DACSEL                      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#if defined(CEC)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_LSE         0x00000000U                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_LSI         RCC_CCIPR5_CECSEL_0                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_CSI_DIV122  RCC_CCIPR5_CECSEL_1                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_NONE        RCC_CCIPR5_CECSEL                      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#if defined(OCTOSPI1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define LL_RCC_OSPI_CLKSOURCE_HCLK        0x00000000U                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define LL_RCC_OSPI_CLKSOURCE_PLL1Q       RCC_CCIPR4_OCTOSPISEL_0                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define LL_RCC_OSPI_CLKSOURCE_PLL2R       RCC_CCIPR4_OCTOSPISEL_1                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#define LL_RCC_OSPI_CLKSOURCE_CLKP        RCC_CCIPR4_OCTOSPISEL                    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define LL_RCC_CLKP_CLKSOURCE_HSI         0x00000000U                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#define LL_RCC_CLKP_CLKSOURCE_CSI         RCC_CCIPR5_CKERPSEL_0                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#define LL_RCC_CLKP_CLKSOURCE_HSE         RCC_CCIPR5_CKERPSEL_1                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define LL_RCC_CLKP_CLKSOURCE_NONE        RCC_CCIPR5_CKERPSEL                   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART1SEL, RCC_CCIPR1_USART1SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART2SEL, RCC_CCIPR1_USART2SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART3SEL, RCC_CCIPR1_USART3SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#if defined(USART6)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART6SEL, RCC_CCIPR1_USART6SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#endif </span><span class="comment">/* USART6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#if defined(USART10)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#define LL_RCC_USART10_CLKSOURCE         LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_USART10SEL, RCC_CCIPR1_USART10SEL_Pos, 0x00000000U)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#endif </span><span class="comment">/* USART10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#if defined(USART11)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#define LL_RCC_USART11_CLKSOURCE         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_USART11SEL, RCC_CCIPR2_USART11SEL_Pos, 0x00000000U)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">#endif </span><span class="comment">/* USART11 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span> </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#if defined(UART4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART4SEL, RCC_CCIPR1_UART4SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART5SEL, RCC_CCIPR1_UART5SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART7SEL, RCC_CCIPR1_UART7SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART8SEL, RCC_CCIPR1_UART8SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define LL_RCC_UART9_CLKSOURCE          LL_CLKSOURCE(CCIPR1_OFFSET, RCC_CCIPR1_UART9SEL, RCC_CCIPR1_UART9SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#define LL_RCC_UART12_CLKSOURCE         LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_UART12SEL, RCC_CCIPR2_UART12SEL_Pos, 0x00000000U)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#endif </span><span class="comment">/*UART4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define LL_RCC_SPI1_CLKSOURCE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI1SEL, RCC_CCIPR3_SPI1SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#define LL_RCC_SPI2_CLKSOURCE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI2SEL, RCC_CCIPR3_SPI2SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define LL_RCC_SPI3_CLKSOURCE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI3SEL, RCC_CCIPR3_SPI3SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#if defined(SPI4)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define LL_RCC_SPI4_CLKSOURCE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI4SEL, RCC_CCIPR3_SPI4SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#endif </span><span class="comment">/* SPI4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#if defined(SPI5)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define LL_RCC_SPI5_CLKSOURCE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI5SEL, RCC_CCIPR3_SPI5SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#endif </span><span class="comment">/* SPI5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#if defined(SPI6)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define LL_RCC_SPI6_CLKSOURCE           LL_CLKSOURCE(CCIPR3_OFFSET, RCC_CCIPR3_SPI6SEL, RCC_CCIPR3_SPI6SEL_Pos, 0x00000000U)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#endif </span><span class="comment">/* SPI6 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE          RCC_CCIPR3_LPUART1SEL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE             LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C1SEL, RCC_CCIPR4_I2C1SEL_Pos, 0x00000000U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE             LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C2SEL, RCC_CCIPR4_I2C2SEL_Pos, 0x00000000U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#if defined(I2C3)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE             LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C3SEL, RCC_CCIPR4_I2C3SEL_Pos, 0x00000000U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#endif </span><span class="comment">/* I2C3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#if defined(I2C4)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE             LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I2C4SEL, RCC_CCIPR4_I2C4SEL_Pos, 0x00000000U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#endif </span><span class="comment">/* I2C4 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define LL_RCC_I3C1_CLKSOURCE             LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C1SEL, RCC_CCIPR4_I3C1SEL_Pos, 0x00000000U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#if defined(I3C2)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#define LL_RCC_I3C2_CLKSOURCE             LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_I3C2SEL, RCC_CCIPR4_I3C2SEL_Pos, 0x00000000U) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#endif </span><span class="comment">/* I3C2 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE           LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM1SEL, RCC_CCIPR2_LPTIM1SEL_Pos, 0x00000000U)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE           LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, 0x00000000U)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#if defined(LPTIM3)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define LL_RCC_LPTIM3_CLKSOURCE           LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, 0x00000000U)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#if defined(LPTIM4)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#define LL_RCC_LPTIM4_CLKSOURCE           LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, 0x00000000U)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#if defined(LPTIM5)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define LL_RCC_LPTIM5_CLKSOURCE           LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, 0x00000000U)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#if defined(LPTIM6)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define LL_RCC_LPTIM6_CLKSOURCE           LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM6SEL, RCC_CCIPR2_LPTIM6SEL_Pos, 0x00000000U)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM6 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#if defined(SAI1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE             LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI1SEL, RCC_CCIPR5_SAI1SEL_Pos, 0x00000000U)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE             LL_CLKSOURCE(CCIPR5_OFFSET, RCC_CCIPR5_SAI2SEL, RCC_CCIPR5_SAI2SEL_Pos, 0x00000000U)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#if defined(SDMMC1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE            LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_SDMMC1SEL, RCC_CCIPR4_SDMMC1SEL_Pos, 0x00000000U)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#if defined(SDMMC2)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define LL_RCC_SDMMC2_CLKSOURCE            LL_CLKSOURCE(CCIPR4_OFFSET, RCC_CCIPR4_SDMMC2SEL, RCC_CCIPR4_SDMMC2SEL_Pos, 0x00000000U)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#endif </span><span class="comment">/*SDMMC2*/</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE              RCC_CCIPR5_RNGSEL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#if defined(USB_DRD_FS)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE              RCC_CCIPR4_USBSEL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#endif </span><span class="comment">/* USB_DRD_FS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define LL_RCC_ADCDAC_CLKSOURCE           RCC_CCIPR5_ADCDACSEL  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define LL_RCC_DAC_LP_CLKSOURCE     RCC_CCIPR5_DACSEL   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE             RCC_CCIPR5_CECSEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE           RCC_CCIPR5_FDCANSEL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE          RCC_CCIPR4_OCTOSPISEL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define LL_RCC_CLKP_CLKSOURCE            RCC_CCIPR5_CKERPSEL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define LL_RCC_PLL1SOURCE_NONE             0x00000000U                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#define LL_RCC_PLL1SOURCE_HSI              RCC_PLL1CFGR_PLL1SRC_0                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">#define LL_RCC_PLL1SOURCE_CSI              RCC_PLL1CFGR_PLL1SRC_1                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define LL_RCC_PLL1SOURCE_HSE              (RCC_PLL1CFGR_PLL1SRC_0 | RCC_PLL1CFGR_PLL1SRC_1) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">#define LL_RCC_PLLINPUTRANGE_1_2           0x00000000U                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">#define LL_RCC_PLLINPUTRANGE_2_4           0x00000001U                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define LL_RCC_PLLINPUTRANGE_4_8           0x00000002U                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#define LL_RCC_PLLINPUTRANGE_8_16          0x00000003U                                       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#define LL_RCC_PLLVCORANGE_WIDE            0x00000000U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define LL_RCC_PLLVCORANGE_MEDIUM          0x00000001U       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define LL_RCC_PLL2SOURCE_NONE             0x00000000U                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#define LL_RCC_PLL2SOURCE_HSI              RCC_PLL2CFGR_PLL2SRC_0                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">#define LL_RCC_PLL2SOURCE_CSI              RCC_PLL2CFGR_PLL2SRC_1                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">#define LL_RCC_PLL2SOURCE_HSE              (RCC_PLL2CFGR_PLL2SRC_0 | RCC_PLL2CFGR_PLL2SRC_1) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define LL_RCC_PLL3SOURCE_NONE             0x00000000U                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define LL_RCC_PLL3SOURCE_HSI              RCC_PLL3CFGR_PLL3SRC_0                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define LL_RCC_PLL3SOURCE_CSI              RCC_PLL3CFGR_PLL3SRC_1                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define LL_RCC_PLL3SOURCE_HSE              (RCC_PLL3CFGR_PLL3SRC_0 | RCC_PLL3CFGR_PLL3SRC_1) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">#if defined(RCC_SECCFGR_HSISEC)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define LL_RCC_ALL_SEC                     RCC_SECURE_MASK         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#define LL_RCC_ALL_NSEC                    0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define LL_RCC_HSI_SEC                     RCC_SECCFGR_HSISEC      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">#define LL_RCC_HSI_NSEC                    0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#define LL_RCC_HSE_SEC                     RCC_SECCFGR_HSESEC      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">#define LL_RCC_HSE_NSEC                    0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">#define LL_RCC_CSI_SEC                     RCC_SECCFGR_CSISEC      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">#define LL_RCC_CSI_NSEC                    0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="preprocessor">#define LL_RCC_LSI_SEC                     RCC_SECCFGR_LSISEC      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#define LL_RCC_LSI_NSEC                    0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define LL_RCC_LSE_SEC                     RCC_SECCFGR_LSESEC      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define LL_RCC_LSE_NSEC                    0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define LL_RCC_SYSCLK_SEC                  RCC_SECCFGR_SYSCLKSEC   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define LL_RCC_SYSCLK_NSEC                 0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define LL_RCC_PRESCALERS_SEC              RCC_SECCFGR_PRESCSEC    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define LL_RCC_PRESCALERS_NSEC             0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define LL_RCC_PLL1_SEC                    RCC_SECCFGR_PLL1SEC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">#define LL_RCC_PLL1_NSEC                   0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="preprocessor">#define LL_RCC_PLL2_SEC                    RCC_SECCFGR_PLL2SEC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define LL_RCC_PLL2_NSEC                   0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define LL_RCC_PLL3_SEC                    RCC_SECCFGR_PLL3SEC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">#define LL_RCC_PLL3_NSEC                   0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define LL_RCC_HSI48_SEC                   RCC_SECCFGR_HSI48SEC    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define LL_RCC_HSI48_NSEC                  0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define LL_RCC_RESET_FLAGS_SEC             RCC_SECCFGR_RMVFSEC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define LL_RCC_RESET_FLAGS_NSEC            0U                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define LL_RCC_CKPERSEL_SEC                RCC_SECCFGR_CKPERSELSEC </span><span class="preprocessor"></span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define LL_RCC_CKPERSEL_NSEC               0U                      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_SECCFGR_HSISEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define __LL_RCC_CALC_PLL1CLK_P_FREQ(__INPUTFREQ__, __PLL1M__, __PLL1N__, __PLL1P__) \</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL1M__)) * (__PLL1N__)) / (__PLL1P__))</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#define __LL_RCC_CALC_PLL1CLK_Q_FREQ(__INPUTFREQ__, __PLL1M__, __PLL1N__, __PLL1Q__) \</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL1M__)) * (__PLL1N__)) / (__PLL1Q__))</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">#define __LL_RCC_CALC_PLL1CLK_R_FREQ(__INPUTFREQ__, __PLL1M__, __PLL1N__, __PLL1R__) \</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL1M__)) * (__PLL1N__)) / (__PLL1R__))</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define __LL_RCC_CALC_PLL2CLK_P_FREQ(__INPUTFREQ__, __PLL2M__, __PLL2N__, __PLL2P__) \</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL2M__)) * (__PLL2N__)) / (__PLL2P__))</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#define __LL_RCC_CALC_PLL2CLK_Q_FREQ(__INPUTFREQ__, __PLL2M__, __PLL2N__, __PLL2Q__) \</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL2M__)) * (__PLL2N__)) / (__PLL2Q__))</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define __LL_RCC_CALC_PLL2CLK_R_FREQ(__INPUTFREQ__, __PLL2M__, __PLL2N__, __PLL2R__) \</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL2M__)) * (__PLL2N__)) / (__PLL2R__))</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define __LL_RCC_CALC_PLL3CLK_P_FREQ(__INPUTFREQ__, __PLL3M__, __PLL3N__, __PLL3P__) \</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL3M__)) * (__PLL3N__)) / (__PLL3P__))</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define __LL_RCC_CALC_PLL3CLK_Q_FREQ(__INPUTFREQ__, __PLL3M__, __PLL3N__, __PLL3Q__) \</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL3M__)) * (__PLL3N__)) / (__PLL3Q__))</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#define __LL_RCC_CALC_PLL3CLK_R_FREQ(__INPUTFREQ__, __PLL3M__, __PLL3N__, __PLL3R__) \</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">  ((((__INPUTFREQ__) /(__PLL3M__)) * (__PLL3N__)) / (__PLL3R__))</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) \</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">  ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR2_HPRE) &gt;&gt;  RCC_CFGR2_HPRE_Pos])</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) \</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">  ((__HCLKFREQ__) &gt;&gt; (APBPrescTable[((__APB1PRESCALER__) &amp; RCC_CFGR2_PPRE1) &gt;&gt;  RCC_CFGR2_PPRE1_Pos]))</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) \</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">  ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR2_PPRE2_Pos])</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK3_FREQ(__HCLKFREQ__, __APB3PRESCALER__) \</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">  ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB3PRESCALER__) &gt;&gt;  RCC_CFGR2_PPRE3_Pos])</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#define __LL_RCC_CALC_HSI_FREQ(__HSIDIV__) (HSI_VALUE &gt;&gt; ((__HSIDIV__)&gt;&gt; RCC_CR_HSIDIV_Pos))</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>{</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4512d55112b6cd7c1c4494c312c21d2a">RCC_CR_HSECSSON</a>);</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>}</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>{</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>}</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>{</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>}</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>{</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>}</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>{</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>}</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>{</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>}</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_SetExternalClockType(uint32_t HSEClockMode)</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>{</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a>, HSEClockMode);</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>}</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSE_GetExternalClockType(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>{</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a>));</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>}</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>{</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>}</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>{</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>}</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>{</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>}</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_EnableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>{</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>}</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_DisableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>{</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>}</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsEnabledInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>{</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>}</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsDividerReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>{</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>}</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_SetDivider(uint32_t Divider)</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>{</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>, Divider);</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>}</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>{</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>));</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>}</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>{</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86550d68a84739296f1bb83c17abb095">RCC_HSICFGR_HSICAL</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ae77bc58d065ba094d60197f31acc6a">RCC_HSICFGR_HSICAL_Pos</a>);</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>}</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>{</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a>, Value &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>}</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>{</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>}</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_CSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>{</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>);</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>}</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_CSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>{</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>);</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>}</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_CSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>{</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>}</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_CSI_EnableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>{</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>);</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>}</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_CSI_DisableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>{</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>);</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>}</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_CSI_IsEnabledInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>{</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>}</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_CSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>{</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSICFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe0c2caac7915b3908e99e5443b4811c">RCC_CSICFGR_CSICAL</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga507c828903cd11a4a6d2fc83034e22e5">RCC_CSICFGR_CSICAL_Pos</a>);</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>}</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_CSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>{</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSICFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a>, Value &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b9e08fe998be57d919692e3f548908c">RCC_CSICFGR_CSITRIM_Pos</a>);</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>}</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_CSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>{</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSICFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b9e08fe998be57d919692e3f548908c">RCC_CSICFGR_CSITRIM_Pos</a>);</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>}</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>{</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>);</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>}</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>{</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>);</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>}</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>{</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf176896e539add94390480346a732d1">RCC_CR_HSI48RDY</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf176896e539add94390480346a732d1">RCC_CR_HSI48RDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>}</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>{</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a>);</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>}</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>{</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>}</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>{</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>}</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>{</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>}</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>{</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>}</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>{</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>}</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_SetExternalClockType(uint32_t LSEClockMode)</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>{</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa519f87b5b72c8a0efbba8d58ddc59d">RCC_BDCR_LSEEXT</a>, LSEClockMode);</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>}</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_GetExternalClockType(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>{</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa519f87b5b72c8a0efbba8d58ddc59d">RCC_BDCR_LSEEXT</a>));</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>}</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>{</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, LSEDrive);</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>}</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_GetDriveCapability(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>{</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>));</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>}</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>{</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>);</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>}</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>{</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>);</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>}</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsCSSDetected(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>{</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>}</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>{</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fd834a1aa8d1727b9a59b0967db4c71">RCC_BDCR_LSION</a>);</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>}</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>{</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fd834a1aa8d1727b9a59b0967db4c71">RCC_BDCR_LSION</a>);</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>}</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>{</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa40306abddb8be44c7fdc5c2c12ee129">RCC_BDCR_LSIRDY</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa40306abddb8be44c7fdc5c2c12ee129">RCC_BDCR_LSIRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>}</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span> </div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span> </div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>{</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>);</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>}</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>{</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>);</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>}</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_SetSource(uint32_t Source)</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>{</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>, Source);</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>}</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSCO_GetSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>{</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>));</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>}</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(uint32_t Source)</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>{</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35af06f9dca60050f10f36393378b6e4">RCC_CFGR1_SW</a>, Source);</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>}</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>{</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77b737a19000f1d5bb08d813e71e34a8">RCC_CFGR1_SWS</a>));</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>}</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>{</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga803fe3ac8c49138692cab9d162ff2e7b">RCC_CFGR2_HPRE</a>, Prescaler);</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>}</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSystickClockSource(uint32_t SystickSource)</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>{</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaedeba3adc43d4778befef660ae0c915d">RCC_CCIPR4_SYSTICKSEL</a>, SystickSource);</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>}</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>{</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad2276ed1985589e539d4a15a2d876e60">RCC_CFGR2_PPRE1</a>, Prescaler);</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>}</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>{</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga974258409bf694cc64bdf9a056e7016b">RCC_CFGR2_PPRE2</a>, Prescaler);</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>}</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB3Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>{</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e6e73a67d43bb00556fd9eecdc416b8">RCC_CFGR2_PPRE3</a>, Prescaler);</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>}</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>{</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga803fe3ac8c49138692cab9d162ff2e7b">RCC_CFGR2_HPRE</a>));</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>}</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSystickClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>{</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaedeba3adc43d4778befef660ae0c915d">RCC_CCIPR4_SYSTICKSEL</a>));</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>}</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>{</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad2276ed1985589e539d4a15a2d876e60">RCC_CFGR2_PPRE1</a>));</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>}</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB2Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>{</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga974258409bf694cc64bdf9a056e7016b">RCC_CFGR2_PPRE2</a>));</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>}</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB3Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>{</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e6e73a67d43bb00556fd9eecdc416b8">RCC_CFGR2_PPRE3</a>));</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>}</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>{</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1d91309067db45e32549726209e4f76">RCC_CFGR1_STOPWUCK</a>, Clock);</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>}</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetClkAfterWakeFromStop(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>{</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1d91309067db45e32549726209e4f76">RCC_CFGR1_STOPWUCK</a>));</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>}</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>{</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, (MCOxSource &lt;&lt; 16U) | (MCOxPrescaler &lt;&lt; 16U), \</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>             (MCOxSource &amp; 0xFFFF0000U) | (MCOxPrescaler &amp; 0xFFFF0000U));</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>}</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span> </div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetClockSource(uint32_t ClkSource)</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>{</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>  uint32_t *pReg = (uint32_t *)((uint32_t)&amp;<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1 + LL_CLKSOURCE_REG(ClkSource));</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>}</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span> </div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>{</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>  LL_RCC_SetClockSource(USARTxSource);</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>}</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span> </div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="preprocessor">#if defined(UART4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUARTClockSource(uint32_t UARTxSource)</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>{</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>  LL_RCC_SetClockSource(UARTxSource);</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>}</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>{</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14056cdbfc9943ae7e49b495f79ae01c">RCC_CCIPR3_LPUART1SEL</a>, LPUARTxSource);</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>}</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>{</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>  LL_RCC_SetClockSource(I2CxSource);</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>}</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetI3CClockSource(uint32_t I3CxSource)</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>{</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>  LL_RCC_SetClockSource(I3CxSource);</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>}</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSPIClockSource(uint32_t SPIxSource)</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>{</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>  LL_RCC_SetClockSource(SPIxSource);</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>}</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>{</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>  LL_RCC_SetClockSource(LPTIMxSource);</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>}</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>{</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4398197a8fb1bf18b0478d9e551d147">RCC_CCIPR5_FDCANSEL</a>, FDCANxSource);</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>}</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span> </div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="preprocessor">#if defined(SAI1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSAIClockSource(uint32_t SAIxSource)</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>{</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>  LL_RCC_SetClockSource(SAIxSource);</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>}</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span> </div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="preprocessor">#if defined(SDMMC1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSDMMCClockSource(uint32_t SDMMCxSource)</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>{</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span>  LL_RCC_SetClockSource(SDMMCxSource);</div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>}</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>{</div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc849c0fb8f3f949347e0619913de303">RCC_CCIPR5_RNGSEL</a>, RNGxSource);</div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>}</div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span> </div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="preprocessor">#if defined(USB_DRD_FS)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>{</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab4ef58e85c52b0af50672a5bfb8e8e68">RCC_CCIPR4_USBSEL</a>, USBxSource);</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>}</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="preprocessor">#endif </span><span class="comment">/* USB_DRD_FS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetADCDACClockSource(uint32_t ADCDACxSource)</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>{</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92f891af972f9fab4b3d74489f239bde">RCC_CCIPR5_ADCDACSEL</a>, ADCDACxSource);</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>}</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetDACLPClockSource(uint32_t DACLPxSource)</div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>{</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga258328c2bb81475ab3043df62aea5a85">RCC_CCIPR5_DACSEL</a>, DACLPxSource);</div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span>}</div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span> </div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="preprocessor">#if defined(CEC)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetCECClockSource(uint32_t CECxSource)</div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>{</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d656260795ec1172368a567dcda54bc">RCC_CCIPR5_CECSEL</a>, CECxSource);</div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>}</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span> </div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="preprocessor">#if defined(OCTOSPI1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetOCTOSPIClockSource(uint32_t OCTOSPIxSource)</div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>{</div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c093bac935f630dbc361d2629fd58ea">RCC_CCIPR4_OCTOSPISEL</a>, OCTOSPIxSource);</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span>}</div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetCLKPClockSource(uint32_t ClkSource)</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>{</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf93a5cb24b2bdc2d9d5d8c5d69940dc2">RCC_CCIPR5_CKERPSEL</a>, ClkSource);</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>}</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span> </div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetClockSource(uint32_t Periph)</div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span>{</div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>  <span class="keyword">const</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1) + LL_CLKSOURCE_REG(Periph)));</div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>  <span class="keywordflow">return</span> (uint32_t)(Periph | (((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*pReg, LL_CLKSOURCE_MASK(Periph))) &gt;&gt; \</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>                               LL_CLKSOURCE_SHIFT(Periph)) &lt;&lt; LL_RCC_CONFIG_SHIFT));</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>}</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>{</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>  <span class="keywordflow">return</span> LL_RCC_GetClockSource(USARTx);</div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span>}</div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span> </div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="preprocessor">#if defined(UART4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)</div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>{</div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span>  <span class="keywordflow">return</span> LL_RCC_GetClockSource(UARTx);</div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span>}</div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>{</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, LPUARTx));</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>}</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>{</div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>  <span class="keywordflow">return</span> LL_RCC_GetClockSource(I2Cx);</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>}</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetI3CClockSource(uint32_t I3Cx)</div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span>{</div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>  <span class="keywordflow">return</span> LL_RCC_GetClockSource(I3Cx);</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span>}</div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSPIClockSource(uint32_t SPIx)</div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span>{</div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span>  <span class="keywordflow">return</span> LL_RCC_GetClockSource(SPIx);</div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span>}</div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span>{</div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>  <span class="keywordflow">return</span> LL_RCC_GetClockSource(LPTIMx);</div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>}</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_TIMIC_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>{</div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9196883e37b6a570db37e5e8e48159f4">RCC_CCIPR1_TIMICSEL</a>);</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span>}</div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_TIMIC_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>{</div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9196883e37b6a570db37e5e8e48159f4">RCC_CCIPR1_TIMICSEL</a>);</div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>}</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>{</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, FDCANx));</div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>}</div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span> </div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="preprocessor">#if defined(SAI1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>{</div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>  <span class="keywordflow">return</span> LL_RCC_GetClockSource(SAIx);</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>}</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span> </div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span><span class="preprocessor">#if defined(SDMMC1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSDMMCClockSource(uint32_t SDMMCx)</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>{</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span>  <span class="keywordflow">return</span> LL_RCC_GetClockSource(SDMMCx);</div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>}</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span><span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span>{</div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, RNGx));</div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>}</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span> </div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="preprocessor">#if defined(USB_DRD_FS)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span>{</div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, USBx));</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span>}</div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="preprocessor">#endif </span><span class="comment">/* USB_DRD_FS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetADCDACClockSource(uint32_t ADCDACx)</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>{</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, ADCDACx));</div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span>}</div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetDACLPClockSource(uint32_t DACLPx)</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>{</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, DACLPx));</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span>}</div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)</div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>{</div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, CECx));</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>}</div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span> </div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span><span class="preprocessor">#if defined(OCTOSPI1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetOCTOSPIClockSource(uint32_t OCTOSPIx)</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span>{</div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, OCTOSPIx));</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>}</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetCLKPClockSource(uint32_t CLKPx)</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>{</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, CLKPx));</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span>}</div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetKerWakeUpClkSource(uint32_t Source)</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span>{</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4d7c0073d2226461d2011a731c89839">RCC_CFGR1_STOPKERWUCK</a>, Source);</div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>}</div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetKerWakeUpClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span>{</div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4d7c0073d2226461d2011a731c89839">RCC_CFGR1_STOPKERWUCK</a>));</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span>}</div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(uint32_t Source)</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span>{</div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>}</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span>{</div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span>}</div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span>{</div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span>}</div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span>{</div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>}</div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span>{</div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span>}</div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>{</div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe592143e553b81e00235ea6c9b0c0b0">RCC_BDCR_VSWRST</a>);</div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span>}</div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span>{</div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe592143e553b81e00235ea6c9b0c0b0">RCC_BDCR_VSWRST</a>);</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>}</div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRTC_HSEPrescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span>{</div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02e57641137ca9a8567fb0951509ccc1">RCC_CFGR1_RTCPRE</a>, Prescaler);</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>}</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRTC_HSEPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span>{</div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02e57641137ca9a8567fb0951509ccc1">RCC_CFGR1_RTCPRE</a>));</div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span>}</div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span> </div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetTIMPrescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span>{</div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae49b1de37201b64ce6fdbe8f16611c50">RCC_CFGR1_TIMPRE</a>, Prescaler);</div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span>}</div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetTIMPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span>{</div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae49b1de37201b64ce6fdbe8f16611c50">RCC_CFGR1_TIMPRE</a>));</div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span>}</div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span>{</div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>);</div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span>}</div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span>{</div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>);</div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span>}</div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span>{</div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span>}</div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1P_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>{</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13f42bc70aa63f10be07d365f04bd4d4">RCC_PLL1CFGR_PLL1PEN</a>);</div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span>}</div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1P_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>{</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13f42bc70aa63f10be07d365f04bd4d4">RCC_PLL1CFGR_PLL1PEN</a>);</div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span>}</div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1Q_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>{</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga735bdbd95fefb43105f3b31886947f1b">RCC_PLL1CFGR_PLL1QEN</a>);</div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span>}</div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1Q_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span>{</div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga735bdbd95fefb43105f3b31886947f1b">RCC_PLL1CFGR_PLL1QEN</a>);</div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span>}</div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1R_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span>{</div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93bbe43fff7f57432907111c0135722b">RCC_PLL1CFGR_PLL1REN</a>);</div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span>}</div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1R_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span>{</div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93bbe43fff7f57432907111c0135722b">RCC_PLL1CFGR_PLL1REN</a>);</div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span>}</div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1P_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span>{</div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13f42bc70aa63f10be07d365f04bd4d4">RCC_PLL1CFGR_PLL1PEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13f42bc70aa63f10be07d365f04bd4d4">RCC_PLL1CFGR_PLL1PEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span>}</div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1Q_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span>{</div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga735bdbd95fefb43105f3b31886947f1b">RCC_PLL1CFGR_PLL1QEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga735bdbd95fefb43105f3b31886947f1b">RCC_PLL1CFGR_PLL1QEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>}</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1R_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span>{</div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93bbe43fff7f57432907111c0135722b">RCC_PLL1CFGR_PLL1REN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93bbe43fff7f57432907111c0135722b">RCC_PLL1CFGR_PLL1REN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span>}</div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_ConfigDomain_SYS(uint32_t Source, uint32_t PLL1M, uint32_t PLL1N, uint32_t PLL1P)</div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span>{</div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a>, Source | (PLL1M &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a>));</div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5e81be40168813d17dd276a95a1804c">RCC_PLL1DIVR_PLL1P</a>, \</div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span>             ((PLL1N - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabed67b3eed92c9c30c1c057204eb86b2">RCC_PLL1DIVR_PLL1N_Pos</a>) | ((PLL1P - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc283f8fbbbeb86068cc47c1fcaca55a">RCC_PLL1DIVR_PLL1P_Pos</a>));</div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span>}</div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetSource(uint32_t PLL1Source)</div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span>{</div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a>, PLL1Source);</div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span>}</div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1_GetSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span>{</div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a>));</div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span>}</div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetN(uint32_t PLL1N)</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>{</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a>, (PLL1N - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabed67b3eed92c9c30c1c057204eb86b2">RCC_PLL1DIVR_PLL1N_Pos</a>);</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>}</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1_GetN(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span>{</div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabed67b3eed92c9c30c1c057204eb86b2">RCC_PLL1DIVR_PLL1N_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span>}</div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetP(uint32_t PLL1P)</div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span>{</div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5e81be40168813d17dd276a95a1804c">RCC_PLL1DIVR_PLL1P</a>, (PLL1P - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc283f8fbbbeb86068cc47c1fcaca55a">RCC_PLL1DIVR_PLL1P_Pos</a>);</div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span>}</div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span>{</div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5e81be40168813d17dd276a95a1804c">RCC_PLL1DIVR_PLL1P</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc283f8fbbbeb86068cc47c1fcaca55a">RCC_PLL1DIVR_PLL1P_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span>}</div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span> </div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetQ(uint32_t PLL1Q)</div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span>{</div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92c12aae2e3f12df299f0c92f726c80">RCC_PLL1DIVR_PLL1Q</a>, (PLL1Q - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8f815dba7fe183e56ae5c8a2522c666">RCC_PLL1DIVR_PLL1Q_Pos</a>);</div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span>}</div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1_GetQ(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span>{</div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92c12aae2e3f12df299f0c92f726c80">RCC_PLL1DIVR_PLL1Q</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8f815dba7fe183e56ae5c8a2522c666">RCC_PLL1DIVR_PLL1Q_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span>}</div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetR(uint32_t PLL1R)</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span>{</div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace574a0fa6919a355898e1f597d49818">RCC_PLL1DIVR_PLL1R</a>, (PLL1R - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad37c14f09d533374c72b228ee4fc7fd2">RCC_PLL1DIVR_PLL1R_Pos</a>);</div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span>}</div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1_GetR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span>{</div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace574a0fa6919a355898e1f597d49818">RCC_PLL1DIVR_PLL1R</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad37c14f09d533374c72b228ee4fc7fd2">RCC_PLL1DIVR_PLL1R_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span>}</div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetM(uint32_t PLL1M)</div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span>{</div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a>, PLL1M  &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a>);</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>}</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1_GetM(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span>{</div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a>);</div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span>}</div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1FRACN_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span>{</div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a>);</div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span>}</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1FRACN_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span>{</div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span>}</div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1FRACN_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span>{</div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a>);</div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span>}</div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetFRACN(uint32_t FRACN)</div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span>{</div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0124c7ed64e5774c04cca029531b9de0">RCC_PLL1FRACR_PLL1FRACN</a>, FRACN &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60100d98519c9b0da318d157a16c98db">RCC_PLL1FRACR_PLL1FRACN_Pos</a>);</div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span>}</div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL1_GetFRACN(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span>{</div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0124c7ed64e5774c04cca029531b9de0">RCC_PLL1FRACR_PLL1FRACN</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60100d98519c9b0da318d157a16c98db">RCC_PLL1FRACR_PLL1FRACN_Pos</a>);</div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span>}</div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetVCOInputRange(uint32_t InputRange)</div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span>{</div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad0c241242054b17b52be700f74ccc6bf">RCC_PLL1CFGR_PLL1RGE</a>, InputRange &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e5fbad11a20f973cd58f3304daaeb28">RCC_PLL1CFGR_PLL1RGE_Pos</a>);</div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span>}</div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL1_SetVCOOutputRange(uint32_t VCORange)</div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span>{</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc492fb928d2361195fef9875a54aed8">RCC_PLL1CFGR_PLL1VCOSEL</a>, VCORange &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2eee21689ab42f6a17dbc00e9d3f6a72">RCC_PLL1CFGR_PLL1VCOSEL_Pos</a>);</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>}</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span>{</div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>);</div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span>}</div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span>{</div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>);</div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span>}</div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span>{</div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span>}</div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_SetSource(uint32_t PLL2Source)</div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span>{</div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd418d0fd7dc67ece93d05187adb3454">RCC_PLL2CFGR_PLL2SRC</a>, PLL2Source);</div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span>}</div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2_GetSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span>{</div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd418d0fd7dc67ece93d05187adb3454">RCC_PLL2CFGR_PLL2SRC</a>));</div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span>}</div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_SetM(uint32_t PLL2M)</div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span>{</div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga01ddb446ac8e0c3b777608463863b0f5">RCC_PLL2CFGR_PLL2M</a>, PLL2M &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2514ac8e8c392bddc43815ad10fc9cbe">RCC_PLL2CFGR_PLL2M_Pos</a>);</div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span>}</div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2_GetM(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span>{</div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga01ddb446ac8e0c3b777608463863b0f5">RCC_PLL2CFGR_PLL2M</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2514ac8e8c392bddc43815ad10fc9cbe">RCC_PLL2CFGR_PLL2M_Pos</a>);</div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span>}</div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_SetN(uint32_t PLL2N)</div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span>{</div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1994c9a50f208184fc7e459d44df1e0a">RCC_PLL2DIVR_PLL2N</a>, (PLL2N - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8638f80796d4b2450c5339bb22ab72d1">RCC_PLL2DIVR_PLL2N_Pos</a>);</div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span>}</div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2_GetN(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span>{</div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1994c9a50f208184fc7e459d44df1e0a">RCC_PLL2DIVR_PLL2N</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8638f80796d4b2450c5339bb22ab72d1">RCC_PLL2DIVR_PLL2N_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span>}</div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_SetP(uint32_t PLL2P)</div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span>{</div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9674285afadec24a7d0d37b97b4f196b">RCC_PLL2DIVR_PLL2P</a>, (PLL2P - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac95654c57d1314ed72263fb8a04d7d47">RCC_PLL2DIVR_PLL2P_Pos</a>);</div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span>}</div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span>{</div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9674285afadec24a7d0d37b97b4f196b">RCC_PLL2DIVR_PLL2P</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac95654c57d1314ed72263fb8a04d7d47">RCC_PLL2DIVR_PLL2P_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span>}</div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span> </div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_SetQ(uint32_t PLL2Q)</div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span>{</div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ade159983f24b582c412cac0b445ab9">RCC_PLL2DIVR_PLL2Q</a>, (PLL2Q - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d712f3b27780506c8ce92e6fd969577">RCC_PLL2DIVR_PLL2Q_Pos</a>);</div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span>}</div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2_GetQ(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span>{</div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ade159983f24b582c412cac0b445ab9">RCC_PLL2DIVR_PLL2Q</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d712f3b27780506c8ce92e6fd969577">RCC_PLL2DIVR_PLL2Q_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span>}</div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span>  LL_RCC_PLL2_SetR(uint32_t PLL2R)</div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span>{</div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f52fd91a98b3983d4734cb7bce520fd">RCC_PLL2DIVR_PLL2R</a>, (PLL2R - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb4079a27ebe69528954f2f5c7f72f71">RCC_PLL2DIVR_PLL2R_Pos</a>);</div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span>}</div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2_GetR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span>{</div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f52fd91a98b3983d4734cb7bce520fd">RCC_PLL2DIVR_PLL2R</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb4079a27ebe69528954f2f5c7f72f71">RCC_PLL2DIVR_PLL2R_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span>}</div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2P_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span>{</div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0167dde8bbe27204993f1b6e1e290d96">RCC_PLL2CFGR_PLL2PEN</a>);</div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span>}</div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2P_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span>{</div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0167dde8bbe27204993f1b6e1e290d96">RCC_PLL2CFGR_PLL2PEN</a>);</div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span>}</div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2Q_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span>{</div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2aafba36ad8b4acbc6112c16d885183c">RCC_PLL2CFGR_PLL2QEN</a>);</div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span>}</div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2Q_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span>{</div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2aafba36ad8b4acbc6112c16d885183c">RCC_PLL2CFGR_PLL2QEN</a>);</div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span>}</div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2R_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span>{</div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f3f8ac85f129feeb92663768c8a8ec1">RCC_PLL2CFGR_PLL2REN</a>);</div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span>}</div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2R_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span>{</div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f3f8ac85f129feeb92663768c8a8ec1">RCC_PLL2CFGR_PLL2REN</a>);</div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span>}</div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2P_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span>{</div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0167dde8bbe27204993f1b6e1e290d96">RCC_PLL2CFGR_PLL2PEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0167dde8bbe27204993f1b6e1e290d96">RCC_PLL2CFGR_PLL2PEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span>}</div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2Q_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span>{</div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2aafba36ad8b4acbc6112c16d885183c">RCC_PLL2CFGR_PLL2QEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2aafba36ad8b4acbc6112c16d885183c">RCC_PLL2CFGR_PLL2QEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span>}</div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2R_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span>{</div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f3f8ac85f129feeb92663768c8a8ec1">RCC_PLL2CFGR_PLL2REN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f3f8ac85f129feeb92663768c8a8ec1">RCC_PLL2CFGR_PLL2REN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span>}</div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2FRACN_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span>{</div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b2a18260dee970c145d0cc3208dc327">RCC_PLL2CFGR_PLL2FRACEN</a>);</div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span>}</div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2FRACN_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span>{</div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b2a18260dee970c145d0cc3208dc327">RCC_PLL2CFGR_PLL2FRACEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b2a18260dee970c145d0cc3208dc327">RCC_PLL2CFGR_PLL2FRACEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span>}</div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2FRACN_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span>{</div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b2a18260dee970c145d0cc3208dc327">RCC_PLL2CFGR_PLL2FRACEN</a>);</div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span>}</div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_SetFRACN(uint32_t FRACN)</div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span>{</div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2FRACR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae44298b40fc5d3cb9aec011878b67e">RCC_PLL2FRACR_PLL2FRACN</a>, FRACN &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74bdf4f1f893fc2a8c1942e2b01ecc4c">RCC_PLL2FRACR_PLL2FRACN_Pos</a>);</div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span>}</div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL2_GetFRACN(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span>{</div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2FRACR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae44298b40fc5d3cb9aec011878b67e">RCC_PLL2FRACR_PLL2FRACN</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74bdf4f1f893fc2a8c1942e2b01ecc4c">RCC_PLL2FRACR_PLL2FRACN_Pos</a>);</div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span>}</div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_SetVCOInputRange(uint32_t InputRange)</div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span>{</div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga229bb26c7ce841668942d8b940cfd28c">RCC_PLL2CFGR_PLL2RGE</a>, InputRange &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad369cc9eb640caca4dad66a6724c8d1b">RCC_PLL2CFGR_PLL2RGE_Pos</a>);</div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span>}</div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL2_SetVCOOutputRange(uint32_t VCORange)</div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span>{</div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf5e7b0f34790b58b0ad42709141e358">RCC_PLL2CFGR_PLL2VCOSEL</a>, VCORange &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77055e358a9ef95cea64f447c04d52fb">RCC_PLL2CFGR_PLL2VCOSEL_Pos</a>);</div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span>}</div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span> </div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span>{</div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>);</div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span>}</div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span>{</div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>);</div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span>}</div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span>{</div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span>}</div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"> 4934</span> </div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetSource(uint32_t PLLSource)</div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span>{</div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86cf1858ae75400875f1c9fa033940e5">RCC_PLL3CFGR_PLL3SRC</a>, PLLSource);</div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span>}</div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3_GetSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span>{</div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86cf1858ae75400875f1c9fa033940e5">RCC_PLL3CFGR_PLL3SRC</a>));</div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span>}</div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetN(uint32_t PLL3N)</div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span>{</div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9958e84533dc0ef74356ca85a2a6e7df">RCC_PLL3DIVR_PLL3N</a>, (PLL3N - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a29eb82d7a95384af97bbe7d736b5b5">RCC_PLL3DIVR_PLL3N_Pos</a>);</div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span>}</div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3_GetN(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span>{</div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9958e84533dc0ef74356ca85a2a6e7df">RCC_PLL3DIVR_PLL3N</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a29eb82d7a95384af97bbe7d736b5b5">RCC_PLL3DIVR_PLL3N_Pos</a>) + 1UL);</div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span>}</div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetP(uint32_t PLL3P)</div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span>{</div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9c23230843f03a9a15f992aa3dbc73d">RCC_PLL3DIVR_PLL3P</a>, (PLL3P - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga691d1cec2160cc9941473d6f2bfa87c9">RCC_PLL3DIVR_PLL3P_Pos</a>);</div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span>}</div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"> 5002</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span>{</div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9c23230843f03a9a15f992aa3dbc73d">RCC_PLL3DIVR_PLL3P</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga691d1cec2160cc9941473d6f2bfa87c9">RCC_PLL3DIVR_PLL3P_Pos</a>) + 1UL);</div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span>}</div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetQ(uint32_t PLL3Q)</div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span>{</div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28ad40485adb4e06651b7d153d533f5d">RCC_PLL3DIVR_PLL3Q</a>, (PLL3Q - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22c0bba6d585f3ce79f55f5f52081d43">RCC_PLL3DIVR_PLL3Q_Pos</a>);</div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span>}</div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3_GetQ(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span>{</div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28ad40485adb4e06651b7d153d533f5d">RCC_PLL3DIVR_PLL3Q</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22c0bba6d585f3ce79f55f5f52081d43">RCC_PLL3DIVR_PLL3Q_Pos</a>) + 1UL);</div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span>}</div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetR(uint32_t PLL3R)</div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span>{</div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f8ebf2285d227f89042644dd5263fa3">RCC_PLL3DIVR_PLL3R</a>, (PLL3R - 1UL) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa2916eebf5513367fc805457eb3c72a">RCC_PLL3DIVR_PLL3R_Pos</a>);</div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span>}</div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3_GetR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span>{</div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f8ebf2285d227f89042644dd5263fa3">RCC_PLL3DIVR_PLL3R</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa2916eebf5513367fc805457eb3c72a">RCC_PLL3DIVR_PLL3R_Pos</a>) + 1UL);</div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span>}</div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetM(uint32_t PLL3M)</div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span>{</div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga166778a4a607ef4beaaa1da967263cc1">RCC_PLL3CFGR_PLL3M</a>, PLL3M &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga562a918c796a11c834cf6eb62fe28c85">RCC_PLL3CFGR_PLL3M_Pos</a>);</div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span>}</div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3_GetM(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span>{</div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga166778a4a607ef4beaaa1da967263cc1">RCC_PLL3CFGR_PLL3M</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga562a918c796a11c834cf6eb62fe28c85">RCC_PLL3CFGR_PLL3M_Pos</a>);</div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span>}</div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3P_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span>{</div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac703942b6973e216e1998224169bb91c">RCC_PLL3CFGR_PLL3PEN</a>);</div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span>}</div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3P_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span>{</div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac703942b6973e216e1998224169bb91c">RCC_PLL3CFGR_PLL3PEN</a>);</div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span>}</div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3Q_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span>{</div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8100533b0e79bf23e4a83e4f79cbaa">RCC_PLL3CFGR_PLL3QEN</a>);</div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span>}</div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3Q_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span>{</div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8100533b0e79bf23e4a83e4f79cbaa">RCC_PLL3CFGR_PLL3QEN</a>);</div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span>}</div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3R_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span>{</div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga647cc53a6fa5b1f7e6f092cf4faca8ce">RCC_PLL3CFGR_PLL3REN</a>);</div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span>}</div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3R_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span>{</div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga647cc53a6fa5b1f7e6f092cf4faca8ce">RCC_PLL3CFGR_PLL3REN</a>);</div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span>}</div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3P_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span>{</div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac703942b6973e216e1998224169bb91c">RCC_PLL3CFGR_PLL3PEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac703942b6973e216e1998224169bb91c">RCC_PLL3CFGR_PLL3PEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"> 5145</span>}</div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3Q_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span>{</div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8100533b0e79bf23e4a83e4f79cbaa">RCC_PLL3CFGR_PLL3QEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8100533b0e79bf23e4a83e4f79cbaa">RCC_PLL3CFGR_PLL3QEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span>}</div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3R_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span>{</div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga647cc53a6fa5b1f7e6f092cf4faca8ce">RCC_PLL3CFGR_PLL3REN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga647cc53a6fa5b1f7e6f092cf4faca8ce">RCC_PLL3CFGR_PLL3REN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span>}</div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3FRACN_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span>{</div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d8f979b27bdf6be660d4acd64e41777">RCC_PLL3CFGR_PLL3FRACEN</a>);</div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span>}</div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3FRACN_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span>{</div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d8f979b27bdf6be660d4acd64e41777">RCC_PLL3CFGR_PLL3FRACEN</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d8f979b27bdf6be660d4acd64e41777">RCC_PLL3CFGR_PLL3FRACEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span>}</div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3FRACN_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span>{</div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d8f979b27bdf6be660d4acd64e41777">RCC_PLL3CFGR_PLL3FRACEN</a>);</div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span>}</div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetFRACN(uint32_t FRACN)</div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span>{</div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3FRACR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94cf06c1ff9be6ec09c522c999aa0dc8">RCC_PLL3FRACR_PLL3FRACN</a>, FRACN &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga61dcde57cc1fa76e753f228804af0ac5">RCC_PLL3FRACR_PLL3FRACN_Pos</a>);</div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span>}</div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL3_GetFRACN(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span>{</div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"> 5214</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3FRACR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94cf06c1ff9be6ec09c522c999aa0dc8">RCC_PLL3FRACR_PLL3FRACN</a>) &gt;&gt;  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga61dcde57cc1fa76e753f228804af0ac5">RCC_PLL3FRACR_PLL3FRACN_Pos</a>);</div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span>}</div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetVCOInputRange(uint32_t InputRange)</div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span>{</div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga38a9f0daf48a57cc8b8275f08b81a968">RCC_PLL3CFGR_PLL3RGE</a>, InputRange &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88fe5f49df78d6c2034ca14bdf21c51e">RCC_PLL3CFGR_PLL3RGE_Pos</a>);</div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span>}</div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL3_SetVCOOutputRange(uint32_t VCORange)</div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span>{</div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga120f07409b90883099f0e8a4b930b7fd">RCC_PLL3CFGR_PLL3VCOSEL</a>, VCORange &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga692156680167f022d1a2cba08623288c">RCC_PLL3CFGR_PLL3VCOSEL_Pos</a>);</div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span>}</div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span> </div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableSecPrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span>{</div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1bc413c2d52f99582b0ed75a5e0942b7">RCC_PRIVCFGR_SPRIV</a>);</div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span>}</div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableSecPrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span>{</div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1bc413c2d52f99582b0ed75a5e0942b7">RCC_PRIVCFGR_SPRIV</a>);</div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span>}</div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span> </div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span><span class="preprocessor">#endif </span><span class="comment">/* __ARM_FEATURE_CMSE &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span> </div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="preprocessor">#if defined(RCC_PRIVCFGR_NSPRIV)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableNSecPrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span>{</div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21d78efdb60f4e490e94dda46e002917">RCC_PRIVCFGR_NSPRIV</a>);</div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span>}</div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableNSecPrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span>{</div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21d78efdb60f4e490e94dda46e002917">RCC_PRIVCFGR_NSPRIV</a>);</div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span>}</div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledSecPrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span>{</div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1bc413c2d52f99582b0ed75a5e0942b7">RCC_PRIVCFGR_SPRIV</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1bc413c2d52f99582b0ed75a5e0942b7">RCC_PRIVCFGR_SPRIV</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span>}</div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledNSecPrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span>{</div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21d78efdb60f4e490e94dda46e002917">RCC_PRIVCFGR_NSPRIV</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21d78efdb60f4e490e94dda46e002917">RCC_PRIVCFGR_NSPRIV</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span>}</div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span> </div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span><span class="preprocessor">#else</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnablePrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span>{</div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, RCC_PRIVCFGR_PRIV);</div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span>}</div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisablePrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span>{</div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, RCC_PRIVCFGR_PRIV);</div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span>}</div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledPrivilegedMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span>{</div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PRIVCFGR, RCC_PRIVCFGR_PRIV) == RCC_PRIVCFGR_PRIV) ? 1UL : 0UL);</div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span>}</div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span> </div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_PRIVCFGR_NSPRIV */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span>{</div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a>);</div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>}</div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span>{</div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a>);</div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span>}</div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_CSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span>{</div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8907079d332ba897b7109ea9a38448f7">RCC_CICR_CSIRDYC</a>);</div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span>}</div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span>{</div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a>);</div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span>}</div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span>{</div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"> 5408</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a>);</div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"> 5409</span>}</div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span> </div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span>{</div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a>);</div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span>}</div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLL1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span>{</div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga19bd225cc9049a790fd4e3b74753a529">RCC_CICR_PLL1RDYC</a>);</div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span>}</div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span>{</div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa5cbd834ba6d9067e59c852d58b8f905">RCC_CICR_PLL2RDYC</a>);</div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span>}</div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span> </div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLL3RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span>{</div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga49b7fe740a5562605e918beb6dc7e35f">RCC_CICR_PLL3RDYC</a>);</div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span>}</div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span>{</div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga601a742b1e42c8735fb02bb4930acb20">RCC_CICR_HSECSSC</a>);</div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span>}</div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span>{</div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span>}</div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>{</div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span>}</div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"> 5483</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_CSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span>{</div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6e9469b515a53e3f214366da369fcbfe">RCC_CIFR_CSIRDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6e9469b515a53e3f214366da369fcbfe">RCC_CIFR_CSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span>}</div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span>{</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>}</div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span>{</div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span>}</div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span>{</div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span>}</div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLL1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span>{</div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5450189f0d953bee55e07c89b27d2cde">RCC_CIFR_PLL1RDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5450189f0d953bee55e07c89b27d2cde">RCC_CIFR_PLL1RDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span>}</div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span>{</div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga639976069e95fe2d22ad041ee9d756b0">RCC_CIFR_PLL2RDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga639976069e95fe2d22ad041ee9d756b0">RCC_CIFR_PLL2RDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span>}</div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"> 5542</span> </div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLL3RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span>{</div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1a0b5a919b9004e5661146dc80b2015d">RCC_CIFR_PLL3RDYF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1a0b5a919b9004e5661146dc80b2015d">RCC_CIFR_PLL3RDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span>}</div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span>{</div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1f2b625fda409265485efbe504896bc4">RCC_CIFR_HSECSSF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1f2b625fda409265485efbe504896bc4">RCC_CIFR_HSECSSF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span>}</div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span>{</div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga933f802d56d43db7d46af0278facb966">RCC_RSR_IWDGRSTF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga933f802d56d43db7d46af0278facb966">RCC_RSR_IWDGRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span>}</div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"> 5574</span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span>{</div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21942b524acfdc06001fab0f8183b183">RCC_RSR_LPWRRSTF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21942b524acfdc06001fab0f8183b183">RCC_RSR_LPWRRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span>}</div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span>{</div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29d8e71a554445b4d87e467d256ab6ff">RCC_RSR_PINRSTF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29d8e71a554445b4d87e467d256ab6ff">RCC_RSR_PINRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span>}</div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"> 5600</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span>{</div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabacc149ee995fb6ae86a77b056e36f13">RCC_RSR_SFTRSTF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabacc149ee995fb6ae86a77b056e36f13">RCC_RSR_SFTRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span>}</div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span>{</div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4e8a862c30b9a813f491b23c45b87d">RCC_RSR_WWDGRSTF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4e8a862c30b9a813f491b23c45b87d">RCC_RSR_WWDGRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span>}</div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_BORRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span>{</div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4569ac4aadba502fc660adce1314ad9d">RCC_RSR_BORRSTF</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4569ac4aadba502fc660adce1314ad9d">RCC_RSR_BORRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span>}</div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"> 5631</span>{</div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;RSR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb4c5ba1c2b4a8793405eb9019194268">RCC_RSR_RMVF</a>);</div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span>}</div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span>{</div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span>}</div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span>{</div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span>}</div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_CSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span>{</div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29f900b18cb1709925c175d87ae0731c">RCC_CIER_CSIRDYIE</a>);</div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span>}</div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"> 5672</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span>{</div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span>}</div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span>{</div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span>}</div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span>{</div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>);</div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span>}</div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLL1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span>{</div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga581f209a934f94b64f391d643f385182">RCC_CIER_PLL1RDYIE</a>);</div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span>}</div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span>{</div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52853a191bc2f6950efb9bc97cacd3ed">RCC_CIER_PLL2RDYIE</a>);</div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span>}</div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span> </div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLL3RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span>{</div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8040000565cb4c22c324696e16537c6f">RCC_CIER_PLL3RDYIE</a>);</div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span>}</div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span>{</div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"> 5742</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"> 5743</span>}</div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"> 5744</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span>{</div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span>}</div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_CSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span>{</div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"> 5762</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29f900b18cb1709925c175d87ae0731c">RCC_CIER_CSIRDYIE</a>);</div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"> 5763</span>}</div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span>{</div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span>}</div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"> 5774</span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span>{</div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span>}</div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"> 5784</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span>{</div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>);</div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span>}</div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLL1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span>{</div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga581f209a934f94b64f391d643f385182">RCC_CIER_PLL1RDYIE</a>);</div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span>}</div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span>{</div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"> 5812</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52853a191bc2f6950efb9bc97cacd3ed">RCC_CIER_PLL2RDYIE</a>);</div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span>}</div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span> </div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLL3RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span>{</div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"> 5823</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8040000565cb4c22c324696e16537c6f">RCC_CIER_PLL3RDYIE</a>);</div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"> 5824</span>}</div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span>{</div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span>}</div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span>{</div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span>}</div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_CSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"> 5853</span>{</div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29f900b18cb1709925c175d87ae0731c">RCC_CIER_CSIRDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29f900b18cb1709925c175d87ae0731c">RCC_CIER_CSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span>}</div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"> 5862</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span>{</div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"> 5864</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span>}</div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"> 5866</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"> 5873</span>{</div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span>}</div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"> 5882</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"> 5883</span>{</div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span>}</div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLL1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span>{</div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga581f209a934f94b64f391d643f385182">RCC_CIER_PLL1RDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga581f209a934f94b64f391d643f385182">RCC_CIER_PLL1RDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span>}</div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLL2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span>{</div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"> 5903</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52853a191bc2f6950efb9bc97cacd3ed">RCC_CIER_PLL2RDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52853a191bc2f6950efb9bc97cacd3ed">RCC_CIER_PLL2RDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span>}</div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span> </div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"> 5906</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLL3RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span>{</div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8040000565cb4c22c324696e16537c6f">RCC_CIER_PLL3RDYIE</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8040000565cb4c22c324696e16537c6f">RCC_CIER_PLL3RDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span>}</div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span> </div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ConfigSecure(uint32_t Configuration)</div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span>{</div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SECCFGR, Configuration);</div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span>}</div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span><span class="preprocessor">#endif </span><span class="comment">/* __ARM_FEATURE_CMSE &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span> </div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span><span class="preprocessor">#if defined(RCC_SECCFGR_HSISEC)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetConfigSecure(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span>{</div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SECCFGR, RCC_SECURE_MASK));</div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span>}</div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_SECCFGR_HSISEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span> </div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span> </div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>uint32_t    LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR);</div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span> </div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span><span class="keywordtype">void</span>        LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *pPLL_Clocks);</div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span><span class="keywordtype">void</span>        LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *pPLL_Clocks);</div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span><span class="preprocessor">#if defined(RCC_CR_PLL3ON)</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span><span class="keywordtype">void</span>        LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *pPLL_Clocks);</div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span><span class="preprocessor">#endif </span><span class="comment">/* PLL3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span><span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *pRCC_Clocks);</div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span>uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span><span class="preprocessor">#if defined(UART4)</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span>uint32_t    LL_RCC_GetUARTClockFreq(uint32_t UARTxSource);</div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span>uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span>uint32_t    LL_RCC_GetI3CClockFreq(uint32_t I3CxSource);</div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span>uint32_t    LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource);</div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span>uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);</div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span>uint32_t    LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource);</div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span><span class="preprocessor">#if defined (SAI1)</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"> 6041</span>uint32_t    LL_RCC_GetSAIClockFreq(uint32_t SAIxSource);</div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span><span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span>uint32_t    LL_RCC_GetSDMMCClockFreq(uint32_t SDMMCxSource);</div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span><span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span>uint32_t    LL_RCC_GetRNGClockFreq(uint32_t RNGxSource);</div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span><span class="preprocessor">#if defined(USB_DRD_FS)</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span>uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span><span class="preprocessor">#endif </span><span class="comment">/* USB_DRD_FS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span>uint32_t    LL_RCC_GetADCDACClockFreq(uint32_t ADCDACxSource);</div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span>uint32_t    LL_RCC_GetDACLPClockFreq(uint32_t DACLPxSource);</div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span><span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span>uint32_t    LL_RCC_GetOCTOSPIClockFreq(uint32_t OCTOSPIxSource);</div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span><span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span>uint32_t    LL_RCC_GetSPIClockFreq(uint32_t SPIxSource);</div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span>uint32_t    LL_RCC_GetCECClockFreq(uint32_t CECxSource);</div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span><span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span>uint32_t    LL_RCC_GetCLKPClockFreq(uint32_t CLKPxSource);</div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span> </div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span> </div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span><span class="preprocessor">#endif </span><span class="comment">/* defined(RCC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span> </div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"> 6081</span>}</div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"> 6082</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"> 6083</span> </div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"> 6084</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32H5xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span> </div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00139">stm32h5xx.h:140</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16896">stm32h563xx.h:16896</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0124c7ed64e5774c04cca029531b9de0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0124c7ed64e5774c04cca029531b9de0">RCC_PLL1FRACR_PLL1FRACN</a></div><div class="ttdeci">#define RCC_PLL1FRACR_PLL1FRACN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15543">stm32h563xx.h:15543</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0167dde8bbe27204993f1b6e1e290d96"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0167dde8bbe27204993f1b6e1e290d96">RCC_PLL2CFGR_PLL2PEN</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2PEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15452">stm32h563xx.h:15452</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga01ddb446ac8e0c3b777608463863b0f5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga01ddb446ac8e0c3b777608463863b0f5">RCC_PLL2CFGR_PLL2M</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2M</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15443">stm32h563xx.h:15443</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga02e57641137ca9a8567fb0951509ccc1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02e57641137ca9a8567fb0951509ccc1">RCC_CFGR1_RTCPRE</a></div><div class="ttdeci">#define RCC_CFGR1_RTCPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15290">stm32h563xx.h:15290</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga035d773e029fec439d29551774b9304a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSIRDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15723">stm32h563xx.h:15723</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0c463351fe85650ed1f8e1fc9a1ce79d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_HSIRDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15755">stm32h563xx.h:15755</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0d656260795ec1172368a567dcda54bc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d656260795ec1172368a567dcda54bc">RCC_CCIPR5_CECSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_CECSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16863">stm32h563xx.h:16863</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0d971927bd61ee8d8c607e0c93a82b27"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a></div><div class="ttdeci">#define RCC_CR_CSIRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15150">stm32h563xx.h:15150</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0f3f8ac85f129feeb92663768c8a8ec1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f3f8ac85f129feeb92663768c8a8ec1">RCC_PLL2CFGR_PLL2REN</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2REN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15458">stm32h563xx.h:15458</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0f8ebf2285d227f89042644dd5263fa3"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f8ebf2285d227f89042644dd5263fa3">RCC_PLL3DIVR_PLL3R</a></div><div class="ttdeci">#define RCC_PLL3DIVR_PLL3R</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15655">stm32h563xx.h:15655</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga120f07409b90883099f0e8a4b930b7fd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga120f07409b90883099f0e8a4b930b7fd">RCC_PLL3CFGR_PLL3VCOSEL</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3VCOSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15476">stm32h563xx.h:15476</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga13f42bc70aa63f10be07d365f04bd4d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13f42bc70aa63f10be07d365f04bd4d4">RCC_PLL1CFGR_PLL1PEN</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1PEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15416">stm32h563xx.h:15416</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga14056cdbfc9943ae7e49b495f79ae01c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14056cdbfc9943ae7e49b495f79ae01c">RCC_CCIPR3_LPUART1SEL</a></div><div class="ttdeci">#define RCC_CCIPR3_LPUART1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16779">stm32h563xx.h:16779</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1559f0774dd54852c12a02bf7b867b93"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSERDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15717">stm32h563xx.h:15717</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga166778a4a607ef4beaaa1da967263cc1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga166778a4a607ef4beaaa1da967263cc1">RCC_PLL3CFGR_PLL3M</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3M</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15479">stm32h563xx.h:15479</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1994c9a50f208184fc7e459d44df1e0a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1994c9a50f208184fc7e459d44df1e0a">RCC_PLL2DIVR_PLL2N</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2N</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15561">stm32h563xx.h:15561</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga19bd225cc9049a790fd4e3b74753a529"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga19bd225cc9049a790fd4e3b74753a529">RCC_CICR_PLL1RDYC</a></div><div class="ttdeci">#define RCC_CICR_PLL1RDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15764">stm32h563xx.h:15764</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1a0b5a919b9004e5661146dc80b2015d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1a0b5a919b9004e5661146dc80b2015d">RCC_CIFR_PLL3RDYF</a></div><div class="ttdeci">#define RCC_CIFR_PLL3RDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15738">stm32h563xx.h:15738</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1bc413c2d52f99582b0ed75a5e0942b7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1bc413c2d52f99582b0ed75a5e0942b7">RCC_PRIVCFGR_SPRIV</a></div><div class="ttdeci">#define RCC_PRIVCFGR_SPRIV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l17008">stm32h563xx.h:17008</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1f2b625fda409265485efbe504896bc4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1f2b625fda409265485efbe504896bc4">RCC_CIFR_HSECSSF</a></div><div class="ttdeci">#define RCC_CIFR_HSECSSF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15741">stm32h563xx.h:15741</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a></div><div class="ttdeci">#define RCC_CR_HSIDIV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15139">stm32h563xx.h:15139</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga210c926d535d7c2623293eeaa2d80fa2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_HSICFGR_HSITRIM_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15213">stm32h563xx.h:15213</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga21942b524acfdc06001fab0f8183b183"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21942b524acfdc06001fab0f8183b183">RCC_RSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_RSR_LPWRRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16962">stm32h563xx.h:16962</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga21d78efdb60f4e490e94dda46e002917"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21d78efdb60f4e490e94dda46e002917">RCC_PRIVCFGR_NSPRIV</a></div><div class="ttdeci">#define RCC_PRIVCFGR_NSPRIV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l17011">stm32h563xx.h:17011</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga229bb26c7ce841668942d8b940cfd28c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga229bb26c7ce841668942d8b940cfd28c">RCC_PLL2CFGR_PLL2RGE</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2RGE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15432">stm32h563xx.h:15432</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga22c0bba6d585f3ce79f55f5f52081d43"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22c0bba6d585f3ce79f55f5f52081d43">RCC_PLL3DIVR_PLL3Q_Pos</a></div><div class="ttdeci">#define RCC_PLL3DIVR_PLL3Q_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15643">stm32h563xx.h:15643</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga24fa002379ec3fd9063457f412250327"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a></div><div class="ttdeci">#define RCC_CR_PLL2RDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15186">stm32h563xx.h:15186</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga250f64c1041b823f2bd5dbbb4c54a2d5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a></div><div class="ttdeci">#define RCC_CR_PLL2ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15183">stm32h563xx.h:15183</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2514ac8e8c392bddc43815ad10fc9cbe"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2514ac8e8c392bddc43815ad10fc9cbe">RCC_PLL2CFGR_PLL2M_Pos</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2M_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15441">stm32h563xx.h:15441</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga258328c2bb81475ab3043df62aea5a85"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga258328c2bb81475ab3043df62aea5a85">RCC_CCIPR5_DACSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_DACSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16853">stm32h563xx.h:16853</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga28ad40485adb4e06651b7d153d533f5d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28ad40485adb4e06651b7d153d533f5d">RCC_PLL3DIVR_PLL3Q</a></div><div class="ttdeci">#define RCC_PLL3DIVR_PLL3Q</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15645">stm32h563xx.h:15645</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga29d8e71a554445b4d87e467d256ab6ff"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29d8e71a554445b4d87e467d256ab6ff">RCC_RSR_PINRSTF</a></div><div class="ttdeci">#define RCC_RSR_PINRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16947">stm32h563xx.h:16947</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga29f900b18cb1709925c175d87ae0731c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29f900b18cb1709925c175d87ae0731c">RCC_CIER_CSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_CSIRDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15691">stm32h563xx.h:15691</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2a29eb82d7a95384af97bbe7d736b5b5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a29eb82d7a95384af97bbe7d736b5b5">RCC_PLL3DIVR_PLL3N_Pos</a></div><div class="ttdeci">#define RCC_PLL3DIVR_PLL3N_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15621">stm32h563xx.h:15621</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2aafba36ad8b4acbc6112c16d885183c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2aafba36ad8b4acbc6112c16d885183c">RCC_PLL2CFGR_PLL2QEN</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2QEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15455">stm32h563xx.h:15455</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2b2a18260dee970c145d0cc3208dc327"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b2a18260dee970c145d0cc3208dc327">RCC_PLL2CFGR_PLL2FRACEN</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2FRACEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15437">stm32h563xx.h:15437</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2e81eaf8f995c70817eeb4bc56a91bc1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSI48RDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15729">stm32h563xx.h:15729</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2eee21689ab42f6a17dbc00e9d3f6a72"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2eee21689ab42f6a17dbc00e9d3f6a72">RCC_PLL1CFGR_PLL1VCOSEL_Pos</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1VCOSEL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15402">stm32h563xx.h:15402</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga309cd200707f6f378f1370aa6d777d4e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16913">stm32h563xx.h:16913</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga35af06f9dca60050f10f36393378b6e4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35af06f9dca60050f10f36393378b6e4">RCC_CFGR1_SW</a></div><div class="ttdeci">#define RCC_CFGR1_SW</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15269">stm32h563xx.h:15269</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga36cbfbda9151a0d8953f3460e07a95db"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a></div><div class="ttdeci">#define RCC_CR_PLL1RDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15180">stm32h563xx.h:15180</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga38a9f0daf48a57cc8b8275f08b81a968"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga38a9f0daf48a57cc8b8275f08b81a968">RCC_PLL3CFGR_PLL3RGE</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3RGE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15468">stm32h563xx.h:15468</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3d712f3b27780506c8ce92e6fd969577"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d712f3b27780506c8ce92e6fd969577">RCC_PLL2DIVR_PLL2Q_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2Q_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15581">stm32h563xx.h:15581</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3e6e73a67d43bb00556fd9eecdc416b8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e6e73a67d43bb00556fd9eecdc416b8">RCC_CFGR2_PPRE3</a></div><div class="ttdeci">#define RCC_CFGR2_PPRE3</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15364">stm32h563xx.h:15364</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3ea07157abac14618b2ac3f2e9bfa9b9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a></div><div class="ttdeci">#define RCC_CR_PLL3RDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15192">stm32h563xx.h:15192</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4142773cbc937f72e59f77ea1b8128c2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a></div><div class="ttdeci">#define RCC_HSICFGR_HSITRIM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15215">stm32h563xx.h:15215</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4512d55112b6cd7c1c4494c312c21d2a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4512d55112b6cd7c1c4494c312c21d2a">RCC_CR_HSECSSON</a></div><div class="ttdeci">#define RCC_CR_HSECSSON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15171">stm32h563xx.h:15171</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4569ac4aadba502fc660adce1314ad9d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4569ac4aadba502fc660adce1314ad9d">RCC_RSR_BORRSTF</a></div><div class="ttdeci">#define RCC_RSR_BORRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16950">stm32h563xx.h:16950</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga49b7fe740a5562605e918beb6dc7e35f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga49b7fe740a5562605e918beb6dc7e35f">RCC_CICR_PLL3RDYC</a></div><div class="ttdeci">#define RCC_CICR_PLL3RDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15770">stm32h563xx.h:15770</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4b3873e100ebe8a67fe148de1c8a9caf"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_LSIRDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15746">stm32h563xx.h:15746</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4cad9a81f5c5544f46c742ae1aa64ae2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a></div><div class="ttdeci">#define RCC_CR_PLL1ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15177">stm32h563xx.h:15177</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4f52fd91a98b3983d4734cb7bce520fd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f52fd91a98b3983d4734cb7bce520fd">RCC_PLL2DIVR_PLL2R</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2R</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15593">stm32h563xx.h:15593</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4fd834a1aa8d1727b9a59b0967db4c71"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fd834a1aa8d1727b9a59b0967db4c71">RCC_BDCR_LSION</a></div><div class="ttdeci">#define RCC_BDCR_LSION</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16936">stm32h563xx.h:16936</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga507c828903cd11a4a6d2fc83034e22e5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga507c828903cd11a4a6d2fc83034e22e5">RCC_CSICFGR_CSICAL_Pos</a></div><div class="ttdeci">#define RCC_CSICFGR_CSICAL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15242">stm32h563xx.h:15242</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga52853a191bc2f6950efb9bc97cacd3ed"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52853a191bc2f6950efb9bc97cacd3ed">RCC_CIER_PLL2RDYIE</a></div><div class="ttdeci">#define RCC_CIER_PLL2RDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15706">stm32h563xx.h:15706</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga53e576cf6ef12380199803654b9afd52"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15226">stm32h563xx.h:15226</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16902">stm32h563xx.h:16902</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5450189f0d953bee55e07c89b27d2cde"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5450189f0d953bee55e07c89b27d2cde">RCC_CIFR_PLL1RDYF</a></div><div class="ttdeci">#define RCC_CIFR_PLL1RDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15732">stm32h563xx.h:15732</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga55399cf055b6581bc74be6059cab2cf0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a></div><div class="ttdeci">#define RCC_BDCR_LSCOSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16933">stm32h563xx.h:16933</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga562a918c796a11c834cf6eb62fe28c85"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga562a918c796a11c834cf6eb62fe28c85">RCC_PLL3CFGR_PLL3M_Pos</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3M_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15477">stm32h563xx.h:15477</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga581f209a934f94b64f391d643f385182"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga581f209a934f94b64f391d643f385182">RCC_CIER_PLL1RDYIE</a></div><div class="ttdeci">#define RCC_CIER_PLL1RDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15703">stm32h563xx.h:15703</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5a4e8a862c30b9a813f491b23c45b87d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4e8a862c30b9a813f491b23c45b87d">RCC_RSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_RSR_WWDGRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16959">stm32h563xx.h:16959</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5ab791dab5d2c0e53094c7150e96eb33"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a></div><div class="ttdeci">#define RCC_CICR_LSERDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15749">stm32h563xx.h:15749</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5c093bac935f630dbc361d2629fd58ea"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c093bac935f630dbc361d2629fd58ea">RCC_CCIPR4_OCTOSPISEL</a></div><div class="ttdeci">#define RCC_CCIPR4_OCTOSPISEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16788">stm32h563xx.h:16788</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5d12419149aa1342fc0d0a79ae380c50"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSERDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15726">stm32h563xx.h:15726</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga60100d98519c9b0da318d157a16c98db"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60100d98519c9b0da318d157a16c98db">RCC_PLL1FRACR_PLL1FRACN_Pos</a></div><div class="ttdeci">#define RCC_PLL1FRACR_PLL1FRACN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15541">stm32h563xx.h:15541</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga601a742b1e42c8735fb02bb4930acb20"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga601a742b1e42c8735fb02bb4930acb20">RCC_CICR_HSECSSC</a></div><div class="ttdeci">#define RCC_CICR_HSECSSC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15773">stm32h563xx.h:15773</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga606f624d5e1fb8bece7c9db829c4718a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1FRACEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15401">stm32h563xx.h:15401</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga61dcde57cc1fa76e753f228804af0ac5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga61dcde57cc1fa76e753f228804af0ac5">RCC_PLL3FRACR_PLL3FRACN_Pos</a></div><div class="ttdeci">#define RCC_PLL3FRACR_PLL3FRACN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15665">stm32h563xx.h:15665</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga639976069e95fe2d22ad041ee9d756b0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga639976069e95fe2d22ad041ee9d756b0">RCC_CIFR_PLL2RDYF</a></div><div class="ttdeci">#define RCC_CIFR_PLL2RDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15735">stm32h563xx.h:15735</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga647cc53a6fa5b1f7e6f092cf4faca8ce"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga647cc53a6fa5b1f7e6f092cf4faca8ce">RCC_PLL3CFGR_PLL3REN</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3REN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15494">stm32h563xx.h:15494</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga691d1cec2160cc9941473d6f2bfa87c9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga691d1cec2160cc9941473d6f2bfa87c9">RCC_PLL3DIVR_PLL3P_Pos</a></div><div class="ttdeci">#define RCC_PLL3DIVR_PLL3P_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15633">stm32h563xx.h:15633</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga692156680167f022d1a2cba08623288c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga692156680167f022d1a2cba08623288c">RCC_PLL3CFGR_PLL3VCOSEL_Pos</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3VCOSEL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15474">stm32h563xx.h:15474</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6b8100533b0e79bf23e4a83e4f79cbaa"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b8100533b0e79bf23e4a83e4f79cbaa">RCC_PLL3CFGR_PLL3QEN</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3QEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15491">stm32h563xx.h:15491</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6c94d3d31335b664ca2b85830b1ecc8d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSI48RDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15700">stm32h563xx.h:15700</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga6e9469b515a53e3f214366da369fcbfe"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6e9469b515a53e3f214366da369fcbfe">RCC_CIFR_CSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_CSIRDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15720">stm32h563xx.h:15720</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7322dea74a1902218faade21090a3209"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16910">stm32h563xx.h:16910</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga734bf919eac6ea39bd9fcc6716088885"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a></div><div class="ttdeci">#define RCC_CICR_HSI48RDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15761">stm32h563xx.h:15761</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga735bdbd95fefb43105f3b31886947f1b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga735bdbd95fefb43105f3b31886947f1b">RCC_PLL1CFGR_PLL1QEN</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1QEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15419">stm32h563xx.h:15419</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03071">stm32h563xx.h:3071</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga74bdf4f1f893fc2a8c1942e2b01ecc4c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74bdf4f1f893fc2a8c1942e2b01ecc4c">RCC_PLL2FRACR_PLL2FRACN_Pos</a></div><div class="ttdeci">#define RCC_PLL2FRACR_PLL2FRACN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15603">stm32h563xx.h:15603</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga77055e358a9ef95cea64f447c04d52fb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77055e358a9ef95cea64f447c04d52fb">RCC_PLL2CFGR_PLL2VCOSEL_Pos</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2VCOSEL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15438">stm32h563xx.h:15438</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga77b737a19000f1d5bb08d813e71e34a8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77b737a19000f1d5bb08d813e71e34a8">RCC_CFGR1_SWS</a></div><div class="ttdeci">#define RCC_CFGR1_SWS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15276">stm32h563xx.h:15276</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16924">stm32h563xx.h:16924</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7a77e3588bfc97b548db842429f4f450"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSERDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15688">stm32h563xx.h:15688</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7ade159983f24b582c412cac0b445ab9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ade159983f24b582c412cac0b445ab9">RCC_PLL2DIVR_PLL2Q</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2Q</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15583">stm32h563xx.h:15583</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7d8f979b27bdf6be660d4acd64e41777"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d8f979b27bdf6be660d4acd64e41777">RCC_PLL3CFGR_PLL3FRACEN</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3FRACEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15473">stm32h563xx.h:15473</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7ded016a4d2c8fa1f96dcc4e353d8138"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15228">stm32h563xx.h:15228</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7e7f10468741ab47dc34808af0e49b2b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a></div><div class="ttdeci">#define RCC_CR_PLL3ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15189">stm32h563xx.h:15189</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga803fe3ac8c49138692cab9d162ff2e7b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga803fe3ac8c49138692cab9d162ff2e7b">RCC_CFGR2_HPRE</a></div><div class="ttdeci">#define RCC_CFGR2_HPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15339">stm32h563xx.h:15339</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8040000565cb4c22c324696e16537c6f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8040000565cb4c22c324696e16537c6f">RCC_CIER_PLL3RDYIE</a></div><div class="ttdeci">#define RCC_CIER_PLL3RDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15709">stm32h563xx.h:15709</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga841b37f161d57def8ced6cd757ab0461"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a></div><div class="ttdeci">#define RCC_CSICFGR_CSITRIM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15257">stm32h563xx.h:15257</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8638f80796d4b2450c5339bb22ab72d1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8638f80796d4b2450c5339bb22ab72d1">RCC_PLL2DIVR_PLL2N_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2N_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15559">stm32h563xx.h:15559</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga86550d68a84739296f1bb83c17abb095"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86550d68a84739296f1bb83c17abb095">RCC_HSICFGR_HSICAL</a></div><div class="ttdeci">#define RCC_HSICFGR_HSICAL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15198">stm32h563xx.h:15198</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15165">stm32h563xx.h:15165</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga86cf1858ae75400875f1c9fa033940e5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86cf1858ae75400875f1c9fa033940e5">RCC_PLL3CFGR_PLL3SRC</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3SRC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15463">stm32h563xx.h:15463</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga88fe5f49df78d6c2034ca14bdf21c51e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88fe5f49df78d6c2034ca14bdf21c51e">RCC_PLL3CFGR_PLL3RGE_Pos</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3RGE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15466">stm32h563xx.h:15466</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8907079d332ba897b7109ea9a38448f7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8907079d332ba897b7109ea9a38448f7">RCC_CICR_CSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_CSIRDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15752">stm32h563xx.h:15752</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8ae77bc58d065ba094d60197f31acc6a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ae77bc58d065ba094d60197f31acc6a">RCC_HSICFGR_HSICAL_Pos</a></div><div class="ttdeci">#define RCC_HSICFGR_HSICAL_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15196">stm32h563xx.h:15196</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9196883e37b6a570db37e5e8e48159f4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9196883e37b6a570db37e5e8e48159f4">RCC_CCIPR1_TIMICSEL</a></div><div class="ttdeci">#define RCC_CCIPR1_TIMICSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16675">stm32h563xx.h:16675</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga92f891af972f9fab4b3d74489f239bde"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92f891af972f9fab4b3d74489f239bde">RCC_CCIPR5_ADCDACSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_ADCDACSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16846">stm32h563xx.h:16846</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga933f802d56d43db7d46af0278facb966"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga933f802d56d43db7d46af0278facb966">RCC_RSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_RSR_IWDGRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16956">stm32h563xx.h:16956</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga93a9d7d137fc8b7e01af7aabc3d6d42a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a></div><div class="ttdeci">#define RCC_CICR_HSERDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15758">stm32h563xx.h:15758</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga93bbe43fff7f57432907111c0135722b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93bbe43fff7f57432907111c0135722b">RCC_PLL1CFGR_PLL1REN</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1REN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15422">stm32h563xx.h:15422</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga94cf06c1ff9be6ec09c522c999aa0dc8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94cf06c1ff9be6ec09c522c999aa0dc8">RCC_PLL3FRACR_PLL3FRACN</a></div><div class="ttdeci">#define RCC_PLL3FRACR_PLL3FRACN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15667">stm32h563xx.h:15667</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9674285afadec24a7d0d37b97b4f196b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9674285afadec24a7d0d37b97b4f196b">RCC_PLL2DIVR_PLL2P</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2P</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15573">stm32h563xx.h:15573</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga974258409bf694cc64bdf9a056e7016b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga974258409bf694cc64bdf9a056e7016b">RCC_CFGR2_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR2_PPRE2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15356">stm32h563xx.h:15356</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9958e84533dc0ef74356ca85a2a6e7df"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9958e84533dc0ef74356ca85a2a6e7df">RCC_PLL3DIVR_PLL3N</a></div><div class="ttdeci">#define RCC_PLL3DIVR_PLL3N</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15623">stm32h563xx.h:15623</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9b9e08fe998be57d919692e3f548908c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b9e08fe998be57d919692e3f548908c">RCC_CSICFGR_CSITRIM_Pos</a></div><div class="ttdeci">#define RCC_CSICFGR_CSITRIM_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15255">stm32h563xx.h:15255</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15133">stm32h563xx.h:15133</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9e5fbad11a20f973cd58f3304daaeb28"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e5fbad11a20f973cd58f3304daaeb28">RCC_PLL1CFGR_PLL1RGE_Pos</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1RGE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15394">stm32h563xx.h:15394</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa1d91309067db45e32549726209e4f76"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1d91309067db45e32549726209e4f76">RCC_CFGR1_STOPWUCK</a></div><div class="ttdeci">#define RCC_CFGR1_STOPWUCK</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15282">stm32h563xx.h:15282</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15168">stm32h563xx.h:15168</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa40306abddb8be44c7fdc5c2c12ee129"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa40306abddb8be44c7fdc5c2c12ee129">RCC_BDCR_LSIRDY</a></div><div class="ttdeci">#define RCC_BDCR_LSIRDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16939">stm32h563xx.h:16939</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa4d7c0073d2226461d2011a731c89839"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4d7c0073d2226461d2011a731c89839">RCC_CFGR1_STOPKERWUCK</a></div><div class="ttdeci">#define RCC_CFGR1_STOPKERWUCK</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15285">stm32h563xx.h:15285</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa5cbd834ba6d9067e59c852d58b8f905"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa5cbd834ba6d9067e59c852d58b8f905">RCC_CICR_PLL2RDYC</a></div><div class="ttdeci">#define RCC_CICR_PLL2RDYC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15767">stm32h563xx.h:15767</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15136">stm32h563xx.h:15136</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9e761cf5e09906a38e9c7e8e750514c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></div><div class="ttdeci">#define RCC_BDCR_LSEDRV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16905">stm32h563xx.h:16905</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa2916eebf5513367fc805457eb3c72a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa2916eebf5513367fc805457eb3c72a">RCC_PLL3DIVR_PLL3R_Pos</a></div><div class="ttdeci">#define RCC_PLL3DIVR_PLL3R_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15653">stm32h563xx.h:15653</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16899">stm32h563xx.h:16899</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab489bcd8bef87f479cdcc3802240aa0a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a></div><div class="ttdeci">#define RCC_BDCR_LSCOEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16930">stm32h563xx.h:16930</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab4ef58e85c52b0af50672a5bfb8e8e68"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab4ef58e85c52b0af50672a5bfb8e8e68">RCC_CCIPR4_USBSEL</a></div><div class="ttdeci">#define RCC_CCIPR4_USBSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16800">stm32h563xx.h:16800</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab87299e27d68d23a8ce1610ba941c590"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1M_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15405">stm32h563xx.h:15405</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabacc149ee995fb6ae86a77b056e36f13"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabacc149ee995fb6ae86a77b056e36f13">RCC_RSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_RSR_SFTRSTF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16953">stm32h563xx.h:16953</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabb9b79699cf94f812bb31b07ac3c98c7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1M</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15407">stm32h563xx.h:15407</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabc283f8fbbbeb86068cc47c1fcaca55a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc283f8fbbbeb86068cc47c1fcaca55a">RCC_PLL1DIVR_PLL1P_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1P_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15509">stm32h563xx.h:15509</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabc492fb928d2361195fef9875a54aed8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc492fb928d2361195fef9875a54aed8">RCC_PLL1CFGR_PLL1VCOSEL</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1VCOSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15404">stm32h563xx.h:15404</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabc849c0fb8f3f949347e0619913de303"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc849c0fb8f3f949347e0619913de303">RCC_CCIPR5_RNGSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_RNGSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16857">stm32h563xx.h:16857</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabe0c2caac7915b3908e99e5443b4811c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe0c2caac7915b3908e99e5443b4811c">RCC_CSICFGR_CSICAL</a></div><div class="ttdeci">#define RCC_CSICFGR_CSICAL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15244">stm32h563xx.h:15244</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16919">stm32h563xx.h:16919</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabed67b3eed92c9c30c1c057204eb86b2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabed67b3eed92c9c30c1c057204eb86b2">RCC_PLL1DIVR_PLL1N_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1N_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15497">stm32h563xx.h:15497</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac160361e00b75ce6f2b146aa28a9b1f3"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSIRDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15694">stm32h563xx.h:15694</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac703942b6973e216e1998224169bb91c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac703942b6973e216e1998224169bb91c">RCC_PLL3CFGR_PLL3PEN</a></div><div class="ttdeci">#define RCC_PLL3CFGR_PLL3PEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15488">stm32h563xx.h:15488</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac87846f04143aeef0fabf04ca6453f1a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSIRDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15685">stm32h563xx.h:15685</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac8f815dba7fe183e56ae5c8a2522c666"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8f815dba7fe183e56ae5c8a2522c666">RCC_PLL1DIVR_PLL1Q_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1Q_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15519">stm32h563xx.h:15519</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac95654c57d1314ed72263fb8a04d7d47"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac95654c57d1314ed72263fb8a04d7d47">RCC_PLL2DIVR_PLL2P_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2P_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15571">stm32h563xx.h:15571</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac9c23230843f03a9a15f992aa3dbc73d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9c23230843f03a9a15f992aa3dbc73d">RCC_PLL3DIVR_PLL3P</a></div><div class="ttdeci">#define RCC_PLL3DIVR_PLL3P</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15635">stm32h563xx.h:15635</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaca95d519a1d398b417e5ce4b3fd14c51"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a></div><div class="ttdeci">#define RCC_CR_HSI48ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15156">stm32h563xx.h:15156</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacae44298b40fc5d3cb9aec011878b67e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae44298b40fc5d3cb9aec011878b67e">RCC_PLL2FRACR_PLL2FRACN</a></div><div class="ttdeci">#define RCC_PLL2FRACR_PLL2FRACN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15605">stm32h563xx.h:15605</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacd418d0fd7dc67ece93d05187adb3454"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd418d0fd7dc67ece93d05187adb3454">RCC_PLL2CFGR_PLL2SRC</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2SRC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15427">stm32h563xx.h:15427</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gace574a0fa6919a355898e1f597d49818"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gace574a0fa6919a355898e1f597d49818">RCC_PLL1DIVR_PLL1R</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1R</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15531">stm32h563xx.h:15531</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacf5e7b0f34790b58b0ad42709141e358"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf5e7b0f34790b58b0ad42709141e358">RCC_PLL2CFGR_PLL2VCOSEL</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2VCOSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15440">stm32h563xx.h:15440</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad0c241242054b17b52be700f74ccc6bf"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad0c241242054b17b52be700f74ccc6bf">RCC_PLL1CFGR_PLL1RGE</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1RGE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15396">stm32h563xx.h:15396</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad1f597c9d40c025a6695824b5da27c13"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSIRDYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15714">stm32h563xx.h:15714</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad2276ed1985589e539d4a15a2d876e60"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad2276ed1985589e539d4a15a2d876e60">RCC_CFGR2_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR2_PPRE1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15348">stm32h563xx.h:15348</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad369cc9eb640caca4dad66a6724c8d1b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad369cc9eb640caca4dad66a6724c8d1b">RCC_PLL2CFGR_PLL2RGE_Pos</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2RGE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15430">stm32h563xx.h:15430</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad37c14f09d533374c72b228ee4fc7fd2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad37c14f09d533374c72b228ee4fc7fd2">RCC_PLL1DIVR_PLL1R_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1R_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15529">stm32h563xx.h:15529</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15162">stm32h563xx.h:15162</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadf176896e539add94390480346a732d1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf176896e539add94390480346a732d1">RCC_CR_HSI48RDY</a></div><div class="ttdeci">#define RCC_CR_HSI48RDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15159">stm32h563xx.h:15159</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae3b501eadb2c4fd9aa2a9c32502e5653"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a></div><div class="ttdeci">#define RCC_CR_CSION</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15147">stm32h563xx.h:15147</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae49b1de37201b64ce6fdbe8f16611c50"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae49b1de37201b64ce6fdbe8f16611c50">RCC_CFGR1_TIMPRE</a></div><div class="ttdeci">#define RCC_CFGR1_TIMPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15301">stm32h563xx.h:15301</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae8ae798c4e3966aabdec864c0f5eabc2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1N</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15499">stm32h563xx.h:15499</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae92c12aae2e3f12df299f0c92f726c80"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92c12aae2e3f12df299f0c92f726c80">RCC_PLL1DIVR_PLL1Q</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1Q</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15521">stm32h563xx.h:15521</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaeb0c561e89a201a4f7b3e3e2d06ef962"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSERDYIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15697">stm32h563xx.h:15697</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaeb4079a27ebe69528954f2f5c7f72f71"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb4079a27ebe69528954f2f5c7f72f71">RCC_PLL2DIVR_PLL2R_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2R_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15591">stm32h563xx.h:15591</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaedeba3adc43d4778befef660ae0c915d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaedeba3adc43d4778befef660ae0c915d">RCC_CCIPR4_SYSTICKSEL</a></div><div class="ttdeci">#define RCC_CCIPR4_SYSTICKSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16794">stm32h563xx.h:16794</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaef10a79a3f8d1ad7ef6affa51771fdff"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a></div><div class="ttdeci">#define RCC_CR_HSEEXT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15174">stm32h563xx.h:15174</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf1ce8304061c77e829afaa5f2abc4711"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a></div><div class="ttdeci">#define RCC_CR_CSIKERON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15153">stm32h563xx.h:15153</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf3fcb8d0f9b48b602b94bd55c31bdda4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a></div><div class="ttdeci">#define RCC_CR_HSIDIVF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15144">stm32h563xx.h:15144</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf4398197a8fb1bf18b0478d9e551d147"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4398197a8fb1bf18b0478d9e551d147">RCC_CCIPR5_FDCANSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_FDCANSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16869">stm32h563xx.h:16869</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15130">stm32h563xx.h:15130</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf5e81be40168813d17dd276a95a1804c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5e81be40168813d17dd276a95a1804c">RCC_PLL1DIVR_PLL1P</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1P</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15511">stm32h563xx.h:15511</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf93a5cb24b2bdc2d9d5d8c5d69940dc2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf93a5cb24b2bdc2d9d5d8c5d69940dc2">RCC_CCIPR5_CKERPSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_CKERPSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16889">stm32h563xx.h:16889</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafa519f87b5b72c8a0efbba8d58ddc59d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa519f87b5b72c8a0efbba8d58ddc59d">RCC_BDCR_LSEEXT</a></div><div class="ttdeci">#define RCC_BDCR_LSEEXT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16916">stm32h563xx.h:16916</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafb4c5ba1c2b4a8793405eb9019194268"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb4c5ba1c2b4a8793405eb9019194268">RCC_RSR_RMVF</a></div><div class="ttdeci">#define RCC_RSR_RMVF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16944">stm32h563xx.h:16944</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafd2b3b410f2d258b08357e781a95cc58"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1SRC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15391">stm32h563xx.h:15391</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafe592143e553b81e00235ea6c9b0c0b0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe592143e553b81e00235ea6c9b0c0b0">RCC_BDCR_VSWRST</a></div><div class="ttdeci">#define RCC_BDCR_VSWRST</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16927">stm32h563xx.h:16927</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__rcc_8h.html">stm32h5xx_ll_rcc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
