-- Library
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


-- Entity
entity reg_file is  
	generic (Dwidth : integer :=8;
				Awidth : integer :=2 );
	port (
		clk, wren      : in std_logic;
		wdata   		   : in std_logic_vector  (Dwidth-1 downto 0);
		waddr, raddr   : in std_logic_vector  (Awidth-1 downto 0);
		rdata          : out std_logic_vector (Dwidth-1 downto 0);
		rst, shift, d0 : in std_logic;
	);
 end entity reg_file;

--Architecture