-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "09/25/2018 20:53:28"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	reg_file_nbit_by_m IS
    PORT (
	clk : IN std_logic;
	rstb : IN std_logic;
	reg_write : IN std_logic;
	reg_read_addr : IN std_logic_vector(5 DOWNTO 0);
	reg_write_addr : IN std_logic_vector(5 DOWNTO 0);
	reg_write_data : IN std_logic_vector(31 DOWNTO 0);
	reg_read_data : OUT std_logic_vector(31 DOWNTO 0)
	);
END reg_file_nbit_by_m;

-- Design Ports Information
-- reg_read_data[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[1]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[3]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[4]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[5]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[7]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[8]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[9]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[10]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[11]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[12]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[13]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[14]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[15]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[16]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[17]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[19]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[20]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[21]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[22]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[23]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[24]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[25]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[26]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[27]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[28]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[29]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[30]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_data[31]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_addr[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_addr[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_addr[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_addr[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_addr[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_read_addr[4]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[0]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rstb	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_addr[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_addr[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_addr[2]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_addr[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_addr[3]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_addr[4]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[2]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[4]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[5]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[6]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[7]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[10]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[11]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[12]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[13]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[14]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[15]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[16]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[17]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[18]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[19]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[20]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[21]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[22]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[23]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[24]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[25]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[26]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[27]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[28]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[29]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[30]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_write_data[31]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF reg_file_nbit_by_m IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rstb : std_logic;
SIGNAL ww_reg_write : std_logic;
SIGNAL ww_reg_read_addr : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_reg_write_addr : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_reg_write_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_reg_read_data : std_logic_vector(31 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rstb~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \reg_read_data[0]~output_o\ : std_logic;
SIGNAL \reg_read_data[1]~output_o\ : std_logic;
SIGNAL \reg_read_data[2]~output_o\ : std_logic;
SIGNAL \reg_read_data[3]~output_o\ : std_logic;
SIGNAL \reg_read_data[4]~output_o\ : std_logic;
SIGNAL \reg_read_data[5]~output_o\ : std_logic;
SIGNAL \reg_read_data[6]~output_o\ : std_logic;
SIGNAL \reg_read_data[7]~output_o\ : std_logic;
SIGNAL \reg_read_data[8]~output_o\ : std_logic;
SIGNAL \reg_read_data[9]~output_o\ : std_logic;
SIGNAL \reg_read_data[10]~output_o\ : std_logic;
SIGNAL \reg_read_data[11]~output_o\ : std_logic;
SIGNAL \reg_read_data[12]~output_o\ : std_logic;
SIGNAL \reg_read_data[13]~output_o\ : std_logic;
SIGNAL \reg_read_data[14]~output_o\ : std_logic;
SIGNAL \reg_read_data[15]~output_o\ : std_logic;
SIGNAL \reg_read_data[16]~output_o\ : std_logic;
SIGNAL \reg_read_data[17]~output_o\ : std_logic;
SIGNAL \reg_read_data[18]~output_o\ : std_logic;
SIGNAL \reg_read_data[19]~output_o\ : std_logic;
SIGNAL \reg_read_data[20]~output_o\ : std_logic;
SIGNAL \reg_read_data[21]~output_o\ : std_logic;
SIGNAL \reg_read_data[22]~output_o\ : std_logic;
SIGNAL \reg_read_data[23]~output_o\ : std_logic;
SIGNAL \reg_read_data[24]~output_o\ : std_logic;
SIGNAL \reg_read_data[25]~output_o\ : std_logic;
SIGNAL \reg_read_data[26]~output_o\ : std_logic;
SIGNAL \reg_read_data[27]~output_o\ : std_logic;
SIGNAL \reg_read_data[28]~output_o\ : std_logic;
SIGNAL \reg_read_data[29]~output_o\ : std_logic;
SIGNAL \reg_read_data[30]~output_o\ : std_logic;
SIGNAL \reg_read_data[31]~output_o\ : std_logic;
SIGNAL \reg_read_addr[4]~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \reg_write_data[0]~input_o\ : std_logic;
SIGNAL \rstb~input_o\ : std_logic;
SIGNAL \rstb~inputclkctrl_outclk\ : std_logic;
SIGNAL \reg_write_addr[4]~input_o\ : std_logic;
SIGNAL \reg_write_addr[3]~input_o\ : std_logic;
SIGNAL \reg_write_addr[5]~input_o\ : std_logic;
SIGNAL \reg_write_addr[1]~input_o\ : std_logic;
SIGNAL \reg_write~input_o\ : std_logic;
SIGNAL \reg_write_addr[2]~input_o\ : std_logic;
SIGNAL \reg_write_addr[0]~input_o\ : std_logic;
SIGNAL \Decoder0~2_combout\ : std_logic;
SIGNAL \Decoder0~48_combout\ : std_logic;
SIGNAL \reg_file[1][0]~q\ : std_logic;
SIGNAL \reg_read_addr[0]~input_o\ : std_logic;
SIGNAL \Decoder0~20_combout\ : std_logic;
SIGNAL \Decoder0~51_combout\ : std_logic;
SIGNAL \reg_file[3][0]~q\ : std_logic;
SIGNAL \reg_read_addr[1]~input_o\ : std_logic;
SIGNAL \Decoder0~12_combout\ : std_logic;
SIGNAL \Decoder0~50_combout\ : std_logic;
SIGNAL \reg_file[0][0]~q\ : std_logic;
SIGNAL \Decoder0~6_combout\ : std_logic;
SIGNAL \Decoder0~49_combout\ : std_logic;
SIGNAL \reg_file[2][0]~q\ : std_logic;
SIGNAL \Mux31~24_combout\ : std_logic;
SIGNAL \Mux31~25_combout\ : std_logic;
SIGNAL \reg_read_addr[2]~input_o\ : std_logic;
SIGNAL \reg_read_addr[3]~input_o\ : std_logic;
SIGNAL \Decoder0~8_combout\ : std_logic;
SIGNAL \Decoder0~44_combout\ : std_logic;
SIGNAL \reg_file[6][0]~q\ : std_logic;
SIGNAL \Decoder0~18_combout\ : std_logic;
SIGNAL \Decoder0~47_combout\ : std_logic;
SIGNAL \reg_file[7][0]~q\ : std_logic;
SIGNAL \Decoder0~14_combout\ : std_logic;
SIGNAL \Decoder0~46_combout\ : std_logic;
SIGNAL \reg_file[4][0]~q\ : std_logic;
SIGNAL \reg_file[5][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \Decoder0~45_combout\ : std_logic;
SIGNAL \reg_file[5][0]~q\ : std_logic;
SIGNAL \Mux31~22_combout\ : std_logic;
SIGNAL \Mux31~23_combout\ : std_logic;
SIGNAL \Mux31~26_combout\ : std_logic;
SIGNAL \reg_file[14][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~52_combout\ : std_logic;
SIGNAL \reg_file[14][0]~q\ : std_logic;
SIGNAL \Decoder0~55_combout\ : std_logic;
SIGNAL \reg_file[15][0]~q\ : std_logic;
SIGNAL \Decoder0~54_combout\ : std_logic;
SIGNAL \reg_file[12][0]~q\ : std_logic;
SIGNAL \Decoder0~53_combout\ : std_logic;
SIGNAL \reg_file[13][0]~q\ : std_logic;
SIGNAL \Mux31~27_combout\ : std_logic;
SIGNAL \Mux31~28_combout\ : std_logic;
SIGNAL \Decoder0~42_combout\ : std_logic;
SIGNAL \reg_file[8][0]~q\ : std_logic;
SIGNAL \reg_file[10][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~41_combout\ : std_logic;
SIGNAL \reg_file[10][0]~q\ : std_logic;
SIGNAL \Mux31~20_combout\ : std_logic;
SIGNAL \Decoder0~43_combout\ : std_logic;
SIGNAL \reg_file[11][0]~q\ : std_logic;
SIGNAL \reg_file[9][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~40_combout\ : std_logic;
SIGNAL \reg_file[9][0]~q\ : std_logic;
SIGNAL \Mux31~21_combout\ : std_logic;
SIGNAL \Mux31~29_combout\ : std_logic;
SIGNAL \reg_read_addr[5]~input_o\ : std_logic;
SIGNAL \reg_file[30][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~36_combout\ : std_logic;
SIGNAL \reg_file[30][0]~q\ : std_logic;
SIGNAL \Decoder0~38_combout\ : std_logic;
SIGNAL \reg_file[28][0]~q\ : std_logic;
SIGNAL \reg_file[29][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~37_combout\ : std_logic;
SIGNAL \reg_file[29][0]~q\ : std_logic;
SIGNAL \Mux31~17_combout\ : std_logic;
SIGNAL \Decoder0~39_combout\ : std_logic;
SIGNAL \reg_file[31][0]~q\ : std_logic;
SIGNAL \Mux31~18_combout\ : std_logic;
SIGNAL \Decoder0~26_combout\ : std_logic;
SIGNAL \reg_file[20][0]~q\ : std_logic;
SIGNAL \Decoder0~25_combout\ : std_logic;
SIGNAL \reg_file[21][0]~q\ : std_logic;
SIGNAL \Mux31~10_combout\ : std_logic;
SIGNAL \Decoder0~27_combout\ : std_logic;
SIGNAL \reg_file[23][0]~q\ : std_logic;
SIGNAL \Decoder0~24_combout\ : std_logic;
SIGNAL \reg_file[22][0]~q\ : std_logic;
SIGNAL \Mux31~11_combout\ : std_logic;
SIGNAL \Decoder0~30_combout\ : std_logic;
SIGNAL \reg_file[24][0]~q\ : std_logic;
SIGNAL \reg_file[26][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~29_combout\ : std_logic;
SIGNAL \reg_file[26][0]~q\ : std_logic;
SIGNAL \Mux31~12_combout\ : std_logic;
SIGNAL \Decoder0~31_combout\ : std_logic;
SIGNAL \reg_file[27][0]~q\ : std_logic;
SIGNAL \Decoder0~28_combout\ : std_logic;
SIGNAL \reg_file[25][0]~q\ : std_logic;
SIGNAL \Mux31~13_combout\ : std_logic;
SIGNAL \Decoder0~34_combout\ : std_logic;
SIGNAL \reg_file[16][0]~q\ : std_logic;
SIGNAL \Decoder0~33_combout\ : std_logic;
SIGNAL \reg_file[18][0]~q\ : std_logic;
SIGNAL \Mux31~14_combout\ : std_logic;
SIGNAL \Decoder0~32_combout\ : std_logic;
SIGNAL \reg_file[17][0]~q\ : std_logic;
SIGNAL \Decoder0~35_combout\ : std_logic;
SIGNAL \reg_file[19][0]~q\ : std_logic;
SIGNAL \Mux31~15_combout\ : std_logic;
SIGNAL \Mux31~16_combout\ : std_logic;
SIGNAL \Mux31~19_combout\ : std_logic;
SIGNAL \Mux31~30_combout\ : std_logic;
SIGNAL \Decoder0~58_combout\ : std_logic;
SIGNAL \reg_file[56][0]~q\ : std_logic;
SIGNAL \reg_file[57][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~57_combout\ : std_logic;
SIGNAL \reg_file[57][0]~q\ : std_logic;
SIGNAL \Mux31~31_combout\ : std_logic;
SIGNAL \Decoder0~59_combout\ : std_logic;
SIGNAL \reg_file[59][0]~q\ : std_logic;
SIGNAL \reg_file[58][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~56_combout\ : std_logic;
SIGNAL \reg_file[58][0]~q\ : std_logic;
SIGNAL \Mux31~32_combout\ : std_logic;
SIGNAL \Decoder0~62_combout\ : std_logic;
SIGNAL \reg_file[52][0]~q\ : std_logic;
SIGNAL \reg_file[54][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~61_combout\ : std_logic;
SIGNAL \reg_file[54][0]~q\ : std_logic;
SIGNAL \Mux31~33_combout\ : std_logic;
SIGNAL \Decoder0~63_combout\ : std_logic;
SIGNAL \reg_file[55][0]~q\ : std_logic;
SIGNAL \Decoder0~60_combout\ : std_logic;
SIGNAL \reg_file[53][0]~q\ : std_logic;
SIGNAL \Mux31~34_combout\ : std_logic;
SIGNAL \Decoder0~64_combout\ : std_logic;
SIGNAL \reg_file[50][0]~q\ : std_logic;
SIGNAL \Decoder0~67_combout\ : std_logic;
SIGNAL \reg_file[51][0]~q\ : std_logic;
SIGNAL \Decoder0~66_combout\ : std_logic;
SIGNAL \reg_file[48][0]~q\ : std_logic;
SIGNAL \Decoder0~65_combout\ : std_logic;
SIGNAL \reg_file[49][0]~q\ : std_logic;
SIGNAL \Mux31~35_combout\ : std_logic;
SIGNAL \Mux31~36_combout\ : std_logic;
SIGNAL \Mux31~37_combout\ : std_logic;
SIGNAL \Decoder0~70_combout\ : std_logic;
SIGNAL \reg_file[60][0]~q\ : std_logic;
SIGNAL \reg_file[62][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~69_combout\ : std_logic;
SIGNAL \reg_file[62][0]~q\ : std_logic;
SIGNAL \Mux31~38_combout\ : std_logic;
SIGNAL \Decoder0~71_combout\ : std_logic;
SIGNAL \reg_file[63][0]~q\ : std_logic;
SIGNAL \reg_file[61][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~68_combout\ : std_logic;
SIGNAL \reg_file[61][0]~q\ : std_logic;
SIGNAL \Mux31~39_combout\ : std_logic;
SIGNAL \Mux31~40_combout\ : std_logic;
SIGNAL \Decoder0~4_combout\ : std_logic;
SIGNAL \reg_file[33][0]~q\ : std_logic;
SIGNAL \reg_file[41][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~3_combout\ : std_logic;
SIGNAL \reg_file[41][0]~q\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Decoder0~5_combout\ : std_logic;
SIGNAL \reg_file[45][0]~q\ : std_logic;
SIGNAL \reg_file[37][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \reg_file[37][0]~q\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Decoder0~16_combout\ : std_logic;
SIGNAL \reg_file[32][0]~q\ : std_logic;
SIGNAL \reg_file[36][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~15_combout\ : std_logic;
SIGNAL \reg_file[36][0]~q\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \Decoder0~17_combout\ : std_logic;
SIGNAL \reg_file[44][0]~q\ : std_logic;
SIGNAL \Decoder0~13_combout\ : std_logic;
SIGNAL \reg_file[40][0]~q\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \reg_file[42][0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~7_combout\ : std_logic;
SIGNAL \reg_file[42][0]~q\ : std_logic;
SIGNAL \Decoder0~11_combout\ : std_logic;
SIGNAL \reg_file[46][0]~q\ : std_logic;
SIGNAL \Decoder0~10_combout\ : std_logic;
SIGNAL \reg_file[34][0]~q\ : std_logic;
SIGNAL \Decoder0~9_combout\ : std_logic;
SIGNAL \reg_file[38][0]~q\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \Decoder0~21_combout\ : std_logic;
SIGNAL \reg_file[43][0]~q\ : std_logic;
SIGNAL \Decoder0~22_combout\ : std_logic;
SIGNAL \reg_file[35][0]~q\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \Decoder0~23_combout\ : std_logic;
SIGNAL \reg_file[47][0]~q\ : std_logic;
SIGNAL \Decoder0~19_combout\ : std_logic;
SIGNAL \reg_file[39][0]~q\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \Mux31~41_combout\ : std_logic;
SIGNAL \reg_write_data[1]~input_o\ : std_logic;
SIGNAL \reg_file[14][1]~q\ : std_logic;
SIGNAL \reg_file[30][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file[30][1]~q\ : std_logic;
SIGNAL \Mux30~7_combout\ : std_logic;
SIGNAL \reg_file[62][1]~q\ : std_logic;
SIGNAL \reg_file[46][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file[46][1]~q\ : std_logic;
SIGNAL \Mux30~8_combout\ : std_logic;
SIGNAL \reg_file[26][1]~q\ : std_logic;
SIGNAL \reg_file[42][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][1]~q\ : std_logic;
SIGNAL \reg_file[10][1]~q\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \reg_file[58][1]~q\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \reg_file[2][1]~q\ : std_logic;
SIGNAL \reg_file[34][1]~q\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \reg_file[18][1]~q\ : std_logic;
SIGNAL \reg_file[50][1]~q\ : std_logic;
SIGNAL \Mux30~5_combout\ : std_logic;
SIGNAL \Mux30~6_combout\ : std_logic;
SIGNAL \reg_file[6][1]~q\ : std_logic;
SIGNAL \reg_file[22][1]~q\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \reg_file[54][1]~q\ : std_logic;
SIGNAL \reg_file[38][1]~q\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \Mux30~9_combout\ : std_logic;
SIGNAL \reg_file[44][1]~q\ : std_logic;
SIGNAL \reg_file[60][1]~q\ : std_logic;
SIGNAL \reg_file[12][1]~q\ : std_logic;
SIGNAL \reg_file[28][1]~q\ : std_logic;
SIGNAL \Mux30~27_combout\ : std_logic;
SIGNAL \Mux30~28_combout\ : std_logic;
SIGNAL \reg_file[36][1]~q\ : std_logic;
SIGNAL \reg_file[52][1]~q\ : std_logic;
SIGNAL \reg_file[4][1]~q\ : std_logic;
SIGNAL \reg_file[20][1]~q\ : std_logic;
SIGNAL \Mux30~20_combout\ : std_logic;
SIGNAL \Mux30~21_combout\ : std_logic;
SIGNAL \reg_file[24][1]~q\ : std_logic;
SIGNAL \reg_file[56][1]~q\ : std_logic;
SIGNAL \reg_file[40][1]~q\ : std_logic;
SIGNAL \reg_file[8][1]~q\ : std_logic;
SIGNAL \Mux30~22_combout\ : std_logic;
SIGNAL \Mux30~23_combout\ : std_logic;
SIGNAL \reg_file[0][1]~q\ : std_logic;
SIGNAL \reg_file[32][1]~q\ : std_logic;
SIGNAL \Mux30~24_combout\ : std_logic;
SIGNAL \reg_file[48][1]~q\ : std_logic;
SIGNAL \reg_file[16][1]~q\ : std_logic;
SIGNAL \Mux30~25_combout\ : std_logic;
SIGNAL \Mux30~26_combout\ : std_logic;
SIGNAL \Mux30~29_combout\ : std_logic;
SIGNAL \reg_file[45][1]~q\ : std_logic;
SIGNAL \reg_file[61][1]~q\ : std_logic;
SIGNAL \reg_file[13][1]~q\ : std_logic;
SIGNAL \reg_file[29][1]~q\ : std_logic;
SIGNAL \Mux30~17_combout\ : std_logic;
SIGNAL \Mux30~18_combout\ : std_logic;
SIGNAL \reg_file[5][1]~q\ : std_logic;
SIGNAL \reg_file[21][1]~q\ : std_logic;
SIGNAL \Mux30~12_combout\ : std_logic;
SIGNAL \reg_file[53][1]~q\ : std_logic;
SIGNAL \reg_file[37][1]~q\ : std_logic;
SIGNAL \Mux30~13_combout\ : std_logic;
SIGNAL \reg_file[17][1]~q\ : std_logic;
SIGNAL \reg_file[49][1]~q\ : std_logic;
SIGNAL \reg_file[1][1]~q\ : std_logic;
SIGNAL \reg_file[33][1]~q\ : std_logic;
SIGNAL \Mux30~14_combout\ : std_logic;
SIGNAL \Mux30~15_combout\ : std_logic;
SIGNAL \Mux30~16_combout\ : std_logic;
SIGNAL \reg_file[9][1]~q\ : std_logic;
SIGNAL \reg_file[41][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][1]~q\ : std_logic;
SIGNAL \Mux30~10_combout\ : std_logic;
SIGNAL \reg_file[57][1]~q\ : std_logic;
SIGNAL \reg_file[25][1]~q\ : std_logic;
SIGNAL \Mux30~11_combout\ : std_logic;
SIGNAL \Mux30~19_combout\ : std_logic;
SIGNAL \Mux30~30_combout\ : std_logic;
SIGNAL \reg_file[47][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file[47][1]~q\ : std_logic;
SIGNAL \reg_file[63][1]~q\ : std_logic;
SIGNAL \reg_file[31][1]~q\ : std_logic;
SIGNAL \reg_file[15][1]~q\ : std_logic;
SIGNAL \Mux30~38_combout\ : std_logic;
SIGNAL \Mux30~39_combout\ : std_logic;
SIGNAL \reg_file[7][1]~q\ : std_logic;
SIGNAL \reg_file[23][1]~q\ : std_logic;
SIGNAL \Mux30~33_combout\ : std_logic;
SIGNAL \reg_file[55][1]~q\ : std_logic;
SIGNAL \reg_file[39][1]~q\ : std_logic;
SIGNAL \Mux30~34_combout\ : std_logic;
SIGNAL \reg_file[19][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file[19][1]~q\ : std_logic;
SIGNAL \reg_file[3][1]~q\ : std_logic;
SIGNAL \reg_file[35][1]~q\ : std_logic;
SIGNAL \Mux30~35_combout\ : std_logic;
SIGNAL \reg_file[51][1]~q\ : std_logic;
SIGNAL \Mux30~36_combout\ : std_logic;
SIGNAL \Mux30~37_combout\ : std_logic;
SIGNAL \reg_file[27][1]~q\ : std_logic;
SIGNAL \reg_file[59][1]~q\ : std_logic;
SIGNAL \reg_file[11][1]~q\ : std_logic;
SIGNAL \reg_file[43][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file[43][1]~q\ : std_logic;
SIGNAL \Mux30~31_combout\ : std_logic;
SIGNAL \Mux30~32_combout\ : std_logic;
SIGNAL \Mux30~40_combout\ : std_logic;
SIGNAL \Mux30~41_combout\ : std_logic;
SIGNAL \reg_write_data[2]~input_o\ : std_logic;
SIGNAL \reg_file[11][2]~q\ : std_logic;
SIGNAL \reg_file[27][2]~q\ : std_logic;
SIGNAL \Mux29~7_combout\ : std_logic;
SIGNAL \reg_file[59][2]~q\ : std_logic;
SIGNAL \reg_file[43][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[43][2]~q\ : std_logic;
SIGNAL \Mux29~8_combout\ : std_logic;
SIGNAL \reg_file[10][2]~q\ : std_logic;
SIGNAL \reg_file[42][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][2]~q\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \reg_file[26][2]~q\ : std_logic;
SIGNAL \reg_file[58][2]~q\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \reg_file[40][2]~q\ : std_logic;
SIGNAL \reg_file[8][2]~q\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \reg_file[56][2]~q\ : std_logic;
SIGNAL \reg_file[24][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[24][2]~q\ : std_logic;
SIGNAL \Mux29~5_combout\ : std_logic;
SIGNAL \reg_file[41][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][2]~q\ : std_logic;
SIGNAL \reg_file[9][2]~q\ : std_logic;
SIGNAL \reg_file[25][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[25][2]~q\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \reg_file[57][2]~q\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \Mux29~6_combout\ : std_logic;
SIGNAL \Mux29~9_combout\ : std_logic;
SIGNAL \reg_file[30][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[30][2]~q\ : std_logic;
SIGNAL \reg_file[31][2]~q\ : std_logic;
SIGNAL \reg_file[28][2]~q\ : std_logic;
SIGNAL \reg_file[29][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[29][2]~q\ : std_logic;
SIGNAL \Mux29~31_combout\ : std_logic;
SIGNAL \Mux29~32_combout\ : std_logic;
SIGNAL \reg_file[60][2]~q\ : std_logic;
SIGNAL \reg_file[61][2]~q\ : std_logic;
SIGNAL \Mux29~38_combout\ : std_logic;
SIGNAL \reg_file[63][2]~q\ : std_logic;
SIGNAL \reg_file[62][2]~q\ : std_logic;
SIGNAL \Mux29~39_combout\ : std_logic;
SIGNAL \reg_file[45][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[45][2]~q\ : std_logic;
SIGNAL \reg_file[47][2]~q\ : std_logic;
SIGNAL \reg_file[44][2]~q\ : std_logic;
SIGNAL \reg_file[46][2]~q\ : std_logic;
SIGNAL \Mux29~33_combout\ : std_logic;
SIGNAL \Mux29~34_combout\ : std_logic;
SIGNAL \reg_file[13][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[13][2]~q\ : std_logic;
SIGNAL \reg_file[15][2]~q\ : std_logic;
SIGNAL \reg_file[14][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[14][2]~q\ : std_logic;
SIGNAL \reg_file[12][2]~q\ : std_logic;
SIGNAL \Mux29~35_combout\ : std_logic;
SIGNAL \Mux29~36_combout\ : std_logic;
SIGNAL \Mux29~37_combout\ : std_logic;
SIGNAL \Mux29~40_combout\ : std_logic;
SIGNAL \reg_file[0][2]~q\ : std_logic;
SIGNAL \reg_file[1][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[1][2]~q\ : std_logic;
SIGNAL \Mux29~24_combout\ : std_logic;
SIGNAL \reg_file[3][2]~q\ : std_logic;
SIGNAL \reg_file[2][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[2][2]~q\ : std_logic;
SIGNAL \Mux29~25_combout\ : std_logic;
SIGNAL \reg_file[32][2]~q\ : std_logic;
SIGNAL \reg_file[33][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[33][2]~q\ : std_logic;
SIGNAL \Mux29~22_combout\ : std_logic;
SIGNAL \reg_file[35][2]~q\ : std_logic;
SIGNAL \reg_file[34][2]~q\ : std_logic;
SIGNAL \Mux29~23_combout\ : std_logic;
SIGNAL \Mux29~26_combout\ : std_logic;
SIGNAL \reg_file[48][2]~q\ : std_logic;
SIGNAL \reg_file[50][2]~q\ : std_logic;
SIGNAL \Mux29~27_combout\ : std_logic;
SIGNAL \reg_file[51][2]~q\ : std_logic;
SIGNAL \reg_file[49][2]~q\ : std_logic;
SIGNAL \Mux29~28_combout\ : std_logic;
SIGNAL \reg_file[16][2]~q\ : std_logic;
SIGNAL \reg_file[18][2]~q\ : std_logic;
SIGNAL \Mux29~20_combout\ : std_logic;
SIGNAL \reg_file[19][2]~q\ : std_logic;
SIGNAL \reg_file[17][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][2]~q\ : std_logic;
SIGNAL \Mux29~21_combout\ : std_logic;
SIGNAL \Mux29~29_combout\ : std_logic;
SIGNAL \reg_file[54][2]~q\ : std_logic;
SIGNAL \reg_file[52][2]~q\ : std_logic;
SIGNAL \Mux29~17_combout\ : std_logic;
SIGNAL \reg_file[55][2]~q\ : std_logic;
SIGNAL \reg_file[53][2]~q\ : std_logic;
SIGNAL \Mux29~18_combout\ : std_logic;
SIGNAL \reg_file[20][2]~q\ : std_logic;
SIGNAL \reg_file[22][2]~q\ : std_logic;
SIGNAL \Mux29~12_combout\ : std_logic;
SIGNAL \reg_file[23][2]~q\ : std_logic;
SIGNAL \reg_file[21][2]~q\ : std_logic;
SIGNAL \Mux29~13_combout\ : std_logic;
SIGNAL \reg_file[6][2]~q\ : std_logic;
SIGNAL \reg_file[7][2]~q\ : std_logic;
SIGNAL \reg_file[5][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[5][2]~q\ : std_logic;
SIGNAL \reg_file[4][2]~q\ : std_logic;
SIGNAL \Mux29~14_combout\ : std_logic;
SIGNAL \Mux29~15_combout\ : std_logic;
SIGNAL \Mux29~16_combout\ : std_logic;
SIGNAL \reg_file[38][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][2]~q\ : std_logic;
SIGNAL \reg_file[39][2]~q\ : std_logic;
SIGNAL \reg_file[37][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file[37][2]~q\ : std_logic;
SIGNAL \reg_file[36][2]~q\ : std_logic;
SIGNAL \Mux29~10_combout\ : std_logic;
SIGNAL \Mux29~11_combout\ : std_logic;
SIGNAL \Mux29~19_combout\ : std_logic;
SIGNAL \Mux29~30_combout\ : std_logic;
SIGNAL \Mux29~41_combout\ : std_logic;
SIGNAL \reg_write_data[3]~input_o\ : std_logic;
SIGNAL \reg_file[7][3]~q\ : std_logic;
SIGNAL \reg_file[3][3]~q\ : std_logic;
SIGNAL \Mux28~27_combout\ : std_logic;
SIGNAL \reg_file[11][3]~q\ : std_logic;
SIGNAL \reg_file[15][3]~q\ : std_logic;
SIGNAL \Mux28~28_combout\ : std_logic;
SIGNAL \reg_file[8][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file[8][3]~q\ : std_logic;
SIGNAL \reg_file[0][3]~q\ : std_logic;
SIGNAL \Mux28~24_combout\ : std_logic;
SIGNAL \reg_file[12][3]~q\ : std_logic;
SIGNAL \reg_file[4][3]~q\ : std_logic;
SIGNAL \Mux28~25_combout\ : std_logic;
SIGNAL \reg_file[6][3]~q\ : std_logic;
SIGNAL \reg_file[14][3]~q\ : std_logic;
SIGNAL \reg_file[2][3]~q\ : std_logic;
SIGNAL \reg_file[10][3]~q\ : std_logic;
SIGNAL \Mux28~22_combout\ : std_logic;
SIGNAL \Mux28~23_combout\ : std_logic;
SIGNAL \Mux28~26_combout\ : std_logic;
SIGNAL \reg_file[1][3]~q\ : std_logic;
SIGNAL \reg_file[5][3]~q\ : std_logic;
SIGNAL \Mux28~20_combout\ : std_logic;
SIGNAL \reg_file[13][3]~q\ : std_logic;
SIGNAL \reg_file[9][3]~q\ : std_logic;
SIGNAL \Mux28~21_combout\ : std_logic;
SIGNAL \Mux28~29_combout\ : std_logic;
SIGNAL \reg_file[33][3]~q\ : std_logic;
SIGNAL \reg_file[37][3]~q\ : std_logic;
SIGNAL \Mux28~10_combout\ : std_logic;
SIGNAL \reg_file[45][3]~q\ : std_logic;
SIGNAL \reg_file[41][3]~q\ : std_logic;
SIGNAL \Mux28~11_combout\ : std_logic;
SIGNAL \reg_file[43][3]~q\ : std_logic;
SIGNAL \reg_file[47][3]~q\ : std_logic;
SIGNAL \reg_file[39][3]~q\ : std_logic;
SIGNAL \reg_file[35][3]~q\ : std_logic;
SIGNAL \Mux28~17_combout\ : std_logic;
SIGNAL \Mux28~18_combout\ : std_logic;
SIGNAL \reg_file[32][3]~q\ : std_logic;
SIGNAL \reg_file[40][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file[40][3]~q\ : std_logic;
SIGNAL \Mux28~14_combout\ : std_logic;
SIGNAL \reg_file[44][3]~q\ : std_logic;
SIGNAL \reg_file[36][3]~q\ : std_logic;
SIGNAL \Mux28~15_combout\ : std_logic;
SIGNAL \reg_file[34][3]~q\ : std_logic;
SIGNAL \reg_file[42][3]~q\ : std_logic;
SIGNAL \Mux28~12_combout\ : std_logic;
SIGNAL \reg_file[46][3]~q\ : std_logic;
SIGNAL \reg_file[38][3]~q\ : std_logic;
SIGNAL \Mux28~13_combout\ : std_logic;
SIGNAL \Mux28~16_combout\ : std_logic;
SIGNAL \Mux28~19_combout\ : std_logic;
SIGNAL \Mux28~30_combout\ : std_logic;
SIGNAL \reg_file[17][3]~q\ : std_logic;
SIGNAL \reg_file[21][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file[21][3]~q\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \reg_file[29][3]~q\ : std_logic;
SIGNAL \reg_file[25][3]~q\ : std_logic;
SIGNAL \Mux28~3_combout\ : std_logic;
SIGNAL \reg_file[16][3]~q\ : std_logic;
SIGNAL \reg_file[24][3]~q\ : std_logic;
SIGNAL \Mux28~4_combout\ : std_logic;
SIGNAL \reg_file[28][3]~q\ : std_logic;
SIGNAL \reg_file[20][3]~q\ : std_logic;
SIGNAL \Mux28~5_combout\ : std_logic;
SIGNAL \Mux28~6_combout\ : std_logic;
SIGNAL \reg_file[19][3]~q\ : std_logic;
SIGNAL \reg_file[23][3]~q\ : std_logic;
SIGNAL \Mux28~7_combout\ : std_logic;
SIGNAL \reg_file[31][3]~q\ : std_logic;
SIGNAL \reg_file[27][3]~q\ : std_logic;
SIGNAL \Mux28~8_combout\ : std_logic;
SIGNAL \reg_file[18][3]~q\ : std_logic;
SIGNAL \reg_file[26][3]~q\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \reg_file[30][3]~q\ : std_logic;
SIGNAL \reg_file[22][3]~q\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \Mux28~9_combout\ : std_logic;
SIGNAL \reg_file[48][3]~q\ : std_logic;
SIGNAL \reg_file[56][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file[56][3]~q\ : std_logic;
SIGNAL \Mux28~35_combout\ : std_logic;
SIGNAL \reg_file[60][3]~q\ : std_logic;
SIGNAL \reg_file[52][3]~q\ : std_logic;
SIGNAL \Mux28~36_combout\ : std_logic;
SIGNAL \reg_file[49][3]~q\ : std_logic;
SIGNAL \reg_file[53][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file[53][3]~q\ : std_logic;
SIGNAL \Mux28~33_combout\ : std_logic;
SIGNAL \reg_file[61][3]~q\ : std_logic;
SIGNAL \reg_file[57][3]~q\ : std_logic;
SIGNAL \Mux28~34_combout\ : std_logic;
SIGNAL \Mux28~37_combout\ : std_logic;
SIGNAL \reg_file[54][3]~q\ : std_logic;
SIGNAL \reg_file[50][3]~q\ : std_logic;
SIGNAL \reg_file[58][3]~q\ : std_logic;
SIGNAL \Mux28~31_combout\ : std_logic;
SIGNAL \reg_file[62][3]~q\ : std_logic;
SIGNAL \Mux28~32_combout\ : std_logic;
SIGNAL \reg_file[59][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file[59][3]~q\ : std_logic;
SIGNAL \reg_file[63][3]~q\ : std_logic;
SIGNAL \reg_file[51][3]~q\ : std_logic;
SIGNAL \reg_file[55][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file[55][3]~q\ : std_logic;
SIGNAL \Mux28~38_combout\ : std_logic;
SIGNAL \Mux28~39_combout\ : std_logic;
SIGNAL \Mux28~40_combout\ : std_logic;
SIGNAL \Mux28~41_combout\ : std_logic;
SIGNAL \reg_write_data[4]~input_o\ : std_logic;
SIGNAL \reg_file[7][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file[7][4]~q\ : std_logic;
SIGNAL \reg_file[3][4]~q\ : std_logic;
SIGNAL \Mux27~35_combout\ : std_logic;
SIGNAL \reg_file[15][4]~q\ : std_logic;
SIGNAL \reg_file[11][4]~q\ : std_logic;
SIGNAL \Mux27~36_combout\ : std_logic;
SIGNAL \reg_file[23][4]~q\ : std_logic;
SIGNAL \reg_file[31][4]~q\ : std_logic;
SIGNAL \reg_file[19][4]~q\ : std_logic;
SIGNAL \reg_file[27][4]~q\ : std_logic;
SIGNAL \Mux27~33_combout\ : std_logic;
SIGNAL \Mux27~34_combout\ : std_logic;
SIGNAL \Mux27~37_combout\ : std_logic;
SIGNAL \reg_file[35][4]~q\ : std_logic;
SIGNAL \reg_file[39][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file[39][4]~q\ : std_logic;
SIGNAL \Mux27~31_combout\ : std_logic;
SIGNAL \reg_file[47][4]~q\ : std_logic;
SIGNAL \reg_file[43][4]~q\ : std_logic;
SIGNAL \Mux27~32_combout\ : std_logic;
SIGNAL \reg_file[51][4]~q\ : std_logic;
SIGNAL \reg_file[59][4]~q\ : std_logic;
SIGNAL \Mux27~38_combout\ : std_logic;
SIGNAL \reg_file[63][4]~q\ : std_logic;
SIGNAL \reg_file[55][4]~q\ : std_logic;
SIGNAL \Mux27~39_combout\ : std_logic;
SIGNAL \Mux27~40_combout\ : std_logic;
SIGNAL \reg_file[28][4]~q\ : std_logic;
SIGNAL \reg_file[60][4]~q\ : std_logic;
SIGNAL \reg_file[12][4]~q\ : std_logic;
SIGNAL \reg_file[44][4]~q\ : std_logic;
SIGNAL \Mux27~27_combout\ : std_logic;
SIGNAL \Mux27~28_combout\ : std_logic;
SIGNAL \reg_file[20][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file[20][4]~q\ : std_logic;
SIGNAL \reg_file[52][4]~q\ : std_logic;
SIGNAL \reg_file[4][4]~q\ : std_logic;
SIGNAL \reg_file[36][4]~q\ : std_logic;
SIGNAL \Mux27~20_combout\ : std_logic;
SIGNAL \Mux27~21_combout\ : std_logic;
SIGNAL \reg_file[32][4]~q\ : std_logic;
SIGNAL \reg_file[48][4]~q\ : std_logic;
SIGNAL \reg_file[0][4]~q\ : std_logic;
SIGNAL \reg_file[16][4]~q\ : std_logic;
SIGNAL \Mux27~24_combout\ : std_logic;
SIGNAL \Mux27~25_combout\ : std_logic;
SIGNAL \reg_file[24][4]~q\ : std_logic;
SIGNAL \reg_file[8][4]~q\ : std_logic;
SIGNAL \Mux27~22_combout\ : std_logic;
SIGNAL \reg_file[56][4]~q\ : std_logic;
SIGNAL \reg_file[40][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file[40][4]~q\ : std_logic;
SIGNAL \Mux27~23_combout\ : std_logic;
SIGNAL \Mux27~26_combout\ : std_logic;
SIGNAL \Mux27~29_combout\ : std_logic;
SIGNAL \reg_file[2][4]~q\ : std_logic;
SIGNAL \reg_file[18][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file[18][4]~q\ : std_logic;
SIGNAL \Mux27~14_combout\ : std_logic;
SIGNAL \reg_file[34][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file[34][4]~q\ : std_logic;
SIGNAL \reg_file[50][4]~q\ : std_logic;
SIGNAL \Mux27~15_combout\ : std_logic;
SIGNAL \reg_file[10][4]~q\ : std_logic;
SIGNAL \reg_file[26][4]~q\ : std_logic;
SIGNAL \Mux27~12_combout\ : std_logic;
SIGNAL \reg_file[58][4]~q\ : std_logic;
SIGNAL \reg_file[42][4]~q\ : std_logic;
SIGNAL \Mux27~13_combout\ : std_logic;
SIGNAL \Mux27~16_combout\ : std_logic;
SIGNAL \reg_file[6][4]~q\ : std_logic;
SIGNAL \reg_file[38][4]~q\ : std_logic;
SIGNAL \Mux27~10_combout\ : std_logic;
SIGNAL \reg_file[54][4]~q\ : std_logic;
SIGNAL \reg_file[22][4]~q\ : std_logic;
SIGNAL \Mux27~11_combout\ : std_logic;
SIGNAL \reg_file[30][4]~q\ : std_logic;
SIGNAL \reg_file[62][4]~q\ : std_logic;
SIGNAL \reg_file[14][4]~q\ : std_logic;
SIGNAL \reg_file[46][4]~q\ : std_logic;
SIGNAL \Mux27~17_combout\ : std_logic;
SIGNAL \Mux27~18_combout\ : std_logic;
SIGNAL \Mux27~19_combout\ : std_logic;
SIGNAL \Mux27~30_combout\ : std_logic;
SIGNAL \reg_file[33][4]~q\ : std_logic;
SIGNAL \reg_file[49][4]~q\ : std_logic;
SIGNAL \reg_file[1][4]~q\ : std_logic;
SIGNAL \reg_file[17][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][4]~q\ : std_logic;
SIGNAL \Mux27~4_combout\ : std_logic;
SIGNAL \Mux27~5_combout\ : std_logic;
SIGNAL \reg_file[21][4]~q\ : std_logic;
SIGNAL \reg_file[53][4]~q\ : std_logic;
SIGNAL \reg_file[5][4]~q\ : std_logic;
SIGNAL \reg_file[37][4]~q\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \Mux27~6_combout\ : std_logic;
SIGNAL \reg_file[41][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][4]~q\ : std_logic;
SIGNAL \reg_file[9][4]~q\ : std_logic;
SIGNAL \reg_file[25][4]~q\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \reg_file[57][4]~q\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \reg_file[29][4]~q\ : std_logic;
SIGNAL \reg_file[61][4]~q\ : std_logic;
SIGNAL \reg_file[13][4]~q\ : std_logic;
SIGNAL \reg_file[45][4]~q\ : std_logic;
SIGNAL \Mux27~7_combout\ : std_logic;
SIGNAL \Mux27~8_combout\ : std_logic;
SIGNAL \Mux27~9_combout\ : std_logic;
SIGNAL \Mux27~41_combout\ : std_logic;
SIGNAL \reg_write_data[5]~input_o\ : std_logic;
SIGNAL \reg_file[32][5]~q\ : std_logic;
SIGNAL \reg_file[34][5]~q\ : std_logic;
SIGNAL \Mux26~22_combout\ : std_logic;
SIGNAL \reg_file[35][5]~q\ : std_logic;
SIGNAL \reg_file[33][5]~q\ : std_logic;
SIGNAL \Mux26~23_combout\ : std_logic;
SIGNAL \reg_file[0][5]~q\ : std_logic;
SIGNAL \reg_file[2][5]~q\ : std_logic;
SIGNAL \Mux26~24_combout\ : std_logic;
SIGNAL \reg_file[3][5]~q\ : std_logic;
SIGNAL \reg_file[1][5]~q\ : std_logic;
SIGNAL \Mux26~25_combout\ : std_logic;
SIGNAL \Mux26~26_combout\ : std_logic;
SIGNAL \reg_file[48][5]~q\ : std_logic;
SIGNAL \reg_file[49][5]~q\ : std_logic;
SIGNAL \Mux26~27_combout\ : std_logic;
SIGNAL \reg_file[50][5]~q\ : std_logic;
SIGNAL \reg_file[51][5]~q\ : std_logic;
SIGNAL \Mux26~28_combout\ : std_logic;
SIGNAL \reg_file[16][5]~q\ : std_logic;
SIGNAL \reg_file[17][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][5]~q\ : std_logic;
SIGNAL \Mux26~20_combout\ : std_logic;
SIGNAL \reg_file[19][5]~q\ : std_logic;
SIGNAL \reg_file[18][5]~q\ : std_logic;
SIGNAL \Mux26~21_combout\ : std_logic;
SIGNAL \Mux26~29_combout\ : std_logic;
SIGNAL \reg_file[24][5]~q\ : std_logic;
SIGNAL \reg_file[25][5]~q\ : std_logic;
SIGNAL \Mux26~10_combout\ : std_logic;
SIGNAL \reg_file[27][5]~q\ : std_logic;
SIGNAL \reg_file[26][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][5]~q\ : std_logic;
SIGNAL \Mux26~11_combout\ : std_logic;
SIGNAL \reg_file[56][5]~q\ : std_logic;
SIGNAL \reg_file[57][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[57][5]~q\ : std_logic;
SIGNAL \Mux26~17_combout\ : std_logic;
SIGNAL \reg_file[59][5]~q\ : std_logic;
SIGNAL \reg_file[58][5]~q\ : std_logic;
SIGNAL \Mux26~18_combout\ : std_logic;
SIGNAL \reg_file[9][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[9][5]~q\ : std_logic;
SIGNAL \reg_file[8][5]~q\ : std_logic;
SIGNAL \reg_file[10][5]~q\ : std_logic;
SIGNAL \Mux26~14_combout\ : std_logic;
SIGNAL \reg_file[11][5]~q\ : std_logic;
SIGNAL \Mux26~15_combout\ : std_logic;
SIGNAL \reg_file[41][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][5]~q\ : std_logic;
SIGNAL \reg_file[43][5]~q\ : std_logic;
SIGNAL \reg_file[40][5]~q\ : std_logic;
SIGNAL \reg_file[42][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][5]~q\ : std_logic;
SIGNAL \Mux26~12_combout\ : std_logic;
SIGNAL \Mux26~13_combout\ : std_logic;
SIGNAL \Mux26~16_combout\ : std_logic;
SIGNAL \Mux26~19_combout\ : std_logic;
SIGNAL \Mux26~30_combout\ : std_logic;
SIGNAL \reg_file[31][5]~q\ : std_logic;
SIGNAL \reg_file[47][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[47][5]~q\ : std_logic;
SIGNAL \reg_file[15][5]~q\ : std_logic;
SIGNAL \Mux26~38_combout\ : std_logic;
SIGNAL \reg_file[63][5]~q\ : std_logic;
SIGNAL \Mux26~39_combout\ : std_logic;
SIGNAL \reg_file[13][5]~q\ : std_logic;
SIGNAL \reg_file[45][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[45][5]~q\ : std_logic;
SIGNAL \Mux26~31_combout\ : std_logic;
SIGNAL \reg_file[61][5]~q\ : std_logic;
SIGNAL \reg_file[29][5]~q\ : std_logic;
SIGNAL \Mux26~32_combout\ : std_logic;
SIGNAL \reg_file[14][5]~q\ : std_logic;
SIGNAL \reg_file[30][5]~q\ : std_logic;
SIGNAL \Mux26~33_combout\ : std_logic;
SIGNAL \reg_file[62][5]~q\ : std_logic;
SIGNAL \reg_file[46][5]~q\ : std_logic;
SIGNAL \Mux26~34_combout\ : std_logic;
SIGNAL \reg_file[44][5]~q\ : std_logic;
SIGNAL \reg_file[60][5]~q\ : std_logic;
SIGNAL \reg_file[12][5]~q\ : std_logic;
SIGNAL \reg_file[28][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[28][5]~q\ : std_logic;
SIGNAL \Mux26~35_combout\ : std_logic;
SIGNAL \Mux26~36_combout\ : std_logic;
SIGNAL \Mux26~37_combout\ : std_logic;
SIGNAL \Mux26~40_combout\ : std_logic;
SIGNAL \reg_file[20][5]~q\ : std_logic;
SIGNAL \reg_file[21][5]~q\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \reg_file[23][5]~q\ : std_logic;
SIGNAL \reg_file[22][5]~q\ : std_logic;
SIGNAL \Mux26~3_combout\ : std_logic;
SIGNAL \reg_file[5][5]~q\ : std_logic;
SIGNAL \reg_file[7][5]~q\ : std_logic;
SIGNAL \reg_file[6][5]~q\ : std_logic;
SIGNAL \reg_file[4][5]~q\ : std_logic;
SIGNAL \Mux26~4_combout\ : std_logic;
SIGNAL \Mux26~5_combout\ : std_logic;
SIGNAL \Mux26~6_combout\ : std_logic;
SIGNAL \reg_file[37][5]~q\ : std_logic;
SIGNAL \reg_file[39][5]~q\ : std_logic;
SIGNAL \reg_file[38][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][5]~q\ : std_logic;
SIGNAL \reg_file[36][5]~q\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \reg_file[52][5]~q\ : std_logic;
SIGNAL \reg_file[53][5]~q\ : std_logic;
SIGNAL \Mux26~7_combout\ : std_logic;
SIGNAL \reg_file[55][5]~q\ : std_logic;
SIGNAL \reg_file[54][5]~q\ : std_logic;
SIGNAL \Mux26~8_combout\ : std_logic;
SIGNAL \Mux26~9_combout\ : std_logic;
SIGNAL \Mux26~41_combout\ : std_logic;
SIGNAL \reg_write_data[6]~input_o\ : std_logic;
SIGNAL \reg_file[50][6]~q\ : std_logic;
SIGNAL \reg_file[58][6]~q\ : std_logic;
SIGNAL \Mux25~31_combout\ : std_logic;
SIGNAL \reg_file[62][6]~q\ : std_logic;
SIGNAL \reg_file[54][6]~q\ : std_logic;
SIGNAL \Mux25~32_combout\ : std_logic;
SIGNAL \reg_file[56][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file[56][6]~q\ : std_logic;
SIGNAL \reg_file[48][6]~q\ : std_logic;
SIGNAL \Mux25~35_combout\ : std_logic;
SIGNAL \reg_file[60][6]~q\ : std_logic;
SIGNAL \reg_file[52][6]~q\ : std_logic;
SIGNAL \Mux25~36_combout\ : std_logic;
SIGNAL \reg_file[57][6]~q\ : std_logic;
SIGNAL \reg_file[61][6]~q\ : std_logic;
SIGNAL \reg_file[49][6]~q\ : std_logic;
SIGNAL \reg_file[53][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file[53][6]~q\ : std_logic;
SIGNAL \Mux25~33_combout\ : std_logic;
SIGNAL \Mux25~34_combout\ : std_logic;
SIGNAL \Mux25~37_combout\ : std_logic;
SIGNAL \reg_file[59][6]~q\ : std_logic;
SIGNAL \reg_file[63][6]~q\ : std_logic;
SIGNAL \reg_file[51][6]~q\ : std_logic;
SIGNAL \reg_file[55][6]~q\ : std_logic;
SIGNAL \Mux25~38_combout\ : std_logic;
SIGNAL \Mux25~39_combout\ : std_logic;
SIGNAL \Mux25~40_combout\ : std_logic;
SIGNAL \reg_file[11][6]~q\ : std_logic;
SIGNAL \reg_file[3][6]~q\ : std_logic;
SIGNAL \Mux25~27_combout\ : std_logic;
SIGNAL \reg_file[15][6]~q\ : std_logic;
SIGNAL \reg_file[7][6]~q\ : std_logic;
SIGNAL \Mux25~28_combout\ : std_logic;
SIGNAL \reg_file[2][6]~q\ : std_logic;
SIGNAL \reg_file[6][6]~q\ : std_logic;
SIGNAL \Mux25~20_combout\ : std_logic;
SIGNAL \reg_file[14][6]~q\ : std_logic;
SIGNAL \reg_file[10][6]~q\ : std_logic;
SIGNAL \Mux25~21_combout\ : std_logic;
SIGNAL \reg_file[5][6]~q\ : std_logic;
SIGNAL \reg_file[13][6]~q\ : std_logic;
SIGNAL \reg_file[1][6]~q\ : std_logic;
SIGNAL \reg_file[9][6]~q\ : std_logic;
SIGNAL \Mux25~22_combout\ : std_logic;
SIGNAL \Mux25~23_combout\ : std_logic;
SIGNAL \reg_file[8][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file[8][6]~q\ : std_logic;
SIGNAL \reg_file[12][6]~q\ : std_logic;
SIGNAL \reg_file[0][6]~q\ : std_logic;
SIGNAL \reg_file[4][6]~q\ : std_logic;
SIGNAL \Mux25~24_combout\ : std_logic;
SIGNAL \Mux25~25_combout\ : std_logic;
SIGNAL \Mux25~26_combout\ : std_logic;
SIGNAL \Mux25~29_combout\ : std_logic;
SIGNAL \reg_file[19][6]~q\ : std_logic;
SIGNAL \reg_file[27][6]~q\ : std_logic;
SIGNAL \Mux25~17_combout\ : std_logic;
SIGNAL \reg_file[31][6]~q\ : std_logic;
SIGNAL \reg_file[23][6]~q\ : std_logic;
SIGNAL \Mux25~18_combout\ : std_logic;
SIGNAL \reg_file[21][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file[21][6]~q\ : std_logic;
SIGNAL \reg_file[29][6]~q\ : std_logic;
SIGNAL \reg_file[17][6]~q\ : std_logic;
SIGNAL \reg_file[25][6]~q\ : std_logic;
SIGNAL \Mux25~10_combout\ : std_logic;
SIGNAL \Mux25~11_combout\ : std_logic;
SIGNAL \reg_file[26][6]~q\ : std_logic;
SIGNAL \reg_file[30][6]~q\ : std_logic;
SIGNAL \reg_file[18][6]~q\ : std_logic;
SIGNAL \reg_file[22][6]~q\ : std_logic;
SIGNAL \Mux25~12_combout\ : std_logic;
SIGNAL \Mux25~13_combout\ : std_logic;
SIGNAL \reg_file[24][6]~q\ : std_logic;
SIGNAL \reg_file[28][6]~q\ : std_logic;
SIGNAL \reg_file[16][6]~q\ : std_logic;
SIGNAL \reg_file[20][6]~q\ : std_logic;
SIGNAL \Mux25~14_combout\ : std_logic;
SIGNAL \Mux25~15_combout\ : std_logic;
SIGNAL \Mux25~16_combout\ : std_logic;
SIGNAL \Mux25~19_combout\ : std_logic;
SIGNAL \Mux25~30_combout\ : std_logic;
SIGNAL \reg_file[42][6]~q\ : std_logic;
SIGNAL \reg_file[43][6]~q\ : std_logic;
SIGNAL \reg_file[40][6]~q\ : std_logic;
SIGNAL \reg_file[41][6]~q\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \reg_file[38][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][6]~q\ : std_logic;
SIGNAL \reg_file[36][6]~q\ : std_logic;
SIGNAL \Mux25~2_combout\ : std_logic;
SIGNAL \reg_file[39][6]~q\ : std_logic;
SIGNAL \reg_file[37][6]~q\ : std_logic;
SIGNAL \Mux25~3_combout\ : std_logic;
SIGNAL \reg_file[34][6]~q\ : std_logic;
SIGNAL \reg_file[35][6]~q\ : std_logic;
SIGNAL \reg_file[32][6]~q\ : std_logic;
SIGNAL \reg_file[33][6]~q\ : std_logic;
SIGNAL \Mux25~4_combout\ : std_logic;
SIGNAL \Mux25~5_combout\ : std_logic;
SIGNAL \Mux25~6_combout\ : std_logic;
SIGNAL \reg_file[44][6]~q\ : std_logic;
SIGNAL \reg_file[46][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file[46][6]~q\ : std_logic;
SIGNAL \Mux25~7_combout\ : std_logic;
SIGNAL \reg_file[47][6]~q\ : std_logic;
SIGNAL \reg_file[45][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file[45][6]~q\ : std_logic;
SIGNAL \Mux25~8_combout\ : std_logic;
SIGNAL \Mux25~9_combout\ : std_logic;
SIGNAL \Mux25~41_combout\ : std_logic;
SIGNAL \reg_write_data[7]~input_o\ : std_logic;
SIGNAL \reg_file[46][7]~q\ : std_logic;
SIGNAL \reg_file[14][7]~q\ : std_logic;
SIGNAL \Mux24~7_combout\ : std_logic;
SIGNAL \reg_file[62][7]~q\ : std_logic;
SIGNAL \reg_file[30][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file[30][7]~q\ : std_logic;
SIGNAL \Mux24~8_combout\ : std_logic;
SIGNAL \reg_file[38][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][7]~q\ : std_logic;
SIGNAL \reg_file[6][7]~q\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \reg_file[54][7]~q\ : std_logic;
SIGNAL \reg_file[22][7]~q\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \reg_file[2][7]~q\ : std_logic;
SIGNAL \reg_file[18][7]~q\ : std_logic;
SIGNAL \Mux24~4_combout\ : std_logic;
SIGNAL \reg_file[50][7]~q\ : std_logic;
SIGNAL \reg_file[34][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file[34][7]~q\ : std_logic;
SIGNAL \Mux24~5_combout\ : std_logic;
SIGNAL \reg_file[10][7]~q\ : std_logic;
SIGNAL \reg_file[26][7]~q\ : std_logic;
SIGNAL \Mux24~2_combout\ : std_logic;
SIGNAL \reg_file[58][7]~q\ : std_logic;
SIGNAL \reg_file[42][7]~q\ : std_logic;
SIGNAL \Mux24~3_combout\ : std_logic;
SIGNAL \Mux24~6_combout\ : std_logic;
SIGNAL \Mux24~9_combout\ : std_logic;
SIGNAL \reg_file[55][7]~q\ : std_logic;
SIGNAL \reg_file[63][7]~q\ : std_logic;
SIGNAL \reg_file[59][7]~q\ : std_logic;
SIGNAL \reg_file[51][7]~q\ : std_logic;
SIGNAL \Mux24~38_combout\ : std_logic;
SIGNAL \Mux24~39_combout\ : std_logic;
SIGNAL \reg_file[43][7]~q\ : std_logic;
SIGNAL \reg_file[47][7]~q\ : std_logic;
SIGNAL \reg_file[39][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file[39][7]~q\ : std_logic;
SIGNAL \reg_file[35][7]~q\ : std_logic;
SIGNAL \Mux24~31_combout\ : std_logic;
SIGNAL \Mux24~32_combout\ : std_logic;
SIGNAL \reg_file[19][7]~q\ : std_logic;
SIGNAL \reg_file[27][7]~q\ : std_logic;
SIGNAL \Mux24~33_combout\ : std_logic;
SIGNAL \reg_file[31][7]~q\ : std_logic;
SIGNAL \reg_file[23][7]~q\ : std_logic;
SIGNAL \Mux24~34_combout\ : std_logic;
SIGNAL \reg_file[11][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file[11][7]~q\ : std_logic;
SIGNAL \reg_file[15][7]~q\ : std_logic;
SIGNAL \reg_file[7][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file[7][7]~q\ : std_logic;
SIGNAL \reg_file[3][7]~q\ : std_logic;
SIGNAL \Mux24~35_combout\ : std_logic;
SIGNAL \Mux24~36_combout\ : std_logic;
SIGNAL \Mux24~37_combout\ : std_logic;
SIGNAL \Mux24~40_combout\ : std_logic;
SIGNAL \reg_file[13][7]~q\ : std_logic;
SIGNAL \reg_file[45][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file[45][7]~q\ : std_logic;
SIGNAL \Mux24~17_combout\ : std_logic;
SIGNAL \reg_file[61][7]~q\ : std_logic;
SIGNAL \reg_file[29][7]~q\ : std_logic;
SIGNAL \Mux24~18_combout\ : std_logic;
SIGNAL \reg_file[41][7]~q\ : std_logic;
SIGNAL \reg_file[57][7]~q\ : std_logic;
SIGNAL \reg_file[9][7]~q\ : std_logic;
SIGNAL \reg_file[25][7]~q\ : std_logic;
SIGNAL \Mux24~10_combout\ : std_logic;
SIGNAL \Mux24~11_combout\ : std_logic;
SIGNAL \reg_file[17][7]~q\ : std_logic;
SIGNAL \reg_file[1][7]~q\ : std_logic;
SIGNAL \Mux24~14_combout\ : std_logic;
SIGNAL \reg_file[49][7]~q\ : std_logic;
SIGNAL \reg_file[33][7]~q\ : std_logic;
SIGNAL \Mux24~15_combout\ : std_logic;
SIGNAL \reg_file[21][7]~q\ : std_logic;
SIGNAL \reg_file[53][7]~q\ : std_logic;
SIGNAL \reg_file[5][7]~q\ : std_logic;
SIGNAL \reg_file[37][7]~q\ : std_logic;
SIGNAL \Mux24~12_combout\ : std_logic;
SIGNAL \Mux24~13_combout\ : std_logic;
SIGNAL \Mux24~16_combout\ : std_logic;
SIGNAL \Mux24~19_combout\ : std_logic;
SIGNAL \reg_file[0][7]~q\ : std_logic;
SIGNAL \reg_file[16][7]~q\ : std_logic;
SIGNAL \Mux24~24_combout\ : std_logic;
SIGNAL \reg_file[32][7]~q\ : std_logic;
SIGNAL \reg_file[48][7]~q\ : std_logic;
SIGNAL \Mux24~25_combout\ : std_logic;
SIGNAL \reg_file[8][7]~q\ : std_logic;
SIGNAL \reg_file[24][7]~q\ : std_logic;
SIGNAL \Mux24~22_combout\ : std_logic;
SIGNAL \reg_file[40][7]~q\ : std_logic;
SIGNAL \reg_file[56][7]~q\ : std_logic;
SIGNAL \Mux24~23_combout\ : std_logic;
SIGNAL \Mux24~26_combout\ : std_logic;
SIGNAL \reg_file[20][7]~q\ : std_logic;
SIGNAL \reg_file[52][7]~q\ : std_logic;
SIGNAL \reg_file[4][7]~q\ : std_logic;
SIGNAL \reg_file[36][7]~q\ : std_logic;
SIGNAL \Mux24~20_combout\ : std_logic;
SIGNAL \Mux24~21_combout\ : std_logic;
SIGNAL \reg_file[28][7]~q\ : std_logic;
SIGNAL \reg_file[60][7]~q\ : std_logic;
SIGNAL \reg_file[12][7]~q\ : std_logic;
SIGNAL \reg_file[44][7]~q\ : std_logic;
SIGNAL \Mux24~27_combout\ : std_logic;
SIGNAL \Mux24~28_combout\ : std_logic;
SIGNAL \Mux24~29_combout\ : std_logic;
SIGNAL \Mux24~30_combout\ : std_logic;
SIGNAL \Mux24~41_combout\ : std_logic;
SIGNAL \reg_write_data[8]~input_o\ : std_logic;
SIGNAL \reg_file[12][8]~q\ : std_logic;
SIGNAL \reg_file[28][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[28][8]~q\ : std_logic;
SIGNAL \Mux23~35_combout\ : std_logic;
SIGNAL \reg_file[60][8]~q\ : std_logic;
SIGNAL \reg_file[44][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[44][8]~q\ : std_logic;
SIGNAL \Mux23~36_combout\ : std_logic;
SIGNAL \reg_file[14][8]~q\ : std_logic;
SIGNAL \reg_file[30][8]~q\ : std_logic;
SIGNAL \Mux23~33_combout\ : std_logic;
SIGNAL \reg_file[62][8]~q\ : std_logic;
SIGNAL \reg_file[46][8]~q\ : std_logic;
SIGNAL \Mux23~34_combout\ : std_logic;
SIGNAL \Mux23~37_combout\ : std_logic;
SIGNAL \reg_file[29][8]~q\ : std_logic;
SIGNAL \reg_file[61][8]~q\ : std_logic;
SIGNAL \reg_file[13][8]~q\ : std_logic;
SIGNAL \reg_file[45][8]~q\ : std_logic;
SIGNAL \Mux23~31_combout\ : std_logic;
SIGNAL \Mux23~32_combout\ : std_logic;
SIGNAL \reg_file[31][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[31][8]~q\ : std_logic;
SIGNAL \reg_file[47][8]~q\ : std_logic;
SIGNAL \reg_file[15][8]~q\ : std_logic;
SIGNAL \Mux23~38_combout\ : std_logic;
SIGNAL \reg_file[63][8]~q\ : std_logic;
SIGNAL \Mux23~39_combout\ : std_logic;
SIGNAL \Mux23~40_combout\ : std_logic;
SIGNAL \reg_file[58][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][8]~q\ : std_logic;
SIGNAL \reg_file[59][8]~q\ : std_logic;
SIGNAL \reg_file[56][8]~q\ : std_logic;
SIGNAL \reg_file[57][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[57][8]~q\ : std_logic;
SIGNAL \Mux23~7_combout\ : std_logic;
SIGNAL \Mux23~8_combout\ : std_logic;
SIGNAL \reg_file[24][8]~q\ : std_logic;
SIGNAL \reg_file[25][8]~q\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \reg_file[27][8]~q\ : std_logic;
SIGNAL \reg_file[26][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][8]~q\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \reg_file[41][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][8]~q\ : std_logic;
SIGNAL \reg_file[43][8]~q\ : std_logic;
SIGNAL \reg_file[40][8]~q\ : std_logic;
SIGNAL \reg_file[42][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][8]~q\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \Mux23~3_combout\ : std_logic;
SIGNAL \reg_file[8][8]~q\ : std_logic;
SIGNAL \reg_file[10][8]~q\ : std_logic;
SIGNAL \Mux23~4_combout\ : std_logic;
SIGNAL \reg_file[9][8]~q\ : std_logic;
SIGNAL \reg_file[11][8]~q\ : std_logic;
SIGNAL \Mux23~5_combout\ : std_logic;
SIGNAL \Mux23~6_combout\ : std_logic;
SIGNAL \Mux23~9_combout\ : std_logic;
SIGNAL \reg_file[38][8]~q\ : std_logic;
SIGNAL \reg_file[36][8]~q\ : std_logic;
SIGNAL \Mux23~10_combout\ : std_logic;
SIGNAL \reg_file[39][8]~q\ : std_logic;
SIGNAL \reg_file[37][8]~q\ : std_logic;
SIGNAL \Mux23~11_combout\ : std_logic;
SIGNAL \reg_file[54][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[54][8]~q\ : std_logic;
SIGNAL \reg_file[52][8]~q\ : std_logic;
SIGNAL \reg_file[53][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[53][8]~q\ : std_logic;
SIGNAL \Mux23~17_combout\ : std_logic;
SIGNAL \reg_file[55][8]~q\ : std_logic;
SIGNAL \Mux23~18_combout\ : std_logic;
SIGNAL \reg_file[22][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][8]~q\ : std_logic;
SIGNAL \reg_file[23][8]~q\ : std_logic;
SIGNAL \reg_file[20][8]~q\ : std_logic;
SIGNAL \reg_file[21][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[21][8]~q\ : std_logic;
SIGNAL \Mux23~12_combout\ : std_logic;
SIGNAL \Mux23~13_combout\ : std_logic;
SIGNAL \reg_file[5][8]~q\ : std_logic;
SIGNAL \reg_file[7][8]~q\ : std_logic;
SIGNAL \reg_file[4][8]~q\ : std_logic;
SIGNAL \reg_file[6][8]~q\ : std_logic;
SIGNAL \Mux23~14_combout\ : std_logic;
SIGNAL \Mux23~15_combout\ : std_logic;
SIGNAL \Mux23~16_combout\ : std_logic;
SIGNAL \Mux23~19_combout\ : std_logic;
SIGNAL \reg_file[0][8]~q\ : std_logic;
SIGNAL \reg_file[2][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[2][8]~q\ : std_logic;
SIGNAL \Mux23~24_combout\ : std_logic;
SIGNAL \reg_file[3][8]~q\ : std_logic;
SIGNAL \reg_file[1][8]~q\ : std_logic;
SIGNAL \Mux23~25_combout\ : std_logic;
SIGNAL \reg_file[32][8]~q\ : std_logic;
SIGNAL \reg_file[34][8]~q\ : std_logic;
SIGNAL \Mux23~22_combout\ : std_logic;
SIGNAL \reg_file[33][8]~q\ : std_logic;
SIGNAL \reg_file[35][8]~q\ : std_logic;
SIGNAL \Mux23~23_combout\ : std_logic;
SIGNAL \Mux23~26_combout\ : std_logic;
SIGNAL \reg_file[16][8]~q\ : std_logic;
SIGNAL \reg_file[17][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][8]~q\ : std_logic;
SIGNAL \Mux23~20_combout\ : std_logic;
SIGNAL \reg_file[18][8]~q\ : std_logic;
SIGNAL \reg_file[19][8]~q\ : std_logic;
SIGNAL \Mux23~21_combout\ : std_logic;
SIGNAL \reg_file[48][8]~q\ : std_logic;
SIGNAL \reg_file[49][8]~q\ : std_logic;
SIGNAL \Mux23~27_combout\ : std_logic;
SIGNAL \reg_file[50][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file[50][8]~q\ : std_logic;
SIGNAL \reg_file[51][8]~q\ : std_logic;
SIGNAL \Mux23~28_combout\ : std_logic;
SIGNAL \Mux23~29_combout\ : std_logic;
SIGNAL \Mux23~30_combout\ : std_logic;
SIGNAL \Mux23~41_combout\ : std_logic;
SIGNAL \reg_write_data[9]~input_o\ : std_logic;
SIGNAL \reg_file[10][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file[10][9]~q\ : std_logic;
SIGNAL \reg_file[14][9]~q\ : std_logic;
SIGNAL \reg_file[6][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file[6][9]~q\ : std_logic;
SIGNAL \reg_file[2][9]~q\ : std_logic;
SIGNAL \Mux22~20_combout\ : std_logic;
SIGNAL \Mux22~21_combout\ : std_logic;
SIGNAL \reg_file[11][9]~q\ : std_logic;
SIGNAL \reg_file[3][9]~q\ : std_logic;
SIGNAL \Mux22~27_combout\ : std_logic;
SIGNAL \reg_file[15][9]~q\ : std_logic;
SIGNAL \reg_file[7][9]~q\ : std_logic;
SIGNAL \Mux22~28_combout\ : std_logic;
SIGNAL \reg_file[5][9]~q\ : std_logic;
SIGNAL \reg_file[13][9]~q\ : std_logic;
SIGNAL \reg_file[9][9]~q\ : std_logic;
SIGNAL \reg_file[1][9]~q\ : std_logic;
SIGNAL \Mux22~22_combout\ : std_logic;
SIGNAL \Mux22~23_combout\ : std_logic;
SIGNAL \reg_file[0][9]~q\ : std_logic;
SIGNAL \reg_file[4][9]~q\ : std_logic;
SIGNAL \Mux22~24_combout\ : std_logic;
SIGNAL \reg_file[12][9]~q\ : std_logic;
SIGNAL \reg_file[8][9]~q\ : std_logic;
SIGNAL \Mux22~25_combout\ : std_logic;
SIGNAL \Mux22~26_combout\ : std_logic;
SIGNAL \Mux22~29_combout\ : std_logic;
SIGNAL \reg_file[40][9]~q\ : std_logic;
SIGNAL \reg_file[41][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][9]~q\ : std_logic;
SIGNAL \Mux22~10_combout\ : std_logic;
SIGNAL \reg_file[43][9]~q\ : std_logic;
SIGNAL \reg_file[42][9]~q\ : std_logic;
SIGNAL \Mux22~11_combout\ : std_logic;
SIGNAL \reg_file[44][9]~q\ : std_logic;
SIGNAL \reg_file[46][9]~q\ : std_logic;
SIGNAL \Mux22~17_combout\ : std_logic;
SIGNAL \reg_file[47][9]~q\ : std_logic;
SIGNAL \reg_file[45][9]~q\ : std_logic;
SIGNAL \Mux22~18_combout\ : std_logic;
SIGNAL \reg_file[34][9]~q\ : std_logic;
SIGNAL \reg_file[35][9]~q\ : std_logic;
SIGNAL \reg_file[32][9]~q\ : std_logic;
SIGNAL \reg_file[33][9]~q\ : std_logic;
SIGNAL \Mux22~14_combout\ : std_logic;
SIGNAL \Mux22~15_combout\ : std_logic;
SIGNAL \reg_file[38][9]~q\ : std_logic;
SIGNAL \reg_file[36][9]~q\ : std_logic;
SIGNAL \Mux22~12_combout\ : std_logic;
SIGNAL \reg_file[39][9]~q\ : std_logic;
SIGNAL \reg_file[37][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file[37][9]~q\ : std_logic;
SIGNAL \Mux22~13_combout\ : std_logic;
SIGNAL \Mux22~16_combout\ : std_logic;
SIGNAL \Mux22~19_combout\ : std_logic;
SIGNAL \Mux22~30_combout\ : std_logic;
SIGNAL \reg_file[54][9]~q\ : std_logic;
SIGNAL \reg_file[62][9]~q\ : std_logic;
SIGNAL \reg_file[50][9]~q\ : std_logic;
SIGNAL \reg_file[58][9]~q\ : std_logic;
SIGNAL \Mux22~31_combout\ : std_logic;
SIGNAL \Mux22~32_combout\ : std_logic;
SIGNAL \reg_file[48][9]~q\ : std_logic;
SIGNAL \reg_file[56][9]~q\ : std_logic;
SIGNAL \Mux22~35_combout\ : std_logic;
SIGNAL \reg_file[60][9]~q\ : std_logic;
SIGNAL \reg_file[52][9]~q\ : std_logic;
SIGNAL \Mux22~36_combout\ : std_logic;
SIGNAL \reg_file[57][9]~q\ : std_logic;
SIGNAL \reg_file[61][9]~q\ : std_logic;
SIGNAL \reg_file[49][9]~q\ : std_logic;
SIGNAL \reg_file[53][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file[53][9]~q\ : std_logic;
SIGNAL \Mux22~33_combout\ : std_logic;
SIGNAL \Mux22~34_combout\ : std_logic;
SIGNAL \Mux22~37_combout\ : std_logic;
SIGNAL \reg_file[59][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file[59][9]~q\ : std_logic;
SIGNAL \reg_file[63][9]~q\ : std_logic;
SIGNAL \reg_file[51][9]~q\ : std_logic;
SIGNAL \reg_file[55][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file[55][9]~q\ : std_logic;
SIGNAL \Mux22~38_combout\ : std_logic;
SIGNAL \Mux22~39_combout\ : std_logic;
SIGNAL \Mux22~40_combout\ : std_logic;
SIGNAL \reg_file[26][9]~q\ : std_logic;
SIGNAL \reg_file[30][9]~q\ : std_logic;
SIGNAL \reg_file[22][9]~q\ : std_logic;
SIGNAL \reg_file[18][9]~q\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \Mux22~3_combout\ : std_logic;
SIGNAL \reg_file[24][9]~q\ : std_logic;
SIGNAL \reg_file[28][9]~q\ : std_logic;
SIGNAL \reg_file[20][9]~q\ : std_logic;
SIGNAL \reg_file[16][9]~q\ : std_logic;
SIGNAL \Mux22~4_combout\ : std_logic;
SIGNAL \Mux22~5_combout\ : std_logic;
SIGNAL \Mux22~6_combout\ : std_logic;
SIGNAL \reg_file[17][9]~q\ : std_logic;
SIGNAL \reg_file[25][9]~q\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \reg_file[29][9]~q\ : std_logic;
SIGNAL \reg_file[21][9]~q\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \reg_file[23][9]~q\ : std_logic;
SIGNAL \reg_file[31][9]~q\ : std_logic;
SIGNAL \reg_file[19][9]~q\ : std_logic;
SIGNAL \reg_file[27][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file[27][9]~q\ : std_logic;
SIGNAL \Mux22~7_combout\ : std_logic;
SIGNAL \Mux22~8_combout\ : std_logic;
SIGNAL \Mux22~9_combout\ : std_logic;
SIGNAL \Mux22~41_combout\ : std_logic;
SIGNAL \reg_write_data[10]~input_o\ : std_logic;
SIGNAL \reg_file[41][10]~q\ : std_logic;
SIGNAL \reg_file[9][10]~q\ : std_logic;
SIGNAL \reg_file[25][10]~q\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \reg_file[57][10]~q\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \reg_file[29][10]~q\ : std_logic;
SIGNAL \reg_file[61][10]~q\ : std_logic;
SIGNAL \reg_file[13][10]~q\ : std_logic;
SIGNAL \reg_file[45][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file[45][10]~q\ : std_logic;
SIGNAL \Mux21~7_combout\ : std_logic;
SIGNAL \Mux21~8_combout\ : std_logic;
SIGNAL \reg_file[37][10]~q\ : std_logic;
SIGNAL \reg_file[5][10]~q\ : std_logic;
SIGNAL \Mux21~2_combout\ : std_logic;
SIGNAL \reg_file[53][10]~q\ : std_logic;
SIGNAL \reg_file[21][10]~q\ : std_logic;
SIGNAL \Mux21~3_combout\ : std_logic;
SIGNAL \reg_file[33][10]~q\ : std_logic;
SIGNAL \reg_file[49][10]~q\ : std_logic;
SIGNAL \reg_file[1][10]~q\ : std_logic;
SIGNAL \reg_file[17][10]~q\ : std_logic;
SIGNAL \Mux21~4_combout\ : std_logic;
SIGNAL \Mux21~5_combout\ : std_logic;
SIGNAL \Mux21~6_combout\ : std_logic;
SIGNAL \Mux21~9_combout\ : std_logic;
SIGNAL \reg_file[4][10]~q\ : std_logic;
SIGNAL \reg_file[36][10]~q\ : std_logic;
SIGNAL \Mux21~20_combout\ : std_logic;
SIGNAL \reg_file[52][10]~q\ : std_logic;
SIGNAL \reg_file[20][10]~q\ : std_logic;
SIGNAL \Mux21~21_combout\ : std_logic;
SIGNAL \reg_file[12][10]~q\ : std_logic;
SIGNAL \reg_file[44][10]~q\ : std_logic;
SIGNAL \Mux21~27_combout\ : std_logic;
SIGNAL \reg_file[60][10]~q\ : std_logic;
SIGNAL \reg_file[28][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file[28][10]~q\ : std_logic;
SIGNAL \Mux21~28_combout\ : std_logic;
SIGNAL \reg_file[40][10]~q\ : std_logic;
SIGNAL \reg_file[56][10]~q\ : std_logic;
SIGNAL \reg_file[8][10]~q\ : std_logic;
SIGNAL \reg_file[24][10]~q\ : std_logic;
SIGNAL \Mux21~22_combout\ : std_logic;
SIGNAL \Mux21~23_combout\ : std_logic;
SIGNAL \reg_file[0][10]~q\ : std_logic;
SIGNAL \reg_file[16][10]~q\ : std_logic;
SIGNAL \Mux21~24_combout\ : std_logic;
SIGNAL \reg_file[32][10]~q\ : std_logic;
SIGNAL \reg_file[48][10]~q\ : std_logic;
SIGNAL \Mux21~25_combout\ : std_logic;
SIGNAL \Mux21~26_combout\ : std_logic;
SIGNAL \Mux21~29_combout\ : std_logic;
SIGNAL \reg_file[42][10]~q\ : std_logic;
SIGNAL \reg_file[58][10]~q\ : std_logic;
SIGNAL \reg_file[10][10]~q\ : std_logic;
SIGNAL \reg_file[26][10]~q\ : std_logic;
SIGNAL \Mux21~12_combout\ : std_logic;
SIGNAL \Mux21~13_combout\ : std_logic;
SIGNAL \reg_file[2][10]~q\ : std_logic;
SIGNAL \reg_file[18][10]~q\ : std_logic;
SIGNAL \Mux21~14_combout\ : std_logic;
SIGNAL \reg_file[50][10]~q\ : std_logic;
SIGNAL \reg_file[34][10]~q\ : std_logic;
SIGNAL \Mux21~15_combout\ : std_logic;
SIGNAL \Mux21~16_combout\ : std_logic;
SIGNAL \reg_file[46][10]~q\ : std_logic;
SIGNAL \reg_file[14][10]~q\ : std_logic;
SIGNAL \Mux21~17_combout\ : std_logic;
SIGNAL \reg_file[62][10]~q\ : std_logic;
SIGNAL \reg_file[30][10]~q\ : std_logic;
SIGNAL \Mux21~18_combout\ : std_logic;
SIGNAL \reg_file[22][10]~q\ : std_logic;
SIGNAL \reg_file[54][10]~q\ : std_logic;
SIGNAL \reg_file[6][10]~q\ : std_logic;
SIGNAL \reg_file[38][10]~q\ : std_logic;
SIGNAL \Mux21~10_combout\ : std_logic;
SIGNAL \Mux21~11_combout\ : std_logic;
SIGNAL \Mux21~19_combout\ : std_logic;
SIGNAL \Mux21~30_combout\ : std_logic;
SIGNAL \reg_file[7][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file[7][10]~q\ : std_logic;
SIGNAL \reg_file[3][10]~q\ : std_logic;
SIGNAL \Mux21~35_combout\ : std_logic;
SIGNAL \reg_file[15][10]~q\ : std_logic;
SIGNAL \reg_file[11][10]~q\ : std_logic;
SIGNAL \Mux21~36_combout\ : std_logic;
SIGNAL \reg_file[27][10]~q\ : std_logic;
SIGNAL \reg_file[19][10]~q\ : std_logic;
SIGNAL \Mux21~33_combout\ : std_logic;
SIGNAL \reg_file[31][10]~q\ : std_logic;
SIGNAL \reg_file[23][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file[23][10]~q\ : std_logic;
SIGNAL \Mux21~34_combout\ : std_logic;
SIGNAL \Mux21~37_combout\ : std_logic;
SIGNAL \reg_file[51][10]~q\ : std_logic;
SIGNAL \reg_file[59][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file[59][10]~q\ : std_logic;
SIGNAL \Mux21~38_combout\ : std_logic;
SIGNAL \reg_file[63][10]~q\ : std_logic;
SIGNAL \reg_file[55][10]~q\ : std_logic;
SIGNAL \Mux21~39_combout\ : std_logic;
SIGNAL \reg_file[43][10]~q\ : std_logic;
SIGNAL \reg_file[39][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file[39][10]~q\ : std_logic;
SIGNAL \reg_file[35][10]~q\ : std_logic;
SIGNAL \Mux21~31_combout\ : std_logic;
SIGNAL \reg_file[47][10]~q\ : std_logic;
SIGNAL \Mux21~32_combout\ : std_logic;
SIGNAL \Mux21~40_combout\ : std_logic;
SIGNAL \Mux21~41_combout\ : std_logic;
SIGNAL \reg_write_data[11]~input_o\ : std_logic;
SIGNAL \reg_file[26][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][11]~q\ : std_logic;
SIGNAL \reg_file[27][11]~q\ : std_logic;
SIGNAL \reg_file[24][11]~q\ : std_logic;
SIGNAL \reg_file[25][11]~q\ : std_logic;
SIGNAL \Mux20~10_combout\ : std_logic;
SIGNAL \Mux20~11_combout\ : std_logic;
SIGNAL \reg_file[9][11]~q\ : std_logic;
SIGNAL \reg_file[11][11]~q\ : std_logic;
SIGNAL \reg_file[8][11]~q\ : std_logic;
SIGNAL \reg_file[10][11]~q\ : std_logic;
SIGNAL \Mux20~14_combout\ : std_logic;
SIGNAL \Mux20~15_combout\ : std_logic;
SIGNAL \reg_file[41][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][11]~q\ : std_logic;
SIGNAL \reg_file[40][11]~q\ : std_logic;
SIGNAL \reg_file[42][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][11]~q\ : std_logic;
SIGNAL \Mux20~12_combout\ : std_logic;
SIGNAL \reg_file[43][11]~q\ : std_logic;
SIGNAL \Mux20~13_combout\ : std_logic;
SIGNAL \Mux20~16_combout\ : std_logic;
SIGNAL \reg_file[56][11]~q\ : std_logic;
SIGNAL \reg_file[57][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[57][11]~q\ : std_logic;
SIGNAL \Mux20~17_combout\ : std_logic;
SIGNAL \reg_file[59][11]~q\ : std_logic;
SIGNAL \reg_file[58][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][11]~q\ : std_logic;
SIGNAL \Mux20~18_combout\ : std_logic;
SIGNAL \Mux20~19_combout\ : std_logic;
SIGNAL \reg_file[48][11]~q\ : std_logic;
SIGNAL \reg_file[49][11]~q\ : std_logic;
SIGNAL \Mux20~27_combout\ : std_logic;
SIGNAL \reg_file[50][11]~q\ : std_logic;
SIGNAL \reg_file[51][11]~q\ : std_logic;
SIGNAL \Mux20~28_combout\ : std_logic;
SIGNAL \reg_file[1][11]~q\ : std_logic;
SIGNAL \reg_file[3][11]~q\ : std_logic;
SIGNAL \reg_file[2][11]~q\ : std_logic;
SIGNAL \reg_file[0][11]~q\ : std_logic;
SIGNAL \Mux20~24_combout\ : std_logic;
SIGNAL \Mux20~25_combout\ : std_logic;
SIGNAL \reg_file[32][11]~q\ : std_logic;
SIGNAL \reg_file[34][11]~q\ : std_logic;
SIGNAL \Mux20~22_combout\ : std_logic;
SIGNAL \reg_file[35][11]~q\ : std_logic;
SIGNAL \reg_file[33][11]~q\ : std_logic;
SIGNAL \Mux20~23_combout\ : std_logic;
SIGNAL \Mux20~26_combout\ : std_logic;
SIGNAL \reg_file[16][11]~q\ : std_logic;
SIGNAL \reg_file[17][11]~q\ : std_logic;
SIGNAL \Mux20~20_combout\ : std_logic;
SIGNAL \reg_file[19][11]~q\ : std_logic;
SIGNAL \reg_file[18][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[18][11]~q\ : std_logic;
SIGNAL \Mux20~21_combout\ : std_logic;
SIGNAL \Mux20~29_combout\ : std_logic;
SIGNAL \Mux20~30_combout\ : std_logic;
SIGNAL \reg_file[29][11]~q\ : std_logic;
SIGNAL \reg_file[61][11]~q\ : std_logic;
SIGNAL \reg_file[13][11]~q\ : std_logic;
SIGNAL \reg_file[45][11]~q\ : std_logic;
SIGNAL \Mux20~31_combout\ : std_logic;
SIGNAL \Mux20~32_combout\ : std_logic;
SIGNAL \reg_file[46][11]~q\ : std_logic;
SIGNAL \reg_file[62][11]~q\ : std_logic;
SIGNAL \reg_file[14][11]~q\ : std_logic;
SIGNAL \reg_file[30][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[30][11]~q\ : std_logic;
SIGNAL \Mux20~33_combout\ : std_logic;
SIGNAL \Mux20~34_combout\ : std_logic;
SIGNAL \reg_file[44][11]~q\ : std_logic;
SIGNAL \reg_file[60][11]~q\ : std_logic;
SIGNAL \reg_file[12][11]~q\ : std_logic;
SIGNAL \reg_file[28][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[28][11]~q\ : std_logic;
SIGNAL \Mux20~35_combout\ : std_logic;
SIGNAL \Mux20~36_combout\ : std_logic;
SIGNAL \Mux20~37_combout\ : std_logic;
SIGNAL \reg_file[47][11]~q\ : std_logic;
SIGNAL \reg_file[15][11]~q\ : std_logic;
SIGNAL \Mux20~38_combout\ : std_logic;
SIGNAL \reg_file[31][11]~q\ : std_logic;
SIGNAL \reg_file[63][11]~q\ : std_logic;
SIGNAL \Mux20~39_combout\ : std_logic;
SIGNAL \Mux20~40_combout\ : std_logic;
SIGNAL \reg_file[5][11]~q\ : std_logic;
SIGNAL \reg_file[7][11]~q\ : std_logic;
SIGNAL \reg_file[4][11]~q\ : std_logic;
SIGNAL \reg_file[6][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[6][11]~q\ : std_logic;
SIGNAL \Mux20~4_combout\ : std_logic;
SIGNAL \Mux20~5_combout\ : std_logic;
SIGNAL \reg_file[22][11]~q\ : std_logic;
SIGNAL \reg_file[23][11]~q\ : std_logic;
SIGNAL \reg_file[20][11]~q\ : std_logic;
SIGNAL \reg_file[21][11]~q\ : std_logic;
SIGNAL \Mux20~2_combout\ : std_logic;
SIGNAL \Mux20~3_combout\ : std_logic;
SIGNAL \Mux20~6_combout\ : std_logic;
SIGNAL \reg_file[54][11]~q\ : std_logic;
SIGNAL \reg_file[55][11]~q\ : std_logic;
SIGNAL \reg_file[53][11]~q\ : std_logic;
SIGNAL \reg_file[52][11]~q\ : std_logic;
SIGNAL \Mux20~7_combout\ : std_logic;
SIGNAL \Mux20~8_combout\ : std_logic;
SIGNAL \reg_file[36][11]~q\ : std_logic;
SIGNAL \reg_file[38][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][11]~q\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \reg_file[39][11]~q\ : std_logic;
SIGNAL \reg_file[37][11]~q\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \Mux20~9_combout\ : std_logic;
SIGNAL \Mux20~41_combout\ : std_logic;
SIGNAL \reg_write_data[12]~input_o\ : std_logic;
SIGNAL \reg_file[34][12]~q\ : std_logic;
SIGNAL \reg_file[33][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[33][12]~q\ : std_logic;
SIGNAL \reg_file[32][12]~q\ : std_logic;
SIGNAL \Mux19~4_combout\ : std_logic;
SIGNAL \reg_file[35][12]~q\ : std_logic;
SIGNAL \Mux19~5_combout\ : std_logic;
SIGNAL \reg_file[37][12]~q\ : std_logic;
SIGNAL \reg_file[39][12]~q\ : std_logic;
SIGNAL \reg_file[36][12]~q\ : std_logic;
SIGNAL \reg_file[38][12]~q\ : std_logic;
SIGNAL \Mux19~2_combout\ : std_logic;
SIGNAL \Mux19~3_combout\ : std_logic;
SIGNAL \Mux19~6_combout\ : std_logic;
SIGNAL \reg_file[42][12]~q\ : std_logic;
SIGNAL \reg_file[43][12]~q\ : std_logic;
SIGNAL \reg_file[41][12]~q\ : std_logic;
SIGNAL \reg_file[40][12]~q\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \reg_file[44][12]~q\ : std_logic;
SIGNAL \reg_file[46][12]~q\ : std_logic;
SIGNAL \Mux19~7_combout\ : std_logic;
SIGNAL \reg_file[47][12]~q\ : std_logic;
SIGNAL \reg_file[45][12]~q\ : std_logic;
SIGNAL \Mux19~8_combout\ : std_logic;
SIGNAL \Mux19~9_combout\ : std_logic;
SIGNAL \reg_file[23][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[23][12]~q\ : std_logic;
SIGNAL \reg_file[31][12]~q\ : std_logic;
SIGNAL \reg_file[19][12]~q\ : std_logic;
SIGNAL \reg_file[27][12]~q\ : std_logic;
SIGNAL \Mux19~17_combout\ : std_logic;
SIGNAL \Mux19~18_combout\ : std_logic;
SIGNAL \reg_file[24][12]~q\ : std_logic;
SIGNAL \reg_file[28][12]~q\ : std_logic;
SIGNAL \reg_file[20][12]~q\ : std_logic;
SIGNAL \reg_file[16][12]~q\ : std_logic;
SIGNAL \Mux19~14_combout\ : std_logic;
SIGNAL \Mux19~15_combout\ : std_logic;
SIGNAL \reg_file[26][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][12]~q\ : std_logic;
SIGNAL \reg_file[30][12]~q\ : std_logic;
SIGNAL \reg_file[22][12]~q\ : std_logic;
SIGNAL \reg_file[18][12]~q\ : std_logic;
SIGNAL \Mux19~12_combout\ : std_logic;
SIGNAL \Mux19~13_combout\ : std_logic;
SIGNAL \Mux19~16_combout\ : std_logic;
SIGNAL \reg_file[17][12]~q\ : std_logic;
SIGNAL \reg_file[25][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[25][12]~q\ : std_logic;
SIGNAL \Mux19~10_combout\ : std_logic;
SIGNAL \reg_file[29][12]~q\ : std_logic;
SIGNAL \reg_file[21][12]~q\ : std_logic;
SIGNAL \Mux19~11_combout\ : std_logic;
SIGNAL \Mux19~19_combout\ : std_logic;
SIGNAL \reg_file[7][12]~q\ : std_logic;
SIGNAL \reg_file[15][12]~q\ : std_logic;
SIGNAL \reg_file[3][12]~q\ : std_logic;
SIGNAL \reg_file[11][12]~q\ : std_logic;
SIGNAL \Mux19~27_combout\ : std_logic;
SIGNAL \Mux19~28_combout\ : std_logic;
SIGNAL \reg_file[10][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[10][12]~q\ : std_logic;
SIGNAL \reg_file[6][12]~q\ : std_logic;
SIGNAL \reg_file[2][12]~q\ : std_logic;
SIGNAL \Mux19~20_combout\ : std_logic;
SIGNAL \reg_file[14][12]~q\ : std_logic;
SIGNAL \Mux19~21_combout\ : std_logic;
SIGNAL \reg_file[4][12]~q\ : std_logic;
SIGNAL \reg_file[0][12]~q\ : std_logic;
SIGNAL \Mux19~24_combout\ : std_logic;
SIGNAL \reg_file[12][12]~q\ : std_logic;
SIGNAL \reg_file[8][12]~q\ : std_logic;
SIGNAL \Mux19~25_combout\ : std_logic;
SIGNAL \reg_file[5][12]~q\ : std_logic;
SIGNAL \reg_file[13][12]~q\ : std_logic;
SIGNAL \reg_file[1][12]~q\ : std_logic;
SIGNAL \reg_file[9][12]~q\ : std_logic;
SIGNAL \Mux19~22_combout\ : std_logic;
SIGNAL \Mux19~23_combout\ : std_logic;
SIGNAL \Mux19~26_combout\ : std_logic;
SIGNAL \Mux19~29_combout\ : std_logic;
SIGNAL \Mux19~30_combout\ : std_logic;
SIGNAL \reg_file[52][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[52][12]~q\ : std_logic;
SIGNAL \reg_file[60][12]~q\ : std_logic;
SIGNAL \reg_file[48][12]~q\ : std_logic;
SIGNAL \reg_file[56][12]~q\ : std_logic;
SIGNAL \Mux19~35_combout\ : std_logic;
SIGNAL \Mux19~36_combout\ : std_logic;
SIGNAL \reg_file[57][12]~q\ : std_logic;
SIGNAL \reg_file[61][12]~q\ : std_logic;
SIGNAL \reg_file[49][12]~q\ : std_logic;
SIGNAL \reg_file[53][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[53][12]~q\ : std_logic;
SIGNAL \Mux19~33_combout\ : std_logic;
SIGNAL \Mux19~34_combout\ : std_logic;
SIGNAL \Mux19~37_combout\ : std_logic;
SIGNAL \reg_file[54][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[54][12]~q\ : std_logic;
SIGNAL \reg_file[62][12]~q\ : std_logic;
SIGNAL \reg_file[50][12]~q\ : std_logic;
SIGNAL \reg_file[58][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][12]~q\ : std_logic;
SIGNAL \Mux19~31_combout\ : std_logic;
SIGNAL \Mux19~32_combout\ : std_logic;
SIGNAL \reg_file[59][12]~q\ : std_logic;
SIGNAL \reg_file[63][12]~q\ : std_logic;
SIGNAL \reg_file[55][12]~q\ : std_logic;
SIGNAL \reg_file[51][12]~q\ : std_logic;
SIGNAL \Mux19~38_combout\ : std_logic;
SIGNAL \Mux19~39_combout\ : std_logic;
SIGNAL \Mux19~40_combout\ : std_logic;
SIGNAL \Mux19~41_combout\ : std_logic;
SIGNAL \reg_write_data[13]~input_o\ : std_logic;
SIGNAL \reg_file[30][13]~q\ : std_logic;
SIGNAL \reg_file[62][13]~q\ : std_logic;
SIGNAL \reg_file[14][13]~q\ : std_logic;
SIGNAL \reg_file[46][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file[46][13]~q\ : std_logic;
SIGNAL \Mux18~7_combout\ : std_logic;
SIGNAL \Mux18~8_combout\ : std_logic;
SIGNAL \reg_file[22][13]~q\ : std_logic;
SIGNAL \reg_file[54][13]~q\ : std_logic;
SIGNAL \reg_file[38][13]~q\ : std_logic;
SIGNAL \reg_file[6][13]~q\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \reg_file[10][13]~q\ : std_logic;
SIGNAL \reg_file[26][13]~q\ : std_logic;
SIGNAL \Mux18~2_combout\ : std_logic;
SIGNAL \reg_file[58][13]~q\ : std_logic;
SIGNAL \reg_file[42][13]~q\ : std_logic;
SIGNAL \Mux18~3_combout\ : std_logic;
SIGNAL \reg_file[2][13]~q\ : std_logic;
SIGNAL \reg_file[18][13]~q\ : std_logic;
SIGNAL \Mux18~4_combout\ : std_logic;
SIGNAL \reg_file[50][13]~q\ : std_logic;
SIGNAL \reg_file[34][13]~q\ : std_logic;
SIGNAL \Mux18~5_combout\ : std_logic;
SIGNAL \Mux18~6_combout\ : std_logic;
SIGNAL \Mux18~9_combout\ : std_logic;
SIGNAL \reg_file[3][13]~q\ : std_logic;
SIGNAL \reg_file[7][13]~q\ : std_logic;
SIGNAL \Mux18~35_combout\ : std_logic;
SIGNAL \reg_file[15][13]~q\ : std_logic;
SIGNAL \reg_file[11][13]~q\ : std_logic;
SIGNAL \Mux18~36_combout\ : std_logic;
SIGNAL \reg_file[19][13]~q\ : std_logic;
SIGNAL \reg_file[27][13]~q\ : std_logic;
SIGNAL \Mux18~33_combout\ : std_logic;
SIGNAL \reg_file[31][13]~q\ : std_logic;
SIGNAL \reg_file[23][13]~q\ : std_logic;
SIGNAL \Mux18~34_combout\ : std_logic;
SIGNAL \Mux18~37_combout\ : std_logic;
SIGNAL \reg_file[59][13]~q\ : std_logic;
SIGNAL \reg_file[51][13]~q\ : std_logic;
SIGNAL \Mux18~38_combout\ : std_logic;
SIGNAL \reg_file[63][13]~q\ : std_logic;
SIGNAL \reg_file[55][13]~q\ : std_logic;
SIGNAL \Mux18~39_combout\ : std_logic;
SIGNAL \reg_file[43][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file[43][13]~q\ : std_logic;
SIGNAL \reg_file[47][13]~q\ : std_logic;
SIGNAL \reg_file[35][13]~q\ : std_logic;
SIGNAL \reg_file[39][13]~q\ : std_logic;
SIGNAL \Mux18~31_combout\ : std_logic;
SIGNAL \Mux18~32_combout\ : std_logic;
SIGNAL \Mux18~40_combout\ : std_logic;
SIGNAL \reg_file[0][13]~q\ : std_logic;
SIGNAL \reg_file[16][13]~q\ : std_logic;
SIGNAL \Mux18~24_combout\ : std_logic;
SIGNAL \reg_file[32][13]~q\ : std_logic;
SIGNAL \reg_file[48][13]~q\ : std_logic;
SIGNAL \Mux18~25_combout\ : std_logic;
SIGNAL \reg_file[8][13]~q\ : std_logic;
SIGNAL \reg_file[24][13]~q\ : std_logic;
SIGNAL \Mux18~22_combout\ : std_logic;
SIGNAL \reg_file[56][13]~q\ : std_logic;
SIGNAL \reg_file[40][13]~q\ : std_logic;
SIGNAL \Mux18~23_combout\ : std_logic;
SIGNAL \Mux18~26_combout\ : std_logic;
SIGNAL \reg_file[28][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file[28][13]~q\ : std_logic;
SIGNAL \reg_file[60][13]~q\ : std_logic;
SIGNAL \reg_file[12][13]~q\ : std_logic;
SIGNAL \reg_file[44][13]~q\ : std_logic;
SIGNAL \Mux18~27_combout\ : std_logic;
SIGNAL \Mux18~28_combout\ : std_logic;
SIGNAL \reg_file[20][13]~q\ : std_logic;
SIGNAL \reg_file[4][13]~q\ : std_logic;
SIGNAL \reg_file[36][13]~q\ : std_logic;
SIGNAL \Mux18~20_combout\ : std_logic;
SIGNAL \reg_file[52][13]~q\ : std_logic;
SIGNAL \Mux18~21_combout\ : std_logic;
SIGNAL \Mux18~29_combout\ : std_logic;
SIGNAL \reg_file[5][13]~q\ : std_logic;
SIGNAL \reg_file[37][13]~q\ : std_logic;
SIGNAL \Mux18~12_combout\ : std_logic;
SIGNAL \reg_file[21][13]~q\ : std_logic;
SIGNAL \reg_file[53][13]~q\ : std_logic;
SIGNAL \Mux18~13_combout\ : std_logic;
SIGNAL \reg_file[17][13]~q\ : std_logic;
SIGNAL \reg_file[1][13]~q\ : std_logic;
SIGNAL \Mux18~14_combout\ : std_logic;
SIGNAL \reg_file[49][13]~q\ : std_logic;
SIGNAL \reg_file[33][13]~q\ : std_logic;
SIGNAL \Mux18~15_combout\ : std_logic;
SIGNAL \Mux18~16_combout\ : std_logic;
SIGNAL \reg_file[41][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][13]~q\ : std_logic;
SIGNAL \reg_file[9][13]~q\ : std_logic;
SIGNAL \reg_file[25][13]~q\ : std_logic;
SIGNAL \Mux18~10_combout\ : std_logic;
SIGNAL \reg_file[57][13]~q\ : std_logic;
SIGNAL \Mux18~11_combout\ : std_logic;
SIGNAL \reg_file[29][13]~q\ : std_logic;
SIGNAL \reg_file[61][13]~q\ : std_logic;
SIGNAL \reg_file[45][13]~q\ : std_logic;
SIGNAL \reg_file[13][13]~q\ : std_logic;
SIGNAL \Mux18~17_combout\ : std_logic;
SIGNAL \Mux18~18_combout\ : std_logic;
SIGNAL \Mux18~19_combout\ : std_logic;
SIGNAL \Mux18~30_combout\ : std_logic;
SIGNAL \Mux18~41_combout\ : std_logic;
SIGNAL \reg_write_data[14]~input_o\ : std_logic;
SIGNAL \reg_file[56][14]~q\ : std_logic;
SIGNAL \reg_file[57][14]~q\ : std_logic;
SIGNAL \Mux17~7_combout\ : std_logic;
SIGNAL \reg_file[59][14]~q\ : std_logic;
SIGNAL \reg_file[58][14]~q\ : std_logic;
SIGNAL \Mux17~8_combout\ : std_logic;
SIGNAL \reg_file[26][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][14]~q\ : std_logic;
SIGNAL \reg_file[27][14]~q\ : std_logic;
SIGNAL \reg_file[24][14]~q\ : std_logic;
SIGNAL \reg_file[25][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[25][14]~q\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \reg_file[10][14]~q\ : std_logic;
SIGNAL \reg_file[8][14]~q\ : std_logic;
SIGNAL \Mux17~4_combout\ : std_logic;
SIGNAL \reg_file[9][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[9][14]~q\ : std_logic;
SIGNAL \reg_file[11][14]~q\ : std_logic;
SIGNAL \Mux17~5_combout\ : std_logic;
SIGNAL \reg_file[41][14]~q\ : std_logic;
SIGNAL \reg_file[43][14]~q\ : std_logic;
SIGNAL \reg_file[40][14]~q\ : std_logic;
SIGNAL \reg_file[42][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][14]~q\ : std_logic;
SIGNAL \Mux17~2_combout\ : std_logic;
SIGNAL \Mux17~3_combout\ : std_logic;
SIGNAL \Mux17~6_combout\ : std_logic;
SIGNAL \Mux17~9_combout\ : std_logic;
SIGNAL \reg_file[12][14]~q\ : std_logic;
SIGNAL \reg_file[28][14]~q\ : std_logic;
SIGNAL \Mux17~35_combout\ : std_logic;
SIGNAL \reg_file[60][14]~q\ : std_logic;
SIGNAL \reg_file[44][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[44][14]~q\ : std_logic;
SIGNAL \Mux17~36_combout\ : std_logic;
SIGNAL \reg_file[46][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[46][14]~q\ : std_logic;
SIGNAL \reg_file[14][14]~q\ : std_logic;
SIGNAL \reg_file[30][14]~q\ : std_logic;
SIGNAL \Mux17~33_combout\ : std_logic;
SIGNAL \reg_file[62][14]~q\ : std_logic;
SIGNAL \Mux17~34_combout\ : std_logic;
SIGNAL \Mux17~37_combout\ : std_logic;
SIGNAL \reg_file[13][14]~q\ : std_logic;
SIGNAL \reg_file[45][14]~q\ : std_logic;
SIGNAL \Mux17~31_combout\ : std_logic;
SIGNAL \reg_file[29][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[29][14]~q\ : std_logic;
SIGNAL \reg_file[61][14]~q\ : std_logic;
SIGNAL \Mux17~32_combout\ : std_logic;
SIGNAL \reg_file[15][14]~q\ : std_logic;
SIGNAL \reg_file[47][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[47][14]~q\ : std_logic;
SIGNAL \Mux17~38_combout\ : std_logic;
SIGNAL \reg_file[31][14]~q\ : std_logic;
SIGNAL \reg_file[63][14]~q\ : std_logic;
SIGNAL \Mux17~39_combout\ : std_logic;
SIGNAL \Mux17~40_combout\ : std_logic;
SIGNAL \reg_file[48][14]~q\ : std_logic;
SIGNAL \reg_file[49][14]~q\ : std_logic;
SIGNAL \Mux17~27_combout\ : std_logic;
SIGNAL \reg_file[50][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[50][14]~q\ : std_logic;
SIGNAL \reg_file[51][14]~q\ : std_logic;
SIGNAL \Mux17~28_combout\ : std_logic;
SIGNAL \reg_file[2][14]~q\ : std_logic;
SIGNAL \reg_file[0][14]~q\ : std_logic;
SIGNAL \Mux17~24_combout\ : std_logic;
SIGNAL \reg_file[3][14]~q\ : std_logic;
SIGNAL \reg_file[1][14]~q\ : std_logic;
SIGNAL \Mux17~25_combout\ : std_logic;
SIGNAL \reg_file[32][14]~q\ : std_logic;
SIGNAL \reg_file[34][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[34][14]~q\ : std_logic;
SIGNAL \Mux17~22_combout\ : std_logic;
SIGNAL \reg_file[35][14]~q\ : std_logic;
SIGNAL \reg_file[33][14]~q\ : std_logic;
SIGNAL \Mux17~23_combout\ : std_logic;
SIGNAL \Mux17~26_combout\ : std_logic;
SIGNAL \reg_file[18][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[18][14]~q\ : std_logic;
SIGNAL \reg_file[19][14]~q\ : std_logic;
SIGNAL \reg_file[16][14]~q\ : std_logic;
SIGNAL \reg_file[17][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][14]~q\ : std_logic;
SIGNAL \Mux17~20_combout\ : std_logic;
SIGNAL \Mux17~21_combout\ : std_logic;
SIGNAL \Mux17~29_combout\ : std_logic;
SIGNAL \reg_file[54][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[54][14]~q\ : std_logic;
SIGNAL \reg_file[55][14]~q\ : std_logic;
SIGNAL \reg_file[52][14]~q\ : std_logic;
SIGNAL \reg_file[53][14]~q\ : std_logic;
SIGNAL \Mux17~17_combout\ : std_logic;
SIGNAL \Mux17~18_combout\ : std_logic;
SIGNAL \reg_file[37][14]~q\ : std_logic;
SIGNAL \reg_file[39][14]~q\ : std_logic;
SIGNAL \reg_file[38][14]~q\ : std_logic;
SIGNAL \reg_file[36][14]~q\ : std_logic;
SIGNAL \Mux17~10_combout\ : std_logic;
SIGNAL \Mux17~11_combout\ : std_logic;
SIGNAL \reg_file[5][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[5][14]~q\ : std_logic;
SIGNAL \reg_file[7][14]~q\ : std_logic;
SIGNAL \reg_file[6][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[6][14]~q\ : std_logic;
SIGNAL \reg_file[4][14]~q\ : std_logic;
SIGNAL \Mux17~14_combout\ : std_logic;
SIGNAL \Mux17~15_combout\ : std_logic;
SIGNAL \reg_file[22][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][14]~q\ : std_logic;
SIGNAL \reg_file[23][14]~q\ : std_logic;
SIGNAL \reg_file[20][14]~q\ : std_logic;
SIGNAL \reg_file[21][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file[21][14]~q\ : std_logic;
SIGNAL \Mux17~12_combout\ : std_logic;
SIGNAL \Mux17~13_combout\ : std_logic;
SIGNAL \Mux17~16_combout\ : std_logic;
SIGNAL \Mux17~19_combout\ : std_logic;
SIGNAL \Mux17~30_combout\ : std_logic;
SIGNAL \Mux17~41_combout\ : std_logic;
SIGNAL \reg_write_data[15]~input_o\ : std_logic;
SIGNAL \reg_file[45][15]~q\ : std_logic;
SIGNAL \reg_file[47][15]~q\ : std_logic;
SIGNAL \reg_file[44][15]~q\ : std_logic;
SIGNAL \reg_file[46][15]~q\ : std_logic;
SIGNAL \Mux16~17_combout\ : std_logic;
SIGNAL \Mux16~18_combout\ : std_logic;
SIGNAL \reg_file[34][15]~q\ : std_logic;
SIGNAL \reg_file[35][15]~q\ : std_logic;
SIGNAL \reg_file[33][15]~q\ : std_logic;
SIGNAL \reg_file[32][15]~q\ : std_logic;
SIGNAL \Mux16~14_combout\ : std_logic;
SIGNAL \Mux16~15_combout\ : std_logic;
SIGNAL \reg_file[38][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][15]~q\ : std_logic;
SIGNAL \reg_file[36][15]~q\ : std_logic;
SIGNAL \Mux16~12_combout\ : std_logic;
SIGNAL \reg_file[39][15]~q\ : std_logic;
SIGNAL \reg_file[37][15]~q\ : std_logic;
SIGNAL \Mux16~13_combout\ : std_logic;
SIGNAL \Mux16~16_combout\ : std_logic;
SIGNAL \reg_file[40][15]~q\ : std_logic;
SIGNAL \reg_file[41][15]~q\ : std_logic;
SIGNAL \Mux16~10_combout\ : std_logic;
SIGNAL \reg_file[43][15]~q\ : std_logic;
SIGNAL \reg_file[42][15]~q\ : std_logic;
SIGNAL \Mux16~11_combout\ : std_logic;
SIGNAL \Mux16~19_combout\ : std_logic;
SIGNAL \reg_file[3][15]~q\ : std_logic;
SIGNAL \reg_file[11][15]~q\ : std_logic;
SIGNAL \Mux16~27_combout\ : std_logic;
SIGNAL \reg_file[7][15]~q\ : std_logic;
SIGNAL \reg_file[15][15]~q\ : std_logic;
SIGNAL \Mux16~28_combout\ : std_logic;
SIGNAL \reg_file[2][15]~q\ : std_logic;
SIGNAL \reg_file[6][15]~q\ : std_logic;
SIGNAL \Mux16~20_combout\ : std_logic;
SIGNAL \reg_file[10][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file[10][15]~q\ : std_logic;
SIGNAL \reg_file[14][15]~q\ : std_logic;
SIGNAL \Mux16~21_combout\ : std_logic;
SIGNAL \reg_file[0][15]~q\ : std_logic;
SIGNAL \reg_file[4][15]~q\ : std_logic;
SIGNAL \Mux16~24_combout\ : std_logic;
SIGNAL \reg_file[12][15]~q\ : std_logic;
SIGNAL \reg_file[8][15]~q\ : std_logic;
SIGNAL \Mux16~25_combout\ : std_logic;
SIGNAL \reg_file[1][15]~q\ : std_logic;
SIGNAL \reg_file[9][15]~q\ : std_logic;
SIGNAL \Mux16~22_combout\ : std_logic;
SIGNAL \reg_file[13][15]~q\ : std_logic;
SIGNAL \reg_file[5][15]~q\ : std_logic;
SIGNAL \Mux16~23_combout\ : std_logic;
SIGNAL \Mux16~26_combout\ : std_logic;
SIGNAL \Mux16~29_combout\ : std_logic;
SIGNAL \Mux16~30_combout\ : std_logic;
SIGNAL \reg_file[23][15]~q\ : std_logic;
SIGNAL \reg_file[31][15]~q\ : std_logic;
SIGNAL \reg_file[19][15]~q\ : std_logic;
SIGNAL \reg_file[27][15]~q\ : std_logic;
SIGNAL \Mux16~7_combout\ : std_logic;
SIGNAL \Mux16~8_combout\ : std_logic;
SIGNAL \reg_file[20][15]~q\ : std_logic;
SIGNAL \reg_file[16][15]~q\ : std_logic;
SIGNAL \Mux16~4_combout\ : std_logic;
SIGNAL \reg_file[28][15]~q\ : std_logic;
SIGNAL \reg_file[24][15]~q\ : std_logic;
SIGNAL \Mux16~5_combout\ : std_logic;
SIGNAL \reg_file[18][15]~q\ : std_logic;
SIGNAL \reg_file[22][15]~q\ : std_logic;
SIGNAL \Mux16~2_combout\ : std_logic;
SIGNAL \reg_file[26][15]~q\ : std_logic;
SIGNAL \reg_file[30][15]~q\ : std_logic;
SIGNAL \Mux16~3_combout\ : std_logic;
SIGNAL \Mux16~6_combout\ : std_logic;
SIGNAL \reg_file[17][15]~q\ : std_logic;
SIGNAL \reg_file[25][15]~q\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \reg_file[29][15]~q\ : std_logic;
SIGNAL \reg_file[21][15]~q\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \Mux16~9_combout\ : std_logic;
SIGNAL \reg_file[50][15]~q\ : std_logic;
SIGNAL \reg_file[58][15]~q\ : std_logic;
SIGNAL \Mux16~31_combout\ : std_logic;
SIGNAL \reg_file[62][15]~q\ : std_logic;
SIGNAL \reg_file[54][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file[54][15]~q\ : std_logic;
SIGNAL \Mux16~32_combout\ : std_logic;
SIGNAL \reg_file[48][15]~q\ : std_logic;
SIGNAL \reg_file[56][15]~q\ : std_logic;
SIGNAL \Mux16~35_combout\ : std_logic;
SIGNAL \reg_file[60][15]~q\ : std_logic;
SIGNAL \reg_file[52][15]~q\ : std_logic;
SIGNAL \Mux16~36_combout\ : std_logic;
SIGNAL \reg_file[49][15]~q\ : std_logic;
SIGNAL \reg_file[53][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file[53][15]~q\ : std_logic;
SIGNAL \Mux16~33_combout\ : std_logic;
SIGNAL \reg_file[61][15]~q\ : std_logic;
SIGNAL \reg_file[57][15]~q\ : std_logic;
SIGNAL \Mux16~34_combout\ : std_logic;
SIGNAL \Mux16~37_combout\ : std_logic;
SIGNAL \reg_file[59][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file[59][15]~q\ : std_logic;
SIGNAL \reg_file[63][15]~q\ : std_logic;
SIGNAL \reg_file[51][15]~q\ : std_logic;
SIGNAL \reg_file[55][15]~q\ : std_logic;
SIGNAL \Mux16~38_combout\ : std_logic;
SIGNAL \Mux16~39_combout\ : std_logic;
SIGNAL \Mux16~40_combout\ : std_logic;
SIGNAL \Mux16~41_combout\ : std_logic;
SIGNAL \reg_write_data[16]~input_o\ : std_logic;
SIGNAL \reg_file[41][16]~q\ : std_logic;
SIGNAL \reg_file[57][16]~q\ : std_logic;
SIGNAL \reg_file[9][16]~q\ : std_logic;
SIGNAL \reg_file[25][16]~q\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \reg_file[5][16]~q\ : std_logic;
SIGNAL \reg_file[37][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[37][16]~q\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \reg_file[53][16]~q\ : std_logic;
SIGNAL \reg_file[21][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[21][16]~q\ : std_logic;
SIGNAL \Mux15~3_combout\ : std_logic;
SIGNAL \reg_file[33][16]~q\ : std_logic;
SIGNAL \reg_file[49][16]~q\ : std_logic;
SIGNAL \reg_file[1][16]~q\ : std_logic;
SIGNAL \reg_file[17][16]~q\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \Mux15~5_combout\ : std_logic;
SIGNAL \Mux15~6_combout\ : std_logic;
SIGNAL \reg_file[29][16]~q\ : std_logic;
SIGNAL \reg_file[61][16]~q\ : std_logic;
SIGNAL \reg_file[13][16]~q\ : std_logic;
SIGNAL \reg_file[45][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[45][16]~q\ : std_logic;
SIGNAL \Mux15~7_combout\ : std_logic;
SIGNAL \Mux15~8_combout\ : std_logic;
SIGNAL \Mux15~9_combout\ : std_logic;
SIGNAL \reg_file[10][16]~q\ : std_logic;
SIGNAL \reg_file[26][16]~q\ : std_logic;
SIGNAL \Mux15~12_combout\ : std_logic;
SIGNAL \reg_file[58][16]~q\ : std_logic;
SIGNAL \reg_file[42][16]~q\ : std_logic;
SIGNAL \Mux15~13_combout\ : std_logic;
SIGNAL \reg_file[34][16]~q\ : std_logic;
SIGNAL \reg_file[50][16]~q\ : std_logic;
SIGNAL \reg_file[18][16]~q\ : std_logic;
SIGNAL \reg_file[2][16]~q\ : std_logic;
SIGNAL \Mux15~14_combout\ : std_logic;
SIGNAL \Mux15~15_combout\ : std_logic;
SIGNAL \Mux15~16_combout\ : std_logic;
SIGNAL \reg_file[14][16]~q\ : std_logic;
SIGNAL \reg_file[46][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[46][16]~q\ : std_logic;
SIGNAL \Mux15~17_combout\ : std_logic;
SIGNAL \reg_file[30][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[30][16]~q\ : std_logic;
SIGNAL \reg_file[62][16]~q\ : std_logic;
SIGNAL \Mux15~18_combout\ : std_logic;
SIGNAL \reg_file[22][16]~q\ : std_logic;
SIGNAL \reg_file[54][16]~q\ : std_logic;
SIGNAL \reg_file[38][16]~q\ : std_logic;
SIGNAL \reg_file[6][16]~q\ : std_logic;
SIGNAL \Mux15~10_combout\ : std_logic;
SIGNAL \Mux15~11_combout\ : std_logic;
SIGNAL \Mux15~19_combout\ : std_logic;
SIGNAL \reg_file[0][16]~q\ : std_logic;
SIGNAL \reg_file[16][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[16][16]~q\ : std_logic;
SIGNAL \Mux15~24_combout\ : std_logic;
SIGNAL \reg_file[32][16]~q\ : std_logic;
SIGNAL \reg_file[48][16]~q\ : std_logic;
SIGNAL \Mux15~25_combout\ : std_logic;
SIGNAL \reg_file[8][16]~q\ : std_logic;
SIGNAL \reg_file[24][16]~q\ : std_logic;
SIGNAL \Mux15~22_combout\ : std_logic;
SIGNAL \reg_file[56][16]~q\ : std_logic;
SIGNAL \reg_file[40][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[40][16]~q\ : std_logic;
SIGNAL \Mux15~23_combout\ : std_logic;
SIGNAL \Mux15~26_combout\ : std_logic;
SIGNAL \reg_file[28][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[28][16]~q\ : std_logic;
SIGNAL \reg_file[60][16]~q\ : std_logic;
SIGNAL \reg_file[12][16]~q\ : std_logic;
SIGNAL \reg_file[44][16]~q\ : std_logic;
SIGNAL \Mux15~27_combout\ : std_logic;
SIGNAL \Mux15~28_combout\ : std_logic;
SIGNAL \reg_file[4][16]~q\ : std_logic;
SIGNAL \reg_file[36][16]~q\ : std_logic;
SIGNAL \Mux15~20_combout\ : std_logic;
SIGNAL \reg_file[52][16]~q\ : std_logic;
SIGNAL \reg_file[20][16]~q\ : std_logic;
SIGNAL \Mux15~21_combout\ : std_logic;
SIGNAL \Mux15~29_combout\ : std_logic;
SIGNAL \Mux15~30_combout\ : std_logic;
SIGNAL \reg_file[43][16]~q\ : std_logic;
SIGNAL \reg_file[47][16]~q\ : std_logic;
SIGNAL \reg_file[35][16]~q\ : std_logic;
SIGNAL \reg_file[39][16]~q\ : std_logic;
SIGNAL \Mux15~31_combout\ : std_logic;
SIGNAL \Mux15~32_combout\ : std_logic;
SIGNAL \reg_file[55][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[55][16]~q\ : std_logic;
SIGNAL \reg_file[63][16]~q\ : std_logic;
SIGNAL \reg_file[59][16]~q\ : std_logic;
SIGNAL \reg_file[51][16]~q\ : std_logic;
SIGNAL \Mux15~38_combout\ : std_logic;
SIGNAL \Mux15~39_combout\ : std_logic;
SIGNAL \reg_file[23][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[23][16]~q\ : std_logic;
SIGNAL \reg_file[31][16]~q\ : std_logic;
SIGNAL \reg_file[19][16]~q\ : std_logic;
SIGNAL \reg_file[27][16]~q\ : std_logic;
SIGNAL \Mux15~33_combout\ : std_logic;
SIGNAL \Mux15~34_combout\ : std_logic;
SIGNAL \reg_file[3][16]~q\ : std_logic;
SIGNAL \reg_file[7][16]~q\ : std_logic;
SIGNAL \Mux15~35_combout\ : std_logic;
SIGNAL \reg_file[15][16]~q\ : std_logic;
SIGNAL \reg_file[11][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file[11][16]~q\ : std_logic;
SIGNAL \Mux15~36_combout\ : std_logic;
SIGNAL \Mux15~37_combout\ : std_logic;
SIGNAL \Mux15~40_combout\ : std_logic;
SIGNAL \Mux15~41_combout\ : std_logic;
SIGNAL \reg_write_data[17]~input_o\ : std_logic;
SIGNAL \reg_file[54][17]~q\ : std_logic;
SIGNAL \reg_file[55][17]~q\ : std_logic;
SIGNAL \reg_file[53][17]~q\ : std_logic;
SIGNAL \reg_file[52][17]~q\ : std_logic;
SIGNAL \Mux14~7_combout\ : std_logic;
SIGNAL \Mux14~8_combout\ : std_logic;
SIGNAL \reg_file[22][17]~q\ : std_logic;
SIGNAL \reg_file[23][17]~q\ : std_logic;
SIGNAL \reg_file[21][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[21][17]~q\ : std_logic;
SIGNAL \reg_file[20][17]~q\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \reg_file[5][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[5][17]~q\ : std_logic;
SIGNAL \reg_file[7][17]~q\ : std_logic;
SIGNAL \reg_file[4][17]~q\ : std_logic;
SIGNAL \reg_file[6][17]~q\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \Mux14~5_combout\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \reg_file[36][17]~q\ : std_logic;
SIGNAL \reg_file[38][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][17]~q\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \reg_file[39][17]~q\ : std_logic;
SIGNAL \reg_file[37][17]~q\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \Mux14~9_combout\ : std_logic;
SIGNAL \reg_file[31][17]~q\ : std_logic;
SIGNAL \reg_file[15][17]~q\ : std_logic;
SIGNAL \reg_file[47][17]~q\ : std_logic;
SIGNAL \Mux14~38_combout\ : std_logic;
SIGNAL \reg_file[63][17]~q\ : std_logic;
SIGNAL \Mux14~39_combout\ : std_logic;
SIGNAL \reg_file[29][17]~q\ : std_logic;
SIGNAL \reg_file[13][17]~q\ : std_logic;
SIGNAL \reg_file[45][17]~q\ : std_logic;
SIGNAL \Mux14~31_combout\ : std_logic;
SIGNAL \reg_file[61][17]~q\ : std_logic;
SIGNAL \Mux14~32_combout\ : std_logic;
SIGNAL \reg_file[46][17]~q\ : std_logic;
SIGNAL \reg_file[62][17]~q\ : std_logic;
SIGNAL \reg_file[30][17]~q\ : std_logic;
SIGNAL \reg_file[14][17]~q\ : std_logic;
SIGNAL \Mux14~33_combout\ : std_logic;
SIGNAL \Mux14~34_combout\ : std_logic;
SIGNAL \reg_file[12][17]~q\ : std_logic;
SIGNAL \reg_file[28][17]~q\ : std_logic;
SIGNAL \Mux14~35_combout\ : std_logic;
SIGNAL \reg_file[60][17]~q\ : std_logic;
SIGNAL \reg_file[44][17]~q\ : std_logic;
SIGNAL \Mux14~36_combout\ : std_logic;
SIGNAL \Mux14~37_combout\ : std_logic;
SIGNAL \Mux14~40_combout\ : std_logic;
SIGNAL \reg_file[26][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][17]~q\ : std_logic;
SIGNAL \reg_file[27][17]~q\ : std_logic;
SIGNAL \reg_file[24][17]~q\ : std_logic;
SIGNAL \reg_file[25][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[25][17]~q\ : std_logic;
SIGNAL \Mux14~10_combout\ : std_logic;
SIGNAL \Mux14~11_combout\ : std_logic;
SIGNAL \reg_file[58][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][17]~q\ : std_logic;
SIGNAL \reg_file[59][17]~q\ : std_logic;
SIGNAL \reg_file[56][17]~q\ : std_logic;
SIGNAL \reg_file[57][17]~q\ : std_logic;
SIGNAL \Mux14~17_combout\ : std_logic;
SIGNAL \Mux14~18_combout\ : std_logic;
SIGNAL \reg_file[9][17]~q\ : std_logic;
SIGNAL \reg_file[11][17]~q\ : std_logic;
SIGNAL \reg_file[10][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[10][17]~q\ : std_logic;
SIGNAL \reg_file[8][17]~q\ : std_logic;
SIGNAL \Mux14~14_combout\ : std_logic;
SIGNAL \Mux14~15_combout\ : std_logic;
SIGNAL \reg_file[40][17]~q\ : std_logic;
SIGNAL \reg_file[42][17]~q\ : std_logic;
SIGNAL \Mux14~12_combout\ : std_logic;
SIGNAL \reg_file[43][17]~q\ : std_logic;
SIGNAL \reg_file[41][17]~q\ : std_logic;
SIGNAL \Mux14~13_combout\ : std_logic;
SIGNAL \Mux14~16_combout\ : std_logic;
SIGNAL \Mux14~19_combout\ : std_logic;
SIGNAL \reg_file[16][17]~q\ : std_logic;
SIGNAL \reg_file[17][17]~q\ : std_logic;
SIGNAL \Mux14~20_combout\ : std_logic;
SIGNAL \reg_file[19][17]~q\ : std_logic;
SIGNAL \reg_file[18][17]~q\ : std_logic;
SIGNAL \Mux14~21_combout\ : std_logic;
SIGNAL \reg_file[48][17]~q\ : std_logic;
SIGNAL \reg_file[49][17]~q\ : std_logic;
SIGNAL \Mux14~27_combout\ : std_logic;
SIGNAL \reg_file[51][17]~q\ : std_logic;
SIGNAL \reg_file[50][17]~q\ : std_logic;
SIGNAL \Mux14~28_combout\ : std_logic;
SIGNAL \reg_file[33][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[33][17]~q\ : std_logic;
SIGNAL \reg_file[32][17]~q\ : std_logic;
SIGNAL \reg_file[34][17]~q\ : std_logic;
SIGNAL \Mux14~22_combout\ : std_logic;
SIGNAL \reg_file[35][17]~q\ : std_logic;
SIGNAL \Mux14~23_combout\ : std_logic;
SIGNAL \reg_file[0][17]~q\ : std_logic;
SIGNAL \reg_file[2][17]~q\ : std_logic;
SIGNAL \Mux14~24_combout\ : std_logic;
SIGNAL \reg_file[3][17]~q\ : std_logic;
SIGNAL \reg_file[1][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file[1][17]~q\ : std_logic;
SIGNAL \Mux14~25_combout\ : std_logic;
SIGNAL \Mux14~26_combout\ : std_logic;
SIGNAL \Mux14~29_combout\ : std_logic;
SIGNAL \Mux14~30_combout\ : std_logic;
SIGNAL \Mux14~41_combout\ : std_logic;
SIGNAL \reg_write_data[18]~input_o\ : std_logic;
SIGNAL \reg_file[45][18]~q\ : std_logic;
SIGNAL \reg_file[44][18]~q\ : std_logic;
SIGNAL \reg_file[46][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[46][18]~q\ : std_logic;
SIGNAL \Mux13~7_combout\ : std_logic;
SIGNAL \reg_file[47][18]~q\ : std_logic;
SIGNAL \Mux13~8_combout\ : std_logic;
SIGNAL \reg_file[32][18]~q\ : std_logic;
SIGNAL \reg_file[33][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[33][18]~q\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \reg_file[35][18]~q\ : std_logic;
SIGNAL \reg_file[34][18]~q\ : std_logic;
SIGNAL \Mux13~5_combout\ : std_logic;
SIGNAL \reg_file[37][18]~q\ : std_logic;
SIGNAL \reg_file[39][18]~q\ : std_logic;
SIGNAL \reg_file[36][18]~q\ : std_logic;
SIGNAL \reg_file[38][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][18]~q\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \Mux13~6_combout\ : std_logic;
SIGNAL \reg_file[40][18]~q\ : std_logic;
SIGNAL \reg_file[41][18]~q\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \reg_file[43][18]~q\ : std_logic;
SIGNAL \reg_file[42][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][18]~q\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \Mux13~9_combout\ : std_logic;
SIGNAL \reg_file[5][18]~q\ : std_logic;
SIGNAL \reg_file[13][18]~q\ : std_logic;
SIGNAL \reg_file[9][18]~q\ : std_logic;
SIGNAL \reg_file[1][18]~q\ : std_logic;
SIGNAL \Mux13~22_combout\ : std_logic;
SIGNAL \Mux13~23_combout\ : std_logic;
SIGNAL \reg_file[0][18]~q\ : std_logic;
SIGNAL \reg_file[4][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[4][18]~q\ : std_logic;
SIGNAL \Mux13~24_combout\ : std_logic;
SIGNAL \reg_file[12][18]~q\ : std_logic;
SIGNAL \reg_file[8][18]~q\ : std_logic;
SIGNAL \Mux13~25_combout\ : std_logic;
SIGNAL \Mux13~26_combout\ : std_logic;
SIGNAL \reg_file[11][18]~q\ : std_logic;
SIGNAL \reg_file[3][18]~q\ : std_logic;
SIGNAL \Mux13~27_combout\ : std_logic;
SIGNAL \reg_file[15][18]~q\ : std_logic;
SIGNAL \reg_file[7][18]~q\ : std_logic;
SIGNAL \Mux13~28_combout\ : std_logic;
SIGNAL \reg_file[10][18]~q\ : std_logic;
SIGNAL \reg_file[14][18]~q\ : std_logic;
SIGNAL \reg_file[2][18]~q\ : std_logic;
SIGNAL \reg_file[6][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[6][18]~q\ : std_logic;
SIGNAL \Mux13~20_combout\ : std_logic;
SIGNAL \Mux13~21_combout\ : std_logic;
SIGNAL \Mux13~29_combout\ : std_logic;
SIGNAL \reg_file[24][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[24][18]~q\ : std_logic;
SIGNAL \reg_file[28][18]~q\ : std_logic;
SIGNAL \reg_file[16][18]~q\ : std_logic;
SIGNAL \reg_file[20][18]~q\ : std_logic;
SIGNAL \Mux13~14_combout\ : std_logic;
SIGNAL \Mux13~15_combout\ : std_logic;
SIGNAL \reg_file[26][18]~q\ : std_logic;
SIGNAL \reg_file[30][18]~q\ : std_logic;
SIGNAL \reg_file[18][18]~q\ : std_logic;
SIGNAL \reg_file[22][18]~q\ : std_logic;
SIGNAL \Mux13~12_combout\ : std_logic;
SIGNAL \Mux13~13_combout\ : std_logic;
SIGNAL \Mux13~16_combout\ : std_logic;
SIGNAL \reg_file[23][18]~q\ : std_logic;
SIGNAL \reg_file[27][18]~q\ : std_logic;
SIGNAL \reg_file[19][18]~q\ : std_logic;
SIGNAL \Mux13~17_combout\ : std_logic;
SIGNAL \reg_file[31][18]~q\ : std_logic;
SIGNAL \Mux13~18_combout\ : std_logic;
SIGNAL \reg_file[17][18]~q\ : std_logic;
SIGNAL \reg_file[25][18]~q\ : std_logic;
SIGNAL \Mux13~10_combout\ : std_logic;
SIGNAL \reg_file[29][18]~q\ : std_logic;
SIGNAL \reg_file[21][18]~q\ : std_logic;
SIGNAL \Mux13~11_combout\ : std_logic;
SIGNAL \Mux13~19_combout\ : std_logic;
SIGNAL \Mux13~30_combout\ : std_logic;
SIGNAL \reg_file[54][18]~q\ : std_logic;
SIGNAL \reg_file[62][18]~q\ : std_logic;
SIGNAL \reg_file[50][18]~q\ : std_logic;
SIGNAL \reg_file[58][18]~q\ : std_logic;
SIGNAL \Mux13~31_combout\ : std_logic;
SIGNAL \Mux13~32_combout\ : std_logic;
SIGNAL \reg_file[56][18]~q\ : std_logic;
SIGNAL \reg_file[48][18]~q\ : std_logic;
SIGNAL \Mux13~35_combout\ : std_logic;
SIGNAL \reg_file[60][18]~q\ : std_logic;
SIGNAL \reg_file[52][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[52][18]~q\ : std_logic;
SIGNAL \Mux13~36_combout\ : std_logic;
SIGNAL \reg_file[49][18]~q\ : std_logic;
SIGNAL \reg_file[53][18]~q\ : std_logic;
SIGNAL \Mux13~33_combout\ : std_logic;
SIGNAL \reg_file[61][18]~q\ : std_logic;
SIGNAL \reg_file[57][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file[57][18]~q\ : std_logic;
SIGNAL \Mux13~34_combout\ : std_logic;
SIGNAL \Mux13~37_combout\ : std_logic;
SIGNAL \reg_file[59][18]~q\ : std_logic;
SIGNAL \reg_file[63][18]~q\ : std_logic;
SIGNAL \reg_file[51][18]~q\ : std_logic;
SIGNAL \reg_file[55][18]~q\ : std_logic;
SIGNAL \Mux13~38_combout\ : std_logic;
SIGNAL \Mux13~39_combout\ : std_logic;
SIGNAL \Mux13~40_combout\ : std_logic;
SIGNAL \Mux13~41_combout\ : std_logic;
SIGNAL \reg_write_data[19]~input_o\ : std_logic;
SIGNAL \reg_file[30][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file[30][19]~q\ : std_logic;
SIGNAL \reg_file[14][19]~q\ : std_logic;
SIGNAL \reg_file[46][19]~q\ : std_logic;
SIGNAL \Mux12~7_combout\ : std_logic;
SIGNAL \reg_file[62][19]~q\ : std_logic;
SIGNAL \Mux12~8_combout\ : std_logic;
SIGNAL \reg_file[6][19]~q\ : std_logic;
SIGNAL \reg_file[38][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][19]~q\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \reg_file[54][19]~q\ : std_logic;
SIGNAL \reg_file[22][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][19]~q\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \reg_file[10][19]~q\ : std_logic;
SIGNAL \reg_file[26][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][19]~q\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \reg_file[58][19]~q\ : std_logic;
SIGNAL \reg_file[42][19]~q\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \reg_file[34][19]~q\ : std_logic;
SIGNAL \reg_file[2][19]~q\ : std_logic;
SIGNAL \reg_file[18][19]~q\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \reg_file[50][19]~q\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \Mux12~6_combout\ : std_logic;
SIGNAL \Mux12~9_combout\ : std_logic;
SIGNAL \reg_file[43][19]~q\ : std_logic;
SIGNAL \reg_file[47][19]~q\ : std_logic;
SIGNAL \reg_file[39][19]~q\ : std_logic;
SIGNAL \reg_file[35][19]~q\ : std_logic;
SIGNAL \Mux12~31_combout\ : std_logic;
SIGNAL \Mux12~32_combout\ : std_logic;
SIGNAL \reg_file[3][19]~q\ : std_logic;
SIGNAL \reg_file[7][19]~q\ : std_logic;
SIGNAL \Mux12~35_combout\ : std_logic;
SIGNAL \reg_file[15][19]~q\ : std_logic;
SIGNAL \reg_file[11][19]~q\ : std_logic;
SIGNAL \Mux12~36_combout\ : std_logic;
SIGNAL \reg_file[23][19]~q\ : std_logic;
SIGNAL \reg_file[31][19]~q\ : std_logic;
SIGNAL \reg_file[27][19]~q\ : std_logic;
SIGNAL \reg_file[19][19]~q\ : std_logic;
SIGNAL \Mux12~33_combout\ : std_logic;
SIGNAL \Mux12~34_combout\ : std_logic;
SIGNAL \Mux12~37_combout\ : std_logic;
SIGNAL \reg_file[55][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file[55][19]~q\ : std_logic;
SIGNAL \reg_file[63][19]~q\ : std_logic;
SIGNAL \reg_file[51][19]~q\ : std_logic;
SIGNAL \reg_file[59][19]~q\ : std_logic;
SIGNAL \Mux12~38_combout\ : std_logic;
SIGNAL \Mux12~39_combout\ : std_logic;
SIGNAL \Mux12~40_combout\ : std_logic;
SIGNAL \reg_file[20][19]~q\ : std_logic;
SIGNAL \reg_file[52][19]~q\ : std_logic;
SIGNAL \reg_file[4][19]~q\ : std_logic;
SIGNAL \reg_file[36][19]~q\ : std_logic;
SIGNAL \Mux12~20_combout\ : std_logic;
SIGNAL \Mux12~21_combout\ : std_logic;
SIGNAL \reg_file[28][19]~q\ : std_logic;
SIGNAL \reg_file[60][19]~q\ : std_logic;
SIGNAL \reg_file[44][19]~q\ : std_logic;
SIGNAL \reg_file[12][19]~q\ : std_logic;
SIGNAL \Mux12~27_combout\ : std_logic;
SIGNAL \Mux12~28_combout\ : std_logic;
SIGNAL \reg_file[8][19]~q\ : std_logic;
SIGNAL \reg_file[24][19]~q\ : std_logic;
SIGNAL \Mux12~22_combout\ : std_logic;
SIGNAL \reg_file[56][19]~q\ : std_logic;
SIGNAL \reg_file[40][19]~q\ : std_logic;
SIGNAL \Mux12~23_combout\ : std_logic;
SIGNAL \reg_file[16][19]~q\ : std_logic;
SIGNAL \reg_file[0][19]~q\ : std_logic;
SIGNAL \Mux12~24_combout\ : std_logic;
SIGNAL \reg_file[48][19]~q\ : std_logic;
SIGNAL \reg_file[32][19]~q\ : std_logic;
SIGNAL \Mux12~25_combout\ : std_logic;
SIGNAL \Mux12~26_combout\ : std_logic;
SIGNAL \Mux12~29_combout\ : std_logic;
SIGNAL \reg_file[9][19]~q\ : std_logic;
SIGNAL \reg_file[25][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file[25][19]~q\ : std_logic;
SIGNAL \Mux12~10_combout\ : std_logic;
SIGNAL \reg_file[57][19]~q\ : std_logic;
SIGNAL \reg_file[41][19]~q\ : std_logic;
SIGNAL \Mux12~11_combout\ : std_logic;
SIGNAL \reg_file[5][19]~q\ : std_logic;
SIGNAL \reg_file[37][19]~q\ : std_logic;
SIGNAL \Mux12~12_combout\ : std_logic;
SIGNAL \reg_file[53][19]~q\ : std_logic;
SIGNAL \reg_file[21][19]~q\ : std_logic;
SIGNAL \Mux12~13_combout\ : std_logic;
SIGNAL \reg_file[33][19]~q\ : std_logic;
SIGNAL \reg_file[49][19]~q\ : std_logic;
SIGNAL \reg_file[1][19]~q\ : std_logic;
SIGNAL \reg_file[17][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][19]~q\ : std_logic;
SIGNAL \Mux12~14_combout\ : std_logic;
SIGNAL \Mux12~15_combout\ : std_logic;
SIGNAL \Mux12~16_combout\ : std_logic;
SIGNAL \reg_file[29][19]~q\ : std_logic;
SIGNAL \reg_file[61][19]~q\ : std_logic;
SIGNAL \reg_file[13][19]~q\ : std_logic;
SIGNAL \reg_file[45][19]~q\ : std_logic;
SIGNAL \Mux12~17_combout\ : std_logic;
SIGNAL \Mux12~18_combout\ : std_logic;
SIGNAL \Mux12~19_combout\ : std_logic;
SIGNAL \Mux12~30_combout\ : std_logic;
SIGNAL \Mux12~41_combout\ : std_logic;
SIGNAL \reg_write_data[20]~input_o\ : std_logic;
SIGNAL \reg_file[18][20]~q\ : std_logic;
SIGNAL \reg_file[19][20]~q\ : std_logic;
SIGNAL \reg_file[16][20]~q\ : std_logic;
SIGNAL \reg_file[17][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][20]~q\ : std_logic;
SIGNAL \Mux11~20_combout\ : std_logic;
SIGNAL \Mux11~21_combout\ : std_logic;
SIGNAL \reg_file[48][20]~q\ : std_logic;
SIGNAL \reg_file[49][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[49][20]~q\ : std_logic;
SIGNAL \Mux11~27_combout\ : std_logic;
SIGNAL \reg_file[51][20]~q\ : std_logic;
SIGNAL \reg_file[50][20]~q\ : std_logic;
SIGNAL \Mux11~28_combout\ : std_logic;
SIGNAL \reg_file[33][20]~q\ : std_logic;
SIGNAL \reg_file[35][20]~q\ : std_logic;
SIGNAL \reg_file[32][20]~q\ : std_logic;
SIGNAL \reg_file[34][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[34][20]~q\ : std_logic;
SIGNAL \Mux11~22_combout\ : std_logic;
SIGNAL \Mux11~23_combout\ : std_logic;
SIGNAL \reg_file[2][20]~q\ : std_logic;
SIGNAL \reg_file[0][20]~q\ : std_logic;
SIGNAL \Mux11~24_combout\ : std_logic;
SIGNAL \reg_file[3][20]~q\ : std_logic;
SIGNAL \reg_file[1][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[1][20]~q\ : std_logic;
SIGNAL \Mux11~25_combout\ : std_logic;
SIGNAL \Mux11~26_combout\ : std_logic;
SIGNAL \Mux11~29_combout\ : std_logic;
SIGNAL \reg_file[52][20]~q\ : std_logic;
SIGNAL \reg_file[53][20]~q\ : std_logic;
SIGNAL \Mux11~17_combout\ : std_logic;
SIGNAL \reg_file[55][20]~q\ : std_logic;
SIGNAL \reg_file[54][20]~q\ : std_logic;
SIGNAL \Mux11~18_combout\ : std_logic;
SIGNAL \reg_file[37][20]~q\ : std_logic;
SIGNAL \reg_file[39][20]~q\ : std_logic;
SIGNAL \reg_file[36][20]~q\ : std_logic;
SIGNAL \reg_file[38][20]~q\ : std_logic;
SIGNAL \Mux11~10_combout\ : std_logic;
SIGNAL \Mux11~11_combout\ : std_logic;
SIGNAL \reg_file[20][20]~q\ : std_logic;
SIGNAL \reg_file[21][20]~q\ : std_logic;
SIGNAL \Mux11~12_combout\ : std_logic;
SIGNAL \reg_file[23][20]~q\ : std_logic;
SIGNAL \reg_file[22][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][20]~q\ : std_logic;
SIGNAL \Mux11~13_combout\ : std_logic;
SIGNAL \reg_file[5][20]~q\ : std_logic;
SIGNAL \reg_file[7][20]~q\ : std_logic;
SIGNAL \reg_file[4][20]~q\ : std_logic;
SIGNAL \reg_file[6][20]~q\ : std_logic;
SIGNAL \Mux11~14_combout\ : std_logic;
SIGNAL \Mux11~15_combout\ : std_logic;
SIGNAL \Mux11~16_combout\ : std_logic;
SIGNAL \Mux11~19_combout\ : std_logic;
SIGNAL \Mux11~30_combout\ : std_logic;
SIGNAL \reg_file[56][20]~q\ : std_logic;
SIGNAL \reg_file[57][20]~q\ : std_logic;
SIGNAL \Mux11~7_combout\ : std_logic;
SIGNAL \reg_file[59][20]~q\ : std_logic;
SIGNAL \reg_file[58][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][20]~q\ : std_logic;
SIGNAL \Mux11~8_combout\ : std_logic;
SIGNAL \reg_file[26][20]~q\ : std_logic;
SIGNAL \reg_file[27][20]~q\ : std_logic;
SIGNAL \reg_file[24][20]~q\ : std_logic;
SIGNAL \reg_file[25][20]~q\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \reg_file[40][20]~q\ : std_logic;
SIGNAL \reg_file[42][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][20]~q\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \reg_file[43][20]~q\ : std_logic;
SIGNAL \reg_file[41][20]~q\ : std_logic;
SIGNAL \Mux11~3_combout\ : std_logic;
SIGNAL \reg_file[9][20]~q\ : std_logic;
SIGNAL \reg_file[11][20]~q\ : std_logic;
SIGNAL \reg_file[10][20]~q\ : std_logic;
SIGNAL \reg_file[8][20]~q\ : std_logic;
SIGNAL \Mux11~4_combout\ : std_logic;
SIGNAL \Mux11~5_combout\ : std_logic;
SIGNAL \Mux11~6_combout\ : std_logic;
SIGNAL \Mux11~9_combout\ : std_logic;
SIGNAL \reg_file[15][20]~q\ : std_logic;
SIGNAL \reg_file[47][20]~q\ : std_logic;
SIGNAL \Mux11~38_combout\ : std_logic;
SIGNAL \reg_file[63][20]~q\ : std_logic;
SIGNAL \reg_file[31][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[31][20]~q\ : std_logic;
SIGNAL \Mux11~39_combout\ : std_logic;
SIGNAL \reg_file[13][20]~q\ : std_logic;
SIGNAL \reg_file[45][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[45][20]~q\ : std_logic;
SIGNAL \Mux11~31_combout\ : std_logic;
SIGNAL \reg_file[61][20]~q\ : std_logic;
SIGNAL \reg_file[29][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[29][20]~q\ : std_logic;
SIGNAL \Mux11~32_combout\ : std_logic;
SIGNAL \reg_file[46][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file[46][20]~q\ : std_logic;
SIGNAL \reg_file[62][20]~q\ : std_logic;
SIGNAL \reg_file[30][20]~q\ : std_logic;
SIGNAL \reg_file[14][20]~q\ : std_logic;
SIGNAL \Mux11~33_combout\ : std_logic;
SIGNAL \Mux11~34_combout\ : std_logic;
SIGNAL \reg_file[28][20]~q\ : std_logic;
SIGNAL \reg_file[12][20]~q\ : std_logic;
SIGNAL \Mux11~35_combout\ : std_logic;
SIGNAL \reg_file[60][20]~q\ : std_logic;
SIGNAL \reg_file[44][20]~q\ : std_logic;
SIGNAL \Mux11~36_combout\ : std_logic;
SIGNAL \Mux11~37_combout\ : std_logic;
SIGNAL \Mux11~40_combout\ : std_logic;
SIGNAL \Mux11~41_combout\ : std_logic;
SIGNAL \reg_write_data[21]~input_o\ : std_logic;
SIGNAL \reg_file[18][21]~q\ : std_logic;
SIGNAL \reg_file[22][21]~q\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \reg_file[30][21]~q\ : std_logic;
SIGNAL \reg_file[26][21]~q\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \reg_file[24][21]~q\ : std_logic;
SIGNAL \reg_file[28][21]~q\ : std_logic;
SIGNAL \reg_file[20][21]~q\ : std_logic;
SIGNAL \reg_file[16][21]~q\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \Mux10~5_combout\ : std_logic;
SIGNAL \Mux10~6_combout\ : std_logic;
SIGNAL \reg_file[23][21]~q\ : std_logic;
SIGNAL \reg_file[31][21]~q\ : std_logic;
SIGNAL \reg_file[19][21]~q\ : std_logic;
SIGNAL \reg_file[27][21]~q\ : std_logic;
SIGNAL \Mux10~7_combout\ : std_logic;
SIGNAL \Mux10~8_combout\ : std_logic;
SIGNAL \reg_file[17][21]~q\ : std_logic;
SIGNAL \reg_file[25][21]~q\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \reg_file[29][21]~q\ : std_logic;
SIGNAL \reg_file[21][21]~q\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \Mux10~9_combout\ : std_logic;
SIGNAL \reg_file[59][21]~q\ : std_logic;
SIGNAL \reg_file[63][21]~q\ : std_logic;
SIGNAL \reg_file[51][21]~q\ : std_logic;
SIGNAL \reg_file[55][21]~q\ : std_logic;
SIGNAL \Mux10~38_combout\ : std_logic;
SIGNAL \Mux10~39_combout\ : std_logic;
SIGNAL \reg_file[54][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file[54][21]~q\ : std_logic;
SIGNAL \reg_file[50][21]~q\ : std_logic;
SIGNAL \reg_file[58][21]~q\ : std_logic;
SIGNAL \Mux10~31_combout\ : std_logic;
SIGNAL \reg_file[62][21]~q\ : std_logic;
SIGNAL \Mux10~32_combout\ : std_logic;
SIGNAL \reg_file[57][21]~q\ : std_logic;
SIGNAL \reg_file[61][21]~q\ : std_logic;
SIGNAL \reg_file[53][21]~q\ : std_logic;
SIGNAL \reg_file[49][21]~q\ : std_logic;
SIGNAL \Mux10~33_combout\ : std_logic;
SIGNAL \Mux10~34_combout\ : std_logic;
SIGNAL \reg_file[52][21]~q\ : std_logic;
SIGNAL \reg_file[60][21]~q\ : std_logic;
SIGNAL \reg_file[48][21]~q\ : std_logic;
SIGNAL \reg_file[56][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file[56][21]~q\ : std_logic;
SIGNAL \Mux10~35_combout\ : std_logic;
SIGNAL \Mux10~36_combout\ : std_logic;
SIGNAL \Mux10~37_combout\ : std_logic;
SIGNAL \Mux10~40_combout\ : std_logic;
SIGNAL \reg_file[44][21]~q\ : std_logic;
SIGNAL \reg_file[46][21]~q\ : std_logic;
SIGNAL \Mux10~17_combout\ : std_logic;
SIGNAL \reg_file[47][21]~q\ : std_logic;
SIGNAL \reg_file[45][21]~q\ : std_logic;
SIGNAL \Mux10~18_combout\ : std_logic;
SIGNAL \reg_file[42][21]~q\ : std_logic;
SIGNAL \reg_file[43][21]~q\ : std_logic;
SIGNAL \reg_file[40][21]~q\ : std_logic;
SIGNAL \reg_file[41][21]~q\ : std_logic;
SIGNAL \Mux10~10_combout\ : std_logic;
SIGNAL \Mux10~11_combout\ : std_logic;
SIGNAL \reg_file[37][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file[37][21]~q\ : std_logic;
SIGNAL \reg_file[39][21]~q\ : std_logic;
SIGNAL \reg_file[36][21]~q\ : std_logic;
SIGNAL \reg_file[38][21]~q\ : std_logic;
SIGNAL \Mux10~12_combout\ : std_logic;
SIGNAL \Mux10~13_combout\ : std_logic;
SIGNAL \reg_file[34][21]~q\ : std_logic;
SIGNAL \reg_file[35][21]~q\ : std_logic;
SIGNAL \reg_file[32][21]~q\ : std_logic;
SIGNAL \reg_file[33][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file[33][21]~q\ : std_logic;
SIGNAL \Mux10~14_combout\ : std_logic;
SIGNAL \Mux10~15_combout\ : std_logic;
SIGNAL \Mux10~16_combout\ : std_logic;
SIGNAL \Mux10~19_combout\ : std_logic;
SIGNAL \reg_file[3][21]~q\ : std_logic;
SIGNAL \reg_file[11][21]~q\ : std_logic;
SIGNAL \Mux10~27_combout\ : std_logic;
SIGNAL \reg_file[15][21]~q\ : std_logic;
SIGNAL \reg_file[7][21]~q\ : std_logic;
SIGNAL \Mux10~28_combout\ : std_logic;
SIGNAL \reg_file[1][21]~q\ : std_logic;
SIGNAL \reg_file[9][21]~q\ : std_logic;
SIGNAL \Mux10~22_combout\ : std_logic;
SIGNAL \reg_file[13][21]~q\ : std_logic;
SIGNAL \reg_file[5][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file[5][21]~q\ : std_logic;
SIGNAL \Mux10~23_combout\ : std_logic;
SIGNAL \reg_file[8][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file[8][21]~q\ : std_logic;
SIGNAL \reg_file[12][21]~q\ : std_logic;
SIGNAL \reg_file[4][21]~q\ : std_logic;
SIGNAL \reg_file[0][21]~q\ : std_logic;
SIGNAL \Mux10~24_combout\ : std_logic;
SIGNAL \Mux10~25_combout\ : std_logic;
SIGNAL \Mux10~26_combout\ : std_logic;
SIGNAL \reg_file[6][21]~q\ : std_logic;
SIGNAL \reg_file[2][21]~q\ : std_logic;
SIGNAL \Mux10~20_combout\ : std_logic;
SIGNAL \reg_file[14][21]~q\ : std_logic;
SIGNAL \reg_file[10][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file[10][21]~q\ : std_logic;
SIGNAL \Mux10~21_combout\ : std_logic;
SIGNAL \Mux10~29_combout\ : std_logic;
SIGNAL \Mux10~30_combout\ : std_logic;
SIGNAL \Mux10~41_combout\ : std_logic;
SIGNAL \reg_write_data[22]~input_o\ : std_logic;
SIGNAL \reg_file[14][22]~q\ : std_logic;
SIGNAL \reg_file[46][22]~q\ : std_logic;
SIGNAL \Mux9~17_combout\ : std_logic;
SIGNAL \reg_file[62][22]~q\ : std_logic;
SIGNAL \reg_file[30][22]~q\ : std_logic;
SIGNAL \Mux9~18_combout\ : std_logic;
SIGNAL \reg_file[42][22]~q\ : std_logic;
SIGNAL \reg_file[58][22]~q\ : std_logic;
SIGNAL \reg_file[10][22]~q\ : std_logic;
SIGNAL \reg_file[26][22]~q\ : std_logic;
SIGNAL \Mux9~12_combout\ : std_logic;
SIGNAL \Mux9~13_combout\ : std_logic;
SIGNAL \reg_file[18][22]~q\ : std_logic;
SIGNAL \reg_file[2][22]~q\ : std_logic;
SIGNAL \Mux9~14_combout\ : std_logic;
SIGNAL \reg_file[50][22]~q\ : std_logic;
SIGNAL \reg_file[34][22]~q\ : std_logic;
SIGNAL \Mux9~15_combout\ : std_logic;
SIGNAL \Mux9~16_combout\ : std_logic;
SIGNAL \reg_file[6][22]~q\ : std_logic;
SIGNAL \reg_file[38][22]~q\ : std_logic;
SIGNAL \Mux9~10_combout\ : std_logic;
SIGNAL \reg_file[54][22]~q\ : std_logic;
SIGNAL \reg_file[22][22]~q\ : std_logic;
SIGNAL \Mux9~11_combout\ : std_logic;
SIGNAL \Mux9~19_combout\ : std_logic;
SIGNAL \reg_file[0][22]~q\ : std_logic;
SIGNAL \reg_file[16][22]~q\ : std_logic;
SIGNAL \Mux9~24_combout\ : std_logic;
SIGNAL \reg_file[48][22]~q\ : std_logic;
SIGNAL \reg_file[32][22]~q\ : std_logic;
SIGNAL \Mux9~25_combout\ : std_logic;
SIGNAL \reg_file[40][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[40][22]~q\ : std_logic;
SIGNAL \reg_file[56][22]~q\ : std_logic;
SIGNAL \reg_file[8][22]~q\ : std_logic;
SIGNAL \reg_file[24][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[24][22]~q\ : std_logic;
SIGNAL \Mux9~22_combout\ : std_logic;
SIGNAL \Mux9~23_combout\ : std_logic;
SIGNAL \Mux9~26_combout\ : std_logic;
SIGNAL \reg_file[4][22]~q\ : std_logic;
SIGNAL \reg_file[36][22]~q\ : std_logic;
SIGNAL \Mux9~20_combout\ : std_logic;
SIGNAL \reg_file[52][22]~q\ : std_logic;
SIGNAL \reg_file[20][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[20][22]~q\ : std_logic;
SIGNAL \Mux9~21_combout\ : std_logic;
SIGNAL \reg_file[44][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[44][22]~q\ : std_logic;
SIGNAL \reg_file[12][22]~q\ : std_logic;
SIGNAL \Mux9~27_combout\ : std_logic;
SIGNAL \reg_file[28][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[28][22]~q\ : std_logic;
SIGNAL \reg_file[60][22]~q\ : std_logic;
SIGNAL \Mux9~28_combout\ : std_logic;
SIGNAL \Mux9~29_combout\ : std_logic;
SIGNAL \Mux9~30_combout\ : std_logic;
SIGNAL \reg_file[59][22]~q\ : std_logic;
SIGNAL \reg_file[51][22]~q\ : std_logic;
SIGNAL \Mux9~38_combout\ : std_logic;
SIGNAL \reg_file[63][22]~q\ : std_logic;
SIGNAL \reg_file[55][22]~q\ : std_logic;
SIGNAL \Mux9~39_combout\ : std_logic;
SIGNAL \reg_file[43][22]~q\ : std_logic;
SIGNAL \reg_file[35][22]~q\ : std_logic;
SIGNAL \reg_file[39][22]~q\ : std_logic;
SIGNAL \Mux9~31_combout\ : std_logic;
SIGNAL \reg_file[47][22]~q\ : std_logic;
SIGNAL \Mux9~32_combout\ : std_logic;
SIGNAL \reg_file[11][22]~q\ : std_logic;
SIGNAL \reg_file[3][22]~q\ : std_logic;
SIGNAL \reg_file[7][22]~q\ : std_logic;
SIGNAL \Mux9~35_combout\ : std_logic;
SIGNAL \reg_file[15][22]~q\ : std_logic;
SIGNAL \Mux9~36_combout\ : std_logic;
SIGNAL \reg_file[19][22]~q\ : std_logic;
SIGNAL \reg_file[27][22]~q\ : std_logic;
SIGNAL \Mux9~33_combout\ : std_logic;
SIGNAL \reg_file[31][22]~q\ : std_logic;
SIGNAL \reg_file[23][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[23][22]~q\ : std_logic;
SIGNAL \Mux9~34_combout\ : std_logic;
SIGNAL \Mux9~37_combout\ : std_logic;
SIGNAL \Mux9~40_combout\ : std_logic;
SIGNAL \reg_file[9][22]~q\ : std_logic;
SIGNAL \reg_file[25][22]~q\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \reg_file[57][22]~q\ : std_logic;
SIGNAL \reg_file[41][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][22]~q\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \reg_file[13][22]~q\ : std_logic;
SIGNAL \reg_file[45][22]~q\ : std_logic;
SIGNAL \Mux9~7_combout\ : std_logic;
SIGNAL \reg_file[29][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[29][22]~q\ : std_logic;
SIGNAL \reg_file[61][22]~q\ : std_logic;
SIGNAL \Mux9~8_combout\ : std_logic;
SIGNAL \reg_file[33][22]~q\ : std_logic;
SIGNAL \reg_file[49][22]~q\ : std_logic;
SIGNAL \reg_file[1][22]~q\ : std_logic;
SIGNAL \reg_file[17][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][22]~q\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \Mux9~5_combout\ : std_logic;
SIGNAL \reg_file[37][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file[37][22]~q\ : std_logic;
SIGNAL \reg_file[5][22]~q\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \reg_file[53][22]~q\ : std_logic;
SIGNAL \reg_file[21][22]~q\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \Mux9~6_combout\ : std_logic;
SIGNAL \Mux9~9_combout\ : std_logic;
SIGNAL \Mux9~41_combout\ : std_logic;
SIGNAL \reg_write_data[23]~input_o\ : std_logic;
SIGNAL \reg_file[52][23]~q\ : std_logic;
SIGNAL \reg_file[53][23]~q\ : std_logic;
SIGNAL \Mux8~7_combout\ : std_logic;
SIGNAL \reg_file[55][23]~q\ : std_logic;
SIGNAL \reg_file[54][23]~q\ : std_logic;
SIGNAL \Mux8~8_combout\ : std_logic;
SIGNAL \reg_file[38][23]~q\ : std_logic;
SIGNAL \reg_file[36][23]~q\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \reg_file[39][23]~q\ : std_logic;
SIGNAL \reg_file[37][23]~q\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \reg_file[22][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][23]~q\ : std_logic;
SIGNAL \reg_file[23][23]~q\ : std_logic;
SIGNAL \reg_file[20][23]~q\ : std_logic;
SIGNAL \reg_file[21][23]~q\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \reg_file[4][23]~q\ : std_logic;
SIGNAL \reg_file[6][23]~q\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \reg_file[7][23]~q\ : std_logic;
SIGNAL \reg_file[5][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file[5][23]~q\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \Mux8~9_combout\ : std_logic;
SIGNAL \reg_file[58][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][23]~q\ : std_logic;
SIGNAL \reg_file[56][23]~q\ : std_logic;
SIGNAL \reg_file[57][23]~q\ : std_logic;
SIGNAL \Mux8~17_combout\ : std_logic;
SIGNAL \reg_file[59][23]~q\ : std_logic;
SIGNAL \Mux8~18_combout\ : std_logic;
SIGNAL \reg_file[8][23]~q\ : std_logic;
SIGNAL \reg_file[10][23]~q\ : std_logic;
SIGNAL \Mux8~14_combout\ : std_logic;
SIGNAL \reg_file[11][23]~q\ : std_logic;
SIGNAL \reg_file[9][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file[9][23]~q\ : std_logic;
SIGNAL \Mux8~15_combout\ : std_logic;
SIGNAL \reg_file[41][23]~q\ : std_logic;
SIGNAL \reg_file[43][23]~q\ : std_logic;
SIGNAL \reg_file[40][23]~q\ : std_logic;
SIGNAL \reg_file[42][23]~q\ : std_logic;
SIGNAL \Mux8~12_combout\ : std_logic;
SIGNAL \Mux8~13_combout\ : std_logic;
SIGNAL \Mux8~16_combout\ : std_logic;
SIGNAL \reg_file[26][23]~q\ : std_logic;
SIGNAL \reg_file[27][23]~q\ : std_logic;
SIGNAL \reg_file[24][23]~q\ : std_logic;
SIGNAL \reg_file[25][23]~q\ : std_logic;
SIGNAL \Mux8~10_combout\ : std_logic;
SIGNAL \Mux8~11_combout\ : std_logic;
SIGNAL \Mux8~19_combout\ : std_logic;
SIGNAL \reg_file[33][23]~q\ : std_logic;
SIGNAL \reg_file[35][23]~q\ : std_logic;
SIGNAL \reg_file[32][23]~q\ : std_logic;
SIGNAL \reg_file[34][23]~q\ : std_logic;
SIGNAL \Mux8~22_combout\ : std_logic;
SIGNAL \Mux8~23_combout\ : std_logic;
SIGNAL \reg_file[0][23]~q\ : std_logic;
SIGNAL \reg_file[2][23]~q\ : std_logic;
SIGNAL \Mux8~24_combout\ : std_logic;
SIGNAL \reg_file[3][23]~q\ : std_logic;
SIGNAL \reg_file[1][23]~q\ : std_logic;
SIGNAL \Mux8~25_combout\ : std_logic;
SIGNAL \Mux8~26_combout\ : std_logic;
SIGNAL \reg_file[48][23]~q\ : std_logic;
SIGNAL \reg_file[49][23]~q\ : std_logic;
SIGNAL \Mux8~27_combout\ : std_logic;
SIGNAL \reg_file[50][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file[50][23]~q\ : std_logic;
SIGNAL \reg_file[51][23]~q\ : std_logic;
SIGNAL \Mux8~28_combout\ : std_logic;
SIGNAL \reg_file[18][23]~q\ : std_logic;
SIGNAL \reg_file[19][23]~q\ : std_logic;
SIGNAL \reg_file[16][23]~q\ : std_logic;
SIGNAL \reg_file[17][23]~q\ : std_logic;
SIGNAL \Mux8~20_combout\ : std_logic;
SIGNAL \Mux8~21_combout\ : std_logic;
SIGNAL \Mux8~29_combout\ : std_logic;
SIGNAL \Mux8~30_combout\ : std_logic;
SIGNAL \reg_file[14][23]~q\ : std_logic;
SIGNAL \reg_file[30][23]~q\ : std_logic;
SIGNAL \Mux8~33_combout\ : std_logic;
SIGNAL \reg_file[46][23]~q\ : std_logic;
SIGNAL \reg_file[62][23]~q\ : std_logic;
SIGNAL \Mux8~34_combout\ : std_logic;
SIGNAL \reg_file[28][23]~q\ : std_logic;
SIGNAL \reg_file[12][23]~q\ : std_logic;
SIGNAL \Mux8~35_combout\ : std_logic;
SIGNAL \reg_file[60][23]~q\ : std_logic;
SIGNAL \reg_file[44][23]~q\ : std_logic;
SIGNAL \Mux8~36_combout\ : std_logic;
SIGNAL \Mux8~37_combout\ : std_logic;
SIGNAL \reg_file[31][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file[31][23]~q\ : std_logic;
SIGNAL \reg_file[15][23]~q\ : std_logic;
SIGNAL \reg_file[47][23]~q\ : std_logic;
SIGNAL \Mux8~38_combout\ : std_logic;
SIGNAL \reg_file[63][23]~q\ : std_logic;
SIGNAL \Mux8~39_combout\ : std_logic;
SIGNAL \reg_file[29][23]~q\ : std_logic;
SIGNAL \reg_file[61][23]~q\ : std_logic;
SIGNAL \reg_file[13][23]~q\ : std_logic;
SIGNAL \reg_file[45][23]~q\ : std_logic;
SIGNAL \Mux8~31_combout\ : std_logic;
SIGNAL \Mux8~32_combout\ : std_logic;
SIGNAL \Mux8~40_combout\ : std_logic;
SIGNAL \Mux8~41_combout\ : std_logic;
SIGNAL \reg_write_data[24]~input_o\ : std_logic;
SIGNAL \reg_file[36][24]~q\ : std_logic;
SIGNAL \reg_file[38][24]~q\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \reg_file[39][24]~q\ : std_logic;
SIGNAL \reg_file[37][24]~q\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \reg_file[32][24]~q\ : std_logic;
SIGNAL \reg_file[33][24]~q\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \reg_file[35][24]~q\ : std_logic;
SIGNAL \reg_file[34][24]~q\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \reg_file[45][24]~q\ : std_logic;
SIGNAL \reg_file[44][24]~q\ : std_logic;
SIGNAL \reg_file[46][24]~q\ : std_logic;
SIGNAL \Mux7~7_combout\ : std_logic;
SIGNAL \reg_file[47][24]~q\ : std_logic;
SIGNAL \Mux7~8_combout\ : std_logic;
SIGNAL \reg_file[40][24]~q\ : std_logic;
SIGNAL \reg_file[41][24]~q\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \reg_file[42][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][24]~q\ : std_logic;
SIGNAL \reg_file[43][24]~q\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \Mux7~9_combout\ : std_logic;
SIGNAL \reg_file[8][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[8][24]~q\ : std_logic;
SIGNAL \reg_file[12][24]~q\ : std_logic;
SIGNAL \reg_file[0][24]~q\ : std_logic;
SIGNAL \reg_file[4][24]~q\ : std_logic;
SIGNAL \Mux7~24_combout\ : std_logic;
SIGNAL \Mux7~25_combout\ : std_logic;
SIGNAL \reg_file[5][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[5][24]~q\ : std_logic;
SIGNAL \reg_file[13][24]~q\ : std_logic;
SIGNAL \reg_file[1][24]~q\ : std_logic;
SIGNAL \reg_file[9][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[9][24]~q\ : std_logic;
SIGNAL \Mux7~22_combout\ : std_logic;
SIGNAL \Mux7~23_combout\ : std_logic;
SIGNAL \Mux7~26_combout\ : std_logic;
SIGNAL \reg_file[6][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[6][24]~q\ : std_logic;
SIGNAL \reg_file[2][24]~q\ : std_logic;
SIGNAL \Mux7~20_combout\ : std_logic;
SIGNAL \reg_file[14][24]~q\ : std_logic;
SIGNAL \reg_file[10][24]~q\ : std_logic;
SIGNAL \Mux7~21_combout\ : std_logic;
SIGNAL \reg_file[3][24]~q\ : std_logic;
SIGNAL \reg_file[11][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[11][24]~q\ : std_logic;
SIGNAL \Mux7~27_combout\ : std_logic;
SIGNAL \reg_file[15][24]~q\ : std_logic;
SIGNAL \reg_file[7][24]~q\ : std_logic;
SIGNAL \Mux7~28_combout\ : std_logic;
SIGNAL \Mux7~29_combout\ : std_logic;
SIGNAL \reg_file[21][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[21][24]~q\ : std_logic;
SIGNAL \reg_file[17][24]~q\ : std_logic;
SIGNAL \reg_file[25][24]~q\ : std_logic;
SIGNAL \Mux7~10_combout\ : std_logic;
SIGNAL \reg_file[29][24]~q\ : std_logic;
SIGNAL \Mux7~11_combout\ : std_logic;
SIGNAL \reg_file[23][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[23][24]~q\ : std_logic;
SIGNAL \reg_file[31][24]~q\ : std_logic;
SIGNAL \reg_file[19][24]~q\ : std_logic;
SIGNAL \reg_file[27][24]~q\ : std_logic;
SIGNAL \Mux7~17_combout\ : std_logic;
SIGNAL \Mux7~18_combout\ : std_logic;
SIGNAL \reg_file[18][24]~q\ : std_logic;
SIGNAL \reg_file[22][24]~q\ : std_logic;
SIGNAL \Mux7~12_combout\ : std_logic;
SIGNAL \reg_file[26][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][24]~q\ : std_logic;
SIGNAL \reg_file[30][24]~q\ : std_logic;
SIGNAL \Mux7~13_combout\ : std_logic;
SIGNAL \reg_file[24][24]~q\ : std_logic;
SIGNAL \reg_file[28][24]~q\ : std_logic;
SIGNAL \reg_file[20][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[20][24]~q\ : std_logic;
SIGNAL \reg_file[16][24]~q\ : std_logic;
SIGNAL \Mux7~14_combout\ : std_logic;
SIGNAL \Mux7~15_combout\ : std_logic;
SIGNAL \Mux7~16_combout\ : std_logic;
SIGNAL \Mux7~19_combout\ : std_logic;
SIGNAL \Mux7~30_combout\ : std_logic;
SIGNAL \reg_file[50][24]~q\ : std_logic;
SIGNAL \reg_file[58][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][24]~q\ : std_logic;
SIGNAL \Mux7~31_combout\ : std_logic;
SIGNAL \reg_file[62][24]~q\ : std_logic;
SIGNAL \reg_file[54][24]~q\ : std_logic;
SIGNAL \Mux7~32_combout\ : std_logic;
SIGNAL \reg_file[55][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[55][24]~q\ : std_logic;
SIGNAL \reg_file[51][24]~q\ : std_logic;
SIGNAL \Mux7~38_combout\ : std_logic;
SIGNAL \reg_file[63][24]~q\ : std_logic;
SIGNAL \reg_file[59][24]~q\ : std_logic;
SIGNAL \Mux7~39_combout\ : std_logic;
SIGNAL \reg_file[52][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[52][24]~q\ : std_logic;
SIGNAL \reg_file[60][24]~q\ : std_logic;
SIGNAL \reg_file[48][24]~q\ : std_logic;
SIGNAL \reg_file[56][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[56][24]~q\ : std_logic;
SIGNAL \Mux7~35_combout\ : std_logic;
SIGNAL \Mux7~36_combout\ : std_logic;
SIGNAL \reg_file[53][24]~q\ : std_logic;
SIGNAL \reg_file[49][24]~q\ : std_logic;
SIGNAL \Mux7~33_combout\ : std_logic;
SIGNAL \reg_file[61][24]~q\ : std_logic;
SIGNAL \reg_file[57][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file[57][24]~q\ : std_logic;
SIGNAL \Mux7~34_combout\ : std_logic;
SIGNAL \Mux7~37_combout\ : std_logic;
SIGNAL \Mux7~40_combout\ : std_logic;
SIGNAL \Mux7~41_combout\ : std_logic;
SIGNAL \reg_write_data[25]~input_o\ : std_logic;
SIGNAL \reg_file[55][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[55][25]~q\ : std_logic;
SIGNAL \reg_file[63][25]~q\ : std_logic;
SIGNAL \reg_file[59][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[59][25]~q\ : std_logic;
SIGNAL \reg_file[51][25]~q\ : std_logic;
SIGNAL \Mux6~38_combout\ : std_logic;
SIGNAL \Mux6~39_combout\ : std_logic;
SIGNAL \reg_file[23][25]~q\ : std_logic;
SIGNAL \reg_file[31][25]~q\ : std_logic;
SIGNAL \reg_file[19][25]~q\ : std_logic;
SIGNAL \reg_file[27][25]~q\ : std_logic;
SIGNAL \Mux6~33_combout\ : std_logic;
SIGNAL \Mux6~34_combout\ : std_logic;
SIGNAL \reg_file[7][25]~q\ : std_logic;
SIGNAL \reg_file[3][25]~q\ : std_logic;
SIGNAL \Mux6~35_combout\ : std_logic;
SIGNAL \reg_file[11][25]~q\ : std_logic;
SIGNAL \reg_file[15][25]~q\ : std_logic;
SIGNAL \Mux6~36_combout\ : std_logic;
SIGNAL \Mux6~37_combout\ : std_logic;
SIGNAL \reg_file[43][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[43][25]~q\ : std_logic;
SIGNAL \reg_file[35][25]~q\ : std_logic;
SIGNAL \reg_file[39][25]~q\ : std_logic;
SIGNAL \Mux6~31_combout\ : std_logic;
SIGNAL \reg_file[47][25]~q\ : std_logic;
SIGNAL \Mux6~32_combout\ : std_logic;
SIGNAL \Mux6~40_combout\ : std_logic;
SIGNAL \reg_file[14][25]~q\ : std_logic;
SIGNAL \reg_file[46][25]~q\ : std_logic;
SIGNAL \Mux6~7_combout\ : std_logic;
SIGNAL \reg_file[62][25]~q\ : std_logic;
SIGNAL \reg_file[30][25]~q\ : std_logic;
SIGNAL \Mux6~8_combout\ : std_logic;
SIGNAL \reg_file[6][25]~q\ : std_logic;
SIGNAL \reg_file[38][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][25]~q\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \reg_file[54][25]~q\ : std_logic;
SIGNAL \reg_file[22][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][25]~q\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \reg_file[34][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[34][25]~q\ : std_logic;
SIGNAL \reg_file[50][25]~q\ : std_logic;
SIGNAL \reg_file[18][25]~q\ : std_logic;
SIGNAL \reg_file[2][25]~q\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \Mux6~5_combout\ : std_logic;
SIGNAL \reg_file[42][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[42][25]~q\ : std_logic;
SIGNAL \reg_file[10][25]~q\ : std_logic;
SIGNAL \reg_file[26][25]~q\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \reg_file[58][25]~q\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~6_combout\ : std_logic;
SIGNAL \Mux6~9_combout\ : std_logic;
SIGNAL \reg_file[41][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][25]~q\ : std_logic;
SIGNAL \reg_file[57][25]~q\ : std_logic;
SIGNAL \reg_file[9][25]~q\ : std_logic;
SIGNAL \reg_file[25][25]~q\ : std_logic;
SIGNAL \Mux6~10_combout\ : std_logic;
SIGNAL \Mux6~11_combout\ : std_logic;
SIGNAL \reg_file[29][25]~q\ : std_logic;
SIGNAL \reg_file[61][25]~q\ : std_logic;
SIGNAL \reg_file[13][25]~q\ : std_logic;
SIGNAL \reg_file[45][25]~q\ : std_logic;
SIGNAL \Mux6~17_combout\ : std_logic;
SIGNAL \Mux6~18_combout\ : std_logic;
SIGNAL \reg_file[5][25]~q\ : std_logic;
SIGNAL \reg_file[37][25]~q\ : std_logic;
SIGNAL \Mux6~12_combout\ : std_logic;
SIGNAL \reg_file[53][25]~q\ : std_logic;
SIGNAL \reg_file[21][25]~q\ : std_logic;
SIGNAL \Mux6~13_combout\ : std_logic;
SIGNAL \reg_file[33][25]~q\ : std_logic;
SIGNAL \reg_file[49][25]~q\ : std_logic;
SIGNAL \reg_file[1][25]~q\ : std_logic;
SIGNAL \reg_file[17][25]~q\ : std_logic;
SIGNAL \Mux6~14_combout\ : std_logic;
SIGNAL \Mux6~15_combout\ : std_logic;
SIGNAL \Mux6~16_combout\ : std_logic;
SIGNAL \Mux6~19_combout\ : std_logic;
SIGNAL \reg_file[28][25]~q\ : std_logic;
SIGNAL \reg_file[60][25]~q\ : std_logic;
SIGNAL \reg_file[44][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[44][25]~q\ : std_logic;
SIGNAL \reg_file[12][25]~q\ : std_logic;
SIGNAL \Mux6~27_combout\ : std_logic;
SIGNAL \Mux6~28_combout\ : std_logic;
SIGNAL \reg_file[4][25]~q\ : std_logic;
SIGNAL \reg_file[36][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[36][25]~q\ : std_logic;
SIGNAL \Mux6~20_combout\ : std_logic;
SIGNAL \reg_file[52][25]~q\ : std_logic;
SIGNAL \reg_file[20][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[20][25]~q\ : std_logic;
SIGNAL \Mux6~21_combout\ : std_logic;
SIGNAL \reg_file[0][25]~q\ : std_logic;
SIGNAL \reg_file[16][25]~q\ : std_logic;
SIGNAL \Mux6~24_combout\ : std_logic;
SIGNAL \reg_file[48][25]~q\ : std_logic;
SIGNAL \reg_file[32][25]~q\ : std_logic;
SIGNAL \Mux6~25_combout\ : std_logic;
SIGNAL \reg_file[8][25]~q\ : std_logic;
SIGNAL \reg_file[24][25]~q\ : std_logic;
SIGNAL \Mux6~22_combout\ : std_logic;
SIGNAL \reg_file[56][25]~q\ : std_logic;
SIGNAL \reg_file[40][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file[40][25]~q\ : std_logic;
SIGNAL \Mux6~23_combout\ : std_logic;
SIGNAL \Mux6~26_combout\ : std_logic;
SIGNAL \Mux6~29_combout\ : std_logic;
SIGNAL \Mux6~30_combout\ : std_logic;
SIGNAL \Mux6~41_combout\ : std_logic;
SIGNAL \reg_write_data[26]~input_o\ : std_logic;
SIGNAL \reg_file[18][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[18][26]~q\ : std_logic;
SIGNAL \reg_file[17][26]~q\ : std_logic;
SIGNAL \reg_file[16][26]~q\ : std_logic;
SIGNAL \Mux5~20_combout\ : std_logic;
SIGNAL \reg_file[19][26]~q\ : std_logic;
SIGNAL \Mux5~21_combout\ : std_logic;
SIGNAL \reg_file[50][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[50][26]~q\ : std_logic;
SIGNAL \reg_file[51][26]~q\ : std_logic;
SIGNAL \reg_file[48][26]~q\ : std_logic;
SIGNAL \reg_file[49][26]~q\ : std_logic;
SIGNAL \Mux5~27_combout\ : std_logic;
SIGNAL \Mux5~28_combout\ : std_logic;
SIGNAL \reg_file[32][26]~q\ : std_logic;
SIGNAL \reg_file[34][26]~q\ : std_logic;
SIGNAL \Mux5~22_combout\ : std_logic;
SIGNAL \reg_file[35][26]~q\ : std_logic;
SIGNAL \reg_file[33][26]~q\ : std_logic;
SIGNAL \Mux5~23_combout\ : std_logic;
SIGNAL \reg_file[2][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[2][26]~q\ : std_logic;
SIGNAL \reg_file[0][26]~q\ : std_logic;
SIGNAL \Mux5~24_combout\ : std_logic;
SIGNAL \reg_file[3][26]~q\ : std_logic;
SIGNAL \reg_file[1][26]~q\ : std_logic;
SIGNAL \Mux5~25_combout\ : std_logic;
SIGNAL \Mux5~26_combout\ : std_logic;
SIGNAL \Mux5~29_combout\ : std_logic;
SIGNAL \reg_file[54][26]~q\ : std_logic;
SIGNAL \reg_file[55][26]~q\ : std_logic;
SIGNAL \reg_file[52][26]~q\ : std_logic;
SIGNAL \reg_file[53][26]~q\ : std_logic;
SIGNAL \Mux5~17_combout\ : std_logic;
SIGNAL \Mux5~18_combout\ : std_logic;
SIGNAL \reg_file[36][26]~q\ : std_logic;
SIGNAL \reg_file[38][26]~q\ : std_logic;
SIGNAL \Mux5~10_combout\ : std_logic;
SIGNAL \reg_file[37][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[37][26]~q\ : std_logic;
SIGNAL \reg_file[39][26]~q\ : std_logic;
SIGNAL \Mux5~11_combout\ : std_logic;
SIGNAL \reg_file[4][26]~q\ : std_logic;
SIGNAL \reg_file[6][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[6][26]~q\ : std_logic;
SIGNAL \Mux5~14_combout\ : std_logic;
SIGNAL \reg_file[7][26]~q\ : std_logic;
SIGNAL \reg_file[5][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[5][26]~q\ : std_logic;
SIGNAL \Mux5~15_combout\ : std_logic;
SIGNAL \reg_file[22][26]~q\ : std_logic;
SIGNAL \reg_file[23][26]~q\ : std_logic;
SIGNAL \reg_file[20][26]~q\ : std_logic;
SIGNAL \reg_file[21][26]~q\ : std_logic;
SIGNAL \Mux5~12_combout\ : std_logic;
SIGNAL \Mux5~13_combout\ : std_logic;
SIGNAL \Mux5~16_combout\ : std_logic;
SIGNAL \Mux5~19_combout\ : std_logic;
SIGNAL \Mux5~30_combout\ : std_logic;
SIGNAL \reg_file[41][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][26]~q\ : std_logic;
SIGNAL \reg_file[43][26]~q\ : std_logic;
SIGNAL \reg_file[42][26]~q\ : std_logic;
SIGNAL \reg_file[40][26]~q\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \reg_file[9][26]~q\ : std_logic;
SIGNAL \reg_file[11][26]~q\ : std_logic;
SIGNAL \reg_file[8][26]~q\ : std_logic;
SIGNAL \reg_file[10][26]~q\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \Mux5~5_combout\ : std_logic;
SIGNAL \Mux5~6_combout\ : std_logic;
SIGNAL \reg_file[56][26]~q\ : std_logic;
SIGNAL \reg_file[57][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[57][26]~q\ : std_logic;
SIGNAL \Mux5~7_combout\ : std_logic;
SIGNAL \reg_file[59][26]~q\ : std_logic;
SIGNAL \reg_file[58][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][26]~q\ : std_logic;
SIGNAL \Mux5~8_combout\ : std_logic;
SIGNAL \reg_file[24][26]~q\ : std_logic;
SIGNAL \reg_file[25][26]~q\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \reg_file[27][26]~q\ : std_logic;
SIGNAL \reg_file[26][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][26]~q\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \Mux5~9_combout\ : std_logic;
SIGNAL \reg_file[45][26]~q\ : std_logic;
SIGNAL \reg_file[13][26]~q\ : std_logic;
SIGNAL \Mux5~31_combout\ : std_logic;
SIGNAL \reg_file[61][26]~q\ : std_logic;
SIGNAL \reg_file[29][26]~q\ : std_logic;
SIGNAL \Mux5~32_combout\ : std_logic;
SIGNAL \reg_file[44][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file[44][26]~q\ : std_logic;
SIGNAL \reg_file[60][26]~q\ : std_logic;
SIGNAL \reg_file[28][26]~q\ : std_logic;
SIGNAL \reg_file[12][26]~q\ : std_logic;
SIGNAL \Mux5~35_combout\ : std_logic;
SIGNAL \Mux5~36_combout\ : std_logic;
SIGNAL \reg_file[14][26]~q\ : std_logic;
SIGNAL \reg_file[30][26]~q\ : std_logic;
SIGNAL \Mux5~33_combout\ : std_logic;
SIGNAL \reg_file[62][26]~q\ : std_logic;
SIGNAL \reg_file[46][26]~q\ : std_logic;
SIGNAL \Mux5~34_combout\ : std_logic;
SIGNAL \Mux5~37_combout\ : std_logic;
SIGNAL \reg_file[31][26]~q\ : std_logic;
SIGNAL \reg_file[63][26]~q\ : std_logic;
SIGNAL \reg_file[15][26]~q\ : std_logic;
SIGNAL \reg_file[47][26]~q\ : std_logic;
SIGNAL \Mux5~38_combout\ : std_logic;
SIGNAL \Mux5~39_combout\ : std_logic;
SIGNAL \Mux5~40_combout\ : std_logic;
SIGNAL \Mux5~41_combout\ : std_logic;
SIGNAL \reg_write_data[27]~input_o\ : std_logic;
SIGNAL \reg_file[36][27]~q\ : std_logic;
SIGNAL \reg_file[38][27]~q\ : std_logic;
SIGNAL \Mux4~12_combout\ : std_logic;
SIGNAL \reg_file[39][27]~q\ : std_logic;
SIGNAL \reg_file[37][27]~q\ : std_logic;
SIGNAL \Mux4~13_combout\ : std_logic;
SIGNAL \reg_file[32][27]~q\ : std_logic;
SIGNAL \reg_file[33][27]~q\ : std_logic;
SIGNAL \Mux4~14_combout\ : std_logic;
SIGNAL \reg_file[35][27]~q\ : std_logic;
SIGNAL \reg_file[34][27]~q\ : std_logic;
SIGNAL \Mux4~15_combout\ : std_logic;
SIGNAL \Mux4~16_combout\ : std_logic;
SIGNAL \reg_file[40][27]~q\ : std_logic;
SIGNAL \reg_file[41][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][27]~q\ : std_logic;
SIGNAL \Mux4~10_combout\ : std_logic;
SIGNAL \reg_file[43][27]~q\ : std_logic;
SIGNAL \reg_file[42][27]~q\ : std_logic;
SIGNAL \Mux4~11_combout\ : std_logic;
SIGNAL \reg_file[44][27]~q\ : std_logic;
SIGNAL \reg_file[46][27]~q\ : std_logic;
SIGNAL \Mux4~17_combout\ : std_logic;
SIGNAL \reg_file[47][27]~q\ : std_logic;
SIGNAL \reg_file[45][27]~q\ : std_logic;
SIGNAL \Mux4~18_combout\ : std_logic;
SIGNAL \Mux4~19_combout\ : std_logic;
SIGNAL \reg_file[0][27]~q\ : std_logic;
SIGNAL \reg_file[4][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[4][27]~q\ : std_logic;
SIGNAL \Mux4~24_combout\ : std_logic;
SIGNAL \reg_file[12][27]~q\ : std_logic;
SIGNAL \reg_file[8][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[8][27]~q\ : std_logic;
SIGNAL \Mux4~25_combout\ : std_logic;
SIGNAL \reg_file[5][27]~q\ : std_logic;
SIGNAL \reg_file[13][27]~q\ : std_logic;
SIGNAL \reg_file[1][27]~q\ : std_logic;
SIGNAL \reg_file[9][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[9][27]~q\ : std_logic;
SIGNAL \Mux4~22_combout\ : std_logic;
SIGNAL \Mux4~23_combout\ : std_logic;
SIGNAL \Mux4~26_combout\ : std_logic;
SIGNAL \reg_file[2][27]~q\ : std_logic;
SIGNAL \reg_file[6][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[6][27]~q\ : std_logic;
SIGNAL \Mux4~20_combout\ : std_logic;
SIGNAL \reg_file[14][27]~q\ : std_logic;
SIGNAL \reg_file[10][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[10][27]~q\ : std_logic;
SIGNAL \Mux4~21_combout\ : std_logic;
SIGNAL \reg_file[7][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[7][27]~q\ : std_logic;
SIGNAL \reg_file[15][27]~q\ : std_logic;
SIGNAL \reg_file[3][27]~q\ : std_logic;
SIGNAL \reg_file[11][27]~q\ : std_logic;
SIGNAL \Mux4~27_combout\ : std_logic;
SIGNAL \Mux4~28_combout\ : std_logic;
SIGNAL \Mux4~29_combout\ : std_logic;
SIGNAL \Mux4~30_combout\ : std_logic;
SIGNAL \reg_file[21][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[21][27]~q\ : std_logic;
SIGNAL \reg_file[29][27]~q\ : std_logic;
SIGNAL \reg_file[17][27]~q\ : std_logic;
SIGNAL \reg_file[25][27]~q\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \reg_file[26][27]~q\ : std_logic;
SIGNAL \reg_file[18][27]~q\ : std_logic;
SIGNAL \reg_file[22][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][27]~q\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \reg_file[30][27]~q\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \reg_file[24][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[24][27]~q\ : std_logic;
SIGNAL \reg_file[28][27]~q\ : std_logic;
SIGNAL \reg_file[20][27]~q\ : std_logic;
SIGNAL \reg_file[16][27]~q\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \Mux4~5_combout\ : std_logic;
SIGNAL \Mux4~6_combout\ : std_logic;
SIGNAL \reg_file[23][27]~q\ : std_logic;
SIGNAL \reg_file[31][27]~q\ : std_logic;
SIGNAL \reg_file[27][27]~q\ : std_logic;
SIGNAL \reg_file[19][27]~q\ : std_logic;
SIGNAL \Mux4~7_combout\ : std_logic;
SIGNAL \Mux4~8_combout\ : std_logic;
SIGNAL \Mux4~9_combout\ : std_logic;
SIGNAL \reg_file[57][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[57][27]~q\ : std_logic;
SIGNAL \reg_file[61][27]~q\ : std_logic;
SIGNAL \reg_file[49][27]~q\ : std_logic;
SIGNAL \reg_file[53][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[53][27]~q\ : std_logic;
SIGNAL \Mux4~33_combout\ : std_logic;
SIGNAL \Mux4~34_combout\ : std_logic;
SIGNAL \reg_file[48][27]~q\ : std_logic;
SIGNAL \reg_file[56][27]~q\ : std_logic;
SIGNAL \Mux4~35_combout\ : std_logic;
SIGNAL \reg_file[60][27]~q\ : std_logic;
SIGNAL \reg_file[52][27]~q\ : std_logic;
SIGNAL \Mux4~36_combout\ : std_logic;
SIGNAL \Mux4~37_combout\ : std_logic;
SIGNAL \reg_file[59][27]~q\ : std_logic;
SIGNAL \reg_file[63][27]~q\ : std_logic;
SIGNAL \reg_file[51][27]~q\ : std_logic;
SIGNAL \reg_file[55][27]~q\ : std_logic;
SIGNAL \Mux4~38_combout\ : std_logic;
SIGNAL \Mux4~39_combout\ : std_logic;
SIGNAL \reg_file[54][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file[54][27]~q\ : std_logic;
SIGNAL \reg_file[62][27]~q\ : std_logic;
SIGNAL \reg_file[50][27]~q\ : std_logic;
SIGNAL \reg_file[58][27]~q\ : std_logic;
SIGNAL \Mux4~31_combout\ : std_logic;
SIGNAL \Mux4~32_combout\ : std_logic;
SIGNAL \Mux4~40_combout\ : std_logic;
SIGNAL \Mux4~41_combout\ : std_logic;
SIGNAL \reg_write_data[28]~input_o\ : std_logic;
SIGNAL \reg_file[30][28]~q\ : std_logic;
SIGNAL \reg_file[62][28]~q\ : std_logic;
SIGNAL \reg_file[46][28]~q\ : std_logic;
SIGNAL \reg_file[14][28]~q\ : std_logic;
SIGNAL \Mux3~17_combout\ : std_logic;
SIGNAL \Mux3~18_combout\ : std_logic;
SIGNAL \reg_file[42][28]~q\ : std_logic;
SIGNAL \reg_file[58][28]~q\ : std_logic;
SIGNAL \reg_file[10][28]~q\ : std_logic;
SIGNAL \reg_file[26][28]~q\ : std_logic;
SIGNAL \Mux3~12_combout\ : std_logic;
SIGNAL \Mux3~13_combout\ : std_logic;
SIGNAL \reg_file[34][28]~q\ : std_logic;
SIGNAL \reg_file[50][28]~q\ : std_logic;
SIGNAL \reg_file[18][28]~q\ : std_logic;
SIGNAL \reg_file[2][28]~q\ : std_logic;
SIGNAL \Mux3~14_combout\ : std_logic;
SIGNAL \Mux3~15_combout\ : std_logic;
SIGNAL \Mux3~16_combout\ : std_logic;
SIGNAL \reg_file[22][28]~q\ : std_logic;
SIGNAL \reg_file[54][28]~q\ : std_logic;
SIGNAL \reg_file[38][28]~q\ : std_logic;
SIGNAL \reg_file[6][28]~q\ : std_logic;
SIGNAL \Mux3~10_combout\ : std_logic;
SIGNAL \Mux3~11_combout\ : std_logic;
SIGNAL \Mux3~19_combout\ : std_logic;
SIGNAL \reg_file[4][28]~q\ : std_logic;
SIGNAL \reg_file[36][28]~q\ : std_logic;
SIGNAL \Mux3~20_combout\ : std_logic;
SIGNAL \reg_file[52][28]~q\ : std_logic;
SIGNAL \reg_file[20][28]~q\ : std_logic;
SIGNAL \Mux3~21_combout\ : std_logic;
SIGNAL \reg_file[44][28]~q\ : std_logic;
SIGNAL \reg_file[12][28]~q\ : std_logic;
SIGNAL \Mux3~27_combout\ : std_logic;
SIGNAL \reg_file[60][28]~q\ : std_logic;
SIGNAL \reg_file[28][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file[28][28]~q\ : std_logic;
SIGNAL \Mux3~28_combout\ : std_logic;
SIGNAL \reg_file[0][28]~q\ : std_logic;
SIGNAL \reg_file[16][28]~q\ : std_logic;
SIGNAL \Mux3~24_combout\ : std_logic;
SIGNAL \reg_file[48][28]~q\ : std_logic;
SIGNAL \reg_file[32][28]~q\ : std_logic;
SIGNAL \Mux3~25_combout\ : std_logic;
SIGNAL \reg_file[40][28]~q\ : std_logic;
SIGNAL \reg_file[56][28]~q\ : std_logic;
SIGNAL \reg_file[24][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file[24][28]~q\ : std_logic;
SIGNAL \reg_file[8][28]~q\ : std_logic;
SIGNAL \Mux3~22_combout\ : std_logic;
SIGNAL \Mux3~23_combout\ : std_logic;
SIGNAL \Mux3~26_combout\ : std_logic;
SIGNAL \Mux3~29_combout\ : std_logic;
SIGNAL \Mux3~30_combout\ : std_logic;
SIGNAL \reg_file[3][28]~q\ : std_logic;
SIGNAL \reg_file[7][28]~q\ : std_logic;
SIGNAL \Mux3~35_combout\ : std_logic;
SIGNAL \reg_file[11][28]~q\ : std_logic;
SIGNAL \reg_file[15][28]~q\ : std_logic;
SIGNAL \Mux3~36_combout\ : std_logic;
SIGNAL \reg_file[23][28]~q\ : std_logic;
SIGNAL \reg_file[31][28]~q\ : std_logic;
SIGNAL \reg_file[27][28]~q\ : std_logic;
SIGNAL \reg_file[19][28]~q\ : std_logic;
SIGNAL \Mux3~33_combout\ : std_logic;
SIGNAL \Mux3~34_combout\ : std_logic;
SIGNAL \Mux3~37_combout\ : std_logic;
SIGNAL \reg_file[43][28]~q\ : std_logic;
SIGNAL \reg_file[47][28]~q\ : std_logic;
SIGNAL \reg_file[35][28]~q\ : std_logic;
SIGNAL \reg_file[39][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file[39][28]~q\ : std_logic;
SIGNAL \Mux3~31_combout\ : std_logic;
SIGNAL \Mux3~32_combout\ : std_logic;
SIGNAL \reg_file[59][28]~q\ : std_logic;
SIGNAL \reg_file[51][28]~q\ : std_logic;
SIGNAL \Mux3~38_combout\ : std_logic;
SIGNAL \reg_file[63][28]~q\ : std_logic;
SIGNAL \reg_file[55][28]~q\ : std_logic;
SIGNAL \Mux3~39_combout\ : std_logic;
SIGNAL \Mux3~40_combout\ : std_logic;
SIGNAL \reg_file[41][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file[41][28]~q\ : std_logic;
SIGNAL \reg_file[57][28]~q\ : std_logic;
SIGNAL \reg_file[9][28]~q\ : std_logic;
SIGNAL \reg_file[25][28]~q\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \reg_file[29][28]~q\ : std_logic;
SIGNAL \reg_file[61][28]~q\ : std_logic;
SIGNAL \reg_file[13][28]~q\ : std_logic;
SIGNAL \reg_file[45][28]~q\ : std_logic;
SIGNAL \Mux3~7_combout\ : std_logic;
SIGNAL \Mux3~8_combout\ : std_logic;
SIGNAL \reg_file[5][28]~q\ : std_logic;
SIGNAL \reg_file[37][28]~q\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \reg_file[53][28]~q\ : std_logic;
SIGNAL \reg_file[21][28]~q\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \reg_file[33][28]~q\ : std_logic;
SIGNAL \reg_file[1][28]~q\ : std_logic;
SIGNAL \reg_file[17][28]~q\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \reg_file[49][28]~q\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \Mux3~9_combout\ : std_logic;
SIGNAL \Mux3~41_combout\ : std_logic;
SIGNAL \reg_write_data[29]~input_o\ : std_logic;
SIGNAL \reg_file[32][29]~q\ : std_logic;
SIGNAL \reg_file[34][29]~q\ : std_logic;
SIGNAL \Mux2~22_combout\ : std_logic;
SIGNAL \reg_file[35][29]~q\ : std_logic;
SIGNAL \reg_file[33][29]~q\ : std_logic;
SIGNAL \Mux2~23_combout\ : std_logic;
SIGNAL \reg_file[0][29]~q\ : std_logic;
SIGNAL \reg_file[2][29]~q\ : std_logic;
SIGNAL \Mux2~24_combout\ : std_logic;
SIGNAL \reg_file[3][29]~q\ : std_logic;
SIGNAL \reg_file[1][29]~q\ : std_logic;
SIGNAL \Mux2~25_combout\ : std_logic;
SIGNAL \Mux2~26_combout\ : std_logic;
SIGNAL \reg_file[48][29]~q\ : std_logic;
SIGNAL \reg_file[49][29]~q\ : std_logic;
SIGNAL \Mux2~27_combout\ : std_logic;
SIGNAL \reg_file[50][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file[50][29]~q\ : std_logic;
SIGNAL \reg_file[51][29]~q\ : std_logic;
SIGNAL \Mux2~28_combout\ : std_logic;
SIGNAL \reg_file[18][29]~q\ : std_logic;
SIGNAL \reg_file[19][29]~q\ : std_logic;
SIGNAL \reg_file[16][29]~q\ : std_logic;
SIGNAL \reg_file[17][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file[17][29]~q\ : std_logic;
SIGNAL \Mux2~20_combout\ : std_logic;
SIGNAL \Mux2~21_combout\ : std_logic;
SIGNAL \Mux2~29_combout\ : std_logic;
SIGNAL \reg_file[24][29]~q\ : std_logic;
SIGNAL \reg_file[25][29]~q\ : std_logic;
SIGNAL \Mux2~10_combout\ : std_logic;
SIGNAL \reg_file[27][29]~q\ : std_logic;
SIGNAL \reg_file[26][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][29]~q\ : std_logic;
SIGNAL \Mux2~11_combout\ : std_logic;
SIGNAL \reg_file[56][29]~q\ : std_logic;
SIGNAL \reg_file[57][29]~q\ : std_logic;
SIGNAL \Mux2~17_combout\ : std_logic;
SIGNAL \reg_file[59][29]~q\ : std_logic;
SIGNAL \reg_file[58][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file[58][29]~q\ : std_logic;
SIGNAL \Mux2~18_combout\ : std_logic;
SIGNAL \reg_file[8][29]~q\ : std_logic;
SIGNAL \reg_file[10][29]~q\ : std_logic;
SIGNAL \Mux2~14_combout\ : std_logic;
SIGNAL \reg_file[9][29]~q\ : std_logic;
SIGNAL \reg_file[11][29]~q\ : std_logic;
SIGNAL \Mux2~15_combout\ : std_logic;
SIGNAL \reg_file[42][29]~q\ : std_logic;
SIGNAL \reg_file[40][29]~q\ : std_logic;
SIGNAL \Mux2~12_combout\ : std_logic;
SIGNAL \reg_file[43][29]~q\ : std_logic;
SIGNAL \reg_file[41][29]~q\ : std_logic;
SIGNAL \Mux2~13_combout\ : std_logic;
SIGNAL \Mux2~16_combout\ : std_logic;
SIGNAL \Mux2~19_combout\ : std_logic;
SIGNAL \Mux2~30_combout\ : std_logic;
SIGNAL \reg_file[4][29]~q\ : std_logic;
SIGNAL \reg_file[6][29]~q\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \reg_file[7][29]~q\ : std_logic;
SIGNAL \reg_file[5][29]~q\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \reg_file[20][29]~q\ : std_logic;
SIGNAL \reg_file[21][29]~q\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \reg_file[23][29]~q\ : std_logic;
SIGNAL \reg_file[22][29]~q\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \reg_file[54][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file[54][29]~q\ : std_logic;
SIGNAL \reg_file[55][29]~q\ : std_logic;
SIGNAL \reg_file[53][29]~q\ : std_logic;
SIGNAL \reg_file[52][29]~q\ : std_logic;
SIGNAL \Mux2~7_combout\ : std_logic;
SIGNAL \Mux2~8_combout\ : std_logic;
SIGNAL \reg_file[36][29]~q\ : std_logic;
SIGNAL \reg_file[38][29]~q\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \reg_file[39][29]~q\ : std_logic;
SIGNAL \reg_file[37][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file[37][29]~q\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~9_combout\ : std_logic;
SIGNAL \reg_file[29][29]~q\ : std_logic;
SIGNAL \reg_file[61][29]~q\ : std_logic;
SIGNAL \reg_file[13][29]~q\ : std_logic;
SIGNAL \reg_file[45][29]~q\ : std_logic;
SIGNAL \Mux2~31_combout\ : std_logic;
SIGNAL \Mux2~32_combout\ : std_logic;
SIGNAL \reg_file[14][29]~q\ : std_logic;
SIGNAL \reg_file[30][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file[30][29]~q\ : std_logic;
SIGNAL \Mux2~33_combout\ : std_logic;
SIGNAL \reg_file[46][29]~q\ : std_logic;
SIGNAL \reg_file[62][29]~q\ : std_logic;
SIGNAL \Mux2~34_combout\ : std_logic;
SIGNAL \reg_file[44][29]~q\ : std_logic;
SIGNAL \reg_file[60][29]~q\ : std_logic;
SIGNAL \reg_file[28][29]~q\ : std_logic;
SIGNAL \reg_file[12][29]~q\ : std_logic;
SIGNAL \Mux2~35_combout\ : std_logic;
SIGNAL \Mux2~36_combout\ : std_logic;
SIGNAL \Mux2~37_combout\ : std_logic;
SIGNAL \reg_file[31][29]~q\ : std_logic;
SIGNAL \reg_file[15][29]~q\ : std_logic;
SIGNAL \reg_file[47][29]~q\ : std_logic;
SIGNAL \Mux2~38_combout\ : std_logic;
SIGNAL \reg_file[63][29]~q\ : std_logic;
SIGNAL \Mux2~39_combout\ : std_logic;
SIGNAL \Mux2~40_combout\ : std_logic;
SIGNAL \Mux2~41_combout\ : std_logic;
SIGNAL \reg_write_data[30]~input_o\ : std_logic;
SIGNAL \reg_file[40][30]~q\ : std_logic;
SIGNAL \reg_file[41][30]~q\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \reg_file[43][30]~q\ : std_logic;
SIGNAL \reg_file[42][30]~q\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \reg_file[45][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[45][30]~q\ : std_logic;
SIGNAL \reg_file[47][30]~q\ : std_logic;
SIGNAL \reg_file[44][30]~q\ : std_logic;
SIGNAL \reg_file[46][30]~q\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \Mux1~8_combout\ : std_logic;
SIGNAL \reg_file[32][30]~q\ : std_logic;
SIGNAL \reg_file[33][30]~q\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \reg_file[35][30]~q\ : std_logic;
SIGNAL \reg_file[34][30]~q\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \reg_file[36][30]~q\ : std_logic;
SIGNAL \reg_file[38][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[38][30]~q\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \reg_file[39][30]~q\ : std_logic;
SIGNAL \reg_file[37][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[37][30]~q\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \reg_file[17][30]~q\ : std_logic;
SIGNAL \reg_file[25][30]~q\ : std_logic;
SIGNAL \Mux1~10_combout\ : std_logic;
SIGNAL \reg_file[29][30]~q\ : std_logic;
SIGNAL \reg_file[21][30]~q\ : std_logic;
SIGNAL \Mux1~11_combout\ : std_logic;
SIGNAL \reg_file[19][30]~q\ : std_logic;
SIGNAL \reg_file[27][30]~q\ : std_logic;
SIGNAL \Mux1~17_combout\ : std_logic;
SIGNAL \reg_file[31][30]~q\ : std_logic;
SIGNAL \reg_file[23][30]~q\ : std_logic;
SIGNAL \Mux1~18_combout\ : std_logic;
SIGNAL \reg_file[24][30]~q\ : std_logic;
SIGNAL \reg_file[28][30]~q\ : std_logic;
SIGNAL \reg_file[20][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[20][30]~q\ : std_logic;
SIGNAL \reg_file[16][30]~q\ : std_logic;
SIGNAL \Mux1~14_combout\ : std_logic;
SIGNAL \Mux1~15_combout\ : std_logic;
SIGNAL \reg_file[18][30]~q\ : std_logic;
SIGNAL \reg_file[22][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][30]~q\ : std_logic;
SIGNAL \Mux1~12_combout\ : std_logic;
SIGNAL \reg_file[30][30]~q\ : std_logic;
SIGNAL \reg_file[26][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[26][30]~q\ : std_logic;
SIGNAL \Mux1~13_combout\ : std_logic;
SIGNAL \Mux1~16_combout\ : std_logic;
SIGNAL \Mux1~19_combout\ : std_logic;
SIGNAL \reg_file[2][30]~q\ : std_logic;
SIGNAL \reg_file[6][30]~q\ : std_logic;
SIGNAL \Mux1~20_combout\ : std_logic;
SIGNAL \reg_file[14][30]~q\ : std_logic;
SIGNAL \reg_file[10][30]~q\ : std_logic;
SIGNAL \Mux1~21_combout\ : std_logic;
SIGNAL \reg_file[7][30]~q\ : std_logic;
SIGNAL \reg_file[15][30]~q\ : std_logic;
SIGNAL \reg_file[3][30]~q\ : std_logic;
SIGNAL \reg_file[11][30]~q\ : std_logic;
SIGNAL \Mux1~27_combout\ : std_logic;
SIGNAL \Mux1~28_combout\ : std_logic;
SIGNAL \reg_file[0][30]~q\ : std_logic;
SIGNAL \reg_file[4][30]~q\ : std_logic;
SIGNAL \Mux1~24_combout\ : std_logic;
SIGNAL \reg_file[12][30]~q\ : std_logic;
SIGNAL \reg_file[8][30]~q\ : std_logic;
SIGNAL \Mux1~25_combout\ : std_logic;
SIGNAL \reg_file[1][30]~q\ : std_logic;
SIGNAL \reg_file[9][30]~q\ : std_logic;
SIGNAL \Mux1~22_combout\ : std_logic;
SIGNAL \reg_file[5][30]~q\ : std_logic;
SIGNAL \reg_file[13][30]~q\ : std_logic;
SIGNAL \Mux1~23_combout\ : std_logic;
SIGNAL \Mux1~26_combout\ : std_logic;
SIGNAL \Mux1~29_combout\ : std_logic;
SIGNAL \Mux1~30_combout\ : std_logic;
SIGNAL \reg_file[52][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[52][30]~q\ : std_logic;
SIGNAL \reg_file[60][30]~q\ : std_logic;
SIGNAL \reg_file[48][30]~q\ : std_logic;
SIGNAL \reg_file[56][30]~q\ : std_logic;
SIGNAL \Mux1~35_combout\ : std_logic;
SIGNAL \Mux1~36_combout\ : std_logic;
SIGNAL \reg_file[53][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[53][30]~q\ : std_logic;
SIGNAL \reg_file[49][30]~q\ : std_logic;
SIGNAL \Mux1~33_combout\ : std_logic;
SIGNAL \reg_file[61][30]~q\ : std_logic;
SIGNAL \reg_file[57][30]~q\ : std_logic;
SIGNAL \Mux1~34_combout\ : std_logic;
SIGNAL \Mux1~37_combout\ : std_logic;
SIGNAL \reg_file[51][30]~q\ : std_logic;
SIGNAL \reg_file[55][30]~q\ : std_logic;
SIGNAL \Mux1~38_combout\ : std_logic;
SIGNAL \reg_file[59][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[59][30]~q\ : std_logic;
SIGNAL \reg_file[63][30]~q\ : std_logic;
SIGNAL \Mux1~39_combout\ : std_logic;
SIGNAL \reg_file[54][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file[54][30]~q\ : std_logic;
SIGNAL \reg_file[62][30]~q\ : std_logic;
SIGNAL \reg_file[50][30]~q\ : std_logic;
SIGNAL \reg_file[58][30]~q\ : std_logic;
SIGNAL \Mux1~31_combout\ : std_logic;
SIGNAL \Mux1~32_combout\ : std_logic;
SIGNAL \Mux1~40_combout\ : std_logic;
SIGNAL \Mux1~41_combout\ : std_logic;
SIGNAL \reg_write_data[31]~input_o\ : std_logic;
SIGNAL \reg_file[6][31]~q\ : std_logic;
SIGNAL \reg_file[38][31]~q\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \reg_file[22][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file[22][31]~q\ : std_logic;
SIGNAL \reg_file[54][31]~q\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \reg_file[14][31]~q\ : std_logic;
SIGNAL \reg_file[46][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file[46][31]~q\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \reg_file[62][31]~q\ : std_logic;
SIGNAL \reg_file[30][31]~q\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \reg_file[10][31]~q\ : std_logic;
SIGNAL \reg_file[26][31]~q\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \reg_file[58][31]~q\ : std_logic;
SIGNAL \reg_file[42][31]~q\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \reg_file[2][31]~q\ : std_logic;
SIGNAL \reg_file[18][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file[18][31]~q\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \reg_file[50][31]~q\ : std_logic;
SIGNAL \reg_file[34][31]~q\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \reg_file[25][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file[25][31]~q\ : std_logic;
SIGNAL \reg_file[9][31]~q\ : std_logic;
SIGNAL \Mux0~10_combout\ : std_logic;
SIGNAL \reg_file[57][31]~q\ : std_logic;
SIGNAL \reg_file[41][31]~q\ : std_logic;
SIGNAL \Mux0~11_combout\ : std_logic;
SIGNAL \reg_file[5][31]~q\ : std_logic;
SIGNAL \reg_file[37][31]~q\ : std_logic;
SIGNAL \Mux0~12_combout\ : std_logic;
SIGNAL \reg_file[53][31]~q\ : std_logic;
SIGNAL \reg_file[21][31]~q\ : std_logic;
SIGNAL \Mux0~13_combout\ : std_logic;
SIGNAL \reg_file[17][31]~q\ : std_logic;
SIGNAL \reg_file[1][31]~q\ : std_logic;
SIGNAL \Mux0~14_combout\ : std_logic;
SIGNAL \reg_file[33][31]~q\ : std_logic;
SIGNAL \reg_file[49][31]~q\ : std_logic;
SIGNAL \Mux0~15_combout\ : std_logic;
SIGNAL \Mux0~16_combout\ : std_logic;
SIGNAL \reg_file[29][31]~q\ : std_logic;
SIGNAL \reg_file[13][31]~q\ : std_logic;
SIGNAL \reg_file[45][31]~q\ : std_logic;
SIGNAL \Mux0~17_combout\ : std_logic;
SIGNAL \reg_file[61][31]~q\ : std_logic;
SIGNAL \Mux0~18_combout\ : std_logic;
SIGNAL \Mux0~19_combout\ : std_logic;
SIGNAL \reg_file[0][31]~q\ : std_logic;
SIGNAL \reg_file[16][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file[16][31]~q\ : std_logic;
SIGNAL \Mux0~24_combout\ : std_logic;
SIGNAL \reg_file[32][31]~q\ : std_logic;
SIGNAL \reg_file[48][31]~q\ : std_logic;
SIGNAL \Mux0~25_combout\ : std_logic;
SIGNAL \reg_file[24][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file[24][31]~q\ : std_logic;
SIGNAL \reg_file[8][31]~q\ : std_logic;
SIGNAL \Mux0~22_combout\ : std_logic;
SIGNAL \reg_file[56][31]~q\ : std_logic;
SIGNAL \reg_file[40][31]~q\ : std_logic;
SIGNAL \Mux0~23_combout\ : std_logic;
SIGNAL \Mux0~26_combout\ : std_logic;
SIGNAL \reg_file[44][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file[44][31]~q\ : std_logic;
SIGNAL \reg_file[12][31]~q\ : std_logic;
SIGNAL \Mux0~27_combout\ : std_logic;
SIGNAL \reg_file[60][31]~q\ : std_logic;
SIGNAL \reg_file[28][31]~q\ : std_logic;
SIGNAL \Mux0~28_combout\ : std_logic;
SIGNAL \reg_file[4][31]~q\ : std_logic;
SIGNAL \reg_file[36][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file[36][31]~q\ : std_logic;
SIGNAL \Mux0~20_combout\ : std_logic;
SIGNAL \reg_file[52][31]~q\ : std_logic;
SIGNAL \reg_file[20][31]~q\ : std_logic;
SIGNAL \Mux0~21_combout\ : std_logic;
SIGNAL \Mux0~29_combout\ : std_logic;
SIGNAL \Mux0~30_combout\ : std_logic;
SIGNAL \reg_file[7][31]~q\ : std_logic;
SIGNAL \reg_file[3][31]~q\ : std_logic;
SIGNAL \Mux0~35_combout\ : std_logic;
SIGNAL \reg_file[15][31]~q\ : std_logic;
SIGNAL \reg_file[11][31]~q\ : std_logic;
SIGNAL \Mux0~36_combout\ : std_logic;
SIGNAL \reg_file[19][31]~q\ : std_logic;
SIGNAL \reg_file[27][31]~q\ : std_logic;
SIGNAL \Mux0~33_combout\ : std_logic;
SIGNAL \reg_file[23][31]~q\ : std_logic;
SIGNAL \reg_file[31][31]~q\ : std_logic;
SIGNAL \Mux0~34_combout\ : std_logic;
SIGNAL \Mux0~37_combout\ : std_logic;
SIGNAL \reg_file[55][31]~q\ : std_logic;
SIGNAL \reg_file[63][31]~q\ : std_logic;
SIGNAL \reg_file[51][31]~q\ : std_logic;
SIGNAL \reg_file[59][31]~q\ : std_logic;
SIGNAL \Mux0~38_combout\ : std_logic;
SIGNAL \Mux0~39_combout\ : std_logic;
SIGNAL \reg_file[43][31]~q\ : std_logic;
SIGNAL \reg_file[47][31]~q\ : std_logic;
SIGNAL \reg_file[39][31]~q\ : std_logic;
SIGNAL \reg_file[35][31]~q\ : std_logic;
SIGNAL \Mux0~31_combout\ : std_logic;
SIGNAL \Mux0~32_combout\ : std_logic;
SIGNAL \Mux0~40_combout\ : std_logic;
SIGNAL \Mux0~41_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_rstb <= rstb;
ww_reg_write <= reg_write;
ww_reg_read_addr <= reg_read_addr;
ww_reg_write_addr <= reg_write_addr;
ww_reg_write_data <= reg_write_data;
reg_read_data <= ww_reg_read_data;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\rstb~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rstb~input_o\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y48_N16
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X40_Y0_N2
\reg_read_data[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux31~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[0]~output_o\);

-- Location: IOOBUF_X40_Y0_N9
\reg_read_data[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux30~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[1]~output_o\);

-- Location: IOOBUF_X56_Y54_N9
\reg_read_data[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux29~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[2]~output_o\);

-- Location: IOOBUF_X34_Y0_N30
\reg_read_data[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux28~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[3]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\reg_read_data[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux27~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[4]~output_o\);

-- Location: IOOBUF_X46_Y0_N9
\reg_read_data[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux26~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[5]~output_o\);

-- Location: IOOBUF_X24_Y39_N16
\reg_read_data[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux25~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[6]~output_o\);

-- Location: IOOBUF_X46_Y0_N2
\reg_read_data[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux24~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[7]~output_o\);

-- Location: IOOBUF_X46_Y54_N9
\reg_read_data[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux23~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[8]~output_o\);

-- Location: IOOBUF_X78_Y23_N23
\reg_read_data[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux22~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[9]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\reg_read_data[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux21~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[10]~output_o\);

-- Location: IOOBUF_X46_Y54_N16
\reg_read_data[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux20~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[11]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\reg_read_data[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux19~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[12]~output_o\);

-- Location: IOOBUF_X38_Y0_N23
\reg_read_data[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux18~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[13]~output_o\);

-- Location: IOOBUF_X78_Y31_N16
\reg_read_data[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux17~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[14]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\reg_read_data[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux16~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[15]~output_o\);

-- Location: IOOBUF_X78_Y36_N16
\reg_read_data[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux15~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[16]~output_o\);

-- Location: IOOBUF_X51_Y54_N9
\reg_read_data[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux14~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[17]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\reg_read_data[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux13~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[18]~output_o\);

-- Location: IOOBUF_X51_Y54_N30
\reg_read_data[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux12~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[19]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\reg_read_data[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux11~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[20]~output_o\);

-- Location: IOOBUF_X46_Y54_N30
\reg_read_data[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux10~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[21]~output_o\);

-- Location: IOOBUF_X49_Y0_N30
\reg_read_data[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux9~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[22]~output_o\);

-- Location: IOOBUF_X46_Y54_N23
\reg_read_data[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux8~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[23]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\reg_read_data[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux7~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[24]~output_o\);

-- Location: IOOBUF_X78_Y25_N23
\reg_read_data[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux6~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[25]~output_o\);

-- Location: IOOBUF_X46_Y54_N2
\reg_read_data[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux5~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[26]~output_o\);

-- Location: IOOBUF_X40_Y0_N30
\reg_read_data[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux4~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[27]~output_o\);

-- Location: IOOBUF_X78_Y30_N23
\reg_read_data[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux3~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[28]~output_o\);

-- Location: IOOBUF_X78_Y33_N2
\reg_read_data[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux2~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[29]~output_o\);

-- Location: IOOBUF_X24_Y39_N30
\reg_read_data[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux1~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[30]~output_o\);

-- Location: IOOBUF_X78_Y31_N9
\reg_read_data[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux0~41_combout\,
	devoe => ww_devoe,
	o => \reg_read_data[31]~output_o\);

-- Location: IOIBUF_X29_Y39_N8
\reg_read_addr[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_read_addr(4),
	o => \reg_read_addr[4]~input_o\);

-- Location: IOIBUF_X0_Y18_N15
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X78_Y34_N8
\reg_write_data[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(0),
	o => \reg_write_data[0]~input_o\);

-- Location: IOIBUF_X0_Y18_N22
\rstb~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rstb,
	o => \rstb~input_o\);

-- Location: CLKCTRL_G4
\rstb~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rstb~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rstb~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y28_N1
\reg_write_addr[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_addr(4),
	o => \reg_write_addr[4]~input_o\);

-- Location: IOIBUF_X24_Y39_N22
\reg_write_addr[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_addr(3),
	o => \reg_write_addr[3]~input_o\);

-- Location: IOIBUF_X31_Y0_N1
\reg_write_addr[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_addr(5),
	o => \reg_write_addr[5]~input_o\);

-- Location: IOIBUF_X26_Y39_N22
\reg_write_addr[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_addr(1),
	o => \reg_write_addr[1]~input_o\);

-- Location: IOIBUF_X26_Y39_N8
\reg_write~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write,
	o => \reg_write~input_o\);

-- Location: IOIBUF_X34_Y39_N1
\reg_write_addr[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_addr(2),
	o => \reg_write_addr[2]~input_o\);

-- Location: IOIBUF_X34_Y39_N8
\reg_write_addr[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_addr(0),
	o => \reg_write_addr[0]~input_o\);

-- Location: LCCOMB_X34_Y33_N18
\Decoder0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~2_combout\ = (!\reg_write_addr[1]~input_o\ & (\reg_write~input_o\ & (!\reg_write_addr[2]~input_o\ & \reg_write_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[1]~input_o\,
	datab => \reg_write~input_o\,
	datac => \reg_write_addr[2]~input_o\,
	datad => \reg_write_addr[0]~input_o\,
	combout => \Decoder0~2_combout\);

-- Location: LCCOMB_X41_Y33_N4
\Decoder0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~48_combout\ = (!\reg_write_addr[4]~input_o\ & (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & \Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~2_combout\,
	combout => \Decoder0~48_combout\);

-- Location: FF_X51_Y27_N19
\reg_file[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][0]~q\);

-- Location: IOIBUF_X31_Y39_N29
\reg_read_addr[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_read_addr(0),
	o => \reg_read_addr[0]~input_o\);

-- Location: LCCOMB_X34_Y33_N14
\Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~20_combout\ = (\reg_write_addr[1]~input_o\ & (\reg_write~input_o\ & (!\reg_write_addr[2]~input_o\ & \reg_write_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[1]~input_o\,
	datab => \reg_write~input_o\,
	datac => \reg_write_addr[2]~input_o\,
	datad => \reg_write_addr[0]~input_o\,
	combout => \Decoder0~20_combout\);

-- Location: LCCOMB_X36_Y30_N22
\Decoder0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~51_combout\ = (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[5]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~20_combout\,
	combout => \Decoder0~51_combout\);

-- Location: FF_X45_Y28_N19
\reg_file[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][0]~q\);

-- Location: IOIBUF_X34_Y39_N22
\reg_read_addr[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_read_addr(1),
	o => \reg_read_addr[1]~input_o\);

-- Location: LCCOMB_X34_Y33_N0
\Decoder0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~12_combout\ = (!\reg_write_addr[1]~input_o\ & (\reg_write~input_o\ & (!\reg_write_addr[2]~input_o\ & !\reg_write_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[1]~input_o\,
	datab => \reg_write~input_o\,
	datac => \reg_write_addr[2]~input_o\,
	datad => \reg_write_addr[0]~input_o\,
	combout => \Decoder0~12_combout\);

-- Location: LCCOMB_X36_Y30_N12
\Decoder0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~50_combout\ = (\Decoder0~12_combout\ & (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[4]~input_o\ & !\reg_write_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \reg_write_addr[5]~input_o\,
	combout => \Decoder0~50_combout\);

-- Location: FF_X52_Y32_N3
\reg_file[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][0]~q\);

-- Location: LCCOMB_X34_Y33_N12
\Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~6_combout\ = (\reg_write_addr[1]~input_o\ & (\reg_write~input_o\ & (!\reg_write_addr[2]~input_o\ & !\reg_write_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[1]~input_o\,
	datab => \reg_write~input_o\,
	datac => \reg_write_addr[2]~input_o\,
	datad => \reg_write_addr[0]~input_o\,
	combout => \Decoder0~6_combout\);

-- Location: LCCOMB_X35_Y31_N28
\Decoder0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~49_combout\ = (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~49_combout\);

-- Location: FF_X52_Y32_N1
\reg_file[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][0]~q\);

-- Location: LCCOMB_X52_Y32_N2
\Mux31~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~24_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[2][0]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[0][0]~q\,
	datad => \reg_file[2][0]~q\,
	combout => \Mux31~24_combout\);

-- Location: LCCOMB_X45_Y28_N18
\Mux31~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux31~24_combout\ & ((\reg_file[3][0]~q\))) # (!\Mux31~24_combout\ & (\reg_file[1][0]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux31~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[1][0]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[3][0]~q\,
	datad => \Mux31~24_combout\,
	combout => \Mux31~25_combout\);

-- Location: IOIBUF_X36_Y39_N15
\reg_read_addr[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_read_addr(2),
	o => \reg_read_addr[2]~input_o\);

-- Location: IOIBUF_X36_Y39_N29
\reg_read_addr[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_read_addr(3),
	o => \reg_read_addr[3]~input_o\);

-- Location: LCCOMB_X34_Y33_N6
\Decoder0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~8_combout\ = (\reg_write_addr[1]~input_o\ & (\reg_write~input_o\ & (\reg_write_addr[2]~input_o\ & !\reg_write_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[1]~input_o\,
	datab => \reg_write~input_o\,
	datac => \reg_write_addr[2]~input_o\,
	datad => \reg_write_addr[0]~input_o\,
	combout => \Decoder0~8_combout\);

-- Location: LCCOMB_X35_Y31_N26
\Decoder0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~44_combout\ = (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~44_combout\);

-- Location: FF_X46_Y28_N25
\reg_file[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][0]~q\);

-- Location: LCCOMB_X34_Y33_N20
\Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~18_combout\ = (\reg_write_addr[1]~input_o\ & (\reg_write~input_o\ & (\reg_write_addr[2]~input_o\ & \reg_write_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[1]~input_o\,
	datab => \reg_write~input_o\,
	datac => \reg_write_addr[2]~input_o\,
	datad => \reg_write_addr[0]~input_o\,
	combout => \Decoder0~18_combout\);

-- Location: LCCOMB_X41_Y27_N18
\Decoder0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~47_combout\ = (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~18_combout\,
	combout => \Decoder0~47_combout\);

-- Location: FF_X46_Y28_N27
\reg_file[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][0]~q\);

-- Location: LCCOMB_X34_Y33_N26
\Decoder0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~14_combout\ = (!\reg_write_addr[1]~input_o\ & (\reg_write~input_o\ & (\reg_write_addr[2]~input_o\ & !\reg_write_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[1]~input_o\,
	datab => \reg_write~input_o\,
	datac => \reg_write_addr[2]~input_o\,
	datad => \reg_write_addr[0]~input_o\,
	combout => \Decoder0~14_combout\);

-- Location: LCCOMB_X41_Y33_N10
\Decoder0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~46_combout\ = (!\reg_write_addr[4]~input_o\ & (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & \Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~46_combout\);

-- Location: FF_X51_Y29_N17
\reg_file[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][0]~q\);

-- Location: LCCOMB_X51_Y28_N18
\reg_file[5][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[5][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[5][0]~feeder_combout\);

-- Location: LCCOMB_X34_Y33_N8
\Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~0_combout\ = (!\reg_write_addr[1]~input_o\ & (\reg_write~input_o\ & (\reg_write_addr[2]~input_o\ & \reg_write_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[1]~input_o\,
	datab => \reg_write~input_o\,
	datac => \reg_write_addr[2]~input_o\,
	datad => \reg_write_addr[0]~input_o\,
	combout => \Decoder0~0_combout\);

-- Location: LCCOMB_X41_Y27_N24
\Decoder0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~45_combout\ = (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~0_combout\,
	combout => \Decoder0~45_combout\);

-- Location: FF_X51_Y28_N19
\reg_file[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[5][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][0]~q\);

-- Location: LCCOMB_X51_Y29_N16
\Mux31~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~22_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[5][0]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][0]~q\,
	datad => \reg_file[5][0]~q\,
	combout => \Mux31~22_combout\);

-- Location: LCCOMB_X46_Y28_N26
\Mux31~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~23_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux31~22_combout\ & ((\reg_file[7][0]~q\))) # (!\Mux31~22_combout\ & (\reg_file[6][0]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[6][0]~q\,
	datac => \reg_file[7][0]~q\,
	datad => \Mux31~22_combout\,
	combout => \Mux31~23_combout\);

-- Location: LCCOMB_X42_Y28_N10
\Mux31~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~26_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\) # (\Mux31~23_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux31~25_combout\ & (!\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~25_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux31~23_combout\,
	combout => \Mux31~26_combout\);

-- Location: LCCOMB_X40_Y26_N18
\reg_file[14][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[14][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[14][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N30
\Decoder0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~52_combout\ = (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~52_combout\);

-- Location: FF_X40_Y26_N19
\reg_file[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[14][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][0]~q\);

-- Location: LCCOMB_X41_Y27_N6
\Decoder0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~55_combout\ = (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~18_combout\,
	combout => \Decoder0~55_combout\);

-- Location: FF_X47_Y25_N17
\reg_file[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][0]~q\);

-- Location: LCCOMB_X41_Y33_N6
\Decoder0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~54_combout\ = (!\reg_write_addr[4]~input_o\ & (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & \Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~54_combout\);

-- Location: FF_X46_Y27_N1
\reg_file[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][0]~q\);

-- Location: LCCOMB_X41_Y27_N28
\Decoder0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~53_combout\ = (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~0_combout\,
	combout => \Decoder0~53_combout\);

-- Location: FF_X44_Y30_N11
\reg_file[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][0]~q\);

-- Location: LCCOMB_X46_Y27_N0
\Mux31~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~27_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[13][0]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[12][0]~q\,
	datad => \reg_file[13][0]~q\,
	combout => \Mux31~27_combout\);

-- Location: LCCOMB_X47_Y25_N16
\Mux31~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~28_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux31~27_combout\ & ((\reg_file[15][0]~q\))) # (!\Mux31~27_combout\ & (\reg_file[14][0]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux31~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[14][0]~q\,
	datac => \reg_file[15][0]~q\,
	datad => \Mux31~27_combout\,
	combout => \Mux31~28_combout\);

-- Location: LCCOMB_X36_Y30_N0
\Decoder0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~42_combout\ = (\Decoder0~12_combout\ & (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[4]~input_o\ & !\reg_write_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \reg_write_addr[5]~input_o\,
	combout => \Decoder0~42_combout\);

-- Location: FF_X36_Y28_N25
\reg_file[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][0]~q\);

-- Location: LCCOMB_X40_Y26_N0
\reg_file[10][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[10][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[10][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N8
\Decoder0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~41_combout\ = (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~41_combout\);

-- Location: FF_X40_Y26_N1
\reg_file[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[10][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][0]~q\);

-- Location: LCCOMB_X36_Y28_N24
\Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~20_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[10][0]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[8][0]~q\,
	datad => \reg_file[10][0]~q\,
	combout => \Mux31~20_combout\);

-- Location: LCCOMB_X36_Y30_N10
\Decoder0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~43_combout\ = (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[5]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~20_combout\,
	combout => \Decoder0~43_combout\);

-- Location: FF_X45_Y28_N25
\reg_file[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][0]~q\);

-- Location: LCCOMB_X41_Y31_N16
\reg_file[9][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[9][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[9][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y33_N8
\Decoder0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~40_combout\ = (!\reg_write_addr[4]~input_o\ & (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & \Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~2_combout\,
	combout => \Decoder0~40_combout\);

-- Location: FF_X41_Y31_N17
\reg_file[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[9][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][0]~q\);

-- Location: LCCOMB_X45_Y28_N24
\Mux31~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~21_combout\ = (\Mux31~20_combout\ & (((\reg_file[11][0]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux31~20_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~20_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[11][0]~q\,
	datad => \reg_file[9][0]~q\,
	combout => \Mux31~21_combout\);

-- Location: LCCOMB_X42_Y28_N28
\Mux31~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~29_combout\ = (\Mux31~26_combout\ & ((\Mux31~28_combout\) # ((!\reg_read_addr[3]~input_o\)))) # (!\Mux31~26_combout\ & (((\reg_read_addr[3]~input_o\ & \Mux31~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~26_combout\,
	datab => \Mux31~28_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux31~21_combout\,
	combout => \Mux31~29_combout\);

-- Location: IOIBUF_X29_Y39_N1
\reg_read_addr[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_read_addr(5),
	o => \reg_read_addr[5]~input_o\);

-- Location: LCCOMB_X40_Y30_N24
\reg_file[30][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[30][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[30][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N6
\Decoder0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~36_combout\ = (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~36_combout\);

-- Location: FF_X40_Y30_N25
\reg_file[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[30][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][0]~q\);

-- Location: LCCOMB_X41_Y33_N30
\Decoder0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~38_combout\ = (\reg_write_addr[4]~input_o\ & (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & \Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~38_combout\);

-- Location: FF_X44_Y28_N9
\reg_file[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][0]~q\);

-- Location: LCCOMB_X43_Y30_N8
\reg_file[29][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[29][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[29][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y27_N4
\Decoder0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~37_combout\ = (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~0_combout\,
	combout => \Decoder0~37_combout\);

-- Location: FF_X43_Y30_N9
\reg_file[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[29][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][0]~q\);

-- Location: LCCOMB_X44_Y28_N8
\Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~17_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[29][0]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[28][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[28][0]~q\,
	datad => \reg_file[29][0]~q\,
	combout => \Mux31~17_combout\);

-- Location: LCCOMB_X41_Y27_N30
\Decoder0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~39_combout\ = (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~18_combout\,
	combout => \Decoder0~39_combout\);

-- Location: FF_X47_Y30_N9
\reg_file[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][0]~q\);

-- Location: LCCOMB_X47_Y30_N8
\Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~18_combout\ = (\Mux31~17_combout\ & (((\reg_file[31][0]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux31~17_combout\ & (\reg_file[30][0]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[30][0]~q\,
	datab => \Mux31~17_combout\,
	datac => \reg_file[31][0]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux31~18_combout\);

-- Location: LCCOMB_X41_Y33_N16
\Decoder0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~26_combout\ = (\reg_write_addr[4]~input_o\ & (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & \Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~26_combout\);

-- Location: FF_X44_Y26_N17
\reg_file[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][0]~q\);

-- Location: LCCOMB_X41_Y27_N8
\Decoder0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~25_combout\ = (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~0_combout\,
	combout => \Decoder0~25_combout\);

-- Location: FF_X45_Y26_N25
\reg_file[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][0]~q\);

-- Location: LCCOMB_X44_Y26_N16
\Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~10_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[21][0]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[20][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[20][0]~q\,
	datad => \reg_file[21][0]~q\,
	combout => \Mux31~10_combout\);

-- Location: LCCOMB_X41_Y27_N2
\Decoder0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~27_combout\ = (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~18_combout\,
	combout => \Decoder0~27_combout\);

-- Location: FF_X45_Y27_N27
\reg_file[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][0]~q\);

-- Location: LCCOMB_X35_Y31_N0
\Decoder0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~24_combout\ = (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~24_combout\);

-- Location: FF_X45_Y27_N25
\reg_file[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][0]~q\);

-- Location: LCCOMB_X45_Y27_N26
\Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux31~10_combout\ & (\reg_file[23][0]~q\)) # (!\Mux31~10_combout\ & ((\reg_file[22][0]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux31~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux31~10_combout\,
	datac => \reg_file[23][0]~q\,
	datad => \reg_file[22][0]~q\,
	combout => \Mux31~11_combout\);

-- Location: LCCOMB_X36_Y30_N16
\Decoder0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~30_combout\ = (\Decoder0~12_combout\ & (\reg_write_addr[3]~input_o\ & (\reg_write_addr[4]~input_o\ & !\reg_write_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \reg_write_addr[5]~input_o\,
	combout => \Decoder0~30_combout\);

-- Location: FF_X40_Y34_N17
\reg_file[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][0]~q\);

-- Location: LCCOMB_X41_Y34_N24
\reg_file[26][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[26][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N2
\Decoder0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~29_combout\ = (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~29_combout\);

-- Location: FF_X41_Y34_N25
\reg_file[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][0]~q\);

-- Location: LCCOMB_X40_Y34_N16
\Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~12_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[26][0]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[24][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][0]~q\,
	datad => \reg_file[26][0]~q\,
	combout => \Mux31~12_combout\);

-- Location: LCCOMB_X36_Y30_N18
\Decoder0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~31_combout\ = (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[3]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[5]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~20_combout\,
	combout => \Decoder0~31_combout\);

-- Location: FF_X41_Y36_N17
\reg_file[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][0]~q\);

-- Location: LCCOMB_X41_Y33_N18
\Decoder0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~28_combout\ = (\reg_write_addr[4]~input_o\ & (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & \Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~2_combout\,
	combout => \Decoder0~28_combout\);

-- Location: FF_X43_Y36_N9
\reg_file[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][0]~q\);

-- Location: LCCOMB_X41_Y36_N16
\Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~13_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux31~12_combout\ & (\reg_file[27][0]~q\)) # (!\Mux31~12_combout\ & ((\reg_file[25][0]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux31~12_combout\,
	datac => \reg_file[27][0]~q\,
	datad => \reg_file[25][0]~q\,
	combout => \Mux31~13_combout\);

-- Location: LCCOMB_X36_Y30_N20
\Decoder0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~34_combout\ = (\Decoder0~12_combout\ & (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[4]~input_o\ & !\reg_write_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \reg_write_addr[5]~input_o\,
	combout => \Decoder0~34_combout\);

-- Location: FF_X49_Y27_N9
\reg_file[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][0]~q\);

-- Location: LCCOMB_X35_Y31_N4
\Decoder0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~33_combout\ = (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~33_combout\);

-- Location: FF_X50_Y27_N25
\reg_file[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][0]~q\);

-- Location: LCCOMB_X49_Y27_N8
\Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~14_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[18][0]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][0]~q\,
	datad => \reg_file[18][0]~q\,
	combout => \Mux31~14_combout\);

-- Location: LCCOMB_X41_Y33_N20
\Decoder0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~32_combout\ = (\reg_write_addr[4]~input_o\ & (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[5]~input_o\ & \Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~2_combout\,
	combout => \Decoder0~32_combout\);

-- Location: FF_X51_Y27_N9
\reg_file[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][0]~q\);

-- Location: LCCOMB_X36_Y30_N14
\Decoder0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~35_combout\ = (!\reg_write_addr[5]~input_o\ & (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[5]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~20_combout\,
	combout => \Decoder0~35_combout\);

-- Location: FF_X50_Y27_N27
\reg_file[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][0]~q\);

-- Location: LCCOMB_X50_Y27_N26
\Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~15_combout\ = (\Mux31~14_combout\ & (((\reg_file[19][0]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux31~14_combout\ & (\reg_file[17][0]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~14_combout\,
	datab => \reg_file[17][0]~q\,
	datac => \reg_file[19][0]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux31~15_combout\);

-- Location: LCCOMB_X42_Y28_N8
\Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~16_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux31~13_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux31~13_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux31~15_combout\,
	combout => \Mux31~16_combout\);

-- Location: LCCOMB_X43_Y28_N24
\Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~19_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux31~16_combout\ & (\Mux31~18_combout\)) # (!\Mux31~16_combout\ & ((\Mux31~11_combout\))))) # (!\reg_read_addr[2]~input_o\ & (((\Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux31~18_combout\,
	datac => \Mux31~11_combout\,
	datad => \Mux31~16_combout\,
	combout => \Mux31~19_combout\);

-- Location: LCCOMB_X42_Y28_N30
\Mux31~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~30_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\) # (\Mux31~19_combout\)))) # (!\reg_read_addr[4]~input_o\ & (\Mux31~29_combout\ & (!\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux31~29_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux31~19_combout\,
	combout => \Mux31~30_combout\);

-- Location: LCCOMB_X36_Y30_N8
\Decoder0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~58_combout\ = (\Decoder0~12_combout\ & (\reg_write_addr[3]~input_o\ & (\reg_write_addr[4]~input_o\ & \reg_write_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \reg_write_addr[5]~input_o\,
	combout => \Decoder0~58_combout\);

-- Location: FF_X38_Y31_N3
\reg_file[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][0]~q\);

-- Location: LCCOMB_X38_Y30_N0
\reg_file[57][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[57][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[57][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y33_N0
\Decoder0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~57_combout\ = (\reg_write_addr[4]~input_o\ & (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & \Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~2_combout\,
	combout => \Decoder0~57_combout\);

-- Location: FF_X38_Y30_N1
\reg_file[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[57][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][0]~q\);

-- Location: LCCOMB_X38_Y31_N2
\Mux31~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~31_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[57][0]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[56][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[56][0]~q\,
	datad => \reg_file[57][0]~q\,
	combout => \Mux31~31_combout\);

-- Location: LCCOMB_X36_Y30_N2
\Decoder0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~59_combout\ = (\reg_write_addr[5]~input_o\ & (\reg_write_addr[3]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[5]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~20_combout\,
	combout => \Decoder0~59_combout\);

-- Location: FF_X35_Y28_N25
\reg_file[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][0]~q\);

-- Location: LCCOMB_X39_Y28_N8
\reg_file[58][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[58][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N24
\Decoder0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~56_combout\ = (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~56_combout\);

-- Location: FF_X39_Y28_N9
\reg_file[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][0]~q\);

-- Location: LCCOMB_X35_Y28_N24
\Mux31~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~32_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux31~31_combout\ & (\reg_file[59][0]~q\)) # (!\Mux31~31_combout\ & ((\reg_file[58][0]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux31~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux31~31_combout\,
	datac => \reg_file[59][0]~q\,
	datad => \reg_file[58][0]~q\,
	combout => \Mux31~32_combout\);

-- Location: LCCOMB_X41_Y33_N2
\Decoder0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~62_combout\ = (\reg_write_addr[4]~input_o\ & (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & \Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~62_combout\);

-- Location: FF_X44_Y26_N11
\reg_file[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][0]~q\);

-- Location: LCCOMB_X43_Y28_N10
\reg_file[54][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[54][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N10
\Decoder0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~61_combout\ = (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~61_combout\);

-- Location: FF_X43_Y28_N11
\reg_file[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][0]~q\);

-- Location: LCCOMB_X44_Y26_N10
\Mux31~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~33_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[54][0]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[52][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][0]~q\,
	datad => \reg_file[54][0]~q\,
	combout => \Mux31~33_combout\);

-- Location: LCCOMB_X41_Y27_N26
\Decoder0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~63_combout\ = (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~18_combout\,
	combout => \Decoder0~63_combout\);

-- Location: FF_X43_Y27_N1
\reg_file[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][0]~q\);

-- Location: LCCOMB_X41_Y27_N16
\Decoder0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~60_combout\ = (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~0_combout\,
	combout => \Decoder0~60_combout\);

-- Location: FF_X45_Y26_N11
\reg_file[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][0]~q\);

-- Location: LCCOMB_X43_Y27_N0
\Mux31~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~34_combout\ = (\Mux31~33_combout\ & (((\reg_file[55][0]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux31~33_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[53][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~33_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[55][0]~q\,
	datad => \reg_file[53][0]~q\,
	combout => \Mux31~34_combout\);

-- Location: LCCOMB_X35_Y31_N20
\Decoder0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~64_combout\ = (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~64_combout\);

-- Location: FF_X39_Y33_N17
\reg_file[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][0]~q\);

-- Location: LCCOMB_X36_Y30_N6
\Decoder0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~67_combout\ = (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[5]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~20_combout\,
	combout => \Decoder0~67_combout\);

-- Location: FF_X39_Y33_N19
\reg_file[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][0]~q\);

-- Location: LCCOMB_X36_Y30_N4
\Decoder0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~66_combout\ = (\Decoder0~12_combout\ & (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[4]~input_o\ & \reg_write_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \reg_write_addr[5]~input_o\,
	combout => \Decoder0~66_combout\);

-- Location: FF_X39_Y34_N9
\reg_file[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][0]~q\);

-- Location: LCCOMB_X41_Y33_N12
\Decoder0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~65_combout\ = (\reg_write_addr[4]~input_o\ & (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & \Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~2_combout\,
	combout => \Decoder0~65_combout\);

-- Location: FF_X51_Y30_N9
\reg_file[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][0]~q\);

-- Location: LCCOMB_X39_Y34_N8
\Mux31~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~35_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][0]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][0]~q\,
	datad => \reg_file[49][0]~q\,
	combout => \Mux31~35_combout\);

-- Location: LCCOMB_X39_Y33_N18
\Mux31~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~36_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux31~35_combout\ & ((\reg_file[51][0]~q\))) # (!\Mux31~35_combout\ & (\reg_file[50][0]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux31~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[50][0]~q\,
	datac => \reg_file[51][0]~q\,
	datad => \Mux31~35_combout\,
	combout => \Mux31~36_combout\);

-- Location: LCCOMB_X42_Y28_N0
\Mux31~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~37_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux31~34_combout\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((!\reg_read_addr[3]~input_o\ & \Mux31~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~34_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux31~36_combout\,
	combout => \Mux31~37_combout\);

-- Location: LCCOMB_X41_Y33_N14
\Decoder0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~70_combout\ = (\reg_write_addr[4]~input_o\ & (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & \Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~70_combout\);

-- Location: FF_X44_Y28_N27
\reg_file[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][0]~q\);

-- Location: LCCOMB_X43_Y28_N28
\reg_file[62][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[62][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[62][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N22
\Decoder0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~69_combout\ = (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~69_combout\);

-- Location: FF_X43_Y28_N29
\reg_file[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[62][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][0]~q\);

-- Location: LCCOMB_X44_Y28_N26
\Mux31~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~38_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[62][0]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[60][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[60][0]~q\,
	datad => \reg_file[62][0]~q\,
	combout => \Mux31~38_combout\);

-- Location: LCCOMB_X41_Y27_N22
\Decoder0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~71_combout\ = (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~18_combout\,
	combout => \Decoder0~71_combout\);

-- Location: FF_X43_Y27_N3
\reg_file[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][0]~q\);

-- Location: LCCOMB_X43_Y30_N18
\reg_file[61][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[61][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[61][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y27_N12
\Decoder0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~68_combout\ = (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (\reg_write_addr[4]~input_o\ & \Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~0_combout\,
	combout => \Decoder0~68_combout\);

-- Location: FF_X43_Y30_N19
\reg_file[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[61][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][0]~q\);

-- Location: LCCOMB_X43_Y27_N2
\Mux31~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~39_combout\ = (\Mux31~38_combout\ & (((\reg_file[63][0]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux31~38_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[61][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~38_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[63][0]~q\,
	datad => \reg_file[61][0]~q\,
	combout => \Mux31~39_combout\);

-- Location: LCCOMB_X42_Y28_N2
\Mux31~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~40_combout\ = (\Mux31~37_combout\ & (((\Mux31~39_combout\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux31~37_combout\ & (\Mux31~32_combout\ & (\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~32_combout\,
	datab => \Mux31~37_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux31~39_combout\,
	combout => \Mux31~40_combout\);

-- Location: LCCOMB_X41_Y33_N26
\Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~4_combout\ = (!\reg_write_addr[4]~input_o\ & (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & \Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~2_combout\,
	combout => \Decoder0~4_combout\);

-- Location: FF_X37_Y31_N27
\reg_file[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][0]~q\);

-- Location: LCCOMB_X37_Y31_N0
\reg_file[41][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[41][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y33_N24
\Decoder0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~3_combout\ = (!\reg_write_addr[4]~input_o\ & (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & \Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~2_combout\,
	combout => \Decoder0~3_combout\);

-- Location: FF_X37_Y31_N1
\reg_file[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][0]~q\);

-- Location: LCCOMB_X37_Y31_N26
\Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[41][0]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[33][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[33][0]~q\,
	datad => \reg_file[41][0]~q\,
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X41_Y27_N10
\Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~5_combout\ = (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~0_combout\,
	combout => \Decoder0~5_combout\);

-- Location: FF_X44_Y30_N9
\reg_file[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][0]~q\);

-- Location: LCCOMB_X51_Y28_N16
\reg_file[37][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[37][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y27_N0
\Decoder0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~1_combout\ = (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~0_combout\,
	combout => \Decoder0~1_combout\);

-- Location: FF_X51_Y28_N17
\reg_file[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][0]~q\);

-- Location: LCCOMB_X44_Y30_N8
\Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux31~0_combout\ & (\reg_file[45][0]~q\)) # (!\Mux31~0_combout\ & ((\reg_file[37][0]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux31~0_combout\,
	datac => \reg_file[45][0]~q\,
	datad => \reg_file[37][0]~q\,
	combout => \Mux31~1_combout\);

-- Location: LCCOMB_X36_Y30_N26
\Decoder0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~16_combout\ = (\Decoder0~12_combout\ & (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[4]~input_o\ & \reg_write_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \reg_write_addr[5]~input_o\,
	combout => \Decoder0~16_combout\);

-- Location: FF_X42_Y28_N27
\reg_file[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][0]~q\);

-- Location: LCCOMB_X42_Y28_N24
\reg_file[36][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[36][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[36][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y33_N28
\Decoder0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~15_combout\ = (!\reg_write_addr[4]~input_o\ & (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & \Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~15_combout\);

-- Location: FF_X42_Y28_N25
\reg_file[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[36][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][0]~q\);

-- Location: LCCOMB_X42_Y28_N26
\Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[36][0]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[32][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[32][0]~q\,
	datad => \reg_file[36][0]~q\,
	combout => \Mux31~4_combout\);

-- Location: LCCOMB_X41_Y33_N22
\Decoder0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~17_combout\ = (!\reg_write_addr[4]~input_o\ & (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & \Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[4]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[5]~input_o\,
	datad => \Decoder0~14_combout\,
	combout => \Decoder0~17_combout\);

-- Location: FF_X44_Y35_N17
\reg_file[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][0]~q\);

-- Location: LCCOMB_X36_Y30_N24
\Decoder0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~13_combout\ = (\Decoder0~12_combout\ & (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[4]~input_o\ & \reg_write_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder0~12_combout\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \reg_write_addr[5]~input_o\,
	combout => \Decoder0~13_combout\);

-- Location: FF_X38_Y31_N1
\reg_file[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][0]~q\);

-- Location: LCCOMB_X44_Y35_N16
\Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux31~4_combout\ & (\reg_file[44][0]~q\)) # (!\Mux31~4_combout\ & ((\reg_file[40][0]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux31~4_combout\,
	datac => \reg_file[44][0]~q\,
	datad => \reg_file[40][0]~q\,
	combout => \Mux31~5_combout\);

-- Location: LCCOMB_X39_Y30_N24
\reg_file[42][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][0]~feeder_combout\ = \reg_write_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[0]~input_o\,
	combout => \reg_file[42][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N16
\Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~7_combout\ = (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~7_combout\);

-- Location: FF_X39_Y30_N25
\reg_file[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][0]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][0]~q\);

-- Location: LCCOMB_X35_Y31_N14
\Decoder0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~11_combout\ = (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~11_combout\);

-- Location: FF_X39_Y29_N17
\reg_file[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][0]~q\);

-- Location: LCCOMB_X35_Y31_N12
\Decoder0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~10_combout\ = (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~6_combout\,
	combout => \Decoder0~10_combout\);

-- Location: FF_X40_Y27_N27
\reg_file[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][0]~q\);

-- Location: LCCOMB_X35_Y31_N18
\Decoder0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~9_combout\ = (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~8_combout\,
	combout => \Decoder0~9_combout\);

-- Location: FF_X40_Y27_N1
\reg_file[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][0]~q\);

-- Location: LCCOMB_X40_Y27_N26
\Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[38][0]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[34][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[34][0]~q\,
	datad => \reg_file[38][0]~q\,
	combout => \Mux31~2_combout\);

-- Location: LCCOMB_X39_Y29_N16
\Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux31~2_combout\ & ((\reg_file[46][0]~q\))) # (!\Mux31~2_combout\ & (\reg_file[42][0]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[42][0]~q\,
	datac => \reg_file[46][0]~q\,
	datad => \Mux31~2_combout\,
	combout => \Mux31~3_combout\);

-- Location: LCCOMB_X42_Y28_N4
\Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~6_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\Mux31~3_combout\))) # (!\reg_read_addr[1]~input_o\ & (\Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux31~5_combout\,
	datad => \Mux31~3_combout\,
	combout => \Mux31~6_combout\);

-- Location: LCCOMB_X36_Y30_N28
\Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~21_combout\ = (\reg_write_addr[5]~input_o\ & (\reg_write_addr[3]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[5]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~20_combout\,
	combout => \Decoder0~21_combout\);

-- Location: FF_X47_Y33_N9
\reg_file[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][0]~q\);

-- Location: LCCOMB_X36_Y30_N30
\Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~22_combout\ = (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[3]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[5]~input_o\,
	datab => \reg_write_addr[3]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~20_combout\,
	combout => \Decoder0~22_combout\);

-- Location: FF_X47_Y33_N3
\reg_file[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][0]~q\);

-- Location: LCCOMB_X47_Y33_N2
\Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~7_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\reg_file[43][0]~q\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_file[35][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[43][0]~q\,
	datac => \reg_file[35][0]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux31~7_combout\);

-- Location: LCCOMB_X41_Y27_N14
\Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~23_combout\ = (\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~18_combout\,
	combout => \Decoder0~23_combout\);

-- Location: FF_X45_Y32_N1
\reg_file[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][0]~q\);

-- Location: LCCOMB_X41_Y27_N20
\Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Decoder0~19_combout\ = (!\reg_write_addr[3]~input_o\ & (\reg_write_addr[5]~input_o\ & (!\reg_write_addr[4]~input_o\ & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_write_addr[3]~input_o\,
	datab => \reg_write_addr[5]~input_o\,
	datac => \reg_write_addr[4]~input_o\,
	datad => \Decoder0~18_combout\,
	combout => \Decoder0~19_combout\);

-- Location: FF_X51_Y33_N17
\reg_file[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[0]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][0]~q\);

-- Location: LCCOMB_X45_Y32_N0
\Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~8_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux31~7_combout\ & (\reg_file[47][0]~q\)) # (!\Mux31~7_combout\ & ((\reg_file[39][0]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux31~7_combout\,
	datac => \reg_file[47][0]~q\,
	datad => \reg_file[39][0]~q\,
	combout => \Mux31~8_combout\);

-- Location: LCCOMB_X42_Y28_N6
\Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = (\Mux31~6_combout\ & (((\Mux31~8_combout\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux31~6_combout\ & (\Mux31~1_combout\ & (\reg_read_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~1_combout\,
	datab => \Mux31~6_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux31~8_combout\,
	combout => \Mux31~9_combout\);

-- Location: LCCOMB_X42_Y28_N12
\Mux31~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux31~41_combout\ = (\Mux31~30_combout\ & ((\Mux31~40_combout\) # ((!\reg_read_addr[5]~input_o\)))) # (!\Mux31~30_combout\ & (((\reg_read_addr[5]~input_o\ & \Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~30_combout\,
	datab => \Mux31~40_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux31~9_combout\,
	combout => \Mux31~41_combout\);

-- Location: IOIBUF_X26_Y39_N15
\reg_write_data[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(1),
	o => \reg_write_data[1]~input_o\);

-- Location: FF_X43_Y32_N19
\reg_file[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][1]~q\);

-- Location: LCCOMB_X43_Y32_N24
\reg_file[30][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[30][1]~feeder_combout\ = \reg_write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[1]~input_o\,
	combout => \reg_file[30][1]~feeder_combout\);

-- Location: FF_X43_Y32_N25
\reg_file[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[30][1]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][1]~q\);

-- Location: LCCOMB_X43_Y32_N18
\Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~7_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[30][1]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[14][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[14][1]~q\,
	datad => \reg_file[30][1]~q\,
	combout => \Mux30~7_combout\);

-- Location: FF_X43_Y28_N17
\reg_file[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][1]~q\);

-- Location: LCCOMB_X42_Y32_N16
\reg_file[46][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[46][1]~feeder_combout\ = \reg_write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[1]~input_o\,
	combout => \reg_file[46][1]~feeder_combout\);

-- Location: FF_X42_Y32_N17
\reg_file[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[46][1]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][1]~q\);

-- Location: LCCOMB_X43_Y28_N16
\Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~8_combout\ = (\Mux30~7_combout\ & (((\reg_file[62][1]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux30~7_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[46][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~7_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[62][1]~q\,
	datad => \reg_file[46][1]~q\,
	combout => \Mux30~8_combout\);

-- Location: FF_X38_Y28_N9
\reg_file[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][1]~q\);

-- Location: LCCOMB_X37_Y28_N0
\reg_file[42][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][1]~feeder_combout\ = \reg_write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[1]~input_o\,
	combout => \reg_file[42][1]~feeder_combout\);

-- Location: FF_X37_Y28_N1
\reg_file[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][1]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][1]~q\);

-- Location: FF_X38_Y28_N3
\reg_file[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][1]~q\);

-- Location: LCCOMB_X38_Y28_N2
\Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[42][1]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[10][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[42][1]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[10][1]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux30~2_combout\);

-- Location: FF_X39_Y28_N11
\reg_file[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][1]~q\);

-- Location: LCCOMB_X39_Y28_N10
\Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = (\Mux30~2_combout\ & (((\reg_file[58][1]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux30~2_combout\ & (\reg_file[26][1]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[26][1]~q\,
	datab => \Mux30~2_combout\,
	datac => \reg_file[58][1]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux30~3_combout\);

-- Location: FF_X39_Y27_N19
\reg_file[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][1]~q\);

-- Location: FF_X40_Y27_N23
\reg_file[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][1]~q\);

-- Location: LCCOMB_X39_Y27_N18
\Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[34][1]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][1]~q\,
	datad => \reg_file[34][1]~q\,
	combout => \Mux30~4_combout\);

-- Location: FF_X39_Y27_N1
\reg_file[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][1]~q\);

-- Location: FF_X39_Y28_N29
\reg_file[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][1]~q\);

-- Location: LCCOMB_X39_Y28_N28
\Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~5_combout\ = (\Mux30~4_combout\ & (((\reg_file[50][1]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux30~4_combout\ & (\reg_file[18][1]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~4_combout\,
	datab => \reg_file[18][1]~q\,
	datac => \reg_file[50][1]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux30~5_combout\);

-- Location: LCCOMB_X39_Y28_N30
\Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~6_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux30~3_combout\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((!\reg_read_addr[2]~input_o\ & \Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~3_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux30~5_combout\,
	combout => \Mux30~6_combout\);

-- Location: FF_X46_Y28_N21
\reg_file[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][1]~q\);

-- Location: FF_X45_Y27_N5
\reg_file[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][1]~q\);

-- Location: LCCOMB_X46_Y28_N20
\Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[22][1]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[6][1]~q\,
	datad => \reg_file[22][1]~q\,
	combout => \Mux30~0_combout\);

-- Location: FF_X43_Y28_N7
\reg_file[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][1]~q\);

-- Location: FF_X40_Y27_N21
\reg_file[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][1]~q\);

-- Location: LCCOMB_X43_Y28_N6
\Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (\Mux30~0_combout\ & (((\reg_file[54][1]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux30~0_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[38][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~0_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[54][1]~q\,
	datad => \reg_file[38][1]~q\,
	combout => \Mux30~1_combout\);

-- Location: LCCOMB_X42_Y28_N22
\Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~9_combout\ = (\Mux30~6_combout\ & ((\Mux30~8_combout\) # ((!\reg_read_addr[2]~input_o\)))) # (!\Mux30~6_combout\ & (((\reg_read_addr[2]~input_o\ & \Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~8_combout\,
	datab => \Mux30~6_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux30~1_combout\,
	combout => \Mux30~9_combout\);

-- Location: FF_X44_Y35_N3
\reg_file[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][1]~q\);

-- Location: FF_X45_Y36_N17
\reg_file[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][1]~q\);

-- Location: FF_X44_Y36_N3
\reg_file[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][1]~q\);

-- Location: FF_X44_Y36_N1
\reg_file[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][1]~q\);

-- Location: LCCOMB_X44_Y36_N2
\Mux30~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~27_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[28][1]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[12][1]~q\,
	datad => \reg_file[28][1]~q\,
	combout => \Mux30~27_combout\);

-- Location: LCCOMB_X45_Y36_N16
\Mux30~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~28_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux30~27_combout\ & ((\reg_file[60][1]~q\))) # (!\Mux30~27_combout\ & (\reg_file[44][1]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux30~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[44][1]~q\,
	datac => \reg_file[60][1]~q\,
	datad => \Mux30~27_combout\,
	combout => \Mux30~28_combout\);

-- Location: FF_X51_Y26_N17
\reg_file[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][1]~q\);

-- Location: FF_X44_Y26_N23
\reg_file[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][1]~q\);

-- Location: FF_X51_Y26_N27
\reg_file[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][1]~q\);

-- Location: FF_X44_Y26_N21
\reg_file[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][1]~q\);

-- Location: LCCOMB_X51_Y26_N26
\Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~20_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[20][1]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[4][1]~q\,
	datad => \reg_file[20][1]~q\,
	combout => \Mux30~20_combout\);

-- Location: LCCOMB_X44_Y26_N22
\Mux30~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~21_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux30~20_combout\ & ((\reg_file[52][1]~q\))) # (!\Mux30~20_combout\ & (\reg_file[36][1]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[36][1]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[52][1]~q\,
	datad => \Mux30~20_combout\,
	combout => \Mux30~21_combout\);

-- Location: FF_X40_Y34_N19
\reg_file[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][1]~q\);

-- Location: FF_X38_Y31_N31
\reg_file[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][1]~q\);

-- Location: FF_X38_Y31_N5
\reg_file[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][1]~q\);

-- Location: FF_X40_Y34_N29
\reg_file[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][1]~q\);

-- Location: LCCOMB_X40_Y34_N28
\Mux30~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~22_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[40][1]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[40][1]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[8][1]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux30~22_combout\);

-- Location: LCCOMB_X38_Y31_N30
\Mux30~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~23_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux30~22_combout\ & ((\reg_file[56][1]~q\))) # (!\Mux30~22_combout\ & (\reg_file[24][1]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][1]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[56][1]~q\,
	datad => \Mux30~22_combout\,
	combout => \Mux30~23_combout\);

-- Location: FF_X43_Y34_N3
\reg_file[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][1]~q\);

-- Location: FF_X42_Y34_N9
\reg_file[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][1]~q\);

-- Location: LCCOMB_X43_Y34_N2
\Mux30~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~24_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[32][1]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[0][1]~q\,
	datad => \reg_file[32][1]~q\,
	combout => \Mux30~24_combout\);

-- Location: FF_X42_Y34_N11
\reg_file[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][1]~q\);

-- Location: FF_X43_Y34_N17
\reg_file[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][1]~q\);

-- Location: LCCOMB_X42_Y34_N10
\Mux30~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~25_combout\ = (\Mux30~24_combout\ & (((\reg_file[48][1]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux30~24_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~24_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[48][1]~q\,
	datad => \reg_file[16][1]~q\,
	combout => \Mux30~25_combout\);

-- Location: LCCOMB_X42_Y30_N12
\Mux30~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~26_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux30~23_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux30~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux30~23_combout\,
	datad => \Mux30~25_combout\,
	combout => \Mux30~26_combout\);

-- Location: LCCOMB_X42_Y30_N14
\Mux30~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux30~26_combout\ & (\Mux30~28_combout\)) # (!\Mux30~26_combout\ & ((\Mux30~21_combout\))))) # (!\reg_read_addr[2]~input_o\ & (((\Mux30~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~28_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux30~21_combout\,
	datad => \Mux30~26_combout\,
	combout => \Mux30~29_combout\);

-- Location: FF_X44_Y30_N29
\reg_file[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][1]~q\);

-- Location: FF_X45_Y30_N19
\reg_file[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][1]~q\);

-- Location: FF_X44_Y30_N15
\reg_file[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][1]~q\);

-- Location: FF_X45_Y30_N25
\reg_file[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][1]~q\);

-- Location: LCCOMB_X44_Y30_N14
\Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~17_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[29][1]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[13][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[13][1]~q\,
	datad => \reg_file[29][1]~q\,
	combout => \Mux30~17_combout\);

-- Location: LCCOMB_X45_Y30_N18
\Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~18_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux30~17_combout\ & ((\reg_file[61][1]~q\))) # (!\Mux30~17_combout\ & (\reg_file[45][1]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[45][1]~q\,
	datac => \reg_file[61][1]~q\,
	datad => \Mux30~17_combout\,
	combout => \Mux30~18_combout\);

-- Location: FF_X50_Y26_N11
\reg_file[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][1]~q\);

-- Location: FF_X50_Y30_N17
\reg_file[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][1]~q\);

-- Location: LCCOMB_X50_Y26_N10
\Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~12_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[21][1]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[5][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[5][1]~q\,
	datad => \reg_file[21][1]~q\,
	combout => \Mux30~12_combout\);

-- Location: FF_X50_Y30_N19
\reg_file[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][1]~q\);

-- Location: FF_X50_Y26_N9
\reg_file[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][1]~q\);

-- Location: LCCOMB_X50_Y30_N18
\Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~13_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux30~12_combout\ & (\reg_file[53][1]~q\)) # (!\Mux30~12_combout\ & ((\reg_file[37][1]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux30~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux30~12_combout\,
	datac => \reg_file[53][1]~q\,
	datad => \reg_file[37][1]~q\,
	combout => \Mux30~13_combout\);

-- Location: FF_X51_Y27_N29
\reg_file[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][1]~q\);

-- Location: FF_X51_Y30_N27
\reg_file[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][1]~q\);

-- Location: FF_X51_Y27_N23
\reg_file[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][1]~q\);

-- Location: FF_X50_Y31_N17
\reg_file[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][1]~q\);

-- Location: LCCOMB_X51_Y27_N22
\Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~14_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[33][1]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[1][1]~q\,
	datad => \reg_file[33][1]~q\,
	combout => \Mux30~14_combout\);

-- Location: LCCOMB_X51_Y30_N26
\Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~15_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux30~14_combout\ & ((\reg_file[49][1]~q\))) # (!\Mux30~14_combout\ & (\reg_file[17][1]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[17][1]~q\,
	datac => \reg_file[49][1]~q\,
	datad => \Mux30~14_combout\,
	combout => \Mux30~15_combout\);

-- Location: LCCOMB_X42_Y30_N8
\Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~16_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\Mux30~13_combout\)) # (!\reg_read_addr[2]~input_o\ & ((\Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~13_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux30~15_combout\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux30~16_combout\);

-- Location: FF_X37_Y30_N27
\reg_file[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][1]~q\);

-- Location: LCCOMB_X37_Y31_N12
\reg_file[41][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][1]~feeder_combout\ = \reg_write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[1]~input_o\,
	combout => \reg_file[41][1]~feeder_combout\);

-- Location: FF_X37_Y31_N13
\reg_file[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][1]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][1]~q\);

-- Location: LCCOMB_X37_Y30_N26
\Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~10_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[41][1]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[9][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][1]~q\,
	datad => \reg_file[41][1]~q\,
	combout => \Mux30~10_combout\);

-- Location: FF_X38_Y30_N3
\reg_file[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][1]~q\);

-- Location: FF_X37_Y30_N9
\reg_file[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][1]~q\);

-- Location: LCCOMB_X38_Y30_N2
\Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~11_combout\ = (\Mux30~10_combout\ & (((\reg_file[57][1]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux30~10_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[25][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~10_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[57][1]~q\,
	datad => \reg_file[25][1]~q\,
	combout => \Mux30~11_combout\);

-- Location: LCCOMB_X42_Y30_N10
\Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~19_combout\ = (\Mux30~16_combout\ & ((\Mux30~18_combout\) # ((!\reg_read_addr[3]~input_o\)))) # (!\Mux30~16_combout\ & (((\reg_read_addr[3]~input_o\ & \Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~18_combout\,
	datab => \Mux30~16_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux30~11_combout\,
	combout => \Mux30~19_combout\);

-- Location: LCCOMB_X42_Y30_N16
\Mux30~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~30_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\) # (\Mux30~19_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux30~29_combout\ & (!\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux30~29_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux30~19_combout\,
	combout => \Mux30~30_combout\);

-- Location: LCCOMB_X41_Y32_N16
\reg_file[47][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[47][1]~feeder_combout\ = \reg_write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[1]~input_o\,
	combout => \reg_file[47][1]~feeder_combout\);

-- Location: FF_X41_Y32_N17
\reg_file[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[47][1]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][1]~q\);

-- Location: FF_X46_Y31_N17
\reg_file[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][1]~q\);

-- Location: FF_X50_Y34_N1
\reg_file[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][1]~q\);

-- Location: FF_X45_Y31_N9
\reg_file[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][1]~q\);

-- Location: LCCOMB_X45_Y31_N8
\Mux30~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~38_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[31][1]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[15][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[31][1]~q\,
	datac => \reg_file[15][1]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux30~38_combout\);

-- Location: LCCOMB_X46_Y31_N16
\Mux30~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~39_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux30~38_combout\ & ((\reg_file[63][1]~q\))) # (!\Mux30~38_combout\ & (\reg_file[47][1]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux30~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[47][1]~q\,
	datac => \reg_file[63][1]~q\,
	datad => \Mux30~38_combout\,
	combout => \Mux30~39_combout\);

-- Location: FF_X46_Y28_N31
\reg_file[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][1]~q\);

-- Location: FF_X45_Y27_N23
\reg_file[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][1]~q\);

-- Location: LCCOMB_X46_Y28_N30
\Mux30~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~33_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[23][1]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[7][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[7][1]~q\,
	datad => \reg_file[23][1]~q\,
	combout => \Mux30~33_combout\);

-- Location: FF_X44_Y27_N11
\reg_file[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][1]~q\);

-- Location: FF_X44_Y27_N17
\reg_file[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][1]~q\);

-- Location: LCCOMB_X44_Y27_N10
\Mux30~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~34_combout\ = (\Mux30~33_combout\ & (((\reg_file[55][1]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux30~33_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[39][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~33_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[55][1]~q\,
	datad => \reg_file[39][1]~q\,
	combout => \Mux30~34_combout\);

-- Location: LCCOMB_X50_Y27_N20
\reg_file[19][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[19][1]~feeder_combout\ = \reg_write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[1]~input_o\,
	combout => \reg_file[19][1]~feeder_combout\);

-- Location: FF_X50_Y27_N21
\reg_file[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[19][1]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][1]~q\);

-- Location: FF_X45_Y28_N31
\reg_file[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][1]~q\);

-- Location: FF_X46_Y26_N17
\reg_file[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][1]~q\);

-- Location: LCCOMB_X45_Y28_N30
\Mux30~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~35_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[35][1]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[3][1]~q\,
	datad => \reg_file[35][1]~q\,
	combout => \Mux30~35_combout\);

-- Location: FF_X42_Y27_N1
\reg_file[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][1]~q\);

-- Location: LCCOMB_X42_Y27_N0
\Mux30~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~36_combout\ = (\Mux30~35_combout\ & (((\reg_file[51][1]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux30~35_combout\ & (\reg_file[19][1]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[19][1]~q\,
	datab => \Mux30~35_combout\,
	datac => \reg_file[51][1]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux30~36_combout\);

-- Location: LCCOMB_X42_Y28_N16
\Mux30~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~37_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\Mux30~34_combout\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & ((\Mux30~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux30~34_combout\,
	datad => \Mux30~36_combout\,
	combout => \Mux30~37_combout\);

-- Location: FF_X41_Y36_N27
\reg_file[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][1]~q\);

-- Location: FF_X41_Y28_N9
\reg_file[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][1]~q\);

-- Location: FF_X45_Y28_N5
\reg_file[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[1]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][1]~q\);

-- Location: LCCOMB_X37_Y28_N2
\reg_file[43][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[43][1]~feeder_combout\ = \reg_write_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[1]~input_o\,
	combout => \reg_file[43][1]~feeder_combout\);

-- Location: FF_X37_Y28_N3
\reg_file[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[43][1]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][1]~q\);

-- Location: LCCOMB_X45_Y28_N4
\Mux30~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~31_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[43][1]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[11][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[11][1]~q\,
	datad => \reg_file[43][1]~q\,
	combout => \Mux30~31_combout\);

-- Location: LCCOMB_X41_Y28_N8
\Mux30~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~32_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux30~31_combout\ & ((\reg_file[59][1]~q\))) # (!\Mux30~31_combout\ & (\reg_file[27][1]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux30~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[27][1]~q\,
	datac => \reg_file[59][1]~q\,
	datad => \Mux30~31_combout\,
	combout => \Mux30~32_combout\);

-- Location: LCCOMB_X42_Y28_N18
\Mux30~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~40_combout\ = (\Mux30~37_combout\ & ((\Mux30~39_combout\) # ((!\reg_read_addr[3]~input_o\)))) # (!\Mux30~37_combout\ & (((\reg_read_addr[3]~input_o\ & \Mux30~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~39_combout\,
	datab => \Mux30~37_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux30~32_combout\,
	combout => \Mux30~40_combout\);

-- Location: LCCOMB_X42_Y28_N20
\Mux30~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux30~41_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux30~30_combout\ & ((\Mux30~40_combout\))) # (!\Mux30~30_combout\ & (\Mux30~9_combout\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux30~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux30~30_combout\,
	datad => \Mux30~40_combout\,
	combout => \Mux30~41_combout\);

-- Location: IOIBUF_X78_Y29_N8
\reg_write_data[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(2),
	o => \reg_write_data[2]~input_o\);

-- Location: FF_X45_Y28_N1
\reg_file[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][2]~q\);

-- Location: FF_X41_Y36_N5
\reg_file[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][2]~q\);

-- Location: LCCOMB_X45_Y28_N0
\Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~7_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[27][2]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[11][2]~q\,
	datad => \reg_file[27][2]~q\,
	combout => \Mux29~7_combout\);

-- Location: FF_X41_Y28_N27
\reg_file[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][2]~q\);

-- Location: LCCOMB_X37_Y28_N22
\reg_file[43][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[43][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[43][2]~feeder_combout\);

-- Location: FF_X37_Y28_N23
\reg_file[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[43][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][2]~q\);

-- Location: LCCOMB_X41_Y28_N26
\Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~8_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux29~7_combout\ & (\reg_file[59][2]~q\)) # (!\Mux29~7_combout\ & ((\reg_file[43][2]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux29~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux29~7_combout\,
	datac => \reg_file[59][2]~q\,
	datad => \reg_file[43][2]~q\,
	combout => \Mux29~8_combout\);

-- Location: FF_X38_Y28_N15
\reg_file[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][2]~q\);

-- Location: LCCOMB_X37_Y28_N28
\reg_file[42][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[42][2]~feeder_combout\);

-- Location: FF_X37_Y28_N29
\reg_file[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][2]~q\);

-- Location: LCCOMB_X38_Y28_N14
\Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[42][2]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[10][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[10][2]~q\,
	datad => \reg_file[42][2]~q\,
	combout => \Mux29~0_combout\);

-- Location: FF_X38_Y28_N5
\reg_file[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][2]~q\);

-- Location: FF_X39_Y28_N17
\reg_file[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][2]~q\);

-- Location: LCCOMB_X39_Y28_N16
\Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (\Mux29~0_combout\ & (((\reg_file[58][2]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux29~0_combout\ & (\reg_file[26][2]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~0_combout\,
	datab => \reg_file[26][2]~q\,
	datac => \reg_file[58][2]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux29~1_combout\);

-- Location: FF_X38_Y31_N9
\reg_file[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][2]~q\);

-- Location: FF_X40_Y34_N9
\reg_file[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][2]~q\);

-- Location: LCCOMB_X40_Y34_N8
\Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[40][2]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[40][2]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[8][2]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux29~4_combout\);

-- Location: FF_X38_Y34_N17
\reg_file[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][2]~q\);

-- Location: LCCOMB_X40_Y34_N6
\reg_file[24][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[24][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[24][2]~feeder_combout\);

-- Location: FF_X40_Y34_N7
\reg_file[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[24][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][2]~q\);

-- Location: LCCOMB_X38_Y34_N16
\Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~5_combout\ = (\Mux29~4_combout\ & (((\reg_file[56][2]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux29~4_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[24][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~4_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[56][2]~q\,
	datad => \reg_file[24][2]~q\,
	combout => \Mux29~5_combout\);

-- Location: LCCOMB_X37_Y31_N30
\reg_file[41][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[41][2]~feeder_combout\);

-- Location: FF_X37_Y31_N31
\reg_file[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][2]~q\);

-- Location: FF_X37_Y30_N31
\reg_file[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][2]~q\);

-- Location: LCCOMB_X37_Y30_N12
\reg_file[25][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[25][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[25][2]~feeder_combout\);

-- Location: FF_X37_Y30_N13
\reg_file[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[25][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][2]~q\);

-- Location: LCCOMB_X37_Y30_N30
\Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][2]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][2]~q\,
	datad => \reg_file[25][2]~q\,
	combout => \Mux29~2_combout\);

-- Location: FF_X38_Y30_N5
\reg_file[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][2]~q\);

-- Location: LCCOMB_X38_Y30_N4
\Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = (\Mux29~2_combout\ & (((\reg_file[57][2]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux29~2_combout\ & (\reg_file[41][2]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][2]~q\,
	datab => \Mux29~2_combout\,
	datac => \reg_file[57][2]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux29~3_combout\);

-- Location: LCCOMB_X45_Y27_N0
\Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~6_combout\ = (\reg_read_addr[0]~input_o\ & (((\Mux29~3_combout\) # (\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux29~5_combout\ & ((!\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~5_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux29~3_combout\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux29~6_combout\);

-- Location: LCCOMB_X45_Y27_N10
\Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~9_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux29~6_combout\ & (\Mux29~8_combout\)) # (!\Mux29~6_combout\ & ((\Mux29~1_combout\))))) # (!\reg_read_addr[1]~input_o\ & (((\Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~8_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux29~1_combout\,
	datad => \Mux29~6_combout\,
	combout => \Mux29~9_combout\);

-- Location: LCCOMB_X40_Y30_N2
\reg_file[30][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[30][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[30][2]~feeder_combout\);

-- Location: FF_X40_Y30_N3
\reg_file[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[30][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][2]~q\);

-- Location: FF_X47_Y30_N11
\reg_file[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][2]~q\);

-- Location: FF_X44_Y28_N5
\reg_file[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][2]~q\);

-- Location: LCCOMB_X43_Y29_N8
\reg_file[29][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[29][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[29][2]~feeder_combout\);

-- Location: FF_X43_Y29_N9
\reg_file[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[29][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][2]~q\);

-- Location: LCCOMB_X44_Y28_N4
\Mux29~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~31_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[29][2]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[28][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[28][2]~q\,
	datad => \reg_file[29][2]~q\,
	combout => \Mux29~31_combout\);

-- Location: LCCOMB_X47_Y30_N10
\Mux29~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~32_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux29~31_combout\ & ((\reg_file[31][2]~q\))) # (!\Mux29~31_combout\ & (\reg_file[30][2]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux29~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[30][2]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[31][2]~q\,
	datad => \Mux29~31_combout\,
	combout => \Mux29~32_combout\);

-- Location: FF_X44_Y28_N7
\reg_file[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][2]~q\);

-- Location: FF_X44_Y29_N9
\reg_file[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][2]~q\);

-- Location: LCCOMB_X44_Y28_N6
\Mux29~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~38_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[61][2]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[60][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[60][2]~q\,
	datad => \reg_file[61][2]~q\,
	combout => \Mux29~38_combout\);

-- Location: FF_X43_Y27_N5
\reg_file[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][2]~q\);

-- Location: FF_X43_Y28_N21
\reg_file[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][2]~q\);

-- Location: LCCOMB_X43_Y27_N4
\Mux29~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~39_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux29~38_combout\ & (\reg_file[63][2]~q\)) # (!\Mux29~38_combout\ & ((\reg_file[62][2]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux29~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux29~38_combout\,
	datac => \reg_file[63][2]~q\,
	datad => \reg_file[62][2]~q\,
	combout => \Mux29~39_combout\);

-- Location: LCCOMB_X44_Y30_N16
\reg_file[45][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[45][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[45][2]~feeder_combout\);

-- Location: FF_X44_Y30_N17
\reg_file[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[45][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][2]~q\);

-- Location: FF_X38_Y27_N17
\reg_file[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][2]~q\);

-- Location: FF_X37_Y27_N19
\reg_file[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][2]~q\);

-- Location: FF_X37_Y27_N17
\reg_file[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][2]~q\);

-- Location: LCCOMB_X37_Y27_N18
\Mux29~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~33_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][2]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][2]~q\,
	datad => \reg_file[46][2]~q\,
	combout => \Mux29~33_combout\);

-- Location: LCCOMB_X38_Y27_N16
\Mux29~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~34_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux29~33_combout\ & ((\reg_file[47][2]~q\))) # (!\Mux29~33_combout\ & (\reg_file[45][2]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux29~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[45][2]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[47][2]~q\,
	datad => \Mux29~33_combout\,
	combout => \Mux29~34_combout\);

-- Location: LCCOMB_X44_Y30_N18
\reg_file[13][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[13][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[13][2]~feeder_combout\);

-- Location: FF_X44_Y30_N19
\reg_file[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[13][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][2]~q\);

-- Location: FF_X45_Y31_N27
\reg_file[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][2]~q\);

-- Location: LCCOMB_X40_Y26_N20
\reg_file[14][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[14][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[14][2]~feeder_combout\);

-- Location: FF_X40_Y26_N21
\reg_file[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[14][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][2]~q\);

-- Location: FF_X46_Y27_N19
\reg_file[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][2]~q\);

-- Location: LCCOMB_X46_Y27_N18
\Mux29~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~35_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[14][2]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[12][2]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[14][2]~q\,
	datac => \reg_file[12][2]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux29~35_combout\);

-- Location: LCCOMB_X45_Y31_N26
\Mux29~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~36_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux29~35_combout\ & ((\reg_file[15][2]~q\))) # (!\Mux29~35_combout\ & (\reg_file[13][2]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux29~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[13][2]~q\,
	datac => \reg_file[15][2]~q\,
	datad => \Mux29~35_combout\,
	combout => \Mux29~36_combout\);

-- Location: LCCOMB_X45_Y27_N18
\Mux29~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~37_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux29~34_combout\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((!\reg_read_addr[4]~input_o\ & \Mux29~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~34_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux29~36_combout\,
	combout => \Mux29~37_combout\);

-- Location: LCCOMB_X45_Y27_N20
\Mux29~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~40_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux29~37_combout\ & ((\Mux29~39_combout\))) # (!\Mux29~37_combout\ & (\Mux29~32_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux29~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~32_combout\,
	datab => \Mux29~39_combout\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux29~37_combout\,
	combout => \Mux29~40_combout\);

-- Location: FF_X52_Y32_N31
\reg_file[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][2]~q\);

-- Location: LCCOMB_X51_Y34_N18
\reg_file[1][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[1][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[1][2]~feeder_combout\);

-- Location: FF_X51_Y34_N19
\reg_file[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[1][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][2]~q\);

-- Location: LCCOMB_X52_Y32_N30
\Mux29~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~24_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[1][2]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[0][2]~q\,
	datad => \reg_file[1][2]~q\,
	combout => \Mux29~24_combout\);

-- Location: FF_X45_Y28_N3
\reg_file[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][2]~q\);

-- Location: LCCOMB_X52_Y32_N28
\reg_file[2][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[2][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[2][2]~feeder_combout\);

-- Location: FF_X52_Y32_N29
\reg_file[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[2][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][2]~q\);

-- Location: LCCOMB_X45_Y28_N2
\Mux29~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~25_combout\ = (\Mux29~24_combout\ & (((\reg_file[3][2]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux29~24_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~24_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[3][2]~q\,
	datad => \reg_file[2][2]~q\,
	combout => \Mux29~25_combout\);

-- Location: FF_X39_Y34_N3
\reg_file[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][2]~q\);

-- Location: LCCOMB_X37_Y31_N8
\reg_file[33][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[33][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[33][2]~feeder_combout\);

-- Location: FF_X37_Y31_N9
\reg_file[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[33][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][2]~q\);

-- Location: LCCOMB_X39_Y34_N2
\Mux29~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~22_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[33][2]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[32][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[32][2]~q\,
	datad => \reg_file[33][2]~q\,
	combout => \Mux29~22_combout\);

-- Location: FF_X46_Y26_N5
\reg_file[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][2]~q\);

-- Location: FF_X46_Y26_N19
\reg_file[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][2]~q\);

-- Location: LCCOMB_X46_Y26_N4
\Mux29~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~23_combout\ = (\Mux29~22_combout\ & (((\reg_file[35][2]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux29~22_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[34][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~22_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[35][2]~q\,
	datad => \reg_file[34][2]~q\,
	combout => \Mux29~23_combout\);

-- Location: LCCOMB_X45_Y27_N12
\Mux29~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~26_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\) # (\Mux29~23_combout\)))) # (!\reg_read_addr[5]~input_o\ & (\Mux29~25_combout\ & (!\reg_read_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~25_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux29~23_combout\,
	combout => \Mux29~26_combout\);

-- Location: FF_X39_Y34_N29
\reg_file[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][2]~q\);

-- Location: FF_X39_Y28_N27
\reg_file[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][2]~q\);

-- Location: LCCOMB_X39_Y34_N28
\Mux29~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~27_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[50][2]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[48][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][2]~q\,
	datad => \reg_file[50][2]~q\,
	combout => \Mux29~27_combout\);

-- Location: FF_X42_Y29_N1
\reg_file[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][2]~q\);

-- Location: FF_X45_Y33_N25
\reg_file[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][2]~q\);

-- Location: LCCOMB_X42_Y29_N0
\Mux29~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~28_combout\ = (\Mux29~27_combout\ & (((\reg_file[51][2]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux29~27_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[49][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~27_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[51][2]~q\,
	datad => \reg_file[49][2]~q\,
	combout => \Mux29~28_combout\);

-- Location: FF_X49_Y27_N3
\reg_file[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][2]~q\);

-- Location: FF_X50_Y27_N23
\reg_file[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][2]~q\);

-- Location: LCCOMB_X49_Y27_N2
\Mux29~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~20_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[18][2]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][2]~q\,
	datad => \reg_file[18][2]~q\,
	combout => \Mux29~20_combout\);

-- Location: FF_X50_Y27_N1
\reg_file[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][2]~q\);

-- Location: LCCOMB_X51_Y34_N24
\reg_file[17][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[17][2]~feeder_combout\);

-- Location: FF_X51_Y34_N25
\reg_file[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][2]~q\);

-- Location: LCCOMB_X50_Y27_N0
\Mux29~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~21_combout\ = (\Mux29~20_combout\ & (((\reg_file[19][2]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux29~20_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~20_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[19][2]~q\,
	datad => \reg_file[17][2]~q\,
	combout => \Mux29~21_combout\);

-- Location: LCCOMB_X45_Y27_N30
\Mux29~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~29_combout\ = (\Mux29~26_combout\ & (((\Mux29~28_combout\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux29~26_combout\ & (\reg_read_addr[4]~input_o\ & ((\Mux29~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~26_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux29~28_combout\,
	datad => \Mux29~21_combout\,
	combout => \Mux29~29_combout\);

-- Location: FF_X43_Y28_N27
\reg_file[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][2]~q\);

-- Location: FF_X44_Y26_N3
\reg_file[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][2]~q\);

-- Location: LCCOMB_X44_Y26_N2
\Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~17_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[54][2]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[52][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[54][2]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][2]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux29~17_combout\);

-- Location: FF_X44_Y27_N15
\reg_file[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][2]~q\);

-- Location: FF_X45_Y26_N15
\reg_file[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][2]~q\);

-- Location: LCCOMB_X44_Y27_N14
\Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~18_combout\ = (\Mux29~17_combout\ & (((\reg_file[55][2]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux29~17_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[53][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~17_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[55][2]~q\,
	datad => \reg_file[53][2]~q\,
	combout => \Mux29~18_combout\);

-- Location: FF_X44_Y26_N1
\reg_file[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][2]~q\);

-- Location: FF_X45_Y27_N29
\reg_file[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][2]~q\);

-- Location: LCCOMB_X44_Y26_N0
\Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~12_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[22][2]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[20][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[20][2]~q\,
	datad => \reg_file[22][2]~q\,
	combout => \Mux29~12_combout\);

-- Location: FF_X45_Y27_N15
\reg_file[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][2]~q\);

-- Location: FF_X45_Y26_N5
\reg_file[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][2]~q\);

-- Location: LCCOMB_X45_Y27_N14
\Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~13_combout\ = (\Mux29~12_combout\ & (((\reg_file[23][2]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux29~12_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[21][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~12_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[23][2]~q\,
	datad => \reg_file[21][2]~q\,
	combout => \Mux29~13_combout\);

-- Location: FF_X46_Y28_N9
\reg_file[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][2]~q\);

-- Location: FF_X46_Y28_N3
\reg_file[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][2]~q\);

-- Location: LCCOMB_X50_Y26_N12
\reg_file[5][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[5][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[5][2]~feeder_combout\);

-- Location: FF_X50_Y26_N13
\reg_file[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[5][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][2]~q\);

-- Location: FF_X51_Y26_N23
\reg_file[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][2]~q\);

-- Location: LCCOMB_X51_Y26_N22
\Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~14_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\reg_file[5][2]~q\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_file[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[5][2]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[4][2]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux29~14_combout\);

-- Location: LCCOMB_X46_Y28_N2
\Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~15_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux29~14_combout\ & ((\reg_file[7][2]~q\))) # (!\Mux29~14_combout\ & (\reg_file[6][2]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[6][2]~q\,
	datac => \reg_file[7][2]~q\,
	datad => \Mux29~14_combout\,
	combout => \Mux29~15_combout\);

-- Location: LCCOMB_X45_Y27_N8
\Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~16_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\Mux29~13_combout\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & ((\Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux29~13_combout\,
	datad => \Mux29~15_combout\,
	combout => \Mux29~16_combout\);

-- Location: LCCOMB_X40_Y27_N8
\reg_file[38][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[38][2]~feeder_combout\);

-- Location: FF_X40_Y27_N9
\reg_file[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][2]~q\);

-- Location: FF_X44_Y27_N13
\reg_file[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][2]~q\);

-- Location: LCCOMB_X51_Y28_N20
\reg_file[37][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][2]~feeder_combout\ = \reg_write_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[2]~input_o\,
	combout => \reg_file[37][2]~feeder_combout\);

-- Location: FF_X51_Y28_N21
\reg_file[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][2]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][2]~q\);

-- Location: FF_X51_Y26_N13
\reg_file[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[2]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][2]~q\);

-- Location: LCCOMB_X51_Y26_N12
\Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~10_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\reg_file[37][2]~q\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_file[36][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[37][2]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][2]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux29~10_combout\);

-- Location: LCCOMB_X44_Y27_N12
\Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux29~10_combout\ & ((\reg_file[39][2]~q\))) # (!\Mux29~10_combout\ & (\reg_file[38][2]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[38][2]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[39][2]~q\,
	datad => \Mux29~10_combout\,
	combout => \Mux29~11_combout\);

-- Location: LCCOMB_X45_Y27_N2
\Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~19_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux29~16_combout\ & (\Mux29~18_combout\)) # (!\Mux29~16_combout\ & ((\Mux29~11_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~18_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux29~16_combout\,
	datad => \Mux29~11_combout\,
	combout => \Mux29~19_combout\);

-- Location: LCCOMB_X45_Y27_N16
\Mux29~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~30_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\) # (\Mux29~19_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux29~29_combout\ & (!\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~29_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux29~19_combout\,
	combout => \Mux29~30_combout\);

-- Location: LCCOMB_X45_Y27_N6
\Mux29~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux29~41_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux29~30_combout\ & ((\Mux29~40_combout\))) # (!\Mux29~30_combout\ & (\Mux29~9_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux29~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~9_combout\,
	datab => \Mux29~40_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux29~30_combout\,
	combout => \Mux29~41_combout\);

-- Location: IOIBUF_X31_Y39_N8
\reg_write_data[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(3),
	o => \reg_write_data[3]~input_o\);

-- Location: FF_X46_Y28_N15
\reg_file[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][3]~q\);

-- Location: FF_X45_Y28_N15
\reg_file[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][3]~q\);

-- Location: LCCOMB_X45_Y28_N14
\Mux28~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~27_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[7][3]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[3][3]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[7][3]~q\,
	datac => \reg_file[3][3]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux28~27_combout\);

-- Location: FF_X45_Y28_N21
\reg_file[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][3]~q\);

-- Location: FF_X49_Y32_N9
\reg_file[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][3]~q\);

-- Location: LCCOMB_X49_Y32_N8
\Mux28~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~28_combout\ = (\Mux28~27_combout\ & (((\reg_file[15][3]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux28~27_combout\ & (\reg_file[11][3]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~27_combout\,
	datab => \reg_file[11][3]~q\,
	datac => \reg_file[15][3]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux28~28_combout\);

-- Location: LCCOMB_X34_Y26_N24
\reg_file[8][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[8][3]~feeder_combout\ = \reg_write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[3]~input_o\,
	combout => \reg_file[8][3]~feeder_combout\);

-- Location: FF_X34_Y26_N25
\reg_file[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[8][3]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][3]~q\);

-- Location: FF_X44_Y25_N3
\reg_file[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][3]~q\);

-- Location: LCCOMB_X44_Y25_N2
\Mux28~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~24_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\reg_file[8][3]~q\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_file[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[8][3]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[0][3]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux28~24_combout\);

-- Location: FF_X46_Y27_N29
\reg_file[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][3]~q\);

-- Location: FF_X44_Y25_N25
\reg_file[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][3]~q\);

-- Location: LCCOMB_X46_Y27_N28
\Mux28~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~25_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux28~24_combout\ & (\reg_file[12][3]~q\)) # (!\Mux28~24_combout\ & ((\reg_file[4][3]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux28~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux28~24_combout\,
	datac => \reg_file[12][3]~q\,
	datad => \reg_file[4][3]~q\,
	combout => \Mux28~25_combout\);

-- Location: FF_X46_Y28_N5
\reg_file[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][3]~q\);

-- Location: FF_X41_Y30_N21
\reg_file[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][3]~q\);

-- Location: FF_X39_Y26_N25
\reg_file[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][3]~q\);

-- Location: FF_X41_Y35_N1
\reg_file[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][3]~q\);

-- Location: LCCOMB_X39_Y26_N24
\Mux28~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~22_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[10][3]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][3]~q\,
	datad => \reg_file[10][3]~q\,
	combout => \Mux28~22_combout\);

-- Location: LCCOMB_X41_Y30_N20
\Mux28~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux28~22_combout\ & ((\reg_file[14][3]~q\))) # (!\Mux28~22_combout\ & (\reg_file[6][3]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux28~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[6][3]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[14][3]~q\,
	datad => \Mux28~22_combout\,
	combout => \Mux28~23_combout\);

-- Location: LCCOMB_X41_Y30_N30
\Mux28~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~26_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\) # (\Mux28~23_combout\)))) # (!\reg_read_addr[1]~input_o\ & (\Mux28~25_combout\ & (!\reg_read_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux28~25_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux28~23_combout\,
	combout => \Mux28~26_combout\);

-- Location: FF_X43_Y25_N3
\reg_file[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][3]~q\);

-- Location: FF_X42_Y25_N9
\reg_file[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][3]~q\);

-- Location: LCCOMB_X43_Y25_N2
\Mux28~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~20_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[5][3]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[1][3]~q\,
	datad => \reg_file[5][3]~q\,
	combout => \Mux28~20_combout\);

-- Location: FF_X42_Y25_N3
\reg_file[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][3]~q\);

-- Location: FF_X43_Y25_N25
\reg_file[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][3]~q\);

-- Location: LCCOMB_X42_Y25_N2
\Mux28~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~21_combout\ = (\Mux28~20_combout\ & (((\reg_file[13][3]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux28~20_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[9][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~20_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[13][3]~q\,
	datad => \reg_file[9][3]~q\,
	combout => \Mux28~21_combout\);

-- Location: LCCOMB_X41_Y30_N8
\Mux28~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~29_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux28~26_combout\ & (\Mux28~28_combout\)) # (!\Mux28~26_combout\ & ((\Mux28~21_combout\))))) # (!\reg_read_addr[0]~input_o\ & (((\Mux28~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~28_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux28~26_combout\,
	datad => \Mux28~21_combout\,
	combout => \Mux28~29_combout\);

-- Location: FF_X37_Y31_N21
\reg_file[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][3]~q\);

-- Location: FF_X52_Y31_N9
\reg_file[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][3]~q\);

-- Location: LCCOMB_X37_Y31_N20
\Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~10_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[37][3]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[33][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[33][3]~q\,
	datad => \reg_file[37][3]~q\,
	combout => \Mux28~10_combout\);

-- Location: FF_X41_Y32_N27
\reg_file[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][3]~q\);

-- Location: FF_X37_Y31_N3
\reg_file[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][3]~q\);

-- Location: LCCOMB_X41_Y32_N26
\Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~11_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux28~10_combout\ & (\reg_file[45][3]~q\)) # (!\Mux28~10_combout\ & ((\reg_file[41][3]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux28~10_combout\,
	datac => \reg_file[45][3]~q\,
	datad => \reg_file[41][3]~q\,
	combout => \Mux28~11_combout\);

-- Location: FF_X47_Y33_N13
\reg_file[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][3]~q\);

-- Location: FF_X46_Y33_N1
\reg_file[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][3]~q\);

-- Location: FF_X51_Y33_N11
\reg_file[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][3]~q\);

-- Location: FF_X47_Y33_N23
\reg_file[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][3]~q\);

-- Location: LCCOMB_X47_Y33_N22
\Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~17_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[39][3]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[35][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[39][3]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[35][3]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux28~17_combout\);

-- Location: LCCOMB_X46_Y33_N0
\Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~18_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux28~17_combout\ & ((\reg_file[47][3]~q\))) # (!\Mux28~17_combout\ & (\reg_file[43][3]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[43][3]~q\,
	datac => \reg_file[47][3]~q\,
	datad => \Mux28~17_combout\,
	combout => \Mux28~18_combout\);

-- Location: FF_X39_Y34_N7
\reg_file[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][3]~q\);

-- Location: LCCOMB_X36_Y35_N8
\reg_file[40][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[40][3]~feeder_combout\ = \reg_write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[3]~input_o\,
	combout => \reg_file[40][3]~feeder_combout\);

-- Location: FF_X36_Y35_N9
\reg_file[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[40][3]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][3]~q\);

-- Location: LCCOMB_X39_Y34_N6
\Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~14_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[40][3]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[32][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[32][3]~q\,
	datad => \reg_file[40][3]~q\,
	combout => \Mux28~14_combout\);

-- Location: FF_X44_Y35_N21
\reg_file[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][3]~q\);

-- Location: FF_X51_Y26_N9
\reg_file[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][3]~q\);

-- Location: LCCOMB_X44_Y35_N20
\Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~15_combout\ = (\Mux28~14_combout\ & (((\reg_file[44][3]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux28~14_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[36][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~14_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[44][3]~q\,
	datad => \reg_file[36][3]~q\,
	combout => \Mux28~15_combout\);

-- Location: FF_X40_Y27_N13
\reg_file[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][3]~q\);

-- Location: FF_X39_Y30_N27
\reg_file[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][3]~q\);

-- Location: LCCOMB_X40_Y27_N12
\Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~12_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[42][3]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[34][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[34][3]~q\,
	datad => \reg_file[42][3]~q\,
	combout => \Mux28~12_combout\);

-- Location: FF_X42_Y32_N19
\reg_file[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][3]~q\);

-- Location: FF_X40_Y27_N19
\reg_file[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][3]~q\);

-- Location: LCCOMB_X42_Y32_N18
\Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~13_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux28~12_combout\ & (\reg_file[46][3]~q\)) # (!\Mux28~12_combout\ & ((\reg_file[38][3]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux28~12_combout\,
	datac => \reg_file[46][3]~q\,
	datad => \reg_file[38][3]~q\,
	combout => \Mux28~13_combout\);

-- Location: LCCOMB_X41_Y32_N12
\Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~16_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\) # (\Mux28~13_combout\)))) # (!\reg_read_addr[1]~input_o\ & (\Mux28~15_combout\ & (!\reg_read_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux28~15_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux28~13_combout\,
	combout => \Mux28~16_combout\);

-- Location: LCCOMB_X41_Y32_N6
\Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~19_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux28~16_combout\ & ((\Mux28~18_combout\))) # (!\Mux28~16_combout\ & (\Mux28~11_combout\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~11_combout\,
	datab => \Mux28~18_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux28~16_combout\,
	combout => \Mux28~19_combout\);

-- Location: LCCOMB_X41_Y30_N10
\Mux28~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~30_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\Mux28~19_combout\))) # (!\reg_read_addr[5]~input_o\ & (\Mux28~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux28~29_combout\,
	datad => \Mux28~19_combout\,
	combout => \Mux28~30_combout\);

-- Location: FF_X51_Y31_N9
\reg_file[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][3]~q\);

-- Location: LCCOMB_X52_Y26_N0
\reg_file[21][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[21][3]~feeder_combout\ = \reg_write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[3]~input_o\,
	combout => \reg_file[21][3]~feeder_combout\);

-- Location: FF_X52_Y26_N1
\reg_file[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[21][3]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][3]~q\);

-- Location: LCCOMB_X51_Y31_N8
\Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[21][3]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][3]~q\,
	datad => \reg_file[21][3]~q\,
	combout => \Mux28~2_combout\);

-- Location: FF_X45_Y30_N21
\reg_file[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][3]~q\);

-- Location: FF_X41_Y34_N21
\reg_file[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][3]~q\);

-- Location: LCCOMB_X45_Y30_N20
\Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~3_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux28~2_combout\ & (\reg_file[29][3]~q\)) # (!\Mux28~2_combout\ & ((\reg_file[25][3]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux28~2_combout\,
	datac => \reg_file[29][3]~q\,
	datad => \reg_file[25][3]~q\,
	combout => \Mux28~3_combout\);

-- Location: FF_X44_Y24_N3
\reg_file[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][3]~q\);

-- Location: FF_X44_Y24_N25
\reg_file[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][3]~q\);

-- Location: LCCOMB_X44_Y24_N2
\Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~4_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[24][3]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[16][3]~q\,
	datad => \reg_file[24][3]~q\,
	combout => \Mux28~4_combout\);

-- Location: FF_X44_Y28_N17
\reg_file[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][3]~q\);

-- Location: FF_X44_Y26_N29
\reg_file[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][3]~q\);

-- Location: LCCOMB_X44_Y28_N16
\Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~5_combout\ = (\Mux28~4_combout\ & (((\reg_file[28][3]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux28~4_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[20][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~4_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[28][3]~q\,
	datad => \reg_file[20][3]~q\,
	combout => \Mux28~5_combout\);

-- Location: LCCOMB_X42_Y30_N2
\Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~6_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\Mux28~3_combout\)) # (!\reg_read_addr[0]~input_o\ & ((\Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux28~3_combout\,
	datac => \Mux28~5_combout\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux28~6_combout\);

-- Location: FF_X49_Y34_N19
\reg_file[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][3]~q\);

-- Location: FF_X50_Y34_N3
\reg_file[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][3]~q\);

-- Location: LCCOMB_X49_Y34_N18
\Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~7_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[23][3]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[19][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][3]~q\,
	datad => \reg_file[23][3]~q\,
	combout => \Mux28~7_combout\);

-- Location: FF_X50_Y34_N5
\reg_file[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][3]~q\);

-- Location: FF_X49_Y34_N9
\reg_file[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][3]~q\);

-- Location: LCCOMB_X50_Y34_N4
\Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~8_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux28~7_combout\ & (\reg_file[31][3]~q\)) # (!\Mux28~7_combout\ & ((\reg_file[27][3]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux28~7_combout\,
	datac => \reg_file[31][3]~q\,
	datad => \reg_file[27][3]~q\,
	combout => \Mux28~8_combout\);

-- Location: FF_X37_Y26_N11
\reg_file[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][3]~q\);

-- Location: FF_X41_Y34_N11
\reg_file[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][3]~q\);

-- Location: LCCOMB_X37_Y26_N10
\Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[26][3]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[18][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[18][3]~q\,
	datad => \reg_file[26][3]~q\,
	combout => \Mux28~0_combout\);

-- Location: FF_X41_Y30_N1
\reg_file[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][3]~q\);

-- Location: FF_X37_Y26_N25
\reg_file[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][3]~q\);

-- Location: LCCOMB_X41_Y30_N0
\Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = (\Mux28~0_combout\ & (((\reg_file[30][3]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux28~0_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[22][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~0_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[30][3]~q\,
	datad => \reg_file[22][3]~q\,
	combout => \Mux28~1_combout\);

-- Location: LCCOMB_X41_Y30_N18
\Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~9_combout\ = (\Mux28~6_combout\ & ((\Mux28~8_combout\) # ((!\reg_read_addr[1]~input_o\)))) # (!\Mux28~6_combout\ & (((\reg_read_addr[1]~input_o\ & \Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~6_combout\,
	datab => \Mux28~8_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux28~1_combout\,
	combout => \Mux28~9_combout\);

-- Location: FF_X39_Y34_N1
\reg_file[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][3]~q\);

-- Location: LCCOMB_X39_Y35_N24
\reg_file[56][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[56][3]~feeder_combout\ = \reg_write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[3]~input_o\,
	combout => \reg_file[56][3]~feeder_combout\);

-- Location: FF_X39_Y35_N25
\reg_file[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[56][3]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][3]~q\);

-- Location: LCCOMB_X39_Y34_N0
\Mux28~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[56][3]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[48][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[48][3]~q\,
	datad => \reg_file[56][3]~q\,
	combout => \Mux28~35_combout\);

-- Location: FF_X44_Y28_N3
\reg_file[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][3]~q\);

-- Location: FF_X44_Y26_N7
\reg_file[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][3]~q\);

-- Location: LCCOMB_X44_Y28_N2
\Mux28~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~36_combout\ = (\Mux28~35_combout\ & (((\reg_file[60][3]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux28~35_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[52][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~35_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][3]~q\,
	datad => \reg_file[52][3]~q\,
	combout => \Mux28~36_combout\);

-- Location: FF_X47_Y27_N9
\reg_file[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][3]~q\);

-- Location: LCCOMB_X45_Y26_N0
\reg_file[53][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[53][3]~feeder_combout\ = \reg_write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[3]~input_o\,
	combout => \reg_file[53][3]~feeder_combout\);

-- Location: FF_X45_Y26_N1
\reg_file[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[53][3]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][3]~q\);

-- Location: LCCOMB_X47_Y27_N8
\Mux28~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[53][3]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[49][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[49][3]~q\,
	datad => \reg_file[53][3]~q\,
	combout => \Mux28~33_combout\);

-- Location: FF_X43_Y30_N5
\reg_file[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][3]~q\);

-- Location: FF_X38_Y30_N23
\reg_file[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][3]~q\);

-- Location: LCCOMB_X43_Y30_N4
\Mux28~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~34_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux28~33_combout\ & (\reg_file[61][3]~q\)) # (!\Mux28~33_combout\ & ((\reg_file[57][3]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux28~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux28~33_combout\,
	datac => \reg_file[61][3]~q\,
	datad => \reg_file[57][3]~q\,
	combout => \Mux28~34_combout\);

-- Location: LCCOMB_X41_Y30_N12
\Mux28~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~37_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\) # (\Mux28~34_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux28~36_combout\ & (!\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~36_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux28~34_combout\,
	combout => \Mux28~37_combout\);

-- Location: FF_X43_Y28_N31
\reg_file[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][3]~q\);

-- Location: FF_X39_Y28_N7
\reg_file[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][3]~q\);

-- Location: FF_X39_Y28_N13
\reg_file[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][3]~q\);

-- Location: LCCOMB_X39_Y28_N6
\Mux28~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~31_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[58][3]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[50][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[50][3]~q\,
	datad => \reg_file[58][3]~q\,
	combout => \Mux28~31_combout\);

-- Location: FF_X43_Y28_N1
\reg_file[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][3]~q\);

-- Location: LCCOMB_X43_Y28_N0
\Mux28~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~32_combout\ = (\Mux28~31_combout\ & (((\reg_file[62][3]~q\) # (!\reg_read_addr[2]~input_o\)))) # (!\Mux28~31_combout\ & (\reg_file[54][3]~q\ & ((\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[54][3]~q\,
	datab => \Mux28~31_combout\,
	datac => \reg_file[62][3]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux28~32_combout\);

-- Location: LCCOMB_X41_Y29_N0
\reg_file[59][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[59][3]~feeder_combout\ = \reg_write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[3]~input_o\,
	combout => \reg_file[59][3]~feeder_combout\);

-- Location: FF_X41_Y29_N1
\reg_file[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[59][3]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][3]~q\);

-- Location: FF_X42_Y30_N5
\reg_file[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][3]~q\);

-- Location: FF_X42_Y29_N19
\reg_file[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[3]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][3]~q\);

-- Location: LCCOMB_X45_Y29_N16
\reg_file[55][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[55][3]~feeder_combout\ = \reg_write_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[3]~input_o\,
	combout => \reg_file[55][3]~feeder_combout\);

-- Location: FF_X45_Y29_N17
\reg_file[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[55][3]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][3]~q\);

-- Location: LCCOMB_X42_Y29_N18
\Mux28~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~38_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[55][3]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[51][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][3]~q\,
	datad => \reg_file[55][3]~q\,
	combout => \Mux28~38_combout\);

-- Location: LCCOMB_X42_Y30_N4
\Mux28~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~39_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux28~38_combout\ & ((\reg_file[63][3]~q\))) # (!\Mux28~38_combout\ & (\reg_file[59][3]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux28~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][3]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[63][3]~q\,
	datad => \Mux28~38_combout\,
	combout => \Mux28~39_combout\);

-- Location: LCCOMB_X41_Y30_N6
\Mux28~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~40_combout\ = (\Mux28~37_combout\ & (((\Mux28~39_combout\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux28~37_combout\ & (\Mux28~32_combout\ & (\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~37_combout\,
	datab => \Mux28~32_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux28~39_combout\,
	combout => \Mux28~40_combout\);

-- Location: LCCOMB_X41_Y30_N24
\Mux28~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux28~41_combout\ = (\Mux28~30_combout\ & (((\Mux28~40_combout\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux28~30_combout\ & (\Mux28~9_combout\ & (\reg_read_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~30_combout\,
	datab => \Mux28~9_combout\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux28~40_combout\,
	combout => \Mux28~41_combout\);

-- Location: IOIBUF_X24_Y39_N1
\reg_write_data[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(4),
	o => \reg_write_data[4]~input_o\);

-- Location: LCCOMB_X46_Y28_N0
\reg_file[7][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[7][4]~feeder_combout\ = \reg_write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[4]~input_o\,
	combout => \reg_file[7][4]~feeder_combout\);

-- Location: FF_X46_Y28_N1
\reg_file[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[7][4]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][4]~q\);

-- Location: FF_X45_Y28_N9
\reg_file[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][4]~q\);

-- Location: LCCOMB_X45_Y28_N8
\Mux27~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[7][4]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[3][4]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[7][4]~q\,
	datac => \reg_file[3][4]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux27~35_combout\);

-- Location: FF_X45_Y31_N31
\reg_file[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][4]~q\);

-- Location: FF_X45_Y31_N21
\reg_file[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][4]~q\);

-- Location: LCCOMB_X45_Y31_N30
\Mux27~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~36_combout\ = (\Mux27~35_combout\ & (((\reg_file[15][4]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux27~35_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[11][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~35_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[15][4]~q\,
	datad => \reg_file[11][4]~q\,
	combout => \Mux27~36_combout\);

-- Location: FF_X50_Y34_N31
\reg_file[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][4]~q\);

-- Location: FF_X50_Y34_N9
\reg_file[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][4]~q\);

-- Location: FF_X49_Y34_N15
\reg_file[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][4]~q\);

-- Location: FF_X49_Y34_N13
\reg_file[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][4]~q\);

-- Location: LCCOMB_X49_Y34_N14
\Mux27~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~33_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[27][4]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][4]~q\,
	datad => \reg_file[27][4]~q\,
	combout => \Mux27~33_combout\);

-- Location: LCCOMB_X50_Y34_N8
\Mux27~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~34_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux27~33_combout\ & ((\reg_file[31][4]~q\))) # (!\Mux27~33_combout\ & (\reg_file[23][4]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux27~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[23][4]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[31][4]~q\,
	datad => \Mux27~33_combout\,
	combout => \Mux27~34_combout\);

-- Location: LCCOMB_X46_Y31_N26
\Mux27~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~37_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux27~34_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux27~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux27~36_combout\,
	datac => \Mux27~34_combout\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux27~37_combout\);

-- Location: FF_X47_Y33_N25
\reg_file[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][4]~q\);

-- Location: LCCOMB_X51_Y33_N28
\reg_file[39][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[39][4]~feeder_combout\ = \reg_write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[4]~input_o\,
	combout => \reg_file[39][4]~feeder_combout\);

-- Location: FF_X51_Y33_N29
\reg_file[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[39][4]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][4]~q\);

-- Location: LCCOMB_X47_Y33_N24
\Mux27~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~31_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[39][4]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[35][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[35][4]~q\,
	datad => \reg_file[39][4]~q\,
	combout => \Mux27~31_combout\);

-- Location: FF_X46_Y33_N5
\reg_file[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][4]~q\);

-- Location: FF_X46_Y33_N11
\reg_file[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][4]~q\);

-- Location: LCCOMB_X46_Y33_N4
\Mux27~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~32_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux27~31_combout\ & (\reg_file[47][4]~q\)) # (!\Mux27~31_combout\ & ((\reg_file[43][4]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux27~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux27~31_combout\,
	datac => \reg_file[47][4]~q\,
	datad => \reg_file[43][4]~q\,
	combout => \Mux27~32_combout\);

-- Location: FF_X42_Y27_N13
\reg_file[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][4]~q\);

-- Location: FF_X42_Y27_N3
\reg_file[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][4]~q\);

-- Location: LCCOMB_X42_Y27_N12
\Mux27~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~38_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[59][4]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[51][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][4]~q\,
	datad => \reg_file[59][4]~q\,
	combout => \Mux27~38_combout\);

-- Location: FF_X43_Y27_N9
\reg_file[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][4]~q\);

-- Location: FF_X43_Y27_N7
\reg_file[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][4]~q\);

-- Location: LCCOMB_X43_Y27_N8
\Mux27~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~39_combout\ = (\Mux27~38_combout\ & (((\reg_file[63][4]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux27~38_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[55][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~38_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][4]~q\,
	datad => \reg_file[55][4]~q\,
	combout => \Mux27~39_combout\);

-- Location: LCCOMB_X42_Y30_N0
\Mux27~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~40_combout\ = (\Mux27~37_combout\ & (((\Mux27~39_combout\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux27~37_combout\ & (\Mux27~32_combout\ & (\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~37_combout\,
	datab => \Mux27~32_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux27~39_combout\,
	combout => \Mux27~40_combout\);

-- Location: FF_X44_Y28_N13
\reg_file[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][4]~q\);

-- Location: FF_X45_Y36_N11
\reg_file[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][4]~q\);

-- Location: FF_X46_Y36_N19
\reg_file[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][4]~q\);

-- Location: FF_X46_Y36_N1
\reg_file[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][4]~q\);

-- Location: LCCOMB_X46_Y36_N18
\Mux27~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~27_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[44][4]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][4]~q\,
	datad => \reg_file[44][4]~q\,
	combout => \Mux27~27_combout\);

-- Location: LCCOMB_X45_Y36_N10
\Mux27~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~28_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux27~27_combout\ & ((\reg_file[60][4]~q\))) # (!\Mux27~27_combout\ & (\reg_file[28][4]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux27~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[28][4]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[60][4]~q\,
	datad => \Mux27~27_combout\,
	combout => \Mux27~28_combout\);

-- Location: LCCOMB_X49_Y31_N16
\reg_file[20][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[20][4]~feeder_combout\ = \reg_write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[4]~input_o\,
	combout => \reg_file[20][4]~feeder_combout\);

-- Location: FF_X49_Y31_N17
\reg_file[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[20][4]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][4]~q\);

-- Location: FF_X49_Y29_N17
\reg_file[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][4]~q\);

-- Location: FF_X51_Y26_N29
\reg_file[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][4]~q\);

-- Location: FF_X51_Y26_N19
\reg_file[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][4]~q\);

-- Location: LCCOMB_X51_Y26_N28
\Mux27~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~20_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[36][4]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[4][4]~q\,
	datad => \reg_file[36][4]~q\,
	combout => \Mux27~20_combout\);

-- Location: LCCOMB_X49_Y29_N16
\Mux27~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~21_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux27~20_combout\ & ((\reg_file[52][4]~q\))) # (!\Mux27~20_combout\ & (\reg_file[20][4]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux27~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[20][4]~q\,
	datac => \reg_file[52][4]~q\,
	datad => \Mux27~20_combout\,
	combout => \Mux27~21_combout\);

-- Location: FF_X42_Y34_N13
\reg_file[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][4]~q\);

-- Location: FF_X42_Y34_N31
\reg_file[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][4]~q\);

-- Location: FF_X43_Y34_N7
\reg_file[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][4]~q\);

-- Location: FF_X43_Y34_N29
\reg_file[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][4]~q\);

-- Location: LCCOMB_X43_Y34_N6
\Mux27~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~24_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[16][4]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[0][4]~q\,
	datad => \reg_file[16][4]~q\,
	combout => \Mux27~24_combout\);

-- Location: LCCOMB_X42_Y34_N30
\Mux27~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~25_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux27~24_combout\ & ((\reg_file[48][4]~q\))) # (!\Mux27~24_combout\ & (\reg_file[32][4]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux27~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[32][4]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[48][4]~q\,
	datad => \Mux27~24_combout\,
	combout => \Mux27~25_combout\);

-- Location: FF_X40_Y34_N27
\reg_file[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][4]~q\);

-- Location: FF_X40_Y34_N5
\reg_file[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][4]~q\);

-- Location: LCCOMB_X40_Y34_N4
\Mux27~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~22_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_file[24][4]~q\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((\reg_file[8][4]~q\ & !\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][4]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[8][4]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux27~22_combout\);

-- Location: FF_X46_Y34_N27
\reg_file[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][4]~q\);

-- Location: LCCOMB_X46_Y34_N24
\reg_file[40][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[40][4]~feeder_combout\ = \reg_write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[4]~input_o\,
	combout => \reg_file[40][4]~feeder_combout\);

-- Location: FF_X46_Y34_N25
\reg_file[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[40][4]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][4]~q\);

-- Location: LCCOMB_X46_Y34_N26
\Mux27~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~23_combout\ = (\Mux27~22_combout\ & (((\reg_file[56][4]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux27~22_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[40][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~22_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[56][4]~q\,
	datad => \reg_file[40][4]~q\,
	combout => \Mux27~23_combout\);

-- Location: LCCOMB_X49_Y31_N18
\Mux27~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~26_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\) # (\Mux27~23_combout\)))) # (!\reg_read_addr[3]~input_o\ & (\Mux27~25_combout\ & (!\reg_read_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~25_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux27~23_combout\,
	combout => \Mux27~26_combout\);

-- Location: LCCOMB_X49_Y31_N28
\Mux27~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux27~26_combout\ & (\Mux27~28_combout\)) # (!\Mux27~26_combout\ & ((\Mux27~21_combout\))))) # (!\reg_read_addr[2]~input_o\ & (((\Mux27~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~28_combout\,
	datab => \Mux27~21_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux27~26_combout\,
	combout => \Mux27~29_combout\);

-- Location: FF_X39_Y27_N31
\reg_file[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][4]~q\);

-- Location: LCCOMB_X39_Y27_N12
\reg_file[18][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[18][4]~feeder_combout\ = \reg_write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[4]~input_o\,
	combout => \reg_file[18][4]~feeder_combout\);

-- Location: FF_X39_Y27_N13
\reg_file[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[18][4]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][4]~q\);

-- Location: LCCOMB_X39_Y27_N30
\Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~14_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[18][4]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][4]~q\,
	datad => \reg_file[18][4]~q\,
	combout => \Mux27~14_combout\);

-- Location: LCCOMB_X40_Y27_N6
\reg_file[34][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[34][4]~feeder_combout\ = \reg_write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[4]~input_o\,
	combout => \reg_file[34][4]~feeder_combout\);

-- Location: FF_X40_Y27_N7
\reg_file[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[34][4]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][4]~q\);

-- Location: FF_X39_Y28_N3
\reg_file[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][4]~q\);

-- Location: LCCOMB_X39_Y28_N2
\Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~15_combout\ = (\Mux27~14_combout\ & (((\reg_file[50][4]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux27~14_combout\ & (\reg_file[34][4]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~14_combout\,
	datab => \reg_file[34][4]~q\,
	datac => \reg_file[50][4]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux27~15_combout\);

-- Location: FF_X38_Y28_N19
\reg_file[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][4]~q\);

-- Location: FF_X38_Y28_N25
\reg_file[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][4]~q\);

-- Location: LCCOMB_X38_Y28_N18
\Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~12_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[26][4]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[10][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[10][4]~q\,
	datad => \reg_file[26][4]~q\,
	combout => \Mux27~12_combout\);

-- Location: FF_X39_Y28_N1
\reg_file[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][4]~q\);

-- Location: FF_X39_Y30_N13
\reg_file[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][4]~q\);

-- Location: LCCOMB_X39_Y28_N0
\Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~13_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux27~12_combout\ & (\reg_file[58][4]~q\)) # (!\Mux27~12_combout\ & ((\reg_file[42][4]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux27~12_combout\,
	datac => \reg_file[58][4]~q\,
	datad => \reg_file[42][4]~q\,
	combout => \Mux27~13_combout\);

-- Location: LCCOMB_X42_Y30_N26
\Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~16_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\Mux27~13_combout\))) # (!\reg_read_addr[3]~input_o\ & (\Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux27~15_combout\,
	datad => \Mux27~13_combout\,
	combout => \Mux27~16_combout\);

-- Location: FF_X40_Y32_N11
\reg_file[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][4]~q\);

-- Location: FF_X40_Y32_N17
\reg_file[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][4]~q\);

-- Location: LCCOMB_X40_Y32_N10
\Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~10_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[38][4]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[6][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[6][4]~q\,
	datad => \reg_file[38][4]~q\,
	combout => \Mux27~10_combout\);

-- Location: FF_X39_Y32_N19
\reg_file[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][4]~q\);

-- Location: FF_X39_Y32_N17
\reg_file[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][4]~q\);

-- Location: LCCOMB_X39_Y32_N18
\Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~11_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux27~10_combout\ & (\reg_file[54][4]~q\)) # (!\Mux27~10_combout\ & ((\reg_file[22][4]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux27~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux27~10_combout\,
	datac => \reg_file[54][4]~q\,
	datad => \reg_file[22][4]~q\,
	combout => \Mux27~11_combout\);

-- Location: FF_X43_Y32_N29
\reg_file[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][4]~q\);

-- Location: FF_X43_Y33_N17
\reg_file[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][4]~q\);

-- Location: FF_X43_Y32_N7
\reg_file[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][4]~q\);

-- Location: FF_X42_Y32_N29
\reg_file[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][4]~q\);

-- Location: LCCOMB_X43_Y32_N6
\Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~17_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[46][4]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[14][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[14][4]~q\,
	datad => \reg_file[46][4]~q\,
	combout => \Mux27~17_combout\);

-- Location: LCCOMB_X43_Y33_N16
\Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~18_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux27~17_combout\ & ((\reg_file[62][4]~q\))) # (!\Mux27~17_combout\ & (\reg_file[30][4]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[30][4]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[62][4]~q\,
	datad => \Mux27~17_combout\,
	combout => \Mux27~18_combout\);

-- Location: LCCOMB_X42_Y30_N20
\Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~19_combout\ = (\Mux27~16_combout\ & (((\Mux27~18_combout\) # (!\reg_read_addr[2]~input_o\)))) # (!\Mux27~16_combout\ & (\Mux27~11_combout\ & (\reg_read_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~16_combout\,
	datab => \Mux27~11_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux27~18_combout\,
	combout => \Mux27~19_combout\);

-- Location: LCCOMB_X42_Y30_N30
\Mux27~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~30_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\Mux27~19_combout\))) # (!\reg_read_addr[1]~input_o\ & (\Mux27~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux27~29_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux27~19_combout\,
	combout => \Mux27~30_combout\);

-- Location: FF_X47_Y27_N11
\reg_file[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][4]~q\);

-- Location: FF_X47_Y27_N21
\reg_file[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][4]~q\);

-- Location: FF_X51_Y27_N11
\reg_file[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][4]~q\);

-- Location: LCCOMB_X51_Y27_N16
\reg_file[17][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][4]~feeder_combout\ = \reg_write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[4]~input_o\,
	combout => \reg_file[17][4]~feeder_combout\);

-- Location: FF_X51_Y27_N17
\reg_file[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][4]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][4]~q\);

-- Location: LCCOMB_X51_Y27_N10
\Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~4_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[17][4]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[1][4]~q\,
	datad => \reg_file[17][4]~q\,
	combout => \Mux27~4_combout\);

-- Location: LCCOMB_X47_Y27_N20
\Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~5_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux27~4_combout\ & ((\reg_file[49][4]~q\))) # (!\Mux27~4_combout\ & (\reg_file[33][4]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[33][4]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[49][4]~q\,
	datad => \Mux27~4_combout\,
	combout => \Mux27~5_combout\);

-- Location: FF_X46_Y25_N9
\reg_file[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][4]~q\);

-- Location: FF_X46_Y25_N19
\reg_file[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][4]~q\);

-- Location: FF_X50_Y26_N1
\reg_file[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][4]~q\);

-- Location: FF_X50_Y26_N23
\reg_file[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][4]~q\);

-- Location: LCCOMB_X50_Y26_N0
\Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~2_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[37][4]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[5][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[5][4]~q\,
	datad => \reg_file[37][4]~q\,
	combout => \Mux27~2_combout\);

-- Location: LCCOMB_X46_Y25_N18
\Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~3_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux27~2_combout\ & ((\reg_file[53][4]~q\))) # (!\Mux27~2_combout\ & (\reg_file[21][4]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[21][4]~q\,
	datac => \reg_file[53][4]~q\,
	datad => \Mux27~2_combout\,
	combout => \Mux27~3_combout\);

-- Location: LCCOMB_X42_Y30_N6
\Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~6_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\Mux27~3_combout\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\Mux27~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux27~5_combout\,
	datad => \Mux27~3_combout\,
	combout => \Mux27~6_combout\);

-- Location: LCCOMB_X37_Y31_N22
\reg_file[41][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][4]~feeder_combout\ = \reg_write_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[4]~input_o\,
	combout => \reg_file[41][4]~feeder_combout\);

-- Location: FF_X37_Y31_N23
\reg_file[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][4]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][4]~q\);

-- Location: FF_X37_Y30_N11
\reg_file[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][4]~q\);

-- Location: FF_X37_Y30_N25
\reg_file[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][4]~q\);

-- Location: LCCOMB_X37_Y30_N10
\Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][4]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][4]~q\,
	datad => \reg_file[25][4]~q\,
	combout => \Mux27~0_combout\);

-- Location: FF_X38_Y30_N17
\reg_file[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][4]~q\);

-- Location: LCCOMB_X38_Y30_N16
\Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = (\Mux27~0_combout\ & (((\reg_file[57][4]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux27~0_combout\ & (\reg_file[41][4]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][4]~q\,
	datab => \Mux27~0_combout\,
	datac => \reg_file[57][4]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux27~1_combout\);

-- Location: FF_X43_Y30_N15
\reg_file[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][4]~q\);

-- Location: FF_X43_Y30_N25
\reg_file[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][4]~q\);

-- Location: FF_X44_Y30_N7
\reg_file[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][4]~q\);

-- Location: FF_X44_Y30_N13
\reg_file[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[4]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][4]~q\);

-- Location: LCCOMB_X44_Y30_N6
\Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~7_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[45][4]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[13][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[13][4]~q\,
	datad => \reg_file[45][4]~q\,
	combout => \Mux27~7_combout\);

-- Location: LCCOMB_X43_Y30_N24
\Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~8_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux27~7_combout\ & ((\reg_file[61][4]~q\))) # (!\Mux27~7_combout\ & (\reg_file[29][4]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[29][4]~q\,
	datac => \reg_file[61][4]~q\,
	datad => \Mux27~7_combout\,
	combout => \Mux27~8_combout\);

-- Location: LCCOMB_X42_Y30_N24
\Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~9_combout\ = (\Mux27~6_combout\ & (((\Mux27~8_combout\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux27~6_combout\ & (\Mux27~1_combout\ & (\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~6_combout\,
	datab => \Mux27~1_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux27~8_combout\,
	combout => \Mux27~9_combout\);

-- Location: LCCOMB_X42_Y30_N18
\Mux27~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux27~41_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux27~30_combout\ & (\Mux27~40_combout\)) # (!\Mux27~30_combout\ & ((\Mux27~9_combout\))))) # (!\reg_read_addr[0]~input_o\ & (((\Mux27~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux27~40_combout\,
	datac => \Mux27~30_combout\,
	datad => \Mux27~9_combout\,
	combout => \Mux27~41_combout\);

-- Location: IOIBUF_X78_Y30_N1
\reg_write_data[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(5),
	o => \reg_write_data[5]~input_o\);

-- Location: FF_X47_Y26_N1
\reg_file[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][5]~q\);

-- Location: FF_X40_Y33_N9
\reg_file[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][5]~q\);

-- Location: LCCOMB_X47_Y26_N0
\Mux26~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~22_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[34][5]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[32][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][5]~q\,
	datad => \reg_file[34][5]~q\,
	combout => \Mux26~22_combout\);

-- Location: FF_X49_Y33_N3
\reg_file[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][5]~q\);

-- Location: FF_X49_Y33_N1
\reg_file[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][5]~q\);

-- Location: LCCOMB_X49_Y33_N2
\Mux26~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~23_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux26~22_combout\ & (\reg_file[35][5]~q\)) # (!\Mux26~22_combout\ & ((\reg_file[33][5]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux26~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux26~22_combout\,
	datac => \reg_file[35][5]~q\,
	datad => \reg_file[33][5]~q\,
	combout => \Mux26~23_combout\);

-- Location: FF_X52_Y32_N19
\reg_file[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][5]~q\);

-- Location: FF_X52_Y32_N17
\reg_file[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][5]~q\);

-- Location: LCCOMB_X52_Y32_N18
\Mux26~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~24_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[2][5]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[0][5]~q\,
	datad => \reg_file[2][5]~q\,
	combout => \Mux26~24_combout\);

-- Location: FF_X52_Y33_N3
\reg_file[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][5]~q\);

-- Location: FF_X52_Y33_N17
\reg_file[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][5]~q\);

-- Location: LCCOMB_X52_Y33_N2
\Mux26~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux26~24_combout\ & (\reg_file[3][5]~q\)) # (!\Mux26~24_combout\ & ((\reg_file[1][5]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux26~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux26~24_combout\,
	datac => \reg_file[3][5]~q\,
	datad => \reg_file[1][5]~q\,
	combout => \Mux26~25_combout\);

-- Location: LCCOMB_X46_Y35_N0
\Mux26~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~26_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\Mux26~23_combout\)) # (!\reg_read_addr[5]~input_o\ & ((\Mux26~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux26~23_combout\,
	datad => \Mux26~25_combout\,
	combout => \Mux26~26_combout\);

-- Location: FF_X39_Y34_N19
\reg_file[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][5]~q\);

-- Location: FF_X37_Y33_N1
\reg_file[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][5]~q\);

-- Location: LCCOMB_X39_Y34_N18
\Mux26~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][5]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][5]~q\,
	datad => \reg_file[49][5]~q\,
	combout => \Mux26~27_combout\);

-- Location: FF_X40_Y33_N11
\reg_file[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][5]~q\);

-- Location: FF_X39_Y33_N5
\reg_file[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][5]~q\);

-- Location: LCCOMB_X39_Y33_N4
\Mux26~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~28_combout\ = (\Mux26~27_combout\ & (((\reg_file[51][5]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux26~27_combout\ & (\reg_file[50][5]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~27_combout\,
	datab => \reg_file[50][5]~q\,
	datac => \reg_file[51][5]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux26~28_combout\);

-- Location: FF_X49_Y27_N13
\reg_file[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][5]~q\);

-- Location: LCCOMB_X51_Y27_N12
\reg_file[17][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[17][5]~feeder_combout\);

-- Location: FF_X51_Y27_N13
\reg_file[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][5]~q\);

-- Location: LCCOMB_X49_Y27_N12
\Mux26~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~20_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[17][5]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][5]~q\,
	datad => \reg_file[17][5]~q\,
	combout => \Mux26~20_combout\);

-- Location: FF_X50_Y27_N29
\reg_file[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][5]~q\);

-- Location: FF_X50_Y27_N3
\reg_file[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][5]~q\);

-- Location: LCCOMB_X50_Y27_N28
\Mux26~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~21_combout\ = (\Mux26~20_combout\ & (((\reg_file[19][5]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux26~20_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~20_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[19][5]~q\,
	datad => \reg_file[18][5]~q\,
	combout => \Mux26~21_combout\);

-- Location: LCCOMB_X46_Y35_N10
\Mux26~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~29_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux26~26_combout\ & (\Mux26~28_combout\)) # (!\Mux26~26_combout\ & ((\Mux26~21_combout\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux26~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux26~26_combout\,
	datac => \Mux26~28_combout\,
	datad => \Mux26~21_combout\,
	combout => \Mux26~29_combout\);

-- Location: FF_X40_Y34_N15
\reg_file[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][5]~q\);

-- Location: FF_X40_Y31_N17
\reg_file[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][5]~q\);

-- Location: LCCOMB_X40_Y34_N14
\Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~10_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][5]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][5]~q\,
	datad => \reg_file[25][5]~q\,
	combout => \Mux26~10_combout\);

-- Location: FF_X41_Y36_N9
\reg_file[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][5]~q\);

-- Location: LCCOMB_X41_Y36_N6
\reg_file[26][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[26][5]~feeder_combout\);

-- Location: FF_X41_Y36_N7
\reg_file[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][5]~q\);

-- Location: LCCOMB_X41_Y36_N8
\Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~11_combout\ = (\Mux26~10_combout\ & (((\reg_file[27][5]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux26~10_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[26][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~10_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[27][5]~q\,
	datad => \reg_file[26][5]~q\,
	combout => \Mux26~11_combout\);

-- Location: FF_X38_Y31_N29
\reg_file[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][5]~q\);

-- Location: LCCOMB_X41_Y31_N12
\reg_file[57][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[57][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[57][5]~feeder_combout\);

-- Location: FF_X41_Y31_N13
\reg_file[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[57][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][5]~q\);

-- Location: LCCOMB_X38_Y31_N28
\Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~17_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[57][5]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[56][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[56][5]~q\,
	datad => \reg_file[57][5]~q\,
	combout => \Mux26~17_combout\);

-- Location: FF_X38_Y35_N3
\reg_file[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][5]~q\);

-- Location: FF_X38_Y35_N17
\reg_file[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][5]~q\);

-- Location: LCCOMB_X38_Y35_N2
\Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~18_combout\ = (\Mux26~17_combout\ & (((\reg_file[59][5]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux26~17_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[58][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~17_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[59][5]~q\,
	datad => \reg_file[58][5]~q\,
	combout => \Mux26~18_combout\);

-- Location: LCCOMB_X41_Y31_N2
\reg_file[9][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[9][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[9][5]~feeder_combout\);

-- Location: FF_X41_Y31_N3
\reg_file[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[9][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][5]~q\);

-- Location: FF_X52_Y28_N27
\reg_file[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][5]~q\);

-- Location: FF_X52_Y28_N17
\reg_file[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][5]~q\);

-- Location: LCCOMB_X52_Y28_N26
\Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~14_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[10][5]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[8][5]~q\,
	datad => \reg_file[10][5]~q\,
	combout => \Mux26~14_combout\);

-- Location: FF_X45_Y28_N27
\reg_file[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][5]~q\);

-- Location: LCCOMB_X45_Y28_N26
\Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~15_combout\ = (\Mux26~14_combout\ & (((\reg_file[11][5]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux26~14_combout\ & (\reg_file[9][5]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[9][5]~q\,
	datab => \Mux26~14_combout\,
	datac => \reg_file[11][5]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux26~15_combout\);

-- Location: LCCOMB_X37_Y31_N24
\reg_file[41][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[41][5]~feeder_combout\);

-- Location: FF_X37_Y31_N25
\reg_file[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][5]~q\);

-- Location: FF_X37_Y28_N11
\reg_file[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][5]~q\);

-- Location: FF_X38_Y31_N19
\reg_file[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][5]~q\);

-- Location: LCCOMB_X37_Y28_N8
\reg_file[42][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[42][5]~feeder_combout\);

-- Location: FF_X37_Y28_N9
\reg_file[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][5]~q\);

-- Location: LCCOMB_X38_Y31_N18
\Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~12_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[42][5]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[40][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[40][5]~q\,
	datad => \reg_file[42][5]~q\,
	combout => \Mux26~12_combout\);

-- Location: LCCOMB_X37_Y28_N10
\Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~13_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux26~12_combout\ & ((\reg_file[43][5]~q\))) # (!\Mux26~12_combout\ & (\reg_file[41][5]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[41][5]~q\,
	datac => \reg_file[43][5]~q\,
	datad => \Mux26~12_combout\,
	combout => \Mux26~13_combout\);

-- Location: LCCOMB_X45_Y28_N12
\Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~16_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\Mux26~13_combout\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\Mux26~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux26~15_combout\,
	datad => \Mux26~13_combout\,
	combout => \Mux26~16_combout\);

-- Location: LCCOMB_X45_Y28_N22
\Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~19_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux26~16_combout\ & ((\Mux26~18_combout\))) # (!\Mux26~16_combout\ & (\Mux26~11_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~11_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux26~18_combout\,
	datad => \Mux26~16_combout\,
	combout => \Mux26~19_combout\);

-- Location: LCCOMB_X46_Y28_N6
\Mux26~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~30_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\Mux26~19_combout\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\Mux26~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux26~29_combout\,
	datad => \Mux26~19_combout\,
	combout => \Mux26~30_combout\);

-- Location: FF_X50_Y34_N27
\reg_file[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][5]~q\);

-- Location: LCCOMB_X41_Y32_N0
\reg_file[47][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[47][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[47][5]~feeder_combout\);

-- Location: FF_X41_Y32_N1
\reg_file[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[47][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][5]~q\);

-- Location: FF_X45_Y31_N1
\reg_file[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][5]~q\);

-- Location: LCCOMB_X45_Y31_N0
\Mux26~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~38_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[47][5]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[15][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[47][5]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[15][5]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux26~38_combout\);

-- Location: FF_X44_Y31_N1
\reg_file[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][5]~q\);

-- Location: LCCOMB_X44_Y31_N0
\Mux26~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~39_combout\ = (\Mux26~38_combout\ & (((\reg_file[63][5]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux26~38_combout\ & (\reg_file[31][5]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[31][5]~q\,
	datab => \Mux26~38_combout\,
	datac => \reg_file[63][5]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux26~39_combout\);

-- Location: FF_X44_Y30_N27
\reg_file[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][5]~q\);

-- Location: LCCOMB_X44_Y30_N24
\reg_file[45][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[45][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[45][5]~feeder_combout\);

-- Location: FF_X44_Y30_N25
\reg_file[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[45][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][5]~q\);

-- Location: LCCOMB_X44_Y30_N26
\Mux26~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~31_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[45][5]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[13][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[13][5]~q\,
	datad => \reg_file[45][5]~q\,
	combout => \Mux26~31_combout\);

-- Location: FF_X43_Y30_N21
\reg_file[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][5]~q\);

-- Location: FF_X43_Y30_N11
\reg_file[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][5]~q\);

-- Location: LCCOMB_X43_Y30_N20
\Mux26~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~32_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux26~31_combout\ & (\reg_file[61][5]~q\)) # (!\Mux26~31_combout\ & ((\reg_file[29][5]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux26~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux26~31_combout\,
	datac => \reg_file[61][5]~q\,
	datad => \reg_file[29][5]~q\,
	combout => \Mux26~32_combout\);

-- Location: FF_X39_Y29_N21
\reg_file[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][5]~q\);

-- Location: FF_X40_Y29_N25
\reg_file[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][5]~q\);

-- Location: LCCOMB_X39_Y29_N20
\Mux26~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~33_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[30][5]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[14][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][5]~q\,
	datad => \reg_file[30][5]~q\,
	combout => \Mux26~33_combout\);

-- Location: FF_X40_Y29_N11
\reg_file[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][5]~q\);

-- Location: FF_X39_Y29_N27
\reg_file[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][5]~q\);

-- Location: LCCOMB_X40_Y29_N10
\Mux26~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~34_combout\ = (\Mux26~33_combout\ & (((\reg_file[62][5]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux26~33_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[46][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~33_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[62][5]~q\,
	datad => \reg_file[46][5]~q\,
	combout => \Mux26~34_combout\);

-- Location: FF_X46_Y36_N21
\reg_file[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][5]~q\);

-- Location: FF_X47_Y36_N17
\reg_file[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][5]~q\);

-- Location: FF_X46_Y36_N15
\reg_file[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][5]~q\);

-- Location: LCCOMB_X45_Y36_N12
\reg_file[28][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[28][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[28][5]~feeder_combout\);

-- Location: FF_X45_Y36_N13
\reg_file[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[28][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][5]~q\);

-- Location: LCCOMB_X46_Y36_N14
\Mux26~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~35_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[28][5]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][5]~q\,
	datad => \reg_file[28][5]~q\,
	combout => \Mux26~35_combout\);

-- Location: LCCOMB_X47_Y36_N16
\Mux26~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~36_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux26~35_combout\ & ((\reg_file[60][5]~q\))) # (!\Mux26~35_combout\ & (\reg_file[44][5]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux26~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[44][5]~q\,
	datac => \reg_file[60][5]~q\,
	datad => \Mux26~35_combout\,
	combout => \Mux26~36_combout\);

-- Location: LCCOMB_X46_Y28_N16
\Mux26~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~37_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\Mux26~34_combout\)) # (!\reg_read_addr[1]~input_o\ & ((\Mux26~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux26~34_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux26~36_combout\,
	combout => \Mux26~37_combout\);

-- Location: LCCOMB_X46_Y28_N18
\Mux26~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~40_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux26~37_combout\ & (\Mux26~39_combout\)) # (!\Mux26~37_combout\ & ((\Mux26~32_combout\))))) # (!\reg_read_addr[0]~input_o\ & (((\Mux26~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~39_combout\,
	datab => \Mux26~32_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux26~37_combout\,
	combout => \Mux26~40_combout\);

-- Location: FF_X44_Y26_N9
\reg_file[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][5]~q\);

-- Location: FF_X45_Y26_N19
\reg_file[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][5]~q\);

-- Location: LCCOMB_X44_Y26_N8
\Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~2_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[21][5]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[20][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[20][5]~q\,
	datad => \reg_file[21][5]~q\,
	combout => \Mux26~2_combout\);

-- Location: FF_X49_Y35_N3
\reg_file[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][5]~q\);

-- Location: FF_X49_Y35_N25
\reg_file[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][5]~q\);

-- Location: LCCOMB_X49_Y35_N2
\Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~3_combout\ = (\Mux26~2_combout\ & (((\reg_file[23][5]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux26~2_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[22][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~2_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[23][5]~q\,
	datad => \reg_file[22][5]~q\,
	combout => \Mux26~3_combout\);

-- Location: FF_X50_Y28_N25
\reg_file[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][5]~q\);

-- Location: FF_X50_Y28_N11
\reg_file[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][5]~q\);

-- Location: FF_X51_Y29_N27
\reg_file[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][5]~q\);

-- Location: FF_X51_Y29_N21
\reg_file[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][5]~q\);

-- Location: LCCOMB_X51_Y29_N20
\Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~4_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[6][5]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[6][5]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][5]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux26~4_combout\);

-- Location: LCCOMB_X50_Y28_N10
\Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~5_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux26~4_combout\ & ((\reg_file[7][5]~q\))) # (!\Mux26~4_combout\ & (\reg_file[5][5]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[5][5]~q\,
	datac => \reg_file[7][5]~q\,
	datad => \Mux26~4_combout\,
	combout => \Mux26~5_combout\);

-- Location: LCCOMB_X46_Y28_N10
\Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~6_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\Mux26~3_combout\)) # (!\reg_read_addr[4]~input_o\ & ((\Mux26~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux26~3_combout\,
	datad => \Mux26~5_combout\,
	combout => \Mux26~6_combout\);

-- Location: FF_X51_Y28_N31
\reg_file[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][5]~q\);

-- Location: FF_X44_Y27_N1
\reg_file[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][5]~q\);

-- Location: LCCOMB_X40_Y27_N16
\reg_file[38][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][5]~feeder_combout\ = \reg_write_data[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[5]~input_o\,
	combout => \reg_file[38][5]~feeder_combout\);

-- Location: FF_X40_Y27_N17
\reg_file[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][5]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][5]~q\);

-- Location: FF_X51_Y26_N15
\reg_file[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][5]~q\);

-- Location: LCCOMB_X51_Y26_N14
\Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[38][5]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[36][5]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[38][5]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][5]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X44_Y27_N0
\Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux26~0_combout\ & ((\reg_file[39][5]~q\))) # (!\Mux26~0_combout\ & (\reg_file[37][5]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[37][5]~q\,
	datac => \reg_file[39][5]~q\,
	datad => \Mux26~0_combout\,
	combout => \Mux26~1_combout\);

-- Location: FF_X44_Y26_N27
\reg_file[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][5]~q\);

-- Location: FF_X45_Y26_N29
\reg_file[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][5]~q\);

-- Location: LCCOMB_X44_Y26_N26
\Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~7_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[53][5]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[52][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][5]~q\,
	datad => \reg_file[53][5]~q\,
	combout => \Mux26~7_combout\);

-- Location: FF_X45_Y29_N29
\reg_file[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][5]~q\);

-- Location: FF_X45_Y29_N11
\reg_file[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[5]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][5]~q\);

-- Location: LCCOMB_X45_Y29_N28
\Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~8_combout\ = (\Mux26~7_combout\ & (((\reg_file[55][5]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux26~7_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[54][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~7_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[55][5]~q\,
	datad => \reg_file[54][5]~q\,
	combout => \Mux26~8_combout\);

-- Location: LCCOMB_X46_Y28_N12
\Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~9_combout\ = (\Mux26~6_combout\ & (((\Mux26~8_combout\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux26~6_combout\ & (\Mux26~1_combout\ & (\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~6_combout\,
	datab => \Mux26~1_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux26~8_combout\,
	combout => \Mux26~9_combout\);

-- Location: LCCOMB_X46_Y28_N28
\Mux26~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux26~41_combout\ = (\Mux26~30_combout\ & ((\Mux26~40_combout\) # ((!\reg_read_addr[2]~input_o\)))) # (!\Mux26~30_combout\ & (((\reg_read_addr[2]~input_o\ & \Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~30_combout\,
	datab => \Mux26~40_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux26~9_combout\,
	combout => \Mux26~41_combout\);

-- Location: IOIBUF_X78_Y29_N15
\reg_write_data[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(6),
	o => \reg_write_data[6]~input_o\);

-- Location: FF_X39_Y28_N23
\reg_file[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][6]~q\);

-- Location: FF_X39_Y28_N5
\reg_file[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][6]~q\);

-- Location: LCCOMB_X39_Y28_N22
\Mux25~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~31_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[58][6]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[50][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[50][6]~q\,
	datad => \reg_file[58][6]~q\,
	combout => \Mux25~31_combout\);

-- Location: FF_X43_Y33_N5
\reg_file[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][6]~q\);

-- Location: FF_X43_Y33_N11
\reg_file[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][6]~q\);

-- Location: LCCOMB_X43_Y33_N4
\Mux25~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~32_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux25~31_combout\ & (\reg_file[62][6]~q\)) # (!\Mux25~31_combout\ & ((\reg_file[54][6]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux25~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux25~31_combout\,
	datac => \reg_file[62][6]~q\,
	datad => \reg_file[54][6]~q\,
	combout => \Mux25~32_combout\);

-- Location: LCCOMB_X42_Y31_N0
\reg_file[56][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[56][6]~feeder_combout\ = \reg_write_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[6]~input_o\,
	combout => \reg_file[56][6]~feeder_combout\);

-- Location: FF_X42_Y31_N1
\reg_file[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[56][6]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][6]~q\);

-- Location: FF_X39_Y34_N5
\reg_file[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][6]~q\);

-- Location: LCCOMB_X39_Y34_N4
\Mux25~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[56][6]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[48][6]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[56][6]~q\,
	datac => \reg_file[48][6]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux25~35_combout\);

-- Location: FF_X44_Y28_N1
\reg_file[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][6]~q\);

-- Location: FF_X44_Y26_N15
\reg_file[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][6]~q\);

-- Location: LCCOMB_X44_Y28_N0
\Mux25~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~36_combout\ = (\Mux25~35_combout\ & (((\reg_file[60][6]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux25~35_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[52][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~35_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][6]~q\,
	datad => \reg_file[52][6]~q\,
	combout => \Mux25~36_combout\);

-- Location: FF_X38_Y30_N27
\reg_file[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][6]~q\);

-- Location: FF_X46_Y29_N27
\reg_file[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][6]~q\);

-- Location: FF_X47_Y27_N7
\reg_file[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][6]~q\);

-- Location: LCCOMB_X45_Y26_N8
\reg_file[53][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[53][6]~feeder_combout\ = \reg_write_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[6]~input_o\,
	combout => \reg_file[53][6]~feeder_combout\);

-- Location: FF_X45_Y26_N9
\reg_file[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[53][6]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][6]~q\);

-- Location: LCCOMB_X47_Y27_N6
\Mux25~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[53][6]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[49][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[49][6]~q\,
	datad => \reg_file[53][6]~q\,
	combout => \Mux25~33_combout\);

-- Location: LCCOMB_X46_Y29_N26
\Mux25~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~34_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux25~33_combout\ & ((\reg_file[61][6]~q\))) # (!\Mux25~33_combout\ & (\reg_file[57][6]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux25~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[57][6]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[61][6]~q\,
	datad => \Mux25~33_combout\,
	combout => \Mux25~34_combout\);

-- Location: LCCOMB_X40_Y28_N2
\Mux25~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~37_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\) # (\Mux25~34_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux25~36_combout\ & (!\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~36_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux25~34_combout\,
	combout => \Mux25~37_combout\);

-- Location: FF_X41_Y29_N11
\reg_file[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][6]~q\);

-- Location: FF_X41_Y29_N21
\reg_file[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][6]~q\);

-- Location: FF_X42_Y29_N23
\reg_file[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][6]~q\);

-- Location: FF_X42_Y29_N13
\reg_file[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][6]~q\);

-- Location: LCCOMB_X42_Y29_N22
\Mux25~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~38_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[55][6]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[51][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][6]~q\,
	datad => \reg_file[55][6]~q\,
	combout => \Mux25~38_combout\);

-- Location: LCCOMB_X41_Y29_N20
\Mux25~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~39_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux25~38_combout\ & ((\reg_file[63][6]~q\))) # (!\Mux25~38_combout\ & (\reg_file[59][6]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux25~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][6]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[63][6]~q\,
	datad => \Mux25~38_combout\,
	combout => \Mux25~39_combout\);

-- Location: LCCOMB_X40_Y28_N28
\Mux25~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~40_combout\ = (\Mux25~37_combout\ & (((\Mux25~39_combout\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux25~37_combout\ & (\Mux25~32_combout\ & (\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~32_combout\,
	datab => \Mux25~37_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux25~39_combout\,
	combout => \Mux25~40_combout\);

-- Location: FF_X49_Y32_N27
\reg_file[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][6]~q\);

-- Location: FF_X45_Y28_N17
\reg_file[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][6]~q\);

-- Location: LCCOMB_X45_Y28_N16
\Mux25~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~27_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\reg_file[11][6]~q\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_file[3][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[11][6]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[3][6]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux25~27_combout\);

-- Location: FF_X40_Y28_N21
\reg_file[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][6]~q\);

-- Location: FF_X40_Y28_N11
\reg_file[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][6]~q\);

-- Location: LCCOMB_X40_Y28_N20
\Mux25~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~28_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux25~27_combout\ & (\reg_file[15][6]~q\)) # (!\Mux25~27_combout\ & ((\reg_file[7][6]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux25~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux25~27_combout\,
	datac => \reg_file[15][6]~q\,
	datad => \reg_file[7][6]~q\,
	combout => \Mux25~28_combout\);

-- Location: FF_X39_Y26_N5
\reg_file[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][6]~q\);

-- Location: FF_X39_Y26_N19
\reg_file[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][6]~q\);

-- Location: LCCOMB_X39_Y26_N4
\Mux25~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~20_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[6][6]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][6]~q\,
	datad => \reg_file[6][6]~q\,
	combout => \Mux25~20_combout\);

-- Location: FF_X40_Y26_N17
\reg_file[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][6]~q\);

-- Location: FF_X40_Y26_N7
\reg_file[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][6]~q\);

-- Location: LCCOMB_X40_Y26_N16
\Mux25~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~21_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux25~20_combout\ & (\reg_file[14][6]~q\)) # (!\Mux25~20_combout\ & ((\reg_file[10][6]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux25~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux25~20_combout\,
	datac => \reg_file[14][6]~q\,
	datad => \reg_file[10][6]~q\,
	combout => \Mux25~21_combout\);

-- Location: FF_X42_Y25_N13
\reg_file[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][6]~q\);

-- Location: FF_X42_Y25_N15
\reg_file[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][6]~q\);

-- Location: FF_X43_Y25_N7
\reg_file[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][6]~q\);

-- Location: FF_X43_Y25_N21
\reg_file[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][6]~q\);

-- Location: LCCOMB_X43_Y25_N6
\Mux25~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[9][6]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[1][6]~q\,
	datad => \reg_file[9][6]~q\,
	combout => \Mux25~22_combout\);

-- Location: LCCOMB_X42_Y25_N14
\Mux25~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux25~22_combout\ & ((\reg_file[13][6]~q\))) # (!\Mux25~22_combout\ & (\reg_file[5][6]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux25~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[5][6]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[13][6]~q\,
	datad => \Mux25~22_combout\,
	combout => \Mux25~23_combout\);

-- Location: LCCOMB_X45_Y25_N0
\reg_file[8][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[8][6]~feeder_combout\ = \reg_write_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[6]~input_o\,
	combout => \reg_file[8][6]~feeder_combout\);

-- Location: FF_X45_Y25_N1
\reg_file[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[8][6]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][6]~q\);

-- Location: FF_X45_Y25_N27
\reg_file[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][6]~q\);

-- Location: FF_X44_Y25_N15
\reg_file[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][6]~q\);

-- Location: FF_X44_Y25_N29
\reg_file[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][6]~q\);

-- Location: LCCOMB_X44_Y25_N14
\Mux25~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~24_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[4][6]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[0][6]~q\,
	datad => \reg_file[4][6]~q\,
	combout => \Mux25~24_combout\);

-- Location: LCCOMB_X45_Y25_N26
\Mux25~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~25_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux25~24_combout\ & ((\reg_file[12][6]~q\))) # (!\Mux25~24_combout\ & (\reg_file[8][6]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux25~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[8][6]~q\,
	datac => \reg_file[12][6]~q\,
	datad => \Mux25~24_combout\,
	combout => \Mux25~25_combout\);

-- Location: LCCOMB_X40_Y28_N0
\Mux25~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~26_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\Mux25~23_combout\)) # (!\reg_read_addr[0]~input_o\ & ((\Mux25~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux25~23_combout\,
	datad => \Mux25~25_combout\,
	combout => \Mux25~26_combout\);

-- Location: LCCOMB_X40_Y28_N14
\Mux25~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~29_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux25~26_combout\ & (\Mux25~28_combout\)) # (!\Mux25~26_combout\ & ((\Mux25~21_combout\))))) # (!\reg_read_addr[1]~input_o\ & (((\Mux25~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~28_combout\,
	datab => \Mux25~21_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux25~26_combout\,
	combout => \Mux25~29_combout\);

-- Location: FF_X49_Y34_N3
\reg_file[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][6]~q\);

-- Location: FF_X49_Y34_N25
\reg_file[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][6]~q\);

-- Location: LCCOMB_X49_Y34_N2
\Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~17_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[27][6]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][6]~q\,
	datad => \reg_file[27][6]~q\,
	combout => \Mux25~17_combout\);

-- Location: FF_X50_Y34_N23
\reg_file[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][6]~q\);

-- Location: FF_X50_Y34_N29
\reg_file[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][6]~q\);

-- Location: LCCOMB_X50_Y34_N22
\Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~18_combout\ = (\Mux25~17_combout\ & (((\reg_file[31][6]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux25~17_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[23][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~17_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[31][6]~q\,
	datad => \reg_file[23][6]~q\,
	combout => \Mux25~18_combout\);

-- Location: LCCOMB_X45_Y26_N22
\reg_file[21][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[21][6]~feeder_combout\ = \reg_write_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[6]~input_o\,
	combout => \reg_file[21][6]~feeder_combout\);

-- Location: FF_X45_Y26_N23
\reg_file[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[21][6]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][6]~q\);

-- Location: FF_X46_Y29_N1
\reg_file[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][6]~q\);

-- Location: FF_X51_Y31_N11
\reg_file[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][6]~q\);

-- Location: FF_X40_Y31_N11
\reg_file[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][6]~q\);

-- Location: LCCOMB_X51_Y31_N10
\Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~10_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][6]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][6]~q\,
	datad => \reg_file[25][6]~q\,
	combout => \Mux25~10_combout\);

-- Location: LCCOMB_X46_Y29_N0
\Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~11_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux25~10_combout\ & ((\reg_file[29][6]~q\))) # (!\Mux25~10_combout\ & (\reg_file[21][6]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[21][6]~q\,
	datac => \reg_file[29][6]~q\,
	datad => \Mux25~10_combout\,
	combout => \Mux25~11_combout\);

-- Location: FF_X38_Y26_N9
\reg_file[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][6]~q\);

-- Location: FF_X38_Y26_N3
\reg_file[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][6]~q\);

-- Location: FF_X37_Y26_N7
\reg_file[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][6]~q\);

-- Location: FF_X37_Y26_N21
\reg_file[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][6]~q\);

-- Location: LCCOMB_X37_Y26_N6
\Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~12_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[22][6]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[18][6]~q\,
	datad => \reg_file[22][6]~q\,
	combout => \Mux25~12_combout\);

-- Location: LCCOMB_X38_Y26_N2
\Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~13_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux25~12_combout\ & ((\reg_file[30][6]~q\))) # (!\Mux25~12_combout\ & (\reg_file[26][6]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[26][6]~q\,
	datac => \reg_file[30][6]~q\,
	datad => \Mux25~12_combout\,
	combout => \Mux25~13_combout\);

-- Location: FF_X44_Y24_N5
\reg_file[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][6]~q\);

-- Location: FF_X44_Y28_N15
\reg_file[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][6]~q\);

-- Location: FF_X44_Y24_N23
\reg_file[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][6]~q\);

-- Location: FF_X44_Y26_N13
\reg_file[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][6]~q\);

-- Location: LCCOMB_X44_Y24_N22
\Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~14_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[20][6]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[16][6]~q\,
	datad => \reg_file[20][6]~q\,
	combout => \Mux25~14_combout\);

-- Location: LCCOMB_X44_Y28_N14
\Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~15_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux25~14_combout\ & ((\reg_file[28][6]~q\))) # (!\Mux25~14_combout\ & (\reg_file[24][6]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][6]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[28][6]~q\,
	datad => \Mux25~14_combout\,
	combout => \Mux25~15_combout\);

-- Location: LCCOMB_X40_Y28_N12
\Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~16_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\Mux25~13_combout\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & ((\Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux25~13_combout\,
	datad => \Mux25~15_combout\,
	combout => \Mux25~16_combout\);

-- Location: LCCOMB_X40_Y28_N6
\Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~19_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux25~16_combout\ & (\Mux25~18_combout\)) # (!\Mux25~16_combout\ & ((\Mux25~11_combout\))))) # (!\reg_read_addr[0]~input_o\ & (((\Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~18_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux25~11_combout\,
	datad => \Mux25~16_combout\,
	combout => \Mux25~19_combout\);

-- Location: LCCOMB_X40_Y28_N8
\Mux25~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~30_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\) # (\Mux25~19_combout\)))) # (!\reg_read_addr[4]~input_o\ & (\Mux25~29_combout\ & (!\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux25~29_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux25~19_combout\,
	combout => \Mux25~30_combout\);

-- Location: FF_X37_Y28_N13
\reg_file[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][6]~q\);

-- Location: FF_X37_Y28_N15
\reg_file[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][6]~q\);

-- Location: FF_X37_Y32_N17
\reg_file[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][6]~q\);

-- Location: FF_X37_Y31_N11
\reg_file[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][6]~q\);

-- Location: LCCOMB_X37_Y32_N16
\Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[41][6]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[40][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][6]~q\,
	datad => \reg_file[41][6]~q\,
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X37_Y28_N14
\Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux25~0_combout\ & ((\reg_file[43][6]~q\))) # (!\Mux25~0_combout\ & (\reg_file[42][6]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[42][6]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[43][6]~q\,
	datad => \Mux25~0_combout\,
	combout => \Mux25~1_combout\);

-- Location: LCCOMB_X40_Y27_N2
\reg_file[38][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][6]~feeder_combout\ = \reg_write_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[6]~input_o\,
	combout => \reg_file[38][6]~feeder_combout\);

-- Location: FF_X40_Y27_N3
\reg_file[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][6]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][6]~q\);

-- Location: FF_X51_Y26_N1
\reg_file[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][6]~q\);

-- Location: LCCOMB_X51_Y26_N0
\Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~2_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[38][6]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[36][6]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[38][6]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][6]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux25~2_combout\);

-- Location: FF_X52_Y27_N11
\reg_file[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][6]~q\);

-- Location: FF_X52_Y27_N17
\reg_file[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][6]~q\);

-- Location: LCCOMB_X52_Y27_N10
\Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~3_combout\ = (\Mux25~2_combout\ & (((\reg_file[39][6]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux25~2_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~2_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][6]~q\,
	datad => \reg_file[37][6]~q\,
	combout => \Mux25~3_combout\);

-- Location: FF_X46_Y26_N7
\reg_file[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][6]~q\);

-- Location: FF_X46_Y26_N9
\reg_file[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][6]~q\);

-- Location: FF_X47_Y26_N5
\reg_file[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][6]~q\);

-- Location: FF_X47_Y26_N3
\reg_file[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][6]~q\);

-- Location: LCCOMB_X47_Y26_N4
\Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~4_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[33][6]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[32][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][6]~q\,
	datad => \reg_file[33][6]~q\,
	combout => \Mux25~4_combout\);

-- Location: LCCOMB_X46_Y26_N8
\Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~5_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux25~4_combout\ & ((\reg_file[35][6]~q\))) # (!\Mux25~4_combout\ & (\reg_file[34][6]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[34][6]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[35][6]~q\,
	datad => \Mux25~4_combout\,
	combout => \Mux25~5_combout\);

-- Location: LCCOMB_X40_Y28_N16
\Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~6_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\Mux25~3_combout\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & ((\Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux25~3_combout\,
	datad => \Mux25~5_combout\,
	combout => \Mux25~6_combout\);

-- Location: FF_X37_Y27_N31
\reg_file[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][6]~q\);

-- Location: LCCOMB_X37_Y27_N20
\reg_file[46][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[46][6]~feeder_combout\ = \reg_write_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[6]~input_o\,
	combout => \reg_file[46][6]~feeder_combout\);

-- Location: FF_X37_Y27_N21
\reg_file[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[46][6]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][6]~q\);

-- Location: LCCOMB_X37_Y27_N30
\Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~7_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][6]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][6]~q\,
	datad => \reg_file[46][6]~q\,
	combout => \Mux25~7_combout\);

-- Location: FF_X41_Y32_N21
\reg_file[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[6]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][6]~q\);

-- Location: LCCOMB_X41_Y32_N2
\reg_file[45][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[45][6]~feeder_combout\ = \reg_write_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[6]~input_o\,
	combout => \reg_file[45][6]~feeder_combout\);

-- Location: FF_X41_Y32_N3
\reg_file[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[45][6]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][6]~q\);

-- Location: LCCOMB_X41_Y32_N20
\Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~8_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux25~7_combout\ & (\reg_file[47][6]~q\)) # (!\Mux25~7_combout\ & ((\reg_file[45][6]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux25~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux25~7_combout\,
	datac => \reg_file[47][6]~q\,
	datad => \reg_file[45][6]~q\,
	combout => \Mux25~8_combout\);

-- Location: LCCOMB_X40_Y28_N18
\Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~9_combout\ = (\Mux25~6_combout\ & (((\Mux25~8_combout\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux25~6_combout\ & (\Mux25~1_combout\ & (\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~1_combout\,
	datab => \Mux25~6_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux25~8_combout\,
	combout => \Mux25~9_combout\);

-- Location: LCCOMB_X40_Y28_N22
\Mux25~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux25~41_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux25~30_combout\ & (\Mux25~40_combout\)) # (!\Mux25~30_combout\ & ((\Mux25~9_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux25~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux25~40_combout\,
	datac => \Mux25~30_combout\,
	datad => \Mux25~9_combout\,
	combout => \Mux25~41_combout\);

-- Location: IOIBUF_X78_Y24_N8
\reg_write_data[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(7),
	o => \reg_write_data[7]~input_o\);

-- Location: FF_X39_Y29_N23
\reg_file[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][7]~q\);

-- Location: FF_X39_Y29_N9
\reg_file[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][7]~q\);

-- Location: LCCOMB_X39_Y29_N8
\Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~7_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[46][7]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[14][7]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[46][7]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][7]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux24~7_combout\);

-- Location: FF_X40_Y29_N15
\reg_file[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][7]~q\);

-- Location: LCCOMB_X40_Y29_N20
\reg_file[30][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[30][7]~feeder_combout\ = \reg_write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[7]~input_o\,
	combout => \reg_file[30][7]~feeder_combout\);

-- Location: FF_X40_Y29_N21
\reg_file[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[30][7]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][7]~q\);

-- Location: LCCOMB_X40_Y29_N14
\Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~8_combout\ = (\Mux24~7_combout\ & (((\reg_file[62][7]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux24~7_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[30][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~7_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[62][7]~q\,
	datad => \reg_file[30][7]~q\,
	combout => \Mux24~8_combout\);

-- Location: LCCOMB_X40_Y32_N12
\reg_file[38][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][7]~feeder_combout\ = \reg_write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[7]~input_o\,
	combout => \reg_file[38][7]~feeder_combout\);

-- Location: FF_X40_Y32_N13
\reg_file[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][7]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][7]~q\);

-- Location: FF_X40_Y32_N15
\reg_file[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][7]~q\);

-- Location: LCCOMB_X40_Y32_N14
\Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[38][7]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[6][7]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[38][7]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[6][7]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux24~0_combout\);

-- Location: FF_X39_Y32_N7
\reg_file[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][7]~q\);

-- Location: FF_X39_Y32_N21
\reg_file[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][7]~q\);

-- Location: LCCOMB_X39_Y32_N6
\Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux24~0_combout\ & (\reg_file[54][7]~q\)) # (!\Mux24~0_combout\ & ((\reg_file[22][7]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux24~0_combout\,
	datac => \reg_file[54][7]~q\,
	datad => \reg_file[22][7]~q\,
	combout => \Mux24~1_combout\);

-- Location: FF_X39_Y27_N3
\reg_file[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][7]~q\);

-- Location: FF_X39_Y27_N17
\reg_file[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][7]~q\);

-- Location: LCCOMB_X39_Y27_N2
\Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~4_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[18][7]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[2][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][7]~q\,
	datad => \reg_file[18][7]~q\,
	combout => \Mux24~4_combout\);

-- Location: FF_X39_Y31_N11
\reg_file[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][7]~q\);

-- Location: LCCOMB_X39_Y31_N24
\reg_file[34][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[34][7]~feeder_combout\ = \reg_write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[7]~input_o\,
	combout => \reg_file[34][7]~feeder_combout\);

-- Location: FF_X39_Y31_N25
\reg_file[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[34][7]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][7]~q\);

-- Location: LCCOMB_X39_Y31_N10
\Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~5_combout\ = (\Mux24~4_combout\ & (((\reg_file[50][7]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux24~4_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[34][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~4_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[50][7]~q\,
	datad => \reg_file[34][7]~q\,
	combout => \Mux24~5_combout\);

-- Location: FF_X38_Y28_N23
\reg_file[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][7]~q\);

-- Location: FF_X38_Y28_N13
\reg_file[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][7]~q\);

-- Location: LCCOMB_X38_Y28_N22
\Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~2_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[26][7]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[10][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[10][7]~q\,
	datad => \reg_file[26][7]~q\,
	combout => \Mux24~2_combout\);

-- Location: FF_X39_Y28_N25
\reg_file[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][7]~q\);

-- Location: FF_X39_Y30_N23
\reg_file[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][7]~q\);

-- Location: LCCOMB_X39_Y28_N24
\Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~3_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux24~2_combout\ & (\reg_file[58][7]~q\)) # (!\Mux24~2_combout\ & ((\reg_file[42][7]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux24~2_combout\,
	datac => \reg_file[58][7]~q\,
	datad => \reg_file[42][7]~q\,
	combout => \Mux24~3_combout\);

-- Location: LCCOMB_X42_Y27_N6
\Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~6_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\Mux24~3_combout\))) # (!\reg_read_addr[3]~input_o\ & (\Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux24~5_combout\,
	datad => \Mux24~3_combout\,
	combout => \Mux24~6_combout\);

-- Location: LCCOMB_X42_Y27_N16
\Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~9_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux24~6_combout\ & (\Mux24~8_combout\)) # (!\Mux24~6_combout\ & ((\Mux24~1_combout\))))) # (!\reg_read_addr[2]~input_o\ & (((\Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux24~8_combout\,
	datac => \Mux24~1_combout\,
	datad => \Mux24~6_combout\,
	combout => \Mux24~9_combout\);

-- Location: FF_X43_Y27_N11
\reg_file[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][7]~q\);

-- Location: FF_X43_Y27_N29
\reg_file[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][7]~q\);

-- Location: FF_X42_Y27_N27
\reg_file[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][7]~q\);

-- Location: FF_X42_Y27_N29
\reg_file[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][7]~q\);

-- Location: LCCOMB_X42_Y27_N28
\Mux24~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~38_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[59][7]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[51][7]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][7]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][7]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux24~38_combout\);

-- Location: LCCOMB_X43_Y27_N28
\Mux24~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~39_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux24~38_combout\ & ((\reg_file[63][7]~q\))) # (!\Mux24~38_combout\ & (\reg_file[55][7]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux24~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[55][7]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][7]~q\,
	datad => \Mux24~38_combout\,
	combout => \Mux24~39_combout\);

-- Location: FF_X47_Y33_N19
\reg_file[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][7]~q\);

-- Location: FF_X46_Y33_N7
\reg_file[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][7]~q\);

-- Location: LCCOMB_X51_Y33_N14
\reg_file[39][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[39][7]~feeder_combout\ = \reg_write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[7]~input_o\,
	combout => \reg_file[39][7]~feeder_combout\);

-- Location: FF_X51_Y33_N15
\reg_file[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[39][7]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][7]~q\);

-- Location: FF_X47_Y33_N5
\reg_file[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][7]~q\);

-- Location: LCCOMB_X47_Y33_N4
\Mux24~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~31_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[39][7]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[35][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[39][7]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[35][7]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux24~31_combout\);

-- Location: LCCOMB_X46_Y33_N6
\Mux24~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~32_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux24~31_combout\ & ((\reg_file[47][7]~q\))) # (!\Mux24~31_combout\ & (\reg_file[43][7]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux24~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[43][7]~q\,
	datac => \reg_file[47][7]~q\,
	datad => \Mux24~31_combout\,
	combout => \Mux24~32_combout\);

-- Location: FF_X49_Y34_N7
\reg_file[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][7]~q\);

-- Location: FF_X49_Y34_N29
\reg_file[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][7]~q\);

-- Location: LCCOMB_X49_Y34_N6
\Mux24~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~33_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[27][7]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][7]~q\,
	datad => \reg_file[27][7]~q\,
	combout => \Mux24~33_combout\);

-- Location: FF_X50_Y34_N11
\reg_file[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][7]~q\);

-- Location: FF_X50_Y34_N25
\reg_file[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][7]~q\);

-- Location: LCCOMB_X50_Y34_N10
\Mux24~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~34_combout\ = (\Mux24~33_combout\ & (((\reg_file[31][7]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux24~33_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[23][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~33_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[31][7]~q\,
	datad => \reg_file[23][7]~q\,
	combout => \Mux24~34_combout\);

-- Location: LCCOMB_X49_Y32_N12
\reg_file[11][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[11][7]~feeder_combout\ = \reg_write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[7]~input_o\,
	combout => \reg_file[11][7]~feeder_combout\);

-- Location: FF_X49_Y32_N13
\reg_file[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[11][7]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][7]~q\);

-- Location: FF_X49_Y32_N15
\reg_file[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][7]~q\);

-- Location: LCCOMB_X50_Y32_N8
\reg_file[7][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[7][7]~feeder_combout\ = \reg_write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[7]~input_o\,
	combout => \reg_file[7][7]~feeder_combout\);

-- Location: FF_X50_Y32_N9
\reg_file[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[7][7]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][7]~q\);

-- Location: FF_X50_Y32_N19
\reg_file[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][7]~q\);

-- Location: LCCOMB_X50_Y32_N18
\Mux24~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[7][7]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[3][7]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[7][7]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[3][7]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux24~35_combout\);

-- Location: LCCOMB_X49_Y32_N14
\Mux24~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~36_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux24~35_combout\ & ((\reg_file[15][7]~q\))) # (!\Mux24~35_combout\ & (\reg_file[11][7]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux24~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[11][7]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[15][7]~q\,
	datad => \Mux24~35_combout\,
	combout => \Mux24~36_combout\);

-- Location: LCCOMB_X50_Y34_N12
\Mux24~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~37_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux24~34_combout\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((!\reg_read_addr[5]~input_o\ & \Mux24~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~34_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux24~36_combout\,
	combout => \Mux24~37_combout\);

-- Location: LCCOMB_X47_Y27_N4
\Mux24~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~40_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux24~37_combout\ & (\Mux24~39_combout\)) # (!\Mux24~37_combout\ & ((\Mux24~32_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux24~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~39_combout\,
	datab => \Mux24~32_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux24~37_combout\,
	combout => \Mux24~40_combout\);

-- Location: FF_X44_Y30_N23
\reg_file[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][7]~q\);

-- Location: LCCOMB_X44_Y30_N20
\reg_file[45][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[45][7]~feeder_combout\ = \reg_write_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[7]~input_o\,
	combout => \reg_file[45][7]~feeder_combout\);

-- Location: FF_X44_Y30_N21
\reg_file[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[45][7]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][7]~q\);

-- Location: LCCOMB_X44_Y30_N22
\Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~17_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[45][7]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[13][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[13][7]~q\,
	datad => \reg_file[45][7]~q\,
	combout => \Mux24~17_combout\);

-- Location: FF_X43_Y30_N1
\reg_file[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][7]~q\);

-- Location: FF_X43_Y30_N7
\reg_file[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][7]~q\);

-- Location: LCCOMB_X43_Y30_N0
\Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~18_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux24~17_combout\ & (\reg_file[61][7]~q\)) # (!\Mux24~17_combout\ & ((\reg_file[29][7]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux24~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux24~17_combout\,
	datac => \reg_file[61][7]~q\,
	datad => \reg_file[29][7]~q\,
	combout => \Mux24~18_combout\);

-- Location: FF_X36_Y31_N9
\reg_file[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][7]~q\);

-- Location: FF_X41_Y31_N15
\reg_file[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][7]~q\);

-- Location: FF_X37_Y30_N7
\reg_file[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][7]~q\);

-- Location: FF_X37_Y30_N21
\reg_file[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][7]~q\);

-- Location: LCCOMB_X37_Y30_N6
\Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~10_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][7]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][7]~q\,
	datad => \reg_file[25][7]~q\,
	combout => \Mux24~10_combout\);

-- Location: LCCOMB_X41_Y31_N14
\Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~11_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux24~10_combout\ & ((\reg_file[57][7]~q\))) # (!\Mux24~10_combout\ & (\reg_file[41][7]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][7]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[57][7]~q\,
	datad => \Mux24~10_combout\,
	combout => \Mux24~11_combout\);

-- Location: FF_X51_Y27_N7
\reg_file[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][7]~q\);

-- Location: FF_X51_Y27_N1
\reg_file[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][7]~q\);

-- Location: LCCOMB_X51_Y27_N0
\Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~14_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_file[17][7]~q\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((\reg_file[1][7]~q\ & !\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[17][7]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[1][7]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux24~14_combout\);

-- Location: FF_X47_Y27_N19
\reg_file[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][7]~q\);

-- Location: FF_X47_Y27_N1
\reg_file[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][7]~q\);

-- Location: LCCOMB_X47_Y27_N18
\Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~15_combout\ = (\Mux24~14_combout\ & (((\reg_file[49][7]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux24~14_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[33][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~14_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[49][7]~q\,
	datad => \reg_file[33][7]~q\,
	combout => \Mux24~15_combout\);

-- Location: FF_X46_Y25_N13
\reg_file[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][7]~q\);

-- Location: FF_X46_Y25_N23
\reg_file[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][7]~q\);

-- Location: FF_X50_Y26_N29
\reg_file[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][7]~q\);

-- Location: FF_X50_Y26_N19
\reg_file[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][7]~q\);

-- Location: LCCOMB_X50_Y26_N28
\Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~12_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[37][7]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[5][7]~q\,
	datad => \reg_file[37][7]~q\,
	combout => \Mux24~12_combout\);

-- Location: LCCOMB_X46_Y25_N22
\Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~13_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux24~12_combout\ & ((\reg_file[53][7]~q\))) # (!\Mux24~12_combout\ & (\reg_file[21][7]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[21][7]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[53][7]~q\,
	datad => \Mux24~12_combout\,
	combout => \Mux24~13_combout\);

-- Location: LCCOMB_X47_Y27_N12
\Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~16_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\) # (\Mux24~13_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux24~15_combout\ & (!\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux24~15_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux24~13_combout\,
	combout => \Mux24~16_combout\);

-- Location: LCCOMB_X47_Y27_N22
\Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~19_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux24~16_combout\ & (\Mux24~18_combout\)) # (!\Mux24~16_combout\ & ((\Mux24~11_combout\))))) # (!\reg_read_addr[3]~input_o\ & (((\Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~18_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux24~11_combout\,
	datad => \Mux24~16_combout\,
	combout => \Mux24~19_combout\);

-- Location: FF_X43_Y34_N27
\reg_file[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][7]~q\);

-- Location: FF_X43_Y34_N1
\reg_file[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][7]~q\);

-- Location: LCCOMB_X43_Y34_N26
\Mux24~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~24_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[16][7]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[0][7]~q\,
	datad => \reg_file[16][7]~q\,
	combout => \Mux24~24_combout\);

-- Location: FF_X42_Y34_N25
\reg_file[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][7]~q\);

-- Location: FF_X42_Y34_N19
\reg_file[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][7]~q\);

-- Location: LCCOMB_X42_Y34_N18
\Mux24~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~25_combout\ = (\Mux24~24_combout\ & (((\reg_file[48][7]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux24~24_combout\ & (\reg_file[32][7]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~24_combout\,
	datab => \reg_file[32][7]~q\,
	datac => \reg_file[48][7]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux24~25_combout\);

-- Location: FF_X40_Y34_N3
\reg_file[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][7]~q\);

-- Location: FF_X40_Y34_N1
\reg_file[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][7]~q\);

-- Location: LCCOMB_X40_Y34_N2
\Mux24~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~22_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[24][7]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[8][7]~q\,
	datad => \reg_file[24][7]~q\,
	combout => \Mux24~22_combout\);

-- Location: FF_X46_Y34_N5
\reg_file[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][7]~q\);

-- Location: FF_X46_Y34_N23
\reg_file[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][7]~q\);

-- Location: LCCOMB_X46_Y34_N22
\Mux24~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~23_combout\ = (\Mux24~22_combout\ & (((\reg_file[56][7]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux24~22_combout\ & (\reg_file[40][7]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~22_combout\,
	datab => \reg_file[40][7]~q\,
	datac => \reg_file[56][7]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux24~23_combout\);

-- Location: LCCOMB_X46_Y34_N8
\Mux24~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~26_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\Mux24~23_combout\))) # (!\reg_read_addr[3]~input_o\ & (\Mux24~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux24~25_combout\,
	datac => \Mux24~23_combout\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux24~26_combout\);

-- Location: FF_X49_Y31_N15
\reg_file[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][7]~q\);

-- Location: FF_X49_Y31_N1
\reg_file[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][7]~q\);

-- Location: FF_X51_Y26_N5
\reg_file[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][7]~q\);

-- Location: FF_X51_Y26_N3
\reg_file[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][7]~q\);

-- Location: LCCOMB_X51_Y26_N4
\Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~20_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[36][7]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[4][7]~q\,
	datad => \reg_file[36][7]~q\,
	combout => \Mux24~20_combout\);

-- Location: LCCOMB_X49_Y31_N0
\Mux24~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~21_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux24~20_combout\ & ((\reg_file[52][7]~q\))) # (!\Mux24~20_combout\ & (\reg_file[20][7]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux24~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[20][7]~q\,
	datac => \reg_file[52][7]~q\,
	datad => \Mux24~20_combout\,
	combout => \Mux24~21_combout\);

-- Location: FF_X45_Y36_N7
\reg_file[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][7]~q\);

-- Location: FF_X45_Y36_N9
\reg_file[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][7]~q\);

-- Location: FF_X46_Y36_N3
\reg_file[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][7]~q\);

-- Location: FF_X46_Y36_N17
\reg_file[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[7]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][7]~q\);

-- Location: LCCOMB_X46_Y36_N2
\Mux24~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~27_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[44][7]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][7]~q\,
	datad => \reg_file[44][7]~q\,
	combout => \Mux24~27_combout\);

-- Location: LCCOMB_X45_Y36_N8
\Mux24~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~28_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux24~27_combout\ & ((\reg_file[60][7]~q\))) # (!\Mux24~27_combout\ & (\reg_file[28][7]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux24~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[28][7]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[60][7]~q\,
	datad => \Mux24~27_combout\,
	combout => \Mux24~28_combout\);

-- Location: LCCOMB_X47_Y27_N16
\Mux24~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux24~26_combout\ & ((\Mux24~28_combout\))) # (!\Mux24~26_combout\ & (\Mux24~21_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux24~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux24~26_combout\,
	datac => \Mux24~21_combout\,
	datad => \Mux24~28_combout\,
	combout => \Mux24~29_combout\);

-- Location: LCCOMB_X47_Y27_N2
\Mux24~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~30_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\Mux24~19_combout\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & ((\Mux24~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux24~19_combout\,
	datad => \Mux24~29_combout\,
	combout => \Mux24~30_combout\);

-- Location: LCCOMB_X47_Y27_N14
\Mux24~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux24~41_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux24~30_combout\ & ((\Mux24~40_combout\))) # (!\Mux24~30_combout\ & (\Mux24~9_combout\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux24~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~9_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux24~40_combout\,
	datad => \Mux24~30_combout\,
	combout => \Mux24~41_combout\);

-- Location: IOIBUF_X34_Y39_N29
\reg_write_data[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(8),
	o => \reg_write_data[8]~input_o\);

-- Location: FF_X46_Y35_N23
\reg_file[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][8]~q\);

-- Location: LCCOMB_X45_Y36_N18
\reg_file[28][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[28][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[28][8]~feeder_combout\);

-- Location: FF_X45_Y36_N19
\reg_file[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[28][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][8]~q\);

-- Location: LCCOMB_X46_Y35_N22
\Mux23~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~35_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[28][8]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[12][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][8]~q\,
	datad => \reg_file[28][8]~q\,
	combout => \Mux23~35_combout\);

-- Location: FF_X46_Y35_N17
\reg_file[60][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][8]~q\);

-- Location: LCCOMB_X47_Y36_N26
\reg_file[44][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[44][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[44][8]~feeder_combout\);

-- Location: FF_X47_Y36_N27
\reg_file[44][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[44][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][8]~q\);

-- Location: LCCOMB_X46_Y35_N16
\Mux23~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~36_combout\ = (\Mux23~35_combout\ & (((\reg_file[60][8]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux23~35_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[44][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~35_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[60][8]~q\,
	datad => \reg_file[44][8]~q\,
	combout => \Mux23~36_combout\);

-- Location: FF_X39_Y29_N13
\reg_file[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][8]~q\);

-- Location: FF_X40_Y29_N17
\reg_file[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][8]~q\);

-- Location: LCCOMB_X39_Y29_N12
\Mux23~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~33_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[30][8]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[14][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][8]~q\,
	datad => \reg_file[30][8]~q\,
	combout => \Mux23~33_combout\);

-- Location: FF_X40_Y29_N19
\reg_file[62][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][8]~q\);

-- Location: FF_X39_Y29_N19
\reg_file[46][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][8]~q\);

-- Location: LCCOMB_X40_Y29_N18
\Mux23~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~34_combout\ = (\Mux23~33_combout\ & (((\reg_file[62][8]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux23~33_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[46][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~33_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[62][8]~q\,
	datad => \reg_file[46][8]~q\,
	combout => \Mux23~34_combout\);

-- Location: LCCOMB_X37_Y34_N0
\Mux23~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~37_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\) # (\Mux23~34_combout\)))) # (!\reg_read_addr[1]~input_o\ & (\Mux23~36_combout\ & (!\reg_read_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux23~36_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux23~34_combout\,
	combout => \Mux23~37_combout\);

-- Location: FF_X46_Y29_N13
\reg_file[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][8]~q\);

-- Location: FF_X46_Y29_N23
\reg_file[61][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][8]~q\);

-- Location: FF_X47_Y29_N11
\reg_file[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][8]~q\);

-- Location: FF_X47_Y29_N25
\reg_file[45][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][8]~q\);

-- Location: LCCOMB_X47_Y29_N10
\Mux23~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~31_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][8]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][8]~q\,
	datad => \reg_file[45][8]~q\,
	combout => \Mux23~31_combout\);

-- Location: LCCOMB_X46_Y29_N22
\Mux23~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~32_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux23~31_combout\ & ((\reg_file[61][8]~q\))) # (!\Mux23~31_combout\ & (\reg_file[29][8]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux23~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[29][8]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[61][8]~q\,
	datad => \Mux23~31_combout\,
	combout => \Mux23~32_combout\);

-- Location: LCCOMB_X50_Y34_N14
\reg_file[31][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[31][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[31][8]~feeder_combout\);

-- Location: FF_X50_Y34_N15
\reg_file[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[31][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][8]~q\);

-- Location: FF_X44_Y31_N3
\reg_file[47][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][8]~q\);

-- Location: FF_X45_Y31_N19
\reg_file[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][8]~q\);

-- Location: LCCOMB_X45_Y31_N18
\Mux23~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~38_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[47][8]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[15][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[47][8]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[15][8]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux23~38_combout\);

-- Location: FF_X44_Y31_N21
\reg_file[63][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][8]~q\);

-- Location: LCCOMB_X44_Y31_N20
\Mux23~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~39_combout\ = (\Mux23~38_combout\ & (((\reg_file[63][8]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux23~38_combout\ & (\reg_file[31][8]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[31][8]~q\,
	datab => \Mux23~38_combout\,
	datac => \reg_file[63][8]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux23~39_combout\);

-- Location: LCCOMB_X46_Y35_N2
\Mux23~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~40_combout\ = (\Mux23~37_combout\ & (((\Mux23~39_combout\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux23~37_combout\ & (\reg_read_addr[0]~input_o\ & (\Mux23~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~37_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux23~32_combout\,
	datad => \Mux23~39_combout\,
	combout => \Mux23~40_combout\);

-- Location: LCCOMB_X38_Y29_N10
\reg_file[58][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[58][8]~feeder_combout\);

-- Location: FF_X38_Y29_N11
\reg_file[58][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][8]~q\);

-- Location: FF_X38_Y35_N13
\reg_file[59][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][8]~q\);

-- Location: FF_X38_Y31_N17
\reg_file[56][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][8]~q\);

-- Location: LCCOMB_X41_Y31_N0
\reg_file[57][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[57][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[57][8]~feeder_combout\);

-- Location: FF_X41_Y31_N1
\reg_file[57][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[57][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][8]~q\);

-- Location: LCCOMB_X38_Y31_N16
\Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~7_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[57][8]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[56][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[56][8]~q\,
	datad => \reg_file[57][8]~q\,
	combout => \Mux23~7_combout\);

-- Location: LCCOMB_X38_Y35_N12
\Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~8_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux23~7_combout\ & ((\reg_file[59][8]~q\))) # (!\Mux23~7_combout\ & (\reg_file[58][8]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[58][8]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[59][8]~q\,
	datad => \Mux23~7_combout\,
	combout => \Mux23~8_combout\);

-- Location: FF_X40_Y34_N13
\reg_file[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][8]~q\);

-- Location: FF_X40_Y31_N5
\reg_file[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][8]~q\);

-- Location: LCCOMB_X40_Y34_N12
\Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][8]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][8]~q\,
	datad => \reg_file[25][8]~q\,
	combout => \Mux23~0_combout\);

-- Location: FF_X49_Y36_N9
\reg_file[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][8]~q\);

-- Location: LCCOMB_X41_Y36_N18
\reg_file[26][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[26][8]~feeder_combout\);

-- Location: FF_X41_Y36_N19
\reg_file[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][8]~q\);

-- Location: LCCOMB_X49_Y36_N8
\Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = (\Mux23~0_combout\ & (((\reg_file[27][8]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux23~0_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[26][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~0_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[27][8]~q\,
	datad => \reg_file[26][8]~q\,
	combout => \Mux23~1_combout\);

-- Location: LCCOMB_X36_Y31_N10
\reg_file[41][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[41][8]~feeder_combout\);

-- Location: FF_X36_Y31_N11
\reg_file[41][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][8]~q\);

-- Location: FF_X38_Y32_N17
\reg_file[43][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][8]~q\);

-- Location: FF_X38_Y31_N23
\reg_file[40][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][8]~q\);

-- Location: LCCOMB_X38_Y29_N16
\reg_file[42][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[42][8]~feeder_combout\);

-- Location: FF_X38_Y29_N17
\reg_file[42][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][8]~q\);

-- Location: LCCOMB_X38_Y31_N22
\Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~2_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[42][8]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[40][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[40][8]~q\,
	datad => \reg_file[42][8]~q\,
	combout => \Mux23~2_combout\);

-- Location: LCCOMB_X38_Y32_N16
\Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~3_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux23~2_combout\ & ((\reg_file[43][8]~q\))) # (!\Mux23~2_combout\ & (\reg_file[41][8]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[41][8]~q\,
	datac => \reg_file[43][8]~q\,
	datad => \Mux23~2_combout\,
	combout => \Mux23~3_combout\);

-- Location: FF_X52_Y28_N7
\reg_file[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][8]~q\);

-- Location: FF_X52_Y28_N13
\reg_file[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][8]~q\);

-- Location: LCCOMB_X52_Y28_N6
\Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~4_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[10][8]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[8][8]~q\,
	datad => \reg_file[10][8]~q\,
	combout => \Mux23~4_combout\);

-- Location: FF_X51_Y32_N25
\reg_file[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][8]~q\);

-- Location: FF_X51_Y32_N3
\reg_file[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][8]~q\);

-- Location: LCCOMB_X51_Y32_N2
\Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~5_combout\ = (\Mux23~4_combout\ & (((\reg_file[11][8]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux23~4_combout\ & (\reg_file[9][8]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~4_combout\,
	datab => \reg_file[9][8]~q\,
	datac => \reg_file[11][8]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux23~5_combout\);

-- Location: LCCOMB_X46_Y35_N12
\Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~6_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\Mux23~3_combout\)) # (!\reg_read_addr[5]~input_o\ & ((\Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux23~3_combout\,
	datad => \Mux23~5_combout\,
	combout => \Mux23~6_combout\);

-- Location: LCCOMB_X46_Y35_N14
\Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~9_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux23~6_combout\ & (\Mux23~8_combout\)) # (!\Mux23~6_combout\ & ((\Mux23~1_combout\))))) # (!\reg_read_addr[4]~input_o\ & (((\Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux23~8_combout\,
	datac => \Mux23~1_combout\,
	datad => \Mux23~6_combout\,
	combout => \Mux23~9_combout\);

-- Location: FF_X40_Y27_N29
\reg_file[38][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][8]~q\);

-- Location: FF_X51_Y26_N31
\reg_file[36][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][8]~q\);

-- Location: LCCOMB_X51_Y26_N30
\Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~10_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[38][8]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[36][8]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[38][8]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][8]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux23~10_combout\);

-- Location: FF_X44_Y27_N3
\reg_file[39][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][8]~q\);

-- Location: FF_X52_Y27_N21
\reg_file[37][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][8]~q\);

-- Location: LCCOMB_X44_Y27_N2
\Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~11_combout\ = (\Mux23~10_combout\ & (((\reg_file[39][8]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux23~10_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~10_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][8]~q\,
	datad => \reg_file[37][8]~q\,
	combout => \Mux23~11_combout\);

-- Location: LCCOMB_X45_Y29_N6
\reg_file[54][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[54][8]~feeder_combout\);

-- Location: FF_X45_Y29_N7
\reg_file[54][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][8]~q\);

-- Location: FF_X44_Y26_N19
\reg_file[52][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][8]~q\);

-- Location: LCCOMB_X45_Y26_N2
\reg_file[53][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[53][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[53][8]~feeder_combout\);

-- Location: FF_X45_Y26_N3
\reg_file[53][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[53][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][8]~q\);

-- Location: LCCOMB_X44_Y26_N18
\Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~17_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[53][8]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[52][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][8]~q\,
	datad => \reg_file[53][8]~q\,
	combout => \Mux23~17_combout\);

-- Location: FF_X44_Y27_N21
\reg_file[55][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][8]~q\);

-- Location: LCCOMB_X44_Y27_N20
\Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~18_combout\ = (\Mux23~17_combout\ & (((\reg_file[55][8]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux23~17_combout\ & (\reg_file[54][8]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[54][8]~q\,
	datab => \Mux23~17_combout\,
	datac => \reg_file[55][8]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux23~18_combout\);

-- Location: LCCOMB_X44_Y33_N16
\reg_file[22][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[22][8]~feeder_combout\);

-- Location: FF_X44_Y33_N17
\reg_file[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][8]~q\);

-- Location: FF_X47_Y30_N5
\reg_file[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][8]~q\);

-- Location: FF_X44_Y26_N25
\reg_file[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][8]~q\);

-- Location: LCCOMB_X52_Y26_N26
\reg_file[21][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[21][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[21][8]~feeder_combout\);

-- Location: FF_X52_Y26_N27
\reg_file[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[21][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][8]~q\);

-- Location: LCCOMB_X44_Y26_N24
\Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~12_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[21][8]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[20][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[20][8]~q\,
	datad => \reg_file[21][8]~q\,
	combout => \Mux23~12_combout\);

-- Location: LCCOMB_X47_Y30_N4
\Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~13_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux23~12_combout\ & ((\reg_file[23][8]~q\))) # (!\Mux23~12_combout\ & (\reg_file[22][8]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[22][8]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[23][8]~q\,
	datad => \Mux23~12_combout\,
	combout => \Mux23~13_combout\);

-- Location: FF_X51_Y28_N9
\reg_file[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][8]~q\);

-- Location: FF_X50_Y29_N25
\reg_file[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][8]~q\);

-- Location: FF_X51_Y29_N25
\reg_file[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][8]~q\);

-- Location: FF_X51_Y29_N7
\reg_file[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][8]~q\);

-- Location: LCCOMB_X51_Y29_N24
\Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~14_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[6][8]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][8]~q\,
	datad => \reg_file[6][8]~q\,
	combout => \Mux23~14_combout\);

-- Location: LCCOMB_X50_Y29_N24
\Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~15_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux23~14_combout\ & ((\reg_file[7][8]~q\))) # (!\Mux23~14_combout\ & (\reg_file[5][8]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[5][8]~q\,
	datac => \reg_file[7][8]~q\,
	datad => \Mux23~14_combout\,
	combout => \Mux23~15_combout\);

-- Location: LCCOMB_X47_Y32_N16
\Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~16_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\Mux23~13_combout\)) # (!\reg_read_addr[4]~input_o\ & ((\Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~13_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux23~15_combout\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux23~16_combout\);

-- Location: LCCOMB_X46_Y35_N24
\Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~19_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux23~16_combout\ & ((\Mux23~18_combout\))) # (!\Mux23~16_combout\ & (\Mux23~11_combout\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~11_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux23~18_combout\,
	datad => \Mux23~16_combout\,
	combout => \Mux23~19_combout\);

-- Location: FF_X52_Y32_N7
\reg_file[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][8]~q\);

-- Location: LCCOMB_X52_Y32_N12
\reg_file[2][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[2][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[2][8]~feeder_combout\);

-- Location: FF_X52_Y32_N13
\reg_file[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[2][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][8]~q\);

-- Location: LCCOMB_X52_Y32_N6
\Mux23~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~24_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[2][8]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[0][8]~q\,
	datad => \reg_file[2][8]~q\,
	combout => \Mux23~24_combout\);

-- Location: FF_X52_Y33_N31
\reg_file[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][8]~q\);

-- Location: FF_X52_Y33_N21
\reg_file[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][8]~q\);

-- Location: LCCOMB_X52_Y33_N30
\Mux23~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux23~24_combout\ & (\reg_file[3][8]~q\)) # (!\Mux23~24_combout\ & ((\reg_file[1][8]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux23~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux23~24_combout\,
	datac => \reg_file[3][8]~q\,
	datad => \reg_file[1][8]~q\,
	combout => \Mux23~25_combout\);

-- Location: FF_X47_Y26_N23
\reg_file[32][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][8]~q\);

-- Location: FF_X50_Y33_N1
\reg_file[34][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][8]~q\);

-- Location: LCCOMB_X47_Y26_N22
\Mux23~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~22_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[34][8]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[32][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][8]~q\,
	datad => \reg_file[34][8]~q\,
	combout => \Mux23~22_combout\);

-- Location: FF_X45_Y33_N19
\reg_file[33][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][8]~q\);

-- Location: FF_X46_Y26_N11
\reg_file[35][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][8]~q\);

-- Location: LCCOMB_X46_Y26_N10
\Mux23~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~23_combout\ = (\Mux23~22_combout\ & (((\reg_file[35][8]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux23~22_combout\ & (\reg_file[33][8]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~22_combout\,
	datab => \reg_file[33][8]~q\,
	datac => \reg_file[35][8]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux23~23_combout\);

-- Location: LCCOMB_X46_Y31_N12
\Mux23~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~26_combout\ = (\reg_read_addr[5]~input_o\ & (((\Mux23~23_combout\) # (\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (\Mux23~25_combout\ & ((!\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux23~25_combout\,
	datac => \Mux23~23_combout\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux23~26_combout\);

-- Location: FF_X49_Y27_N1
\reg_file[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][8]~q\);

-- Location: LCCOMB_X49_Y27_N6
\reg_file[17][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[17][8]~feeder_combout\);

-- Location: FF_X49_Y27_N7
\reg_file[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][8]~q\);

-- Location: LCCOMB_X49_Y27_N0
\Mux23~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~20_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[17][8]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[16][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][8]~q\,
	datad => \reg_file[17][8]~q\,
	combout => \Mux23~20_combout\);

-- Location: FF_X50_Y27_N15
\reg_file[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][8]~q\);

-- Location: FF_X50_Y27_N9
\reg_file[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][8]~q\);

-- Location: LCCOMB_X50_Y27_N8
\Mux23~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~21_combout\ = (\Mux23~20_combout\ & (((\reg_file[19][8]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux23~20_combout\ & (\reg_file[18][8]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~20_combout\,
	datab => \reg_file[18][8]~q\,
	datac => \reg_file[19][8]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux23~21_combout\);

-- Location: FF_X39_Y34_N31
\reg_file[48][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][8]~q\);

-- Location: FF_X45_Y33_N5
\reg_file[49][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][8]~q\);

-- Location: LCCOMB_X39_Y34_N30
\Mux23~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][8]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][8]~q\,
	datad => \reg_file[49][8]~q\,
	combout => \Mux23~27_combout\);

-- Location: LCCOMB_X40_Y33_N12
\reg_file[50][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[50][8]~feeder_combout\ = \reg_write_data[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[8]~input_o\,
	combout => \reg_file[50][8]~feeder_combout\);

-- Location: FF_X40_Y33_N13
\reg_file[50][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[50][8]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][8]~q\);

-- Location: FF_X39_Y33_N23
\reg_file[51][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[8]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][8]~q\);

-- Location: LCCOMB_X39_Y33_N22
\Mux23~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~28_combout\ = (\Mux23~27_combout\ & (((\reg_file[51][8]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux23~27_combout\ & (\reg_file[50][8]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~27_combout\,
	datab => \reg_file[50][8]~q\,
	datac => \reg_file[51][8]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux23~28_combout\);

-- Location: LCCOMB_X46_Y35_N18
\Mux23~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~29_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux23~26_combout\ & ((\Mux23~28_combout\))) # (!\Mux23~26_combout\ & (\Mux23~21_combout\)))) # (!\reg_read_addr[4]~input_o\ & (\Mux23~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux23~26_combout\,
	datac => \Mux23~21_combout\,
	datad => \Mux23~28_combout\,
	combout => \Mux23~29_combout\);

-- Location: LCCOMB_X46_Y35_N28
\Mux23~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~30_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\Mux23~19_combout\)) # (!\reg_read_addr[2]~input_o\ & ((\Mux23~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux23~19_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux23~29_combout\,
	combout => \Mux23~30_combout\);

-- Location: LCCOMB_X46_Y35_N4
\Mux23~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux23~41_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux23~30_combout\ & (\Mux23~40_combout\)) # (!\Mux23~30_combout\ & ((\Mux23~9_combout\))))) # (!\reg_read_addr[3]~input_o\ & (((\Mux23~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux23~40_combout\,
	datac => \Mux23~9_combout\,
	datad => \Mux23~30_combout\,
	combout => \Mux23~41_combout\);

-- Location: IOIBUF_X54_Y0_N29
\reg_write_data[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(9),
	o => \reg_write_data[9]~input_o\);

-- Location: LCCOMB_X40_Y26_N2
\reg_file[10][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[10][9]~feeder_combout\ = \reg_write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[9]~input_o\,
	combout => \reg_file[10][9]~feeder_combout\);

-- Location: FF_X40_Y26_N3
\reg_file[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[10][9]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][9]~q\);

-- Location: FF_X40_Y26_N29
\reg_file[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][9]~q\);

-- Location: LCCOMB_X39_Y26_N30
\reg_file[6][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[6][9]~feeder_combout\ = \reg_write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[9]~input_o\,
	combout => \reg_file[6][9]~feeder_combout\);

-- Location: FF_X39_Y26_N31
\reg_file[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[6][9]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][9]~q\);

-- Location: FF_X39_Y26_N9
\reg_file[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][9]~q\);

-- Location: LCCOMB_X39_Y26_N8
\Mux22~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~20_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[6][9]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[2][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[6][9]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][9]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux22~20_combout\);

-- Location: LCCOMB_X40_Y26_N28
\Mux22~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~21_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux22~20_combout\ & ((\reg_file[14][9]~q\))) # (!\Mux22~20_combout\ & (\reg_file[10][9]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux22~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[10][9]~q\,
	datac => \reg_file[14][9]~q\,
	datad => \Mux22~20_combout\,
	combout => \Mux22~21_combout\);

-- Location: FF_X45_Y28_N11
\reg_file[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][9]~q\);

-- Location: FF_X45_Y28_N29
\reg_file[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][9]~q\);

-- Location: LCCOMB_X45_Y28_N28
\Mux22~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~27_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\reg_file[11][9]~q\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_file[3][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[11][9]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[3][9]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux22~27_combout\);

-- Location: FF_X40_Y28_N27
\reg_file[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][9]~q\);

-- Location: FF_X40_Y28_N25
\reg_file[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][9]~q\);

-- Location: LCCOMB_X40_Y28_N26
\Mux22~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~28_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux22~27_combout\ & (\reg_file[15][9]~q\)) # (!\Mux22~27_combout\ & ((\reg_file[7][9]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux22~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux22~27_combout\,
	datac => \reg_file[15][9]~q\,
	datad => \reg_file[7][9]~q\,
	combout => \Mux22~28_combout\);

-- Location: FF_X42_Y25_N17
\reg_file[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][9]~q\);

-- Location: FF_X42_Y25_N19
\reg_file[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][9]~q\);

-- Location: FF_X43_Y25_N9
\reg_file[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][9]~q\);

-- Location: FF_X43_Y25_N19
\reg_file[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][9]~q\);

-- Location: LCCOMB_X43_Y25_N18
\Mux22~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[9][9]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[1][9]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[9][9]~q\,
	datac => \reg_file[1][9]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux22~22_combout\);

-- Location: LCCOMB_X42_Y25_N18
\Mux22~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux22~22_combout\ & ((\reg_file[13][9]~q\))) # (!\Mux22~22_combout\ & (\reg_file[5][9]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux22~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[5][9]~q\,
	datac => \reg_file[13][9]~q\,
	datad => \Mux22~22_combout\,
	combout => \Mux22~23_combout\);

-- Location: FF_X44_Y25_N27
\reg_file[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][9]~q\);

-- Location: FF_X44_Y25_N17
\reg_file[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][9]~q\);

-- Location: LCCOMB_X44_Y25_N26
\Mux22~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~24_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[4][9]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[0][9]~q\,
	datad => \reg_file[4][9]~q\,
	combout => \Mux22~24_combout\);

-- Location: FF_X46_Y27_N17
\reg_file[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][9]~q\);

-- Location: FF_X46_Y27_N7
\reg_file[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][9]~q\);

-- Location: LCCOMB_X46_Y27_N16
\Mux22~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~25_combout\ = (\Mux22~24_combout\ & (((\reg_file[12][9]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux22~24_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~24_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[12][9]~q\,
	datad => \reg_file[8][9]~q\,
	combout => \Mux22~25_combout\);

-- Location: LCCOMB_X46_Y27_N2
\Mux22~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~26_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux22~23_combout\) # ((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (((!\reg_read_addr[1]~input_o\ & \Mux22~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~23_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux22~25_combout\,
	combout => \Mux22~26_combout\);

-- Location: LCCOMB_X46_Y27_N4
\Mux22~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~29_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux22~26_combout\ & ((\Mux22~28_combout\))) # (!\Mux22~26_combout\ & (\Mux22~21_combout\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux22~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~21_combout\,
	datab => \Mux22~28_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux22~26_combout\,
	combout => \Mux22~29_combout\);

-- Location: FF_X38_Y31_N27
\reg_file[40][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][9]~q\);

-- Location: LCCOMB_X37_Y31_N28
\reg_file[41][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][9]~feeder_combout\ = \reg_write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[9]~input_o\,
	combout => \reg_file[41][9]~feeder_combout\);

-- Location: FF_X37_Y31_N29
\reg_file[41][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][9]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][9]~q\);

-- Location: LCCOMB_X38_Y31_N26
\Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~10_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[41][9]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[40][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[40][9]~q\,
	datad => \reg_file[41][9]~q\,
	combout => \Mux22~10_combout\);

-- Location: FF_X37_Y28_N27
\reg_file[43][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][9]~q\);

-- Location: FF_X37_Y28_N25
\reg_file[42][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][9]~q\);

-- Location: LCCOMB_X37_Y28_N26
\Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~11_combout\ = (\Mux22~10_combout\ & (((\reg_file[43][9]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux22~10_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[42][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~10_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[43][9]~q\,
	datad => \reg_file[42][9]~q\,
	combout => \Mux22~11_combout\);

-- Location: FF_X37_Y27_N3
\reg_file[44][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][9]~q\);

-- Location: FF_X37_Y27_N25
\reg_file[46][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][9]~q\);

-- Location: LCCOMB_X37_Y27_N2
\Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~17_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][9]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][9]~q\,
	datad => \reg_file[46][9]~q\,
	combout => \Mux22~17_combout\);

-- Location: FF_X38_Y27_N21
\reg_file[47][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][9]~q\);

-- Location: FF_X38_Y27_N3
\reg_file[45][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][9]~q\);

-- Location: LCCOMB_X38_Y27_N20
\Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~18_combout\ = (\Mux22~17_combout\ & (((\reg_file[47][9]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux22~17_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[45][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~17_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[47][9]~q\,
	datad => \reg_file[45][9]~q\,
	combout => \Mux22~18_combout\);

-- Location: FF_X46_Y26_N13
\reg_file[34][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][9]~q\);

-- Location: FF_X46_Y26_N31
\reg_file[35][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][9]~q\);

-- Location: FF_X47_Y26_N25
\reg_file[32][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][9]~q\);

-- Location: FF_X47_Y27_N25
\reg_file[33][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][9]~q\);

-- Location: LCCOMB_X47_Y26_N24
\Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~14_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[33][9]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[32][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][9]~q\,
	datad => \reg_file[33][9]~q\,
	combout => \Mux22~14_combout\);

-- Location: LCCOMB_X46_Y26_N30
\Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~15_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux22~14_combout\ & ((\reg_file[35][9]~q\))) # (!\Mux22~14_combout\ & (\reg_file[34][9]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[34][9]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[35][9]~q\,
	datad => \Mux22~14_combout\,
	combout => \Mux22~15_combout\);

-- Location: FF_X40_Y27_N31
\reg_file[38][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][9]~q\);

-- Location: FF_X51_Y26_N25
\reg_file[36][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][9]~q\);

-- Location: LCCOMB_X51_Y26_N24
\Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~12_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[38][9]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[36][9]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[38][9]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][9]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux22~12_combout\);

-- Location: FF_X52_Y27_N15
\reg_file[39][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][9]~q\);

-- Location: LCCOMB_X52_Y31_N10
\reg_file[37][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][9]~feeder_combout\ = \reg_write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[9]~input_o\,
	combout => \reg_file[37][9]~feeder_combout\);

-- Location: FF_X52_Y31_N11
\reg_file[37][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][9]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][9]~q\);

-- Location: LCCOMB_X52_Y27_N14
\Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~13_combout\ = (\Mux22~12_combout\ & (((\reg_file[39][9]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux22~12_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~12_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][9]~q\,
	datad => \reg_file[37][9]~q\,
	combout => \Mux22~13_combout\);

-- Location: LCCOMB_X46_Y27_N10
\Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~16_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\) # (\Mux22~13_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux22~15_combout\ & (!\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux22~15_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux22~13_combout\,
	combout => \Mux22~16_combout\);

-- Location: LCCOMB_X46_Y27_N12
\Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~19_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux22~16_combout\ & ((\Mux22~18_combout\))) # (!\Mux22~16_combout\ & (\Mux22~11_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~11_combout\,
	datab => \Mux22~18_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux22~16_combout\,
	combout => \Mux22~19_combout\);

-- Location: LCCOMB_X46_Y27_N30
\Mux22~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~30_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\Mux22~19_combout\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\Mux22~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux22~29_combout\,
	datad => \Mux22~19_combout\,
	combout => \Mux22~30_combout\);

-- Location: FF_X43_Y28_N19
\reg_file[54][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][9]~q\);

-- Location: FF_X43_Y28_N5
\reg_file[62][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][9]~q\);

-- Location: FF_X39_Y28_N21
\reg_file[50][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][9]~q\);

-- Location: FF_X39_Y28_N19
\reg_file[58][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][9]~q\);

-- Location: LCCOMB_X39_Y28_N20
\Mux22~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~31_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[58][9]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[50][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[50][9]~q\,
	datad => \reg_file[58][9]~q\,
	combout => \Mux22~31_combout\);

-- Location: LCCOMB_X43_Y28_N4
\Mux22~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~32_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux22~31_combout\ & ((\reg_file[62][9]~q\))) # (!\Mux22~31_combout\ & (\reg_file[54][9]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux22~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[54][9]~q\,
	datac => \reg_file[62][9]~q\,
	datad => \Mux22~31_combout\,
	combout => \Mux22~32_combout\);

-- Location: FF_X42_Y31_N13
\reg_file[48][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][9]~q\);

-- Location: FF_X42_Y31_N11
\reg_file[56][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][9]~q\);

-- Location: LCCOMB_X42_Y31_N12
\Mux22~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[56][9]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[48][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[48][9]~q\,
	datad => \reg_file[56][9]~q\,
	combout => \Mux22~35_combout\);

-- Location: FF_X43_Y31_N19
\reg_file[60][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][9]~q\);

-- Location: FF_X43_Y31_N25
\reg_file[52][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][9]~q\);

-- Location: LCCOMB_X43_Y31_N18
\Mux22~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~36_combout\ = (\Mux22~35_combout\ & (((\reg_file[60][9]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux22~35_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[52][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~35_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][9]~q\,
	datad => \reg_file[52][9]~q\,
	combout => \Mux22~36_combout\);

-- Location: FF_X38_Y30_N21
\reg_file[57][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][9]~q\);

-- Location: FF_X46_Y29_N19
\reg_file[61][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][9]~q\);

-- Location: FF_X47_Y27_N27
\reg_file[49][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][9]~q\);

-- Location: LCCOMB_X45_Y26_N12
\reg_file[53][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[53][9]~feeder_combout\ = \reg_write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[9]~input_o\,
	combout => \reg_file[53][9]~feeder_combout\);

-- Location: FF_X45_Y26_N13
\reg_file[53][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[53][9]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][9]~q\);

-- Location: LCCOMB_X47_Y27_N26
\Mux22~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[53][9]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[49][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[49][9]~q\,
	datad => \reg_file[53][9]~q\,
	combout => \Mux22~33_combout\);

-- Location: LCCOMB_X46_Y29_N18
\Mux22~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~34_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux22~33_combout\ & ((\reg_file[61][9]~q\))) # (!\Mux22~33_combout\ & (\reg_file[57][9]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux22~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[57][9]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[61][9]~q\,
	datad => \Mux22~33_combout\,
	combout => \Mux22~34_combout\);

-- Location: LCCOMB_X46_Y27_N8
\Mux22~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~37_combout\ = (\reg_read_addr[0]~input_o\ & (((\Mux22~34_combout\) # (\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux22~36_combout\ & ((!\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~36_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux22~34_combout\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux22~37_combout\);

-- Location: LCCOMB_X42_Y27_N14
\reg_file[59][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[59][9]~feeder_combout\ = \reg_write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[9]~input_o\,
	combout => \reg_file[59][9]~feeder_combout\);

-- Location: FF_X42_Y27_N15
\reg_file[59][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[59][9]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][9]~q\);

-- Location: FF_X46_Y31_N7
\reg_file[63][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][9]~q\);

-- Location: FF_X42_Y30_N29
\reg_file[51][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][9]~q\);

-- Location: LCCOMB_X45_Y29_N0
\reg_file[55][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[55][9]~feeder_combout\ = \reg_write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[9]~input_o\,
	combout => \reg_file[55][9]~feeder_combout\);

-- Location: FF_X45_Y29_N1
\reg_file[55][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[55][9]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][9]~q\);

-- Location: LCCOMB_X42_Y30_N28
\Mux22~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~38_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[55][9]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[51][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][9]~q\,
	datad => \reg_file[55][9]~q\,
	combout => \Mux22~38_combout\);

-- Location: LCCOMB_X46_Y31_N6
\Mux22~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~39_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux22~38_combout\ & ((\reg_file[63][9]~q\))) # (!\Mux22~38_combout\ & (\reg_file[59][9]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux22~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][9]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[63][9]~q\,
	datad => \Mux22~38_combout\,
	combout => \Mux22~39_combout\);

-- Location: LCCOMB_X46_Y27_N26
\Mux22~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~40_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux22~37_combout\ & ((\Mux22~39_combout\))) # (!\Mux22~37_combout\ & (\Mux22~32_combout\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux22~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux22~32_combout\,
	datac => \Mux22~37_combout\,
	datad => \Mux22~39_combout\,
	combout => \Mux22~40_combout\);

-- Location: FF_X38_Y26_N5
\reg_file[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][9]~q\);

-- Location: FF_X38_Y26_N31
\reg_file[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][9]~q\);

-- Location: FF_X37_Y26_N9
\reg_file[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][9]~q\);

-- Location: FF_X37_Y26_N19
\reg_file[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][9]~q\);

-- Location: LCCOMB_X37_Y26_N18
\Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~2_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[22][9]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[18][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[22][9]~q\,
	datac => \reg_file[18][9]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux22~2_combout\);

-- Location: LCCOMB_X38_Y26_N30
\Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~3_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux22~2_combout\ & ((\reg_file[30][9]~q\))) # (!\Mux22~2_combout\ & (\reg_file[26][9]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[26][9]~q\,
	datac => \reg_file[30][9]~q\,
	datad => \Mux22~2_combout\,
	combout => \Mux22~3_combout\);

-- Location: FF_X45_Y24_N25
\reg_file[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][9]~q\);

-- Location: FF_X45_Y24_N3
\reg_file[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][9]~q\);

-- Location: FF_X46_Y24_N25
\reg_file[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][9]~q\);

-- Location: FF_X46_Y24_N19
\reg_file[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][9]~q\);

-- Location: LCCOMB_X46_Y24_N18
\Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~4_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[20][9]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[16][9]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[20][9]~q\,
	datac => \reg_file[16][9]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux22~4_combout\);

-- Location: LCCOMB_X45_Y24_N2
\Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~5_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux22~4_combout\ & ((\reg_file[28][9]~q\))) # (!\Mux22~4_combout\ & (\reg_file[24][9]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[24][9]~q\,
	datac => \reg_file[28][9]~q\,
	datad => \Mux22~4_combout\,
	combout => \Mux22~5_combout\);

-- Location: LCCOMB_X46_Y27_N22
\Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~6_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\Mux22~3_combout\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & ((\Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux22~3_combout\,
	datad => \Mux22~5_combout\,
	combout => \Mux22~6_combout\);

-- Location: FF_X37_Y29_N27
\reg_file[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][9]~q\);

-- Location: FF_X37_Y29_N17
\reg_file[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][9]~q\);

-- Location: LCCOMB_X37_Y29_N26
\Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][9]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][9]~q\,
	datad => \reg_file[25][9]~q\,
	combout => \Mux22~0_combout\);

-- Location: FF_X46_Y29_N9
\reg_file[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][9]~q\);

-- Location: FF_X52_Y26_N13
\reg_file[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][9]~q\);

-- Location: LCCOMB_X46_Y29_N8
\Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = (\Mux22~0_combout\ & (((\reg_file[29][9]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux22~0_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[21][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~0_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[29][9]~q\,
	datad => \reg_file[21][9]~q\,
	combout => \Mux22~1_combout\);

-- Location: FF_X49_Y28_N25
\reg_file[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][9]~q\);

-- Location: FF_X49_Y28_N11
\reg_file[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][9]~q\);

-- Location: FF_X49_Y34_N11
\reg_file[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[9]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][9]~q\);

-- Location: LCCOMB_X49_Y34_N0
\reg_file[27][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[27][9]~feeder_combout\ = \reg_write_data[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[9]~input_o\,
	combout => \reg_file[27][9]~feeder_combout\);

-- Location: FF_X49_Y34_N1
\reg_file[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[27][9]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][9]~q\);

-- Location: LCCOMB_X49_Y34_N10
\Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~7_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[27][9]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][9]~q\,
	datad => \reg_file[27][9]~q\,
	combout => \Mux22~7_combout\);

-- Location: LCCOMB_X49_Y28_N10
\Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~8_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux22~7_combout\ & ((\reg_file[31][9]~q\))) # (!\Mux22~7_combout\ & (\reg_file[23][9]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][9]~q\,
	datac => \reg_file[31][9]~q\,
	datad => \Mux22~7_combout\,
	combout => \Mux22~8_combout\);

-- Location: LCCOMB_X46_Y27_N24
\Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~9_combout\ = (\Mux22~6_combout\ & (((\Mux22~8_combout\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux22~6_combout\ & (\Mux22~1_combout\ & (\reg_read_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~6_combout\,
	datab => \Mux22~1_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux22~8_combout\,
	combout => \Mux22~9_combout\);

-- Location: LCCOMB_X46_Y27_N20
\Mux22~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux22~41_combout\ = (\Mux22~30_combout\ & (((\Mux22~40_combout\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux22~30_combout\ & (\reg_read_addr[4]~input_o\ & ((\Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~30_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux22~40_combout\,
	datad => \Mux22~9_combout\,
	combout => \Mux22~41_combout\);

-- Location: IOIBUF_X78_Y34_N15
\reg_write_data[10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(10),
	o => \reg_write_data[10]~input_o\);

-- Location: FF_X37_Y31_N7
\reg_file[41][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][10]~q\);

-- Location: FF_X37_Y30_N19
\reg_file[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][10]~q\);

-- Location: FF_X37_Y30_N17
\reg_file[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][10]~q\);

-- Location: LCCOMB_X37_Y30_N18
\Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][10]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][10]~q\,
	datad => \reg_file[25][10]~q\,
	combout => \Mux21~0_combout\);

-- Location: FF_X38_Y30_N7
\reg_file[57][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][10]~q\);

-- Location: LCCOMB_X38_Y30_N6
\Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = (\Mux21~0_combout\ & (((\reg_file[57][10]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux21~0_combout\ & (\reg_file[41][10]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][10]~q\,
	datab => \Mux21~0_combout\,
	datac => \reg_file[57][10]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux21~1_combout\);

-- Location: FF_X46_Y29_N29
\reg_file[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][10]~q\);

-- Location: FF_X46_Y29_N31
\reg_file[61][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][10]~q\);

-- Location: FF_X47_Y29_N23
\reg_file[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][10]~q\);

-- Location: LCCOMB_X47_Y29_N12
\reg_file[45][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[45][10]~feeder_combout\ = \reg_write_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[10]~input_o\,
	combout => \reg_file[45][10]~feeder_combout\);

-- Location: FF_X47_Y29_N13
\reg_file[45][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[45][10]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][10]~q\);

-- Location: LCCOMB_X47_Y29_N22
\Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~7_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][10]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][10]~q\,
	datad => \reg_file[45][10]~q\,
	combout => \Mux21~7_combout\);

-- Location: LCCOMB_X46_Y29_N30
\Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~8_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux21~7_combout\ & ((\reg_file[61][10]~q\))) # (!\Mux21~7_combout\ & (\reg_file[29][10]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[29][10]~q\,
	datac => \reg_file[61][10]~q\,
	datad => \Mux21~7_combout\,
	combout => \Mux21~8_combout\);

-- Location: FF_X41_Y25_N9
\reg_file[37][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][10]~q\);

-- Location: FF_X41_Y25_N11
\reg_file[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][10]~q\);

-- Location: LCCOMB_X41_Y25_N10
\Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~2_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[37][10]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[5][10]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[37][10]~q\,
	datac => \reg_file[5][10]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux21~2_combout\);

-- Location: FF_X46_Y25_N27
\reg_file[53][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][10]~q\);

-- Location: FF_X46_Y25_N17
\reg_file[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][10]~q\);

-- Location: LCCOMB_X46_Y25_N26
\Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~3_combout\ = (\Mux21~2_combout\ & (((\reg_file[53][10]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux21~2_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[21][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~2_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[53][10]~q\,
	datad => \reg_file[21][10]~q\,
	combout => \Mux21~3_combout\);

-- Location: FF_X51_Y30_N13
\reg_file[33][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][10]~q\);

-- Location: FF_X51_Y30_N31
\reg_file[49][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][10]~q\);

-- Location: FF_X51_Y34_N7
\reg_file[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][10]~q\);

-- Location: FF_X51_Y34_N13
\reg_file[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][10]~q\);

-- Location: LCCOMB_X51_Y34_N6
\Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~4_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[17][10]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[1][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[1][10]~q\,
	datad => \reg_file[17][10]~q\,
	combout => \Mux21~4_combout\);

-- Location: LCCOMB_X51_Y30_N30
\Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~5_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux21~4_combout\ & ((\reg_file[49][10]~q\))) # (!\Mux21~4_combout\ & (\reg_file[33][10]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[33][10]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[49][10]~q\,
	datad => \Mux21~4_combout\,
	combout => \Mux21~5_combout\);

-- Location: LCCOMB_X42_Y27_N24
\Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~6_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux21~3_combout\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((!\reg_read_addr[3]~input_o\ & \Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux21~3_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux21~5_combout\,
	combout => \Mux21~6_combout\);

-- Location: LCCOMB_X42_Y27_N10
\Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~9_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux21~6_combout\ & ((\Mux21~8_combout\))) # (!\Mux21~6_combout\ & (\Mux21~1_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~1_combout\,
	datab => \Mux21~8_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux21~6_combout\,
	combout => \Mux21~9_combout\);

-- Location: FF_X47_Y32_N5
\reg_file[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][10]~q\);

-- Location: FF_X47_Y32_N3
\reg_file[36][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][10]~q\);

-- Location: LCCOMB_X47_Y32_N4
\Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~20_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[36][10]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[4][10]~q\,
	datad => \reg_file[36][10]~q\,
	combout => \Mux21~20_combout\);

-- Location: FF_X49_Y31_N5
\reg_file[52][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][10]~q\);

-- Location: FF_X49_Y31_N11
\reg_file[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][10]~q\);

-- Location: LCCOMB_X49_Y31_N4
\Mux21~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~21_combout\ = (\Mux21~20_combout\ & (((\reg_file[52][10]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux21~20_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[20][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~20_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[52][10]~q\,
	datad => \reg_file[20][10]~q\,
	combout => \Mux21~21_combout\);

-- Location: FF_X46_Y36_N23
\reg_file[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][10]~q\);

-- Location: FF_X46_Y36_N29
\reg_file[44][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][10]~q\);

-- Location: LCCOMB_X46_Y36_N22
\Mux21~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~27_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[44][10]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][10]~q\,
	datad => \reg_file[44][10]~q\,
	combout => \Mux21~27_combout\);

-- Location: FF_X47_Y36_N29
\reg_file[60][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][10]~q\);

-- Location: LCCOMB_X47_Y24_N16
\reg_file[28][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[28][10]~feeder_combout\ = \reg_write_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[10]~input_o\,
	combout => \reg_file[28][10]~feeder_combout\);

-- Location: FF_X47_Y24_N17
\reg_file[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[28][10]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][10]~q\);

-- Location: LCCOMB_X47_Y36_N28
\Mux21~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~28_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux21~27_combout\ & (\reg_file[60][10]~q\)) # (!\Mux21~27_combout\ & ((\reg_file[28][10]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux21~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux21~27_combout\,
	datac => \reg_file[60][10]~q\,
	datad => \reg_file[28][10]~q\,
	combout => \Mux21~28_combout\);

-- Location: FF_X46_Y34_N11
\reg_file[40][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][10]~q\);

-- Location: FF_X46_Y34_N21
\reg_file[56][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][10]~q\);

-- Location: FF_X47_Y31_N19
\reg_file[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][10]~q\);

-- Location: FF_X47_Y31_N25
\reg_file[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][10]~q\);

-- Location: LCCOMB_X47_Y31_N18
\Mux21~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~22_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[24][10]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[8][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[8][10]~q\,
	datad => \reg_file[24][10]~q\,
	combout => \Mux21~22_combout\);

-- Location: LCCOMB_X46_Y34_N20
\Mux21~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~23_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux21~22_combout\ & ((\reg_file[56][10]~q\))) # (!\Mux21~22_combout\ & (\reg_file[40][10]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux21~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[40][10]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[56][10]~q\,
	datad => \Mux21~22_combout\,
	combout => \Mux21~23_combout\);

-- Location: FF_X43_Y34_N15
\reg_file[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][10]~q\);

-- Location: FF_X43_Y34_N13
\reg_file[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][10]~q\);

-- Location: LCCOMB_X43_Y34_N14
\Mux21~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~24_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[16][10]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[0][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[0][10]~q\,
	datad => \reg_file[16][10]~q\,
	combout => \Mux21~24_combout\);

-- Location: FF_X39_Y34_N25
\reg_file[32][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][10]~q\);

-- Location: FF_X39_Y34_N27
\reg_file[48][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][10]~q\);

-- Location: LCCOMB_X39_Y34_N26
\Mux21~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~25_combout\ = (\Mux21~24_combout\ & (((\reg_file[48][10]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux21~24_combout\ & (\reg_file[32][10]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~24_combout\,
	datab => \reg_file[32][10]~q\,
	datac => \reg_file[48][10]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux21~25_combout\);

-- Location: LCCOMB_X50_Y32_N28
\Mux21~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~26_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux21~23_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux21~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~23_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux21~25_combout\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux21~26_combout\);

-- Location: LCCOMB_X50_Y32_N30
\Mux21~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux21~26_combout\ & ((\Mux21~28_combout\))) # (!\Mux21~26_combout\ & (\Mux21~21_combout\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux21~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~21_combout\,
	datab => \Mux21~28_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux21~26_combout\,
	combout => \Mux21~29_combout\);

-- Location: FF_X38_Y29_N13
\reg_file[42][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][10]~q\);

-- Location: FF_X39_Y28_N15
\reg_file[58][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][10]~q\);

-- Location: FF_X38_Y28_N11
\reg_file[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][10]~q\);

-- Location: FF_X38_Y28_N17
\reg_file[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][10]~q\);

-- Location: LCCOMB_X38_Y28_N10
\Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~12_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[26][10]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[10][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[10][10]~q\,
	datad => \reg_file[26][10]~q\,
	combout => \Mux21~12_combout\);

-- Location: LCCOMB_X39_Y28_N14
\Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~13_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux21~12_combout\ & ((\reg_file[58][10]~q\))) # (!\Mux21~12_combout\ & (\reg_file[42][10]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[42][10]~q\,
	datac => \reg_file[58][10]~q\,
	datad => \Mux21~12_combout\,
	combout => \Mux21~13_combout\);

-- Location: FF_X39_Y27_N15
\reg_file[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][10]~q\);

-- Location: FF_X39_Y27_N29
\reg_file[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][10]~q\);

-- Location: LCCOMB_X39_Y27_N14
\Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~14_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[18][10]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[2][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][10]~q\,
	datad => \reg_file[18][10]~q\,
	combout => \Mux21~14_combout\);

-- Location: FF_X39_Y31_N15
\reg_file[50][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][10]~q\);

-- Location: FF_X39_Y31_N13
\reg_file[34][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][10]~q\);

-- Location: LCCOMB_X39_Y31_N14
\Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~15_combout\ = (\Mux21~14_combout\ & (((\reg_file[50][10]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux21~14_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[34][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~14_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[50][10]~q\,
	datad => \reg_file[34][10]~q\,
	combout => \Mux21~15_combout\);

-- Location: LCCOMB_X40_Y28_N4
\Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~16_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux21~13_combout\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((!\reg_read_addr[2]~input_o\ & \Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~13_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux21~15_combout\,
	combout => \Mux21~16_combout\);

-- Location: FF_X39_Y29_N31
\reg_file[46][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][10]~q\);

-- Location: FF_X39_Y29_N1
\reg_file[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][10]~q\);

-- Location: LCCOMB_X39_Y29_N0
\Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~17_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[46][10]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[14][10]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[46][10]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][10]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux21~17_combout\);

-- Location: FF_X40_Y29_N31
\reg_file[62][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][10]~q\);

-- Location: FF_X40_Y29_N13
\reg_file[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][10]~q\);

-- Location: LCCOMB_X40_Y29_N30
\Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~18_combout\ = (\Mux21~17_combout\ & (((\reg_file[62][10]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux21~17_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[30][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~17_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[62][10]~q\,
	datad => \reg_file[30][10]~q\,
	combout => \Mux21~18_combout\);

-- Location: FF_X39_Y32_N9
\reg_file[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][10]~q\);

-- Location: FF_X39_Y32_N11
\reg_file[54][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][10]~q\);

-- Location: FF_X40_Y32_N3
\reg_file[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][10]~q\);

-- Location: FF_X40_Y32_N25
\reg_file[38][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][10]~q\);

-- Location: LCCOMB_X40_Y32_N2
\Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~10_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[38][10]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[6][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[6][10]~q\,
	datad => \reg_file[38][10]~q\,
	combout => \Mux21~10_combout\);

-- Location: LCCOMB_X39_Y32_N10
\Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~11_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux21~10_combout\ & ((\reg_file[54][10]~q\))) # (!\Mux21~10_combout\ & (\reg_file[22][10]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[22][10]~q\,
	datac => \reg_file[54][10]~q\,
	datad => \Mux21~10_combout\,
	combout => \Mux21~11_combout\);

-- Location: LCCOMB_X40_Y28_N30
\Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~19_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux21~16_combout\ & (\Mux21~18_combout\)) # (!\Mux21~16_combout\ & ((\Mux21~11_combout\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux21~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux21~16_combout\,
	datac => \Mux21~18_combout\,
	datad => \Mux21~11_combout\,
	combout => \Mux21~19_combout\);

-- Location: LCCOMB_X43_Y27_N30
\Mux21~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~30_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\Mux21~19_combout\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\Mux21~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux21~29_combout\,
	datad => \Mux21~19_combout\,
	combout => \Mux21~30_combout\);

-- Location: LCCOMB_X50_Y29_N2
\reg_file[7][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[7][10]~feeder_combout\ = \reg_write_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[10]~input_o\,
	combout => \reg_file[7][10]~feeder_combout\);

-- Location: FF_X50_Y29_N3
\reg_file[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[7][10]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][10]~q\);

-- Location: FF_X50_Y32_N25
\reg_file[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][10]~q\);

-- Location: LCCOMB_X50_Y32_N24
\Mux21~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[7][10]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[3][10]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[7][10]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[3][10]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux21~35_combout\);

-- Location: FF_X45_Y31_N7
\reg_file[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][10]~q\);

-- Location: FF_X45_Y31_N29
\reg_file[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][10]~q\);

-- Location: LCCOMB_X45_Y31_N6
\Mux21~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~36_combout\ = (\Mux21~35_combout\ & (((\reg_file[15][10]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux21~35_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[11][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~35_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[15][10]~q\,
	datad => \reg_file[11][10]~q\,
	combout => \Mux21~36_combout\);

-- Location: FF_X49_Y34_N5
\reg_file[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][10]~q\);

-- Location: FF_X49_Y34_N31
\reg_file[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][10]~q\);

-- Location: LCCOMB_X49_Y34_N30
\Mux21~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~33_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\reg_file[27][10]~q\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_file[19][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[27][10]~q\,
	datac => \reg_file[19][10]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux21~33_combout\);

-- Location: FF_X47_Y30_N1
\reg_file[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][10]~q\);

-- Location: LCCOMB_X47_Y30_N6
\reg_file[23][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[23][10]~feeder_combout\ = \reg_write_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[10]~input_o\,
	combout => \reg_file[23][10]~feeder_combout\);

-- Location: FF_X47_Y30_N7
\reg_file[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[23][10]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][10]~q\);

-- Location: LCCOMB_X47_Y30_N0
\Mux21~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~34_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux21~33_combout\ & (\reg_file[31][10]~q\)) # (!\Mux21~33_combout\ & ((\reg_file[23][10]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux21~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux21~33_combout\,
	datac => \reg_file[31][10]~q\,
	datad => \reg_file[23][10]~q\,
	combout => \Mux21~34_combout\);

-- Location: LCCOMB_X44_Y31_N30
\Mux21~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~37_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux21~34_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux21~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~36_combout\,
	datab => \Mux21~34_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux21~37_combout\);

-- Location: FF_X42_Y29_N27
\reg_file[51][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][10]~q\);

-- Location: LCCOMB_X38_Y35_N14
\reg_file[59][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[59][10]~feeder_combout\ = \reg_write_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[10]~input_o\,
	combout => \reg_file[59][10]~feeder_combout\);

-- Location: FF_X38_Y35_N15
\reg_file[59][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[59][10]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][10]~q\);

-- Location: LCCOMB_X42_Y29_N26
\Mux21~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~38_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[59][10]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[51][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][10]~q\,
	datad => \reg_file[59][10]~q\,
	combout => \Mux21~38_combout\);

-- Location: FF_X43_Y27_N25
\reg_file[63][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][10]~q\);

-- Location: FF_X42_Y29_N9
\reg_file[55][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][10]~q\);

-- Location: LCCOMB_X43_Y27_N24
\Mux21~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~39_combout\ = (\Mux21~38_combout\ & (((\reg_file[63][10]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux21~38_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[55][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~38_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][10]~q\,
	datad => \reg_file[55][10]~q\,
	combout => \Mux21~39_combout\);

-- Location: FF_X47_Y33_N31
\reg_file[43][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][10]~q\);

-- Location: LCCOMB_X51_Y33_N0
\reg_file[39][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[39][10]~feeder_combout\ = \reg_write_data[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[10]~input_o\,
	combout => \reg_file[39][10]~feeder_combout\);

-- Location: FF_X51_Y33_N1
\reg_file[39][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[39][10]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][10]~q\);

-- Location: FF_X47_Y33_N1
\reg_file[35][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][10]~q\);

-- Location: LCCOMB_X47_Y33_N0
\Mux21~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~31_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[39][10]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[35][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[39][10]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[35][10]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux21~31_combout\);

-- Location: FF_X46_Y33_N17
\reg_file[47][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[10]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][10]~q\);

-- Location: LCCOMB_X46_Y33_N16
\Mux21~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~32_combout\ = (\Mux21~31_combout\ & (((\reg_file[47][10]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux21~31_combout\ & (\reg_file[43][10]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[43][10]~q\,
	datab => \Mux21~31_combout\,
	datac => \reg_file[47][10]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux21~32_combout\);

-- Location: LCCOMB_X44_Y31_N16
\Mux21~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~40_combout\ = (\Mux21~37_combout\ & ((\Mux21~39_combout\) # ((!\reg_read_addr[5]~input_o\)))) # (!\Mux21~37_combout\ & (((\reg_read_addr[5]~input_o\ & \Mux21~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~37_combout\,
	datab => \Mux21~39_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux21~32_combout\,
	combout => \Mux21~40_combout\);

-- Location: LCCOMB_X43_Y27_N26
\Mux21~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux21~41_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux21~30_combout\ & ((\Mux21~40_combout\))) # (!\Mux21~30_combout\ & (\Mux21~9_combout\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux21~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~9_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux21~30_combout\,
	datad => \Mux21~40_combout\,
	combout => \Mux21~41_combout\);

-- Location: IOIBUF_X29_Y39_N15
\reg_write_data[11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(11),
	o => \reg_write_data[11]~input_o\);

-- Location: LCCOMB_X41_Y34_N14
\reg_file[26][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[26][11]~feeder_combout\);

-- Location: FF_X41_Y34_N15
\reg_file[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][11]~q\);

-- Location: FF_X41_Y36_N29
\reg_file[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][11]~q\);

-- Location: FF_X42_Y36_N19
\reg_file[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][11]~q\);

-- Location: FF_X42_Y36_N25
\reg_file[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][11]~q\);

-- Location: LCCOMB_X42_Y36_N18
\Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~10_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][11]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][11]~q\,
	datad => \reg_file[25][11]~q\,
	combout => \Mux20~10_combout\);

-- Location: LCCOMB_X41_Y36_N28
\Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux20~10_combout\ & ((\reg_file[27][11]~q\))) # (!\Mux20~10_combout\ & (\reg_file[26][11]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[26][11]~q\,
	datac => \reg_file[27][11]~q\,
	datad => \Mux20~10_combout\,
	combout => \Mux20~11_combout\);

-- Location: FF_X51_Y32_N13
\reg_file[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][11]~q\);

-- Location: FF_X51_Y32_N23
\reg_file[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][11]~q\);

-- Location: FF_X52_Y28_N3
\reg_file[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][11]~q\);

-- Location: FF_X52_Y28_N25
\reg_file[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][11]~q\);

-- Location: LCCOMB_X52_Y28_N2
\Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~14_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[10][11]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[8][11]~q\,
	datad => \reg_file[10][11]~q\,
	combout => \Mux20~14_combout\);

-- Location: LCCOMB_X51_Y32_N22
\Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~15_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux20~14_combout\ & ((\reg_file[11][11]~q\))) # (!\Mux20~14_combout\ & (\reg_file[9][11]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[9][11]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[11][11]~q\,
	datad => \Mux20~14_combout\,
	combout => \Mux20~15_combout\);

-- Location: LCCOMB_X37_Y31_N16
\reg_file[41][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[41][11]~feeder_combout\);

-- Location: FF_X37_Y31_N17
\reg_file[41][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][11]~q\);

-- Location: FF_X38_Y31_N21
\reg_file[40][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][11]~q\);

-- Location: LCCOMB_X38_Y29_N30
\reg_file[42][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[42][11]~feeder_combout\);

-- Location: FF_X38_Y29_N31
\reg_file[42][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][11]~q\);

-- Location: LCCOMB_X38_Y31_N20
\Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~12_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[42][11]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[40][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[40][11]~q\,
	datad => \reg_file[42][11]~q\,
	combout => \Mux20~12_combout\);

-- Location: FF_X37_Y28_N21
\reg_file[43][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][11]~q\);

-- Location: LCCOMB_X37_Y28_N20
\Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~13_combout\ = (\Mux20~12_combout\ & (((\reg_file[43][11]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux20~12_combout\ & (\reg_file[41][11]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][11]~q\,
	datab => \Mux20~12_combout\,
	datac => \reg_file[43][11]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux20~13_combout\);

-- Location: LCCOMB_X46_Y35_N30
\Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~16_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\Mux20~13_combout\))) # (!\reg_read_addr[5]~input_o\ & (\Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux20~15_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux20~13_combout\,
	combout => \Mux20~16_combout\);

-- Location: FF_X38_Y31_N15
\reg_file[56][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][11]~q\);

-- Location: LCCOMB_X38_Y30_N24
\reg_file[57][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[57][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[57][11]~feeder_combout\);

-- Location: FF_X38_Y30_N25
\reg_file[57][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[57][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][11]~q\);

-- Location: LCCOMB_X38_Y31_N14
\Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~17_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[57][11]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[56][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[56][11]~q\,
	datad => \reg_file[57][11]~q\,
	combout => \Mux20~17_combout\);

-- Location: FF_X38_Y35_N9
\reg_file[59][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][11]~q\);

-- Location: LCCOMB_X42_Y35_N24
\reg_file[58][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[58][11]~feeder_combout\);

-- Location: FF_X42_Y35_N25
\reg_file[58][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][11]~q\);

-- Location: LCCOMB_X38_Y35_N8
\Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~18_combout\ = (\Mux20~17_combout\ & (((\reg_file[59][11]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux20~17_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[58][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~17_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[59][11]~q\,
	datad => \reg_file[58][11]~q\,
	combout => \Mux20~18_combout\);

-- Location: LCCOMB_X46_Y35_N8
\Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~19_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux20~16_combout\ & ((\Mux20~18_combout\))) # (!\Mux20~16_combout\ & (\Mux20~11_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux20~11_combout\,
	datac => \Mux20~16_combout\,
	datad => \Mux20~18_combout\,
	combout => \Mux20~19_combout\);

-- Location: FF_X35_Y33_N11
\reg_file[48][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][11]~q\);

-- Location: FF_X35_Y33_N25
\reg_file[49][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][11]~q\);

-- Location: LCCOMB_X35_Y33_N10
\Mux20~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][11]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][11]~q\,
	datad => \reg_file[49][11]~q\,
	combout => \Mux20~27_combout\);

-- Location: FF_X40_Y33_N25
\reg_file[50][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][11]~q\);

-- Location: FF_X39_Y33_N1
\reg_file[51][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][11]~q\);

-- Location: LCCOMB_X39_Y33_N0
\Mux20~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~28_combout\ = (\Mux20~27_combout\ & (((\reg_file[51][11]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux20~27_combout\ & (\reg_file[50][11]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~27_combout\,
	datab => \reg_file[50][11]~q\,
	datac => \reg_file[51][11]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux20~28_combout\);

-- Location: FF_X52_Y33_N25
\reg_file[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][11]~q\);

-- Location: FF_X52_Y33_N27
\reg_file[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][11]~q\);

-- Location: FF_X52_Y32_N9
\reg_file[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][11]~q\);

-- Location: FF_X52_Y32_N11
\reg_file[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][11]~q\);

-- Location: LCCOMB_X52_Y32_N10
\Mux20~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~24_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[2][11]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[2][11]~q\,
	datac => \reg_file[0][11]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux20~24_combout\);

-- Location: LCCOMB_X52_Y33_N26
\Mux20~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux20~24_combout\ & ((\reg_file[3][11]~q\))) # (!\Mux20~24_combout\ & (\reg_file[1][11]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux20~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[1][11]~q\,
	datac => \reg_file[3][11]~q\,
	datad => \Mux20~24_combout\,
	combout => \Mux20~25_combout\);

-- Location: FF_X47_Y26_N29
\reg_file[32][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][11]~q\);

-- Location: FF_X40_Y33_N15
\reg_file[34][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][11]~q\);

-- Location: LCCOMB_X47_Y26_N28
\Mux20~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~22_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[34][11]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[32][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][11]~q\,
	datad => \reg_file[34][11]~q\,
	combout => \Mux20~22_combout\);

-- Location: FF_X46_Y26_N1
\reg_file[35][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][11]~q\);

-- Location: FF_X47_Y26_N19
\reg_file[33][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][11]~q\);

-- Location: LCCOMB_X46_Y26_N0
\Mux20~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~23_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux20~22_combout\ & (\reg_file[35][11]~q\)) # (!\Mux20~22_combout\ & ((\reg_file[33][11]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux20~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux20~22_combout\,
	datac => \reg_file[35][11]~q\,
	datad => \reg_file[33][11]~q\,
	combout => \Mux20~23_combout\);

-- Location: LCCOMB_X46_Y35_N26
\Mux20~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~26_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\Mux20~23_combout\))) # (!\reg_read_addr[5]~input_o\ & (\Mux20~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux20~25_combout\,
	datad => \Mux20~23_combout\,
	combout => \Mux20~26_combout\);

-- Location: FF_X49_Y27_N5
\reg_file[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][11]~q\);

-- Location: FF_X49_Y27_N19
\reg_file[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][11]~q\);

-- Location: LCCOMB_X49_Y27_N4
\Mux20~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~20_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[17][11]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[16][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][11]~q\,
	datad => \reg_file[17][11]~q\,
	combout => \Mux20~20_combout\);

-- Location: FF_X50_Y27_N5
\reg_file[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][11]~q\);

-- Location: LCCOMB_X50_Y27_N18
\reg_file[18][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[18][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[18][11]~feeder_combout\);

-- Location: FF_X50_Y27_N19
\reg_file[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[18][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][11]~q\);

-- Location: LCCOMB_X50_Y27_N4
\Mux20~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~21_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux20~20_combout\ & (\reg_file[19][11]~q\)) # (!\Mux20~20_combout\ & ((\reg_file[18][11]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux20~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux20~20_combout\,
	datac => \reg_file[19][11]~q\,
	datad => \reg_file[18][11]~q\,
	combout => \Mux20~21_combout\);

-- Location: LCCOMB_X47_Y34_N20
\Mux20~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~29_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux20~26_combout\ & (\Mux20~28_combout\)) # (!\Mux20~26_combout\ & ((\Mux20~21_combout\))))) # (!\reg_read_addr[4]~input_o\ & (((\Mux20~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~28_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux20~26_combout\,
	datad => \Mux20~21_combout\,
	combout => \Mux20~29_combout\);

-- Location: LCCOMB_X47_Y34_N22
\Mux20~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~30_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux20~19_combout\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((!\reg_read_addr[2]~input_o\ & \Mux20~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~19_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux20~29_combout\,
	combout => \Mux20~30_combout\);

-- Location: FF_X46_Y29_N17
\reg_file[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][11]~q\);

-- Location: FF_X46_Y29_N3
\reg_file[61][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][11]~q\);

-- Location: FF_X47_Y29_N3
\reg_file[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][11]~q\);

-- Location: FF_X47_Y29_N1
\reg_file[45][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][11]~q\);

-- Location: LCCOMB_X47_Y29_N2
\Mux20~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~31_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][11]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][11]~q\,
	datad => \reg_file[45][11]~q\,
	combout => \Mux20~31_combout\);

-- Location: LCCOMB_X46_Y29_N2
\Mux20~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~32_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux20~31_combout\ & ((\reg_file[61][11]~q\))) # (!\Mux20~31_combout\ & (\reg_file[29][11]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux20~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[29][11]~q\,
	datac => \reg_file[61][11]~q\,
	datad => \Mux20~31_combout\,
	combout => \Mux20~32_combout\);

-- Location: FF_X39_Y29_N3
\reg_file[46][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][11]~q\);

-- Location: FF_X40_Y29_N1
\reg_file[62][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][11]~q\);

-- Location: FF_X39_Y29_N29
\reg_file[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][11]~q\);

-- Location: LCCOMB_X36_Y29_N8
\reg_file[30][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[30][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[30][11]~feeder_combout\);

-- Location: FF_X36_Y29_N9
\reg_file[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[30][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][11]~q\);

-- Location: LCCOMB_X39_Y29_N28
\Mux20~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~33_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[30][11]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[14][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][11]~q\,
	datad => \reg_file[30][11]~q\,
	combout => \Mux20~33_combout\);

-- Location: LCCOMB_X40_Y29_N0
\Mux20~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~34_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux20~33_combout\ & ((\reg_file[62][11]~q\))) # (!\Mux20~33_combout\ & (\reg_file[46][11]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux20~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[46][11]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[62][11]~q\,
	datad => \Mux20~33_combout\,
	combout => \Mux20~34_combout\);

-- Location: FF_X47_Y36_N15
\reg_file[44][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][11]~q\);

-- Location: FF_X47_Y36_N9
\reg_file[60][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][11]~q\);

-- Location: FF_X46_Y36_N9
\reg_file[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][11]~q\);

-- Location: LCCOMB_X45_Y36_N20
\reg_file[28][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[28][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[28][11]~feeder_combout\);

-- Location: FF_X45_Y36_N21
\reg_file[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[28][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][11]~q\);

-- Location: LCCOMB_X46_Y36_N8
\Mux20~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~35_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[28][11]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[12][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][11]~q\,
	datad => \reg_file[28][11]~q\,
	combout => \Mux20~35_combout\);

-- Location: LCCOMB_X47_Y36_N8
\Mux20~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~36_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux20~35_combout\ & ((\reg_file[60][11]~q\))) # (!\Mux20~35_combout\ & (\reg_file[44][11]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux20~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[44][11]~q\,
	datac => \reg_file[60][11]~q\,
	datad => \Mux20~35_combout\,
	combout => \Mux20~36_combout\);

-- Location: LCCOMB_X47_Y34_N8
\Mux20~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~37_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux20~34_combout\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((!\reg_read_addr[0]~input_o\ & \Mux20~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux20~34_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux20~36_combout\,
	combout => \Mux20~37_combout\);

-- Location: FF_X41_Y32_N31
\reg_file[47][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][11]~q\);

-- Location: FF_X45_Y31_N17
\reg_file[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][11]~q\);

-- Location: LCCOMB_X45_Y31_N16
\Mux20~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~38_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[47][11]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[15][11]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[47][11]~q\,
	datac => \reg_file[15][11]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux20~38_combout\);

-- Location: FF_X46_Y31_N1
\reg_file[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][11]~q\);

-- Location: FF_X46_Y31_N11
\reg_file[63][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][11]~q\);

-- Location: LCCOMB_X46_Y31_N10
\Mux20~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~39_combout\ = (\Mux20~38_combout\ & (((\reg_file[63][11]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux20~38_combout\ & (\reg_file[31][11]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~38_combout\,
	datab => \reg_file[31][11]~q\,
	datac => \reg_file[63][11]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux20~39_combout\);

-- Location: LCCOMB_X47_Y34_N18
\Mux20~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~40_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux20~37_combout\ & ((\Mux20~39_combout\))) # (!\Mux20~37_combout\ & (\Mux20~32_combout\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux20~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux20~32_combout\,
	datac => \Mux20~37_combout\,
	datad => \Mux20~39_combout\,
	combout => \Mux20~40_combout\);

-- Location: FF_X50_Y29_N13
\reg_file[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][11]~q\);

-- Location: FF_X50_Y29_N7
\reg_file[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][11]~q\);

-- Location: FF_X51_Y29_N5
\reg_file[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][11]~q\);

-- Location: LCCOMB_X51_Y29_N10
\reg_file[6][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[6][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[6][11]~feeder_combout\);

-- Location: FF_X51_Y29_N11
\reg_file[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[6][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][11]~q\);

-- Location: LCCOMB_X51_Y29_N4
\Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~4_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[6][11]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[4][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][11]~q\,
	datad => \reg_file[6][11]~q\,
	combout => \Mux20~4_combout\);

-- Location: LCCOMB_X50_Y29_N6
\Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~5_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux20~4_combout\ & ((\reg_file[7][11]~q\))) # (!\Mux20~4_combout\ & (\reg_file[5][11]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[5][11]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[7][11]~q\,
	datad => \Mux20~4_combout\,
	combout => \Mux20~5_combout\);

-- Location: FF_X49_Y35_N13
\reg_file[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][11]~q\);

-- Location: FF_X49_Y35_N15
\reg_file[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][11]~q\);

-- Location: FF_X50_Y35_N19
\reg_file[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][11]~q\);

-- Location: FF_X50_Y35_N25
\reg_file[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][11]~q\);

-- Location: LCCOMB_X50_Y35_N18
\Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~2_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[21][11]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[20][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[20][11]~q\,
	datad => \reg_file[21][11]~q\,
	combout => \Mux20~2_combout\);

-- Location: LCCOMB_X49_Y35_N14
\Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~3_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux20~2_combout\ & ((\reg_file[23][11]~q\))) # (!\Mux20~2_combout\ & (\reg_file[22][11]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[22][11]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[23][11]~q\,
	datad => \Mux20~2_combout\,
	combout => \Mux20~3_combout\);

-- Location: LCCOMB_X47_Y34_N0
\Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~6_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux20~3_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux20~5_combout\,
	datad => \Mux20~3_combout\,
	combout => \Mux20~6_combout\);

-- Location: FF_X43_Y28_N23
\reg_file[54][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][11]~q\);

-- Location: FF_X45_Y29_N3
\reg_file[55][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][11]~q\);

-- Location: FF_X45_Y26_N31
\reg_file[53][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][11]~q\);

-- Location: FF_X44_Y26_N5
\reg_file[52][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][11]~q\);

-- Location: LCCOMB_X44_Y26_N4
\Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~7_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_file[53][11]~q\) # ((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (((\reg_file[52][11]~q\ & !\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[53][11]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][11]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux20~7_combout\);

-- Location: LCCOMB_X45_Y29_N2
\Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~8_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux20~7_combout\ & ((\reg_file[55][11]~q\))) # (!\Mux20~7_combout\ & (\reg_file[54][11]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[54][11]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[55][11]~q\,
	datad => \Mux20~7_combout\,
	combout => \Mux20~8_combout\);

-- Location: FF_X52_Y29_N27
\reg_file[36][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][11]~q\);

-- Location: LCCOMB_X52_Y29_N24
\reg_file[38][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][11]~feeder_combout\ = \reg_write_data[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[11]~input_o\,
	combout => \reg_file[38][11]~feeder_combout\);

-- Location: FF_X52_Y29_N25
\reg_file[38][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][11]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][11]~q\);

-- Location: LCCOMB_X52_Y29_N26
\Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[38][11]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[36][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][11]~q\,
	datad => \reg_file[38][11]~q\,
	combout => \Mux20~0_combout\);

-- Location: FF_X52_Y27_N19
\reg_file[39][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][11]~q\);

-- Location: FF_X52_Y27_N1
\reg_file[37][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[11]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][11]~q\);

-- Location: LCCOMB_X52_Y27_N18
\Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = (\Mux20~0_combout\ & (((\reg_file[39][11]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux20~0_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~0_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][11]~q\,
	datad => \reg_file[37][11]~q\,
	combout => \Mux20~1_combout\);

-- Location: LCCOMB_X47_Y34_N10
\Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~9_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux20~6_combout\ & (\Mux20~8_combout\)) # (!\Mux20~6_combout\ & ((\Mux20~1_combout\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux20~6_combout\,
	datac => \Mux20~8_combout\,
	datad => \Mux20~1_combout\,
	combout => \Mux20~9_combout\);

-- Location: LCCOMB_X47_Y34_N28
\Mux20~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux20~41_combout\ = (\Mux20~30_combout\ & ((\Mux20~40_combout\) # ((!\reg_read_addr[2]~input_o\)))) # (!\Mux20~30_combout\ & (((\reg_read_addr[2]~input_o\ & \Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~30_combout\,
	datab => \Mux20~40_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux20~9_combout\,
	combout => \Mux20~41_combout\);

-- Location: IOIBUF_X78_Y24_N23
\reg_write_data[12]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(12),
	o => \reg_write_data[12]~input_o\);

-- Location: FF_X46_Y26_N27
\reg_file[34][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][12]~q\);

-- Location: LCCOMB_X47_Y26_N30
\reg_file[33][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[33][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[33][12]~feeder_combout\);

-- Location: FF_X47_Y26_N31
\reg_file[33][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[33][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][12]~q\);

-- Location: FF_X47_Y26_N9
\reg_file[32][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][12]~q\);

-- Location: LCCOMB_X47_Y26_N8
\Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~4_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_file[33][12]~q\) # ((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (((\reg_file[32][12]~q\ & !\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[33][12]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][12]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux19~4_combout\);

-- Location: FF_X46_Y26_N29
\reg_file[35][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][12]~q\);

-- Location: LCCOMB_X46_Y26_N28
\Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~5_combout\ = (\Mux19~4_combout\ & (((\reg_file[35][12]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux19~4_combout\ & (\reg_file[34][12]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[34][12]~q\,
	datab => \Mux19~4_combout\,
	datac => \reg_file[35][12]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux19~5_combout\);

-- Location: FF_X52_Y27_N5
\reg_file[37][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][12]~q\);

-- Location: FF_X52_Y27_N23
\reg_file[39][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][12]~q\);

-- Location: FF_X52_Y29_N15
\reg_file[36][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][12]~q\);

-- Location: FF_X52_Y29_N13
\reg_file[38][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][12]~q\);

-- Location: LCCOMB_X52_Y29_N14
\Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~2_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[38][12]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[36][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][12]~q\,
	datad => \reg_file[38][12]~q\,
	combout => \Mux19~2_combout\);

-- Location: LCCOMB_X52_Y27_N22
\Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~3_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux19~2_combout\ & ((\reg_file[39][12]~q\))) # (!\Mux19~2_combout\ & (\reg_file[37][12]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[37][12]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][12]~q\,
	datad => \Mux19~2_combout\,
	combout => \Mux19~3_combout\);

-- Location: LCCOMB_X42_Y27_N20
\Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~6_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\) # (\Mux19~3_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux19~5_combout\ & (!\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux19~5_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux19~3_combout\,
	combout => \Mux19~6_combout\);

-- Location: FF_X37_Y28_N7
\reg_file[42][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][12]~q\);

-- Location: FF_X37_Y28_N17
\reg_file[43][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][12]~q\);

-- Location: FF_X37_Y32_N27
\reg_file[41][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][12]~q\);

-- Location: FF_X37_Y32_N21
\reg_file[40][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][12]~q\);

-- Location: LCCOMB_X37_Y32_N20
\Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\reg_file[41][12]~q\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_file[40][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][12]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][12]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X37_Y28_N16
\Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux19~0_combout\ & ((\reg_file[43][12]~q\))) # (!\Mux19~0_combout\ & (\reg_file[42][12]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[42][12]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[43][12]~q\,
	datad => \Mux19~0_combout\,
	combout => \Mux19~1_combout\);

-- Location: FF_X37_Y27_N23
\reg_file[44][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][12]~q\);

-- Location: FF_X37_Y27_N5
\reg_file[46][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][12]~q\);

-- Location: LCCOMB_X37_Y27_N22
\Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~7_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][12]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][12]~q\,
	datad => \reg_file[46][12]~q\,
	combout => \Mux19~7_combout\);

-- Location: FF_X41_Y32_N19
\reg_file[47][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][12]~q\);

-- Location: FF_X41_Y32_N25
\reg_file[45][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][12]~q\);

-- Location: LCCOMB_X41_Y32_N18
\Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~8_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux19~7_combout\ & (\reg_file[47][12]~q\)) # (!\Mux19~7_combout\ & ((\reg_file[45][12]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux19~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux19~7_combout\,
	datac => \reg_file[47][12]~q\,
	datad => \reg_file[45][12]~q\,
	combout => \Mux19~8_combout\);

-- Location: LCCOMB_X42_Y26_N16
\Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~9_combout\ = (\Mux19~6_combout\ & (((\Mux19~8_combout\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux19~6_combout\ & (\reg_read_addr[3]~input_o\ & (\Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~6_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux19~1_combout\,
	datad => \Mux19~8_combout\,
	combout => \Mux19~9_combout\);

-- Location: LCCOMB_X42_Y26_N4
\reg_file[23][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[23][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[23][12]~feeder_combout\);

-- Location: FF_X42_Y26_N5
\reg_file[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[23][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][12]~q\);

-- Location: FF_X42_Y26_N7
\reg_file[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][12]~q\);

-- Location: FF_X49_Y34_N27
\reg_file[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][12]~q\);

-- Location: FF_X49_Y34_N17
\reg_file[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][12]~q\);

-- Location: LCCOMB_X49_Y34_N26
\Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~17_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[27][12]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[19][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][12]~q\,
	datad => \reg_file[27][12]~q\,
	combout => \Mux19~17_combout\);

-- Location: LCCOMB_X42_Y26_N6
\Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~18_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux19~17_combout\ & ((\reg_file[31][12]~q\))) # (!\Mux19~17_combout\ & (\reg_file[23][12]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][12]~q\,
	datac => \reg_file[31][12]~q\,
	datad => \Mux19~17_combout\,
	combout => \Mux19~18_combout\);

-- Location: FF_X45_Y24_N13
\reg_file[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][12]~q\);

-- Location: FF_X45_Y24_N15
\reg_file[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][12]~q\);

-- Location: FF_X46_Y24_N5
\reg_file[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][12]~q\);

-- Location: FF_X46_Y24_N23
\reg_file[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][12]~q\);

-- Location: LCCOMB_X46_Y24_N22
\Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~14_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[20][12]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[16][12]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[20][12]~q\,
	datac => \reg_file[16][12]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux19~14_combout\);

-- Location: LCCOMB_X45_Y24_N14
\Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~15_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux19~14_combout\ & ((\reg_file[28][12]~q\))) # (!\Mux19~14_combout\ & (\reg_file[24][12]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][12]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[28][12]~q\,
	datad => \Mux19~14_combout\,
	combout => \Mux19~15_combout\);

-- Location: LCCOMB_X41_Y34_N8
\reg_file[26][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[26][12]~feeder_combout\);

-- Location: FF_X41_Y34_N9
\reg_file[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][12]~q\);

-- Location: FF_X38_Y26_N25
\reg_file[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][12]~q\);

-- Location: FF_X37_Y26_N5
\reg_file[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][12]~q\);

-- Location: FF_X37_Y26_N23
\reg_file[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][12]~q\);

-- Location: LCCOMB_X37_Y26_N22
\Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~12_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[22][12]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[18][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[22][12]~q\,
	datac => \reg_file[18][12]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux19~12_combout\);

-- Location: LCCOMB_X38_Y26_N24
\Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~13_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux19~12_combout\ & ((\reg_file[30][12]~q\))) # (!\Mux19~12_combout\ & (\reg_file[26][12]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[26][12]~q\,
	datac => \reg_file[30][12]~q\,
	datad => \Mux19~12_combout\,
	combout => \Mux19~13_combout\);

-- Location: LCCOMB_X42_Y26_N26
\Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~16_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\Mux19~13_combout\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\Mux19~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux19~15_combout\,
	datad => \Mux19~13_combout\,
	combout => \Mux19~16_combout\);

-- Location: FF_X37_Y29_N31
\reg_file[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][12]~q\);

-- Location: LCCOMB_X37_Y29_N28
\reg_file[25][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[25][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[25][12]~feeder_combout\);

-- Location: FF_X37_Y29_N29
\reg_file[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[25][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][12]~q\);

-- Location: LCCOMB_X37_Y29_N30
\Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~10_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][12]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][12]~q\,
	datad => \reg_file[25][12]~q\,
	combout => \Mux19~10_combout\);

-- Location: FF_X43_Y29_N21
\reg_file[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][12]~q\);

-- Location: FF_X43_Y29_N3
\reg_file[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][12]~q\);

-- Location: LCCOMB_X43_Y29_N20
\Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~11_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux19~10_combout\ & (\reg_file[29][12]~q\)) # (!\Mux19~10_combout\ & ((\reg_file[21][12]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux19~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux19~10_combout\,
	datac => \reg_file[29][12]~q\,
	datad => \reg_file[21][12]~q\,
	combout => \Mux19~11_combout\);

-- Location: LCCOMB_X42_Y26_N24
\Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~19_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux19~16_combout\ & (\Mux19~18_combout\)) # (!\Mux19~16_combout\ & ((\Mux19~11_combout\))))) # (!\reg_read_addr[0]~input_o\ & (((\Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~18_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux19~16_combout\,
	datad => \Mux19~11_combout\,
	combout => \Mux19~19_combout\);

-- Location: FF_X47_Y25_N11
\reg_file[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][12]~q\);

-- Location: FF_X47_Y25_N5
\reg_file[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][12]~q\);

-- Location: FF_X49_Y25_N27
\reg_file[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][12]~q\);

-- Location: FF_X49_Y25_N17
\reg_file[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][12]~q\);

-- Location: LCCOMB_X49_Y25_N26
\Mux19~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~27_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[11][12]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[3][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][12]~q\,
	datad => \reg_file[11][12]~q\,
	combout => \Mux19~27_combout\);

-- Location: LCCOMB_X47_Y25_N4
\Mux19~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~28_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux19~27_combout\ & ((\reg_file[15][12]~q\))) # (!\Mux19~27_combout\ & (\reg_file[7][12]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux19~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[7][12]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[15][12]~q\,
	datad => \Mux19~27_combout\,
	combout => \Mux19~28_combout\);

-- Location: LCCOMB_X40_Y26_N30
\reg_file[10][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[10][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[10][12]~feeder_combout\);

-- Location: FF_X40_Y26_N31
\reg_file[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[10][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][12]~q\);

-- Location: FF_X39_Y26_N27
\reg_file[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][12]~q\);

-- Location: FF_X39_Y26_N21
\reg_file[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][12]~q\);

-- Location: LCCOMB_X39_Y26_N20
\Mux19~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~20_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[6][12]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[2][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[6][12]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][12]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux19~20_combout\);

-- Location: FF_X40_Y26_N25
\reg_file[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][12]~q\);

-- Location: LCCOMB_X40_Y26_N24
\Mux19~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~21_combout\ = (\Mux19~20_combout\ & (((\reg_file[14][12]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux19~20_combout\ & (\reg_file[10][12]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[10][12]~q\,
	datab => \Mux19~20_combout\,
	datac => \reg_file[14][12]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux19~21_combout\);

-- Location: FF_X44_Y25_N5
\reg_file[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][12]~q\);

-- Location: FF_X44_Y25_N31
\reg_file[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][12]~q\);

-- Location: LCCOMB_X44_Y25_N30
\Mux19~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~24_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[4][12]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[4][12]~q\,
	datac => \reg_file[0][12]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux19~24_combout\);

-- Location: FF_X45_Y25_N31
\reg_file[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][12]~q\);

-- Location: FF_X45_Y25_N13
\reg_file[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][12]~q\);

-- Location: LCCOMB_X45_Y25_N30
\Mux19~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~25_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux19~24_combout\ & (\reg_file[12][12]~q\)) # (!\Mux19~24_combout\ & ((\reg_file[8][12]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux19~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux19~24_combout\,
	datac => \reg_file[12][12]~q\,
	datad => \reg_file[8][12]~q\,
	combout => \Mux19~25_combout\);

-- Location: FF_X42_Y25_N5
\reg_file[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][12]~q\);

-- Location: FF_X42_Y25_N7
\reg_file[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][12]~q\);

-- Location: FF_X43_Y25_N23
\reg_file[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][12]~q\);

-- Location: FF_X43_Y25_N29
\reg_file[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][12]~q\);

-- Location: LCCOMB_X43_Y25_N22
\Mux19~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[9][12]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[1][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[1][12]~q\,
	datad => \reg_file[9][12]~q\,
	combout => \Mux19~22_combout\);

-- Location: LCCOMB_X42_Y25_N6
\Mux19~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux19~22_combout\ & ((\reg_file[13][12]~q\))) # (!\Mux19~22_combout\ & (\reg_file[5][12]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux19~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[5][12]~q\,
	datac => \reg_file[13][12]~q\,
	datad => \Mux19~22_combout\,
	combout => \Mux19~23_combout\);

-- Location: LCCOMB_X42_Y26_N18
\Mux19~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~26_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\Mux19~23_combout\))) # (!\reg_read_addr[0]~input_o\ & (\Mux19~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux19~25_combout\,
	datad => \Mux19~23_combout\,
	combout => \Mux19~26_combout\);

-- Location: LCCOMB_X42_Y26_N12
\Mux19~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~29_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux19~26_combout\ & (\Mux19~28_combout\)) # (!\Mux19~26_combout\ & ((\Mux19~21_combout\))))) # (!\reg_read_addr[1]~input_o\ & (((\Mux19~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux19~28_combout\,
	datac => \Mux19~21_combout\,
	datad => \Mux19~26_combout\,
	combout => \Mux19~29_combout\);

-- Location: LCCOMB_X42_Y26_N14
\Mux19~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~30_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux19~19_combout\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((!\reg_read_addr[5]~input_o\ & \Mux19~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux19~19_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux19~29_combout\,
	combout => \Mux19~30_combout\);

-- Location: LCCOMB_X49_Y29_N2
\reg_file[52][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[52][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[52][12]~feeder_combout\);

-- Location: FF_X49_Y29_N3
\reg_file[52][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[52][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][12]~q\);

-- Location: FF_X43_Y31_N29
\reg_file[60][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][12]~q\);

-- Location: FF_X42_Y31_N15
\reg_file[48][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][12]~q\);

-- Location: FF_X46_Y34_N31
\reg_file[56][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][12]~q\);

-- Location: LCCOMB_X42_Y31_N14
\Mux19~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[56][12]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[48][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[48][12]~q\,
	datad => \reg_file[56][12]~q\,
	combout => \Mux19~35_combout\);

-- Location: LCCOMB_X43_Y31_N28
\Mux19~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~36_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux19~35_combout\ & ((\reg_file[60][12]~q\))) # (!\Mux19~35_combout\ & (\reg_file[52][12]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux19~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[52][12]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][12]~q\,
	datad => \Mux19~35_combout\,
	combout => \Mux19~36_combout\);

-- Location: FF_X38_Y30_N19
\reg_file[57][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][12]~q\);

-- Location: FF_X46_Y29_N21
\reg_file[61][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][12]~q\);

-- Location: FF_X47_Y27_N29
\reg_file[49][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][12]~q\);

-- Location: LCCOMB_X45_Y26_N16
\reg_file[53][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[53][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[53][12]~feeder_combout\);

-- Location: FF_X45_Y26_N17
\reg_file[53][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[53][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][12]~q\);

-- Location: LCCOMB_X47_Y27_N28
\Mux19~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[53][12]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[49][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[49][12]~q\,
	datad => \reg_file[53][12]~q\,
	combout => \Mux19~33_combout\);

-- Location: LCCOMB_X46_Y29_N20
\Mux19~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~34_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux19~33_combout\ & ((\reg_file[61][12]~q\))) # (!\Mux19~33_combout\ & (\reg_file[57][12]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux19~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[57][12]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[61][12]~q\,
	datad => \Mux19~33_combout\,
	combout => \Mux19~34_combout\);

-- Location: LCCOMB_X42_Y26_N0
\Mux19~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~37_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\) # (\Mux19~34_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux19~36_combout\ & (!\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux19~36_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux19~34_combout\,
	combout => \Mux19~37_combout\);

-- Location: LCCOMB_X44_Y33_N26
\reg_file[54][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[54][12]~feeder_combout\);

-- Location: FF_X44_Y33_N27
\reg_file[54][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][12]~q\);

-- Location: FF_X40_Y29_N27
\reg_file[62][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][12]~q\);

-- Location: FF_X39_Y31_N17
\reg_file[50][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][12]~q\);

-- Location: LCCOMB_X38_Y29_N24
\reg_file[58][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][12]~feeder_combout\ = \reg_write_data[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[12]~input_o\,
	combout => \reg_file[58][12]~feeder_combout\);

-- Location: FF_X38_Y29_N25
\reg_file[58][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][12]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][12]~q\);

-- Location: LCCOMB_X39_Y31_N16
\Mux19~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~31_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[58][12]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[50][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[50][12]~q\,
	datad => \reg_file[58][12]~q\,
	combout => \Mux19~31_combout\);

-- Location: LCCOMB_X40_Y29_N26
\Mux19~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~32_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux19~31_combout\ & ((\reg_file[62][12]~q\))) # (!\Mux19~31_combout\ & (\reg_file[54][12]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux19~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[54][12]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[62][12]~q\,
	datad => \Mux19~31_combout\,
	combout => \Mux19~32_combout\);

-- Location: FF_X41_Y28_N29
\reg_file[59][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][12]~q\);

-- Location: FF_X46_Y31_N5
\reg_file[63][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][12]~q\);

-- Location: FF_X42_Y29_N5
\reg_file[55][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][12]~q\);

-- Location: FF_X42_Y29_N15
\reg_file[51][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[12]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][12]~q\);

-- Location: LCCOMB_X42_Y29_N14
\Mux19~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~38_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[55][12]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[51][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[55][12]~q\,
	datac => \reg_file[51][12]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux19~38_combout\);

-- Location: LCCOMB_X46_Y31_N4
\Mux19~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~39_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux19~38_combout\ & ((\reg_file[63][12]~q\))) # (!\Mux19~38_combout\ & (\reg_file[59][12]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux19~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][12]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[63][12]~q\,
	datad => \Mux19~38_combout\,
	combout => \Mux19~39_combout\);

-- Location: LCCOMB_X42_Y26_N2
\Mux19~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~40_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux19~37_combout\ & ((\Mux19~39_combout\))) # (!\Mux19~37_combout\ & (\Mux19~32_combout\)))) # (!\reg_read_addr[1]~input_o\ & (\Mux19~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux19~37_combout\,
	datac => \Mux19~32_combout\,
	datad => \Mux19~39_combout\,
	combout => \Mux19~40_combout\);

-- Location: LCCOMB_X42_Y26_N28
\Mux19~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux19~41_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux19~30_combout\ & ((\Mux19~40_combout\))) # (!\Mux19~30_combout\ & (\Mux19~9_combout\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux19~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux19~9_combout\,
	datac => \Mux19~30_combout\,
	datad => \Mux19~40_combout\,
	combout => \Mux19~41_combout\);

-- Location: IOIBUF_X78_Y25_N1
\reg_write_data[13]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(13),
	o => \reg_write_data[13]~input_o\);

-- Location: FF_X40_Y29_N5
\reg_file[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][13]~q\);

-- Location: FF_X40_Y29_N23
\reg_file[62][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][13]~q\);

-- Location: FF_X39_Y29_N25
\reg_file[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][13]~q\);

-- Location: LCCOMB_X39_Y29_N6
\reg_file[46][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[46][13]~feeder_combout\ = \reg_write_data[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[13]~input_o\,
	combout => \reg_file[46][13]~feeder_combout\);

-- Location: FF_X39_Y29_N7
\reg_file[46][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[46][13]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][13]~q\);

-- Location: LCCOMB_X39_Y29_N24
\Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~7_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[46][13]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[14][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][13]~q\,
	datad => \reg_file[46][13]~q\,
	combout => \Mux18~7_combout\);

-- Location: LCCOMB_X40_Y29_N22
\Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~8_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux18~7_combout\ & ((\reg_file[62][13]~q\))) # (!\Mux18~7_combout\ & (\reg_file[30][13]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[30][13]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[62][13]~q\,
	datad => \Mux18~7_combout\,
	combout => \Mux18~8_combout\);

-- Location: FF_X39_Y32_N5
\reg_file[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][13]~q\);

-- Location: FF_X39_Y32_N31
\reg_file[54][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][13]~q\);

-- Location: FF_X40_Y32_N5
\reg_file[38][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][13]~q\);

-- Location: FF_X40_Y32_N23
\reg_file[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][13]~q\);

-- Location: LCCOMB_X40_Y32_N22
\Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[38][13]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[6][13]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[38][13]~q\,
	datac => \reg_file[6][13]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X39_Y32_N30
\Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux18~0_combout\ & ((\reg_file[54][13]~q\))) # (!\Mux18~0_combout\ & (\reg_file[22][13]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[22][13]~q\,
	datac => \reg_file[54][13]~q\,
	datad => \Mux18~0_combout\,
	combout => \Mux18~1_combout\);

-- Location: FF_X38_Y28_N31
\reg_file[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][13]~q\);

-- Location: FF_X38_Y28_N21
\reg_file[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][13]~q\);

-- Location: LCCOMB_X38_Y28_N30
\Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~2_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[26][13]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[10][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[10][13]~q\,
	datad => \reg_file[26][13]~q\,
	combout => \Mux18~2_combout\);

-- Location: FF_X38_Y29_N21
\reg_file[58][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][13]~q\);

-- Location: FF_X38_Y29_N19
\reg_file[42][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][13]~q\);

-- Location: LCCOMB_X38_Y29_N20
\Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~3_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux18~2_combout\ & (\reg_file[58][13]~q\)) # (!\Mux18~2_combout\ & ((\reg_file[42][13]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux18~2_combout\,
	datac => \reg_file[58][13]~q\,
	datad => \reg_file[42][13]~q\,
	combout => \Mux18~3_combout\);

-- Location: FF_X39_Y27_N27
\reg_file[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][13]~q\);

-- Location: FF_X39_Y27_N25
\reg_file[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][13]~q\);

-- Location: LCCOMB_X39_Y27_N26
\Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~4_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[18][13]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[2][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][13]~q\,
	datad => \reg_file[18][13]~q\,
	combout => \Mux18~4_combout\);

-- Location: FF_X39_Y31_N5
\reg_file[50][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][13]~q\);

-- Location: FF_X39_Y31_N3
\reg_file[34][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][13]~q\);

-- Location: LCCOMB_X39_Y31_N4
\Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~5_combout\ = (\Mux18~4_combout\ & (((\reg_file[50][13]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux18~4_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[34][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~4_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[50][13]~q\,
	datad => \reg_file[34][13]~q\,
	combout => \Mux18~5_combout\);

-- Location: LCCOMB_X42_Y30_N22
\Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~6_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux18~3_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux18~3_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux18~5_combout\,
	combout => \Mux18~6_combout\);

-- Location: LCCOMB_X41_Y30_N2
\Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~9_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux18~6_combout\ & (\Mux18~8_combout\)) # (!\Mux18~6_combout\ & ((\Mux18~1_combout\))))) # (!\reg_read_addr[2]~input_o\ & (((\Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~8_combout\,
	datab => \Mux18~1_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux18~6_combout\,
	combout => \Mux18~9_combout\);

-- Location: FF_X49_Y25_N23
\reg_file[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][13]~q\);

-- Location: FF_X47_Y25_N31
\reg_file[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][13]~q\);

-- Location: LCCOMB_X49_Y25_N22
\Mux18~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[7][13]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[3][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][13]~q\,
	datad => \reg_file[7][13]~q\,
	combout => \Mux18~35_combout\);

-- Location: FF_X47_Y25_N25
\reg_file[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][13]~q\);

-- Location: FF_X49_Y25_N29
\reg_file[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][13]~q\);

-- Location: LCCOMB_X47_Y25_N24
\Mux18~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~36_combout\ = (\Mux18~35_combout\ & (((\reg_file[15][13]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux18~35_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[11][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~35_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[15][13]~q\,
	datad => \reg_file[11][13]~q\,
	combout => \Mux18~36_combout\);

-- Location: FF_X49_Y26_N27
\reg_file[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][13]~q\);

-- Location: FF_X49_Y26_N17
\reg_file[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][13]~q\);

-- Location: LCCOMB_X49_Y26_N26
\Mux18~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~33_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[27][13]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[19][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[19][13]~q\,
	datad => \reg_file[27][13]~q\,
	combout => \Mux18~33_combout\);

-- Location: FF_X49_Y28_N7
\reg_file[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][13]~q\);

-- Location: FF_X49_Y28_N13
\reg_file[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][13]~q\);

-- Location: LCCOMB_X49_Y28_N6
\Mux18~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~34_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux18~33_combout\ & (\reg_file[31][13]~q\)) # (!\Mux18~33_combout\ & ((\reg_file[23][13]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux18~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux18~33_combout\,
	datac => \reg_file[31][13]~q\,
	datad => \reg_file[23][13]~q\,
	combout => \Mux18~34_combout\);

-- Location: LCCOMB_X49_Y28_N0
\Mux18~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~37_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux18~34_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux18~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~36_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux18~34_combout\,
	combout => \Mux18~37_combout\);

-- Location: FF_X41_Y28_N23
\reg_file[59][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][13]~q\);

-- Location: FF_X41_Y28_N17
\reg_file[51][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][13]~q\);

-- Location: LCCOMB_X41_Y28_N16
\Mux18~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~38_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[59][13]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[51][13]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][13]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][13]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux18~38_combout\);

-- Location: FF_X43_Y27_N15
\reg_file[63][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][13]~q\);

-- Location: FF_X43_Y27_N13
\reg_file[55][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][13]~q\);

-- Location: LCCOMB_X43_Y27_N14
\Mux18~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~39_combout\ = (\Mux18~38_combout\ & (((\reg_file[63][13]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux18~38_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[55][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~38_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][13]~q\,
	datad => \reg_file[55][13]~q\,
	combout => \Mux18~39_combout\);

-- Location: LCCOMB_X38_Y32_N4
\reg_file[43][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[43][13]~feeder_combout\ = \reg_write_data[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[13]~input_o\,
	combout => \reg_file[43][13]~feeder_combout\);

-- Location: FF_X38_Y32_N5
\reg_file[43][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[43][13]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][13]~q\);

-- Location: FF_X46_Y33_N19
\reg_file[47][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][13]~q\);

-- Location: FF_X51_Y33_N5
\reg_file[35][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][13]~q\);

-- Location: FF_X51_Y33_N3
\reg_file[39][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][13]~q\);

-- Location: LCCOMB_X51_Y33_N4
\Mux18~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~31_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[39][13]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[35][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[35][13]~q\,
	datad => \reg_file[39][13]~q\,
	combout => \Mux18~31_combout\);

-- Location: LCCOMB_X46_Y33_N18
\Mux18~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~32_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux18~31_combout\ & ((\reg_file[47][13]~q\))) # (!\Mux18~31_combout\ & (\reg_file[43][13]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux18~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[43][13]~q\,
	datac => \reg_file[47][13]~q\,
	datad => \Mux18~31_combout\,
	combout => \Mux18~32_combout\);

-- Location: LCCOMB_X45_Y33_N22
\Mux18~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~40_combout\ = (\Mux18~37_combout\ & ((\Mux18~39_combout\) # ((!\reg_read_addr[5]~input_o\)))) # (!\Mux18~37_combout\ & (((\reg_read_addr[5]~input_o\ & \Mux18~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~37_combout\,
	datab => \Mux18~39_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux18~32_combout\,
	combout => \Mux18~40_combout\);

-- Location: FF_X43_Y34_N11
\reg_file[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][13]~q\);

-- Location: FF_X43_Y34_N25
\reg_file[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][13]~q\);

-- Location: LCCOMB_X43_Y34_N10
\Mux18~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~24_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[16][13]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[0][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[0][13]~q\,
	datad => \reg_file[16][13]~q\,
	combout => \Mux18~24_combout\);

-- Location: FF_X39_Y34_N21
\reg_file[32][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][13]~q\);

-- Location: FF_X39_Y34_N15
\reg_file[48][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][13]~q\);

-- Location: LCCOMB_X39_Y34_N14
\Mux18~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~25_combout\ = (\Mux18~24_combout\ & (((\reg_file[48][13]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux18~24_combout\ & (\reg_file[32][13]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~24_combout\,
	datab => \reg_file[32][13]~q\,
	datac => \reg_file[48][13]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux18~25_combout\);

-- Location: FF_X47_Y31_N7
\reg_file[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][13]~q\);

-- Location: FF_X47_Y31_N29
\reg_file[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][13]~q\);

-- Location: LCCOMB_X47_Y31_N6
\Mux18~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~22_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[24][13]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[8][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[8][13]~q\,
	datad => \reg_file[24][13]~q\,
	combout => \Mux18~22_combout\);

-- Location: FF_X46_Y34_N19
\reg_file[56][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][13]~q\);

-- Location: FF_X46_Y34_N17
\reg_file[40][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][13]~q\);

-- Location: LCCOMB_X46_Y34_N18
\Mux18~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~23_combout\ = (\Mux18~22_combout\ & (((\reg_file[56][13]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux18~22_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[40][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~22_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[56][13]~q\,
	datad => \reg_file[40][13]~q\,
	combout => \Mux18~23_combout\);

-- Location: LCCOMB_X46_Y34_N12
\Mux18~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~26_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\) # (\Mux18~23_combout\)))) # (!\reg_read_addr[3]~input_o\ & (\Mux18~25_combout\ & (!\reg_read_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux18~25_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux18~23_combout\,
	combout => \Mux18~26_combout\);

-- Location: LCCOMB_X44_Y28_N10
\reg_file[28][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[28][13]~feeder_combout\ = \reg_write_data[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[13]~input_o\,
	combout => \reg_file[28][13]~feeder_combout\);

-- Location: FF_X44_Y28_N11
\reg_file[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[28][13]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][13]~q\);

-- Location: FF_X47_Y36_N3
\reg_file[60][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][13]~q\);

-- Location: FF_X46_Y36_N13
\reg_file[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][13]~q\);

-- Location: FF_X46_Y36_N11
\reg_file[44][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][13]~q\);

-- Location: LCCOMB_X46_Y36_N12
\Mux18~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~27_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[44][13]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[12][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][13]~q\,
	datad => \reg_file[44][13]~q\,
	combout => \Mux18~27_combout\);

-- Location: LCCOMB_X47_Y36_N2
\Mux18~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~28_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux18~27_combout\ & ((\reg_file[60][13]~q\))) # (!\Mux18~27_combout\ & (\reg_file[28][13]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux18~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[28][13]~q\,
	datac => \reg_file[60][13]~q\,
	datad => \Mux18~27_combout\,
	combout => \Mux18~28_combout\);

-- Location: FF_X49_Y31_N7
\reg_file[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][13]~q\);

-- Location: FF_X47_Y32_N1
\reg_file[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][13]~q\);

-- Location: FF_X47_Y32_N7
\reg_file[36][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][13]~q\);

-- Location: LCCOMB_X47_Y32_N0
\Mux18~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~20_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[36][13]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[4][13]~q\,
	datad => \reg_file[36][13]~q\,
	combout => \Mux18~20_combout\);

-- Location: FF_X49_Y31_N9
\reg_file[52][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][13]~q\);

-- Location: LCCOMB_X49_Y31_N8
\Mux18~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~21_combout\ = (\Mux18~20_combout\ & (((\reg_file[52][13]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux18~20_combout\ & (\reg_file[20][13]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[20][13]~q\,
	datab => \Mux18~20_combout\,
	datac => \reg_file[52][13]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux18~21_combout\);

-- Location: LCCOMB_X47_Y34_N30
\Mux18~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~29_combout\ = (\Mux18~26_combout\ & ((\Mux18~28_combout\) # ((!\reg_read_addr[2]~input_o\)))) # (!\Mux18~26_combout\ & (((\reg_read_addr[2]~input_o\ & \Mux18~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~26_combout\,
	datab => \Mux18~28_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux18~21_combout\,
	combout => \Mux18~29_combout\);

-- Location: FF_X41_Y25_N31
\reg_file[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][13]~q\);

-- Location: FF_X41_Y25_N21
\reg_file[37][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][13]~q\);

-- Location: LCCOMB_X41_Y25_N30
\Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~12_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[37][13]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[5][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[5][13]~q\,
	datad => \reg_file[37][13]~q\,
	combout => \Mux18~12_combout\);

-- Location: FF_X46_Y25_N5
\reg_file[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][13]~q\);

-- Location: FF_X46_Y25_N15
\reg_file[53][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][13]~q\);

-- Location: LCCOMB_X46_Y25_N14
\Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~13_combout\ = (\Mux18~12_combout\ & (((\reg_file[53][13]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux18~12_combout\ & (\reg_file[21][13]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~12_combout\,
	datab => \reg_file[21][13]~q\,
	datac => \reg_file[53][13]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux18~13_combout\);

-- Location: FF_X51_Y27_N27
\reg_file[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][13]~q\);

-- Location: FF_X51_Y27_N5
\reg_file[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][13]~q\);

-- Location: LCCOMB_X51_Y27_N4
\Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~14_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_file[17][13]~q\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((\reg_file[1][13]~q\ & !\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[17][13]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[1][13]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux18~14_combout\);

-- Location: FF_X51_Y30_N3
\reg_file[49][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][13]~q\);

-- Location: FF_X51_Y30_N1
\reg_file[33][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][13]~q\);

-- Location: LCCOMB_X51_Y30_N2
\Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~15_combout\ = (\Mux18~14_combout\ & (((\reg_file[49][13]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux18~14_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[33][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~14_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[49][13]~q\,
	datad => \reg_file[33][13]~q\,
	combout => \Mux18~15_combout\);

-- Location: LCCOMB_X47_Y33_N26
\Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~16_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux18~13_combout\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux18~15_combout\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~13_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux18~15_combout\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux18~16_combout\);

-- Location: LCCOMB_X38_Y32_N18
\reg_file[41][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][13]~feeder_combout\ = \reg_write_data[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[13]~input_o\,
	combout => \reg_file[41][13]~feeder_combout\);

-- Location: FF_X38_Y32_N19
\reg_file[41][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][13]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][13]~q\);

-- Location: FF_X37_Y30_N23
\reg_file[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][13]~q\);

-- Location: FF_X37_Y30_N29
\reg_file[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][13]~q\);

-- Location: LCCOMB_X37_Y30_N22
\Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~10_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][13]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][13]~q\,
	datad => \reg_file[25][13]~q\,
	combout => \Mux18~10_combout\);

-- Location: FF_X38_Y30_N13
\reg_file[57][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][13]~q\);

-- Location: LCCOMB_X38_Y30_N12
\Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~11_combout\ = (\Mux18~10_combout\ & (((\reg_file[57][13]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux18~10_combout\ & (\reg_file[41][13]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][13]~q\,
	datab => \Mux18~10_combout\,
	datac => \reg_file[57][13]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux18~11_combout\);

-- Location: FF_X46_Y29_N7
\reg_file[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][13]~q\);

-- Location: FF_X46_Y29_N25
\reg_file[61][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][13]~q\);

-- Location: FF_X47_Y29_N5
\reg_file[45][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][13]~q\);

-- Location: FF_X47_Y29_N7
\reg_file[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[13]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][13]~q\);

-- Location: LCCOMB_X47_Y29_N6
\Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~17_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[45][13]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[13][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[45][13]~q\,
	datac => \reg_file[13][13]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux18~17_combout\);

-- Location: LCCOMB_X46_Y29_N24
\Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~18_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux18~17_combout\ & ((\reg_file[61][13]~q\))) # (!\Mux18~17_combout\ & (\reg_file[29][13]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[29][13]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[61][13]~q\,
	datad => \Mux18~17_combout\,
	combout => \Mux18~18_combout\);

-- Location: LCCOMB_X47_Y33_N28
\Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~19_combout\ = (\Mux18~16_combout\ & (((\Mux18~18_combout\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux18~16_combout\ & (\reg_read_addr[3]~input_o\ & (\Mux18~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~16_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux18~11_combout\,
	datad => \Mux18~18_combout\,
	combout => \Mux18~19_combout\);

-- Location: LCCOMB_X47_Y33_N14
\Mux18~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~30_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\Mux18~19_combout\))) # (!\reg_read_addr[0]~input_o\ & (\Mux18~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux18~29_combout\,
	datad => \Mux18~19_combout\,
	combout => \Mux18~30_combout\);

-- Location: LCCOMB_X45_Y33_N0
\Mux18~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux18~41_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux18~30_combout\ & ((\Mux18~40_combout\))) # (!\Mux18~30_combout\ & (\Mux18~9_combout\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux18~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~9_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux18~40_combout\,
	datad => \Mux18~30_combout\,
	combout => \Mux18~41_combout\);

-- Location: IOIBUF_X31_Y39_N22
\reg_write_data[14]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(14),
	o => \reg_write_data[14]~input_o\);

-- Location: FF_X38_Y34_N5
\reg_file[56][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][14]~q\);

-- Location: FF_X38_Y34_N19
\reg_file[57][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][14]~q\);

-- Location: LCCOMB_X38_Y34_N4
\Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~7_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[57][14]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[56][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[56][14]~q\,
	datad => \reg_file[57][14]~q\,
	combout => \Mux17~7_combout\);

-- Location: FF_X38_Y35_N27
\reg_file[59][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][14]~q\);

-- Location: FF_X42_Y35_N27
\reg_file[58][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][14]~q\);

-- Location: LCCOMB_X38_Y35_N26
\Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~8_combout\ = (\Mux17~7_combout\ & (((\reg_file[59][14]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux17~7_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[58][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~7_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[59][14]~q\,
	datad => \reg_file[58][14]~q\,
	combout => \Mux17~8_combout\);

-- Location: LCCOMB_X41_Y36_N14
\reg_file[26][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[26][14]~feeder_combout\);

-- Location: FF_X41_Y36_N15
\reg_file[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][14]~q\);

-- Location: FF_X41_Y36_N25
\reg_file[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][14]~q\);

-- Location: FF_X42_Y36_N23
\reg_file[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][14]~q\);

-- Location: LCCOMB_X42_Y36_N28
\reg_file[25][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[25][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[25][14]~feeder_combout\);

-- Location: FF_X42_Y36_N29
\reg_file[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[25][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][14]~q\);

-- Location: LCCOMB_X42_Y36_N22
\Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][14]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][14]~q\,
	datad => \reg_file[25][14]~q\,
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X41_Y36_N24
\Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux17~0_combout\ & ((\reg_file[27][14]~q\))) # (!\Mux17~0_combout\ & (\reg_file[26][14]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[26][14]~q\,
	datac => \reg_file[27][14]~q\,
	datad => \Mux17~0_combout\,
	combout => \Mux17~1_combout\);

-- Location: FF_X41_Y35_N27
\reg_file[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][14]~q\);

-- Location: FF_X39_Y35_N3
\reg_file[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][14]~q\);

-- Location: LCCOMB_X39_Y35_N2
\Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~4_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[10][14]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[8][14]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[10][14]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[8][14]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux17~4_combout\);

-- Location: LCCOMB_X51_Y32_N0
\reg_file[9][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[9][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[9][14]~feeder_combout\);

-- Location: FF_X51_Y32_N1
\reg_file[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[9][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][14]~q\);

-- Location: FF_X51_Y32_N27
\reg_file[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][14]~q\);

-- Location: LCCOMB_X51_Y32_N26
\Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~5_combout\ = (\Mux17~4_combout\ & (((\reg_file[11][14]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux17~4_combout\ & (\reg_file[9][14]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~4_combout\,
	datab => \reg_file[9][14]~q\,
	datac => \reg_file[11][14]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux17~5_combout\);

-- Location: FF_X37_Y32_N7
\reg_file[41][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][14]~q\);

-- Location: FF_X36_Y33_N9
\reg_file[43][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][14]~q\);

-- Location: FF_X37_Y32_N1
\reg_file[40][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][14]~q\);

-- Location: LCCOMB_X39_Y30_N8
\reg_file[42][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[42][14]~feeder_combout\);

-- Location: FF_X39_Y30_N9
\reg_file[42][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][14]~q\);

-- Location: LCCOMB_X37_Y32_N0
\Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~2_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[42][14]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[40][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][14]~q\,
	datad => \reg_file[42][14]~q\,
	combout => \Mux17~2_combout\);

-- Location: LCCOMB_X36_Y33_N8
\Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~3_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux17~2_combout\ & ((\reg_file[43][14]~q\))) # (!\Mux17~2_combout\ & (\reg_file[41][14]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][14]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[43][14]~q\,
	datad => \Mux17~2_combout\,
	combout => \Mux17~3_combout\);

-- Location: LCCOMB_X43_Y35_N24
\Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~6_combout\ = (\reg_read_addr[5]~input_o\ & (((\Mux17~3_combout\) # (\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (\Mux17~5_combout\ & ((!\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux17~5_combout\,
	datac => \Mux17~3_combout\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux17~6_combout\);

-- Location: LCCOMB_X43_Y35_N10
\Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~9_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux17~6_combout\ & (\Mux17~8_combout\)) # (!\Mux17~6_combout\ & ((\Mux17~1_combout\))))) # (!\reg_read_addr[4]~input_o\ & (((\Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux17~8_combout\,
	datac => \Mux17~1_combout\,
	datad => \Mux17~6_combout\,
	combout => \Mux17~9_combout\);

-- Location: FF_X45_Y25_N17
\reg_file[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][14]~q\);

-- Location: FF_X45_Y24_N1
\reg_file[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][14]~q\);

-- Location: LCCOMB_X45_Y25_N16
\Mux17~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~35_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[28][14]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[12][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[12][14]~q\,
	datad => \reg_file[28][14]~q\,
	combout => \Mux17~35_combout\);

-- Location: FF_X43_Y31_N7
\reg_file[60][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][14]~q\);

-- Location: LCCOMB_X44_Y35_N6
\reg_file[44][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[44][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[44][14]~feeder_combout\);

-- Location: FF_X44_Y35_N7
\reg_file[44][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[44][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][14]~q\);

-- Location: LCCOMB_X43_Y31_N6
\Mux17~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~36_combout\ = (\Mux17~35_combout\ & (((\reg_file[60][14]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux17~35_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[44][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~35_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[60][14]~q\,
	datad => \reg_file[44][14]~q\,
	combout => \Mux17~36_combout\);

-- Location: LCCOMB_X39_Y29_N10
\reg_file[46][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[46][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[46][14]~feeder_combout\);

-- Location: FF_X39_Y29_N11
\reg_file[46][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[46][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][14]~q\);

-- Location: FF_X39_Y29_N5
\reg_file[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][14]~q\);

-- Location: FF_X38_Y26_N11
\reg_file[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][14]~q\);

-- Location: LCCOMB_X39_Y29_N4
\Mux17~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~33_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[30][14]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[14][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][14]~q\,
	datad => \reg_file[30][14]~q\,
	combout => \Mux17~33_combout\);

-- Location: FF_X40_Y29_N9
\reg_file[62][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][14]~q\);

-- Location: LCCOMB_X40_Y29_N8
\Mux17~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~34_combout\ = (\Mux17~33_combout\ & (((\reg_file[62][14]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux17~33_combout\ & (\reg_file[46][14]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[46][14]~q\,
	datab => \Mux17~33_combout\,
	datac => \reg_file[62][14]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux17~34_combout\);

-- Location: LCCOMB_X43_Y31_N16
\Mux17~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~37_combout\ = (\reg_read_addr[1]~input_o\ & (((\Mux17~34_combout\) # (\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (\Mux17~36_combout\ & ((!\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~36_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux17~34_combout\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux17~37_combout\);

-- Location: FF_X47_Y29_N27
\reg_file[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][14]~q\);

-- Location: FF_X47_Y29_N17
\reg_file[45][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][14]~q\);

-- Location: LCCOMB_X47_Y29_N26
\Mux17~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~31_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][14]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][14]~q\,
	datad => \reg_file[45][14]~q\,
	combout => \Mux17~31_combout\);

-- Location: LCCOMB_X43_Y29_N24
\reg_file[29][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[29][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[29][14]~feeder_combout\);

-- Location: FF_X43_Y29_N25
\reg_file[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[29][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][14]~q\);

-- Location: FF_X44_Y29_N3
\reg_file[61][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][14]~q\);

-- Location: LCCOMB_X44_Y29_N2
\Mux17~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~32_combout\ = (\Mux17~31_combout\ & (((\reg_file[61][14]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux17~31_combout\ & (\reg_file[29][14]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~31_combout\,
	datab => \reg_file[29][14]~q\,
	datac => \reg_file[61][14]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux17~32_combout\);

-- Location: FF_X47_Y25_N29
\reg_file[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][14]~q\);

-- Location: LCCOMB_X46_Y33_N20
\reg_file[47][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[47][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[47][14]~feeder_combout\);

-- Location: FF_X46_Y33_N21
\reg_file[47][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[47][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][14]~q\);

-- Location: LCCOMB_X47_Y25_N28
\Mux17~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~38_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[47][14]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[15][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[15][14]~q\,
	datad => \reg_file[47][14]~q\,
	combout => \Mux17~38_combout\);

-- Location: FF_X46_Y31_N15
\reg_file[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][14]~q\);

-- Location: FF_X46_Y31_N9
\reg_file[63][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][14]~q\);

-- Location: LCCOMB_X46_Y31_N8
\Mux17~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~39_combout\ = (\Mux17~38_combout\ & (((\reg_file[63][14]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux17~38_combout\ & (\reg_file[31][14]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~38_combout\,
	datab => \reg_file[31][14]~q\,
	datac => \reg_file[63][14]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux17~39_combout\);

-- Location: LCCOMB_X47_Y31_N26
\Mux17~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~40_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux17~37_combout\ & ((\Mux17~39_combout\))) # (!\Mux17~37_combout\ & (\Mux17~32_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux17~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux17~37_combout\,
	datac => \Mux17~32_combout\,
	datad => \Mux17~39_combout\,
	combout => \Mux17~40_combout\);

-- Location: FF_X35_Y33_N31
\reg_file[48][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][14]~q\);

-- Location: FF_X35_Y33_N13
\reg_file[49][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][14]~q\);

-- Location: LCCOMB_X35_Y33_N30
\Mux17~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][14]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][14]~q\,
	datad => \reg_file[49][14]~q\,
	combout => \Mux17~27_combout\);

-- Location: LCCOMB_X40_Y33_N18
\reg_file[50][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[50][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[50][14]~feeder_combout\);

-- Location: FF_X40_Y33_N19
\reg_file[50][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[50][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][14]~q\);

-- Location: FF_X39_Y33_N11
\reg_file[51][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][14]~q\);

-- Location: LCCOMB_X39_Y33_N10
\Mux17~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~28_combout\ = (\Mux17~27_combout\ & (((\reg_file[51][14]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux17~27_combout\ & (\reg_file[50][14]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~27_combout\,
	datab => \reg_file[50][14]~q\,
	datac => \reg_file[51][14]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux17~28_combout\);

-- Location: FF_X52_Y32_N5
\reg_file[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][14]~q\);

-- Location: FF_X52_Y32_N15
\reg_file[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][14]~q\);

-- Location: LCCOMB_X52_Y32_N14
\Mux17~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~24_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[2][14]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[2][14]~q\,
	datac => \reg_file[0][14]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux17~24_combout\);

-- Location: FF_X52_Y33_N5
\reg_file[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][14]~q\);

-- Location: FF_X51_Y31_N13
\reg_file[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][14]~q\);

-- Location: LCCOMB_X52_Y33_N4
\Mux17~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux17~24_combout\ & (\reg_file[3][14]~q\)) # (!\Mux17~24_combout\ & ((\reg_file[1][14]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux17~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux17~24_combout\,
	datac => \reg_file[3][14]~q\,
	datad => \reg_file[1][14]~q\,
	combout => \Mux17~25_combout\);

-- Location: FF_X47_Y26_N21
\reg_file[32][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][14]~q\);

-- Location: LCCOMB_X39_Y30_N18
\reg_file[34][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[34][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[34][14]~feeder_combout\);

-- Location: FF_X39_Y30_N19
\reg_file[34][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[34][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][14]~q\);

-- Location: LCCOMB_X47_Y26_N20
\Mux17~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~22_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[34][14]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[32][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][14]~q\,
	datad => \reg_file[34][14]~q\,
	combout => \Mux17~22_combout\);

-- Location: FF_X46_Y26_N15
\reg_file[35][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][14]~q\);

-- Location: FF_X47_Y26_N27
\reg_file[33][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][14]~q\);

-- Location: LCCOMB_X46_Y26_N14
\Mux17~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~23_combout\ = (\Mux17~22_combout\ & (((\reg_file[35][14]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux17~22_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[33][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~22_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[35][14]~q\,
	datad => \reg_file[33][14]~q\,
	combout => \Mux17~23_combout\);

-- Location: LCCOMB_X47_Y31_N4
\Mux17~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~26_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\Mux17~23_combout\))) # (!\reg_read_addr[5]~input_o\ & (\Mux17~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux17~25_combout\,
	datad => \Mux17~23_combout\,
	combout => \Mux17~26_combout\);

-- Location: LCCOMB_X44_Y34_N0
\reg_file[18][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[18][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[18][14]~feeder_combout\);

-- Location: FF_X44_Y34_N1
\reg_file[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[18][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][14]~q\);

-- Location: FF_X50_Y27_N7
\reg_file[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][14]~q\);

-- Location: FF_X49_Y27_N15
\reg_file[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][14]~q\);

-- Location: LCCOMB_X51_Y27_N14
\reg_file[17][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[17][14]~feeder_combout\);

-- Location: FF_X51_Y27_N15
\reg_file[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][14]~q\);

-- Location: LCCOMB_X49_Y27_N14
\Mux17~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~20_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[17][14]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[16][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][14]~q\,
	datad => \reg_file[17][14]~q\,
	combout => \Mux17~20_combout\);

-- Location: LCCOMB_X50_Y27_N6
\Mux17~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~21_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux17~20_combout\ & ((\reg_file[19][14]~q\))) # (!\Mux17~20_combout\ & (\reg_file[18][14]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux17~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[18][14]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[19][14]~q\,
	datad => \Mux17~20_combout\,
	combout => \Mux17~21_combout\);

-- Location: LCCOMB_X47_Y31_N30
\Mux17~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~29_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux17~26_combout\ & (\Mux17~28_combout\)) # (!\Mux17~26_combout\ & ((\Mux17~21_combout\))))) # (!\reg_read_addr[4]~input_o\ & (((\Mux17~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux17~28_combout\,
	datac => \Mux17~26_combout\,
	datad => \Mux17~21_combout\,
	combout => \Mux17~29_combout\);

-- Location: LCCOMB_X44_Y33_N6
\reg_file[54][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[54][14]~feeder_combout\);

-- Location: FF_X44_Y33_N7
\reg_file[54][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][14]~q\);

-- Location: FF_X45_Y29_N5
\reg_file[55][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][14]~q\);

-- Location: FF_X44_Y26_N31
\reg_file[52][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][14]~q\);

-- Location: FF_X50_Y30_N29
\reg_file[53][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][14]~q\);

-- Location: LCCOMB_X44_Y26_N30
\Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~17_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[53][14]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[52][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][14]~q\,
	datad => \reg_file[53][14]~q\,
	combout => \Mux17~17_combout\);

-- Location: LCCOMB_X45_Y29_N4
\Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~18_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux17~17_combout\ & ((\reg_file[55][14]~q\))) # (!\Mux17~17_combout\ & (\reg_file[54][14]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[54][14]~q\,
	datac => \reg_file[55][14]~q\,
	datad => \Mux17~17_combout\,
	combout => \Mux17~18_combout\);

-- Location: FF_X52_Y31_N13
\reg_file[37][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][14]~q\);

-- Location: FF_X52_Y31_N7
\reg_file[39][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][14]~q\);

-- Location: FF_X52_Y29_N9
\reg_file[38][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][14]~q\);

-- Location: FF_X52_Y29_N3
\reg_file[36][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][14]~q\);

-- Location: LCCOMB_X52_Y29_N2
\Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~10_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[38][14]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[36][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[38][14]~q\,
	datac => \reg_file[36][14]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux17~10_combout\);

-- Location: LCCOMB_X52_Y31_N6
\Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~11_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux17~10_combout\ & ((\reg_file[39][14]~q\))) # (!\Mux17~10_combout\ & (\reg_file[37][14]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[37][14]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][14]~q\,
	datad => \Mux17~10_combout\,
	combout => \Mux17~11_combout\);

-- Location: LCCOMB_X50_Y25_N8
\reg_file[5][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[5][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[5][14]~feeder_combout\);

-- Location: FF_X50_Y25_N9
\reg_file[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[5][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][14]~q\);

-- Location: FF_X47_Y25_N3
\reg_file[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][14]~q\);

-- Location: LCCOMB_X51_Y29_N30
\reg_file[6][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[6][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[6][14]~feeder_combout\);

-- Location: FF_X51_Y29_N31
\reg_file[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[6][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][14]~q\);

-- Location: FF_X51_Y29_N9
\reg_file[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][14]~q\);

-- Location: LCCOMB_X51_Y29_N8
\Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~14_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[6][14]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[6][14]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][14]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux17~14_combout\);

-- Location: LCCOMB_X47_Y25_N2
\Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~15_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux17~14_combout\ & ((\reg_file[7][14]~q\))) # (!\Mux17~14_combout\ & (\reg_file[5][14]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[5][14]~q\,
	datac => \reg_file[7][14]~q\,
	datad => \Mux17~14_combout\,
	combout => \Mux17~15_combout\);

-- Location: LCCOMB_X44_Y33_N4
\reg_file[22][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[22][14]~feeder_combout\);

-- Location: FF_X44_Y33_N5
\reg_file[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][14]~q\);

-- Location: FF_X47_Y30_N3
\reg_file[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][14]~q\);

-- Location: FF_X50_Y35_N13
\reg_file[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[14]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][14]~q\);

-- Location: LCCOMB_X43_Y29_N22
\reg_file[21][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[21][14]~feeder_combout\ = \reg_write_data[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[14]~input_o\,
	combout => \reg_file[21][14]~feeder_combout\);

-- Location: FF_X43_Y29_N23
\reg_file[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[21][14]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][14]~q\);

-- Location: LCCOMB_X50_Y35_N12
\Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~12_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[21][14]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[20][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[20][14]~q\,
	datad => \reg_file[21][14]~q\,
	combout => \Mux17~12_combout\);

-- Location: LCCOMB_X47_Y30_N2
\Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~13_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux17~12_combout\ & ((\reg_file[23][14]~q\))) # (!\Mux17~12_combout\ & (\reg_file[22][14]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[22][14]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[23][14]~q\,
	datad => \Mux17~12_combout\,
	combout => \Mux17~13_combout\);

-- Location: LCCOMB_X47_Y31_N0
\Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~16_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux17~13_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~15_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux17~13_combout\,
	combout => \Mux17~16_combout\);

-- Location: LCCOMB_X47_Y31_N10
\Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~19_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux17~16_combout\ & (\Mux17~18_combout\)) # (!\Mux17~16_combout\ & ((\Mux17~11_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~18_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux17~11_combout\,
	datad => \Mux17~16_combout\,
	combout => \Mux17~19_combout\);

-- Location: LCCOMB_X47_Y31_N16
\Mux17~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~30_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\Mux17~19_combout\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\Mux17~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux17~29_combout\,
	datad => \Mux17~19_combout\,
	combout => \Mux17~30_combout\);

-- Location: LCCOMB_X47_Y31_N20
\Mux17~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux17~41_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux17~30_combout\ & ((\Mux17~40_combout\))) # (!\Mux17~30_combout\ & (\Mux17~9_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux17~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~9_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux17~40_combout\,
	datad => \Mux17~30_combout\,
	combout => \Mux17~41_combout\);

-- Location: IOIBUF_X78_Y21_N8
\reg_write_data[15]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(15),
	o => \reg_write_data[15]~input_o\);

-- Location: FF_X38_Y27_N23
\reg_file[45][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][15]~q\);

-- Location: FF_X38_Y27_N25
\reg_file[47][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][15]~q\);

-- Location: FF_X37_Y27_N11
\reg_file[44][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][15]~q\);

-- Location: FF_X37_Y27_N1
\reg_file[46][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][15]~q\);

-- Location: LCCOMB_X37_Y27_N10
\Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~17_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][15]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][15]~q\,
	datad => \reg_file[46][15]~q\,
	combout => \Mux16~17_combout\);

-- Location: LCCOMB_X38_Y27_N24
\Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~18_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux16~17_combout\ & ((\reg_file[47][15]~q\))) # (!\Mux16~17_combout\ & (\reg_file[45][15]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[45][15]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[47][15]~q\,
	datad => \Mux16~17_combout\,
	combout => \Mux16~18_combout\);

-- Location: FF_X39_Y30_N15
\reg_file[34][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][15]~q\);

-- Location: FF_X46_Y26_N25
\reg_file[35][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][15]~q\);

-- Location: FF_X47_Y26_N15
\reg_file[33][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][15]~q\);

-- Location: FF_X47_Y26_N17
\reg_file[32][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][15]~q\);

-- Location: LCCOMB_X47_Y26_N16
\Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~14_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\reg_file[33][15]~q\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_file[32][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[33][15]~q\,
	datac => \reg_file[32][15]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux16~14_combout\);

-- Location: LCCOMB_X46_Y26_N24
\Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~15_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux16~14_combout\ & ((\reg_file[35][15]~q\))) # (!\Mux16~14_combout\ & (\reg_file[34][15]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[34][15]~q\,
	datac => \reg_file[35][15]~q\,
	datad => \Mux16~14_combout\,
	combout => \Mux16~15_combout\);

-- Location: LCCOMB_X52_Y29_N4
\reg_file[38][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][15]~feeder_combout\ = \reg_write_data[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[15]~input_o\,
	combout => \reg_file[38][15]~feeder_combout\);

-- Location: FF_X52_Y29_N5
\reg_file[38][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][15]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][15]~q\);

-- Location: FF_X52_Y29_N31
\reg_file[36][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][15]~q\);

-- Location: LCCOMB_X52_Y29_N30
\Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~12_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[38][15]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[36][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[38][15]~q\,
	datac => \reg_file[36][15]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux16~12_combout\);

-- Location: FF_X52_Y27_N3
\reg_file[39][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][15]~q\);

-- Location: FF_X52_Y27_N25
\reg_file[37][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][15]~q\);

-- Location: LCCOMB_X52_Y27_N2
\Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~13_combout\ = (\Mux16~12_combout\ & (((\reg_file[39][15]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux16~12_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~12_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][15]~q\,
	datad => \reg_file[37][15]~q\,
	combout => \Mux16~13_combout\);

-- Location: LCCOMB_X42_Y27_N30
\Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~16_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\) # (\Mux16~13_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux16~15_combout\ & (!\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux16~15_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux16~13_combout\,
	combout => \Mux16~16_combout\);

-- Location: FF_X37_Y32_N5
\reg_file[40][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][15]~q\);

-- Location: FF_X37_Y32_N11
\reg_file[41][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][15]~q\);

-- Location: LCCOMB_X37_Y32_N4
\Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~10_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[41][15]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[40][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][15]~q\,
	datad => \reg_file[41][15]~q\,
	combout => \Mux16~10_combout\);

-- Location: FF_X38_Y32_N31
\reg_file[43][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][15]~q\);

-- Location: FF_X39_Y30_N21
\reg_file[42][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][15]~q\);

-- Location: LCCOMB_X38_Y32_N30
\Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux16~10_combout\ & (\reg_file[43][15]~q\)) # (!\Mux16~10_combout\ & ((\reg_file[42][15]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux16~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux16~10_combout\,
	datac => \reg_file[43][15]~q\,
	datad => \reg_file[42][15]~q\,
	combout => \Mux16~11_combout\);

-- Location: LCCOMB_X42_Y27_N8
\Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~19_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux16~16_combout\ & (\Mux16~18_combout\)) # (!\Mux16~16_combout\ & ((\Mux16~11_combout\))))) # (!\reg_read_addr[3]~input_o\ & (((\Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~18_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux16~16_combout\,
	datad => \Mux16~11_combout\,
	combout => \Mux16~19_combout\);

-- Location: FF_X49_Y25_N19
\reg_file[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][15]~q\);

-- Location: FF_X49_Y25_N25
\reg_file[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][15]~q\);

-- Location: LCCOMB_X49_Y25_N18
\Mux16~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~27_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[11][15]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[3][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][15]~q\,
	datad => \reg_file[11][15]~q\,
	combout => \Mux16~27_combout\);

-- Location: FF_X47_Y25_N9
\reg_file[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][15]~q\);

-- Location: FF_X47_Y25_N19
\reg_file[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][15]~q\);

-- Location: LCCOMB_X47_Y25_N18
\Mux16~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~28_combout\ = (\Mux16~27_combout\ & (((\reg_file[15][15]~q\) # (!\reg_read_addr[2]~input_o\)))) # (!\Mux16~27_combout\ & (\reg_file[7][15]~q\ & ((\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~27_combout\,
	datab => \reg_file[7][15]~q\,
	datac => \reg_file[15][15]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux16~28_combout\);

-- Location: FF_X39_Y26_N1
\reg_file[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][15]~q\);

-- Location: FF_X39_Y26_N7
\reg_file[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][15]~q\);

-- Location: LCCOMB_X39_Y26_N0
\Mux16~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~20_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[6][15]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[2][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][15]~q\,
	datad => \reg_file[6][15]~q\,
	combout => \Mux16~20_combout\);

-- Location: LCCOMB_X41_Y35_N20
\reg_file[10][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[10][15]~feeder_combout\ = \reg_write_data[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[15]~input_o\,
	combout => \reg_file[10][15]~feeder_combout\);

-- Location: FF_X41_Y35_N21
\reg_file[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[10][15]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][15]~q\);

-- Location: FF_X40_Y26_N27
\reg_file[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][15]~q\);

-- Location: LCCOMB_X40_Y26_N26
\Mux16~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~21_combout\ = (\Mux16~20_combout\ & (((\reg_file[14][15]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux16~20_combout\ & (\reg_file[10][15]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~20_combout\,
	datab => \reg_file[10][15]~q\,
	datac => \reg_file[14][15]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux16~21_combout\);

-- Location: FF_X44_Y25_N11
\reg_file[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][15]~q\);

-- Location: FF_X44_Y25_N1
\reg_file[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][15]~q\);

-- Location: LCCOMB_X44_Y25_N10
\Mux16~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~24_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[4][15]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[0][15]~q\,
	datad => \reg_file[4][15]~q\,
	combout => \Mux16~24_combout\);

-- Location: FF_X45_Y25_N21
\reg_file[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][15]~q\);

-- Location: FF_X45_Y25_N11
\reg_file[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][15]~q\);

-- Location: LCCOMB_X45_Y25_N20
\Mux16~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~25_combout\ = (\Mux16~24_combout\ & (((\reg_file[12][15]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux16~24_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~24_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[12][15]~q\,
	datad => \reg_file[8][15]~q\,
	combout => \Mux16~25_combout\);

-- Location: FF_X43_Y25_N11
\reg_file[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][15]~q\);

-- Location: FF_X43_Y25_N1
\reg_file[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][15]~q\);

-- Location: LCCOMB_X43_Y25_N10
\Mux16~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[9][15]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[1][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[1][15]~q\,
	datad => \reg_file[9][15]~q\,
	combout => \Mux16~22_combout\);

-- Location: FF_X42_Y25_N11
\reg_file[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][15]~q\);

-- Location: FF_X42_Y25_N25
\reg_file[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][15]~q\);

-- Location: LCCOMB_X42_Y25_N10
\Mux16~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux16~22_combout\ & (\reg_file[13][15]~q\)) # (!\Mux16~22_combout\ & ((\reg_file[5][15]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux16~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux16~22_combout\,
	datac => \reg_file[13][15]~q\,
	datad => \reg_file[5][15]~q\,
	combout => \Mux16~23_combout\);

-- Location: LCCOMB_X47_Y25_N6
\Mux16~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~26_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\Mux16~23_combout\))) # (!\reg_read_addr[0]~input_o\ & (\Mux16~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux16~25_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux16~23_combout\,
	combout => \Mux16~26_combout\);

-- Location: LCCOMB_X47_Y25_N20
\Mux16~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~29_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux16~26_combout\ & (\Mux16~28_combout\)) # (!\Mux16~26_combout\ & ((\Mux16~21_combout\))))) # (!\reg_read_addr[1]~input_o\ & (((\Mux16~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux16~28_combout\,
	datac => \Mux16~21_combout\,
	datad => \Mux16~26_combout\,
	combout => \Mux16~29_combout\);

-- Location: LCCOMB_X47_Y25_N22
\Mux16~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~30_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\Mux16~19_combout\)) # (!\reg_read_addr[5]~input_o\ & ((\Mux16~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux16~19_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux16~29_combout\,
	combout => \Mux16~30_combout\);

-- Location: FF_X42_Y26_N9
\reg_file[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][15]~q\);

-- Location: FF_X42_Y26_N11
\reg_file[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][15]~q\);

-- Location: FF_X49_Y26_N15
\reg_file[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][15]~q\);

-- Location: FF_X49_Y26_N13
\reg_file[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][15]~q\);

-- Location: LCCOMB_X49_Y26_N14
\Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~7_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[27][15]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[19][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[19][15]~q\,
	datad => \reg_file[27][15]~q\,
	combout => \Mux16~7_combout\);

-- Location: LCCOMB_X42_Y26_N10
\Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~8_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux16~7_combout\ & ((\reg_file[31][15]~q\))) # (!\Mux16~7_combout\ & (\reg_file[23][15]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][15]~q\,
	datac => \reg_file[31][15]~q\,
	datad => \Mux16~7_combout\,
	combout => \Mux16~8_combout\);

-- Location: FF_X46_Y24_N9
\reg_file[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][15]~q\);

-- Location: FF_X46_Y24_N11
\reg_file[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][15]~q\);

-- Location: LCCOMB_X46_Y24_N10
\Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~4_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[20][15]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[16][15]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[20][15]~q\,
	datac => \reg_file[16][15]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux16~4_combout\);

-- Location: FF_X45_Y24_N5
\reg_file[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][15]~q\);

-- Location: FF_X45_Y24_N19
\reg_file[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][15]~q\);

-- Location: LCCOMB_X45_Y24_N4
\Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~5_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux16~4_combout\ & (\reg_file[28][15]~q\)) # (!\Mux16~4_combout\ & ((\reg_file[24][15]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux16~4_combout\,
	datac => \reg_file[28][15]~q\,
	datad => \reg_file[24][15]~q\,
	combout => \Mux16~5_combout\);

-- Location: FF_X37_Y26_N27
\reg_file[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][15]~q\);

-- Location: FF_X37_Y26_N17
\reg_file[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][15]~q\);

-- Location: LCCOMB_X37_Y26_N26
\Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~2_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[22][15]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[18][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[18][15]~q\,
	datad => \reg_file[22][15]~q\,
	combout => \Mux16~2_combout\);

-- Location: FF_X38_Y26_N29
\reg_file[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][15]~q\);

-- Location: FF_X38_Y26_N7
\reg_file[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][15]~q\);

-- Location: LCCOMB_X38_Y26_N6
\Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~3_combout\ = (\Mux16~2_combout\ & (((\reg_file[30][15]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux16~2_combout\ & (\reg_file[26][15]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~2_combout\,
	datab => \reg_file[26][15]~q\,
	datac => \reg_file[30][15]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux16~3_combout\);

-- Location: LCCOMB_X42_Y26_N22
\Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~6_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\Mux16~3_combout\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\Mux16~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux16~5_combout\,
	datad => \Mux16~3_combout\,
	combout => \Mux16~6_combout\);

-- Location: FF_X37_Y29_N3
\reg_file[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][15]~q\);

-- Location: FF_X37_Y29_N1
\reg_file[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][15]~q\);

-- Location: LCCOMB_X37_Y29_N2
\Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][15]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][15]~q\,
	datad => \reg_file[25][15]~q\,
	combout => \Mux16~0_combout\);

-- Location: FF_X43_Y29_N13
\reg_file[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][15]~q\);

-- Location: FF_X43_Y29_N19
\reg_file[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][15]~q\);

-- Location: LCCOMB_X43_Y29_N12
\Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = (\Mux16~0_combout\ & (((\reg_file[29][15]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux16~0_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[21][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~0_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[29][15]~q\,
	datad => \reg_file[21][15]~q\,
	combout => \Mux16~1_combout\);

-- Location: LCCOMB_X42_Y26_N20
\Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~9_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux16~6_combout\ & (\Mux16~8_combout\)) # (!\Mux16~6_combout\ & ((\Mux16~1_combout\))))) # (!\reg_read_addr[0]~input_o\ & (((\Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~8_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux16~6_combout\,
	datad => \Mux16~1_combout\,
	combout => \Mux16~9_combout\);

-- Location: FF_X39_Y31_N23
\reg_file[50][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][15]~q\);

-- Location: FF_X38_Y29_N23
\reg_file[58][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][15]~q\);

-- Location: LCCOMB_X39_Y31_N22
\Mux16~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~31_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[58][15]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[50][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[50][15]~q\,
	datad => \reg_file[58][15]~q\,
	combout => \Mux16~31_combout\);

-- Location: FF_X40_Y29_N3
\reg_file[62][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][15]~q\);

-- Location: LCCOMB_X44_Y33_N24
\reg_file[54][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][15]~feeder_combout\ = \reg_write_data[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[15]~input_o\,
	combout => \reg_file[54][15]~feeder_combout\);

-- Location: FF_X44_Y33_N25
\reg_file[54][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][15]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][15]~q\);

-- Location: LCCOMB_X40_Y29_N2
\Mux16~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~32_combout\ = (\Mux16~31_combout\ & (((\reg_file[62][15]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux16~31_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[54][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~31_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[62][15]~q\,
	datad => \reg_file[54][15]~q\,
	combout => \Mux16~32_combout\);

-- Location: FF_X42_Y31_N3
\reg_file[48][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][15]~q\);

-- Location: FF_X42_Y31_N25
\reg_file[56][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][15]~q\);

-- Location: LCCOMB_X42_Y31_N2
\Mux16~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[56][15]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[48][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[48][15]~q\,
	datad => \reg_file[56][15]~q\,
	combout => \Mux16~35_combout\);

-- Location: FF_X43_Y31_N13
\reg_file[60][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][15]~q\);

-- Location: FF_X43_Y31_N11
\reg_file[52][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][15]~q\);

-- Location: LCCOMB_X43_Y31_N12
\Mux16~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~36_combout\ = (\Mux16~35_combout\ & (((\reg_file[60][15]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux16~35_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[52][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~35_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][15]~q\,
	datad => \reg_file[52][15]~q\,
	combout => \Mux16~36_combout\);

-- Location: FF_X49_Y30_N19
\reg_file[49][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][15]~q\);

-- Location: LCCOMB_X49_Y30_N24
\reg_file[53][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[53][15]~feeder_combout\ = \reg_write_data[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[15]~input_o\,
	combout => \reg_file[53][15]~feeder_combout\);

-- Location: FF_X49_Y30_N25
\reg_file[53][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[53][15]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][15]~q\);

-- Location: LCCOMB_X49_Y30_N18
\Mux16~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[53][15]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[49][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[49][15]~q\,
	datad => \reg_file[53][15]~q\,
	combout => \Mux16~33_combout\);

-- Location: FF_X44_Y29_N15
\reg_file[61][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][15]~q\);

-- Location: FF_X44_Y29_N29
\reg_file[57][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][15]~q\);

-- Location: LCCOMB_X44_Y29_N14
\Mux16~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~34_combout\ = (\Mux16~33_combout\ & (((\reg_file[61][15]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux16~33_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[57][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~33_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[61][15]~q\,
	datad => \reg_file[57][15]~q\,
	combout => \Mux16~34_combout\);

-- Location: LCCOMB_X43_Y31_N14
\Mux16~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~37_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\Mux16~34_combout\))) # (!\reg_read_addr[0]~input_o\ & (\Mux16~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~36_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux16~34_combout\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux16~37_combout\);

-- Location: LCCOMB_X38_Y35_N4
\reg_file[59][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[59][15]~feeder_combout\ = \reg_write_data[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[15]~input_o\,
	combout => \reg_file[59][15]~feeder_combout\);

-- Location: FF_X38_Y35_N5
\reg_file[59][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[59][15]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][15]~q\);

-- Location: FF_X46_Y31_N19
\reg_file[63][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][15]~q\);

-- Location: FF_X42_Y29_N3
\reg_file[51][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][15]~q\);

-- Location: FF_X42_Y29_N17
\reg_file[55][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[15]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][15]~q\);

-- Location: LCCOMB_X42_Y29_N2
\Mux16~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~38_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[55][15]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[51][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][15]~q\,
	datad => \reg_file[55][15]~q\,
	combout => \Mux16~38_combout\);

-- Location: LCCOMB_X46_Y31_N18
\Mux16~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~39_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux16~38_combout\ & ((\reg_file[63][15]~q\))) # (!\Mux16~38_combout\ & (\reg_file[59][15]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux16~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][15]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[63][15]~q\,
	datad => \Mux16~38_combout\,
	combout => \Mux16~39_combout\);

-- Location: LCCOMB_X46_Y31_N20
\Mux16~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~40_combout\ = (\Mux16~37_combout\ & (((\Mux16~39_combout\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux16~37_combout\ & (\Mux16~32_combout\ & (\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~32_combout\,
	datab => \Mux16~37_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux16~39_combout\,
	combout => \Mux16~40_combout\);

-- Location: LCCOMB_X47_Y28_N16
\Mux16~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux16~41_combout\ = (\Mux16~30_combout\ & (((\Mux16~40_combout\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux16~30_combout\ & (\Mux16~9_combout\ & (\reg_read_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~30_combout\,
	datab => \Mux16~9_combout\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux16~40_combout\,
	combout => \Mux16~41_combout\);

-- Location: IOIBUF_X26_Y39_N1
\reg_write_data[16]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(16),
	o => \reg_write_data[16]~input_o\);

-- Location: FF_X36_Y31_N5
\reg_file[41][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][16]~q\);

-- Location: FF_X38_Y30_N31
\reg_file[57][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][16]~q\);

-- Location: FF_X37_Y30_N3
\reg_file[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][16]~q\);

-- Location: FF_X37_Y30_N1
\reg_file[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][16]~q\);

-- Location: LCCOMB_X37_Y30_N2
\Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][16]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][16]~q\,
	datad => \reg_file[25][16]~q\,
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X38_Y30_N30
\Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux15~0_combout\ & ((\reg_file[57][16]~q\))) # (!\Mux15~0_combout\ & (\reg_file[41][16]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][16]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[57][16]~q\,
	datad => \Mux15~0_combout\,
	combout => \Mux15~1_combout\);

-- Location: FF_X41_Y25_N19
\reg_file[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][16]~q\);

-- Location: LCCOMB_X41_Y25_N24
\reg_file[37][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[37][16]~feeder_combout\);

-- Location: FF_X41_Y25_N25
\reg_file[37][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][16]~q\);

-- Location: LCCOMB_X41_Y25_N18
\Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~2_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[37][16]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[5][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[5][16]~q\,
	datad => \reg_file[37][16]~q\,
	combout => \Mux15~2_combout\);

-- Location: FF_X46_Y25_N11
\reg_file[53][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][16]~q\);

-- Location: LCCOMB_X46_Y25_N0
\reg_file[21][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[21][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[21][16]~feeder_combout\);

-- Location: FF_X46_Y25_N1
\reg_file[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[21][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][16]~q\);

-- Location: LCCOMB_X46_Y25_N10
\Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~3_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux15~2_combout\ & (\reg_file[53][16]~q\)) # (!\Mux15~2_combout\ & ((\reg_file[21][16]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux15~2_combout\,
	datac => \reg_file[53][16]~q\,
	datad => \reg_file[21][16]~q\,
	combout => \Mux15~3_combout\);

-- Location: FF_X50_Y31_N19
\reg_file[33][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][16]~q\);

-- Location: FF_X51_Y30_N29
\reg_file[49][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][16]~q\);

-- Location: FF_X51_Y27_N3
\reg_file[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][16]~q\);

-- Location: FF_X51_Y27_N25
\reg_file[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][16]~q\);

-- Location: LCCOMB_X51_Y27_N2
\Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[17][16]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[1][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[1][16]~q\,
	datad => \reg_file[17][16]~q\,
	combout => \Mux15~4_combout\);

-- Location: LCCOMB_X51_Y30_N28
\Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~5_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux15~4_combout\ & ((\reg_file[49][16]~q\))) # (!\Mux15~4_combout\ & (\reg_file[33][16]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[33][16]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[49][16]~q\,
	datad => \Mux15~4_combout\,
	combout => \Mux15~5_combout\);

-- Location: LCCOMB_X44_Y29_N16
\Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~6_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux15~3_combout\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((!\reg_read_addr[3]~input_o\ & \Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux15~3_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux15~5_combout\,
	combout => \Mux15~6_combout\);

-- Location: FF_X43_Y29_N31
\reg_file[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][16]~q\);

-- Location: FF_X44_Y29_N19
\reg_file[61][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][16]~q\);

-- Location: FF_X47_Y29_N31
\reg_file[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][16]~q\);

-- Location: LCCOMB_X47_Y29_N28
\reg_file[45][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[45][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[45][16]~feeder_combout\);

-- Location: FF_X47_Y29_N29
\reg_file[45][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[45][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][16]~q\);

-- Location: LCCOMB_X47_Y29_N30
\Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~7_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][16]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][16]~q\,
	datad => \reg_file[45][16]~q\,
	combout => \Mux15~7_combout\);

-- Location: LCCOMB_X44_Y29_N18
\Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~8_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux15~7_combout\ & ((\reg_file[61][16]~q\))) # (!\Mux15~7_combout\ & (\reg_file[29][16]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[29][16]~q\,
	datac => \reg_file[61][16]~q\,
	datad => \Mux15~7_combout\,
	combout => \Mux15~8_combout\);

-- Location: LCCOMB_X44_Y29_N12
\Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~9_combout\ = (\Mux15~6_combout\ & (((\Mux15~8_combout\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux15~6_combout\ & (\Mux15~1_combout\ & (\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~1_combout\,
	datab => \Mux15~6_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux15~8_combout\,
	combout => \Mux15~9_combout\);

-- Location: FF_X38_Y28_N27
\reg_file[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][16]~q\);

-- Location: FF_X38_Y28_N1
\reg_file[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][16]~q\);

-- Location: LCCOMB_X38_Y28_N26
\Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~12_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[26][16]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[10][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[10][16]~q\,
	datad => \reg_file[26][16]~q\,
	combout => \Mux15~12_combout\);

-- Location: FF_X38_Y29_N27
\reg_file[58][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][16]~q\);

-- Location: FF_X38_Y29_N1
\reg_file[42][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][16]~q\);

-- Location: LCCOMB_X38_Y29_N26
\Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~13_combout\ = (\Mux15~12_combout\ & (((\reg_file[58][16]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux15~12_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[42][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~12_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[58][16]~q\,
	datad => \reg_file[42][16]~q\,
	combout => \Mux15~13_combout\);

-- Location: FF_X39_Y31_N9
\reg_file[34][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][16]~q\);

-- Location: FF_X39_Y31_N19
\reg_file[50][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][16]~q\);

-- Location: FF_X39_Y27_N5
\reg_file[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][16]~q\);

-- Location: FF_X39_Y27_N23
\reg_file[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][16]~q\);

-- Location: LCCOMB_X39_Y27_N22
\Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~14_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_file[18][16]~q\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((\reg_file[2][16]~q\ & !\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[18][16]~q\,
	datac => \reg_file[2][16]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux15~14_combout\);

-- Location: LCCOMB_X39_Y31_N18
\Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~15_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux15~14_combout\ & ((\reg_file[50][16]~q\))) # (!\Mux15~14_combout\ & (\reg_file[34][16]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[34][16]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[50][16]~q\,
	datad => \Mux15~14_combout\,
	combout => \Mux15~15_combout\);

-- Location: LCCOMB_X38_Y29_N4
\Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~16_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux15~13_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux15~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux15~13_combout\,
	datad => \Mux15~15_combout\,
	combout => \Mux15~16_combout\);

-- Location: FF_X43_Y32_N17
\reg_file[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][16]~q\);

-- Location: LCCOMB_X42_Y32_N30
\reg_file[46][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[46][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[46][16]~feeder_combout\);

-- Location: FF_X42_Y32_N31
\reg_file[46][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[46][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][16]~q\);

-- Location: LCCOMB_X43_Y32_N16
\Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~17_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[46][16]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[14][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[14][16]~q\,
	datad => \reg_file[46][16]~q\,
	combout => \Mux15~17_combout\);

-- Location: LCCOMB_X40_Y30_N12
\reg_file[30][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[30][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[30][16]~feeder_combout\);

-- Location: FF_X40_Y30_N13
\reg_file[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[30][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][16]~q\);

-- Location: FF_X35_Y32_N25
\reg_file[62][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][16]~q\);

-- Location: LCCOMB_X35_Y32_N24
\Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~18_combout\ = (\Mux15~17_combout\ & (((\reg_file[62][16]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux15~17_combout\ & (\reg_file[30][16]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~17_combout\,
	datab => \reg_file[30][16]~q\,
	datac => \reg_file[62][16]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux15~18_combout\);

-- Location: FF_X39_Y32_N1
\reg_file[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][16]~q\);

-- Location: FF_X39_Y32_N27
\reg_file[54][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][16]~q\);

-- Location: FF_X40_Y32_N9
\reg_file[38][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][16]~q\);

-- Location: FF_X40_Y32_N27
\reg_file[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][16]~q\);

-- Location: LCCOMB_X40_Y32_N26
\Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~10_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[38][16]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[6][16]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[38][16]~q\,
	datac => \reg_file[6][16]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux15~10_combout\);

-- Location: LCCOMB_X39_Y32_N26
\Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~11_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux15~10_combout\ & ((\reg_file[54][16]~q\))) # (!\Mux15~10_combout\ & (\reg_file[22][16]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[22][16]~q\,
	datac => \reg_file[54][16]~q\,
	datad => \Mux15~10_combout\,
	combout => \Mux15~11_combout\);

-- Location: LCCOMB_X43_Y32_N26
\Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~19_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux15~16_combout\ & (\Mux15~18_combout\)) # (!\Mux15~16_combout\ & ((\Mux15~11_combout\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux15~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux15~16_combout\,
	datac => \Mux15~18_combout\,
	datad => \Mux15~11_combout\,
	combout => \Mux15~19_combout\);

-- Location: FF_X45_Y34_N27
\reg_file[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][16]~q\);

-- Location: LCCOMB_X45_Y34_N24
\reg_file[16][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[16][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[16][16]~feeder_combout\);

-- Location: FF_X45_Y34_N25
\reg_file[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[16][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][16]~q\);

-- Location: LCCOMB_X45_Y34_N26
\Mux15~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~24_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[16][16]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[0][16]~q\,
	datad => \reg_file[16][16]~q\,
	combout => \Mux15~24_combout\);

-- Location: FF_X42_Y34_N5
\reg_file[32][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][16]~q\);

-- Location: FF_X42_Y34_N15
\reg_file[48][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][16]~q\);

-- Location: LCCOMB_X42_Y34_N14
\Mux15~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~25_combout\ = (\Mux15~24_combout\ & (((\reg_file[48][16]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux15~24_combout\ & (\reg_file[32][16]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~24_combout\,
	datab => \reg_file[32][16]~q\,
	datac => \reg_file[48][16]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux15~25_combout\);

-- Location: FF_X39_Y35_N13
\reg_file[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][16]~q\);

-- Location: FF_X36_Y31_N15
\reg_file[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][16]~q\);

-- Location: LCCOMB_X39_Y35_N12
\Mux15~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~22_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[24][16]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[8][16]~q\,
	datad => \reg_file[24][16]~q\,
	combout => \Mux15~22_combout\);

-- Location: FF_X39_Y35_N31
\reg_file[56][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][16]~q\);

-- Location: LCCOMB_X38_Y31_N24
\reg_file[40][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[40][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[40][16]~feeder_combout\);

-- Location: FF_X38_Y31_N25
\reg_file[40][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[40][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][16]~q\);

-- Location: LCCOMB_X39_Y35_N30
\Mux15~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~23_combout\ = (\Mux15~22_combout\ & (((\reg_file[56][16]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux15~22_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[40][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~22_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[56][16]~q\,
	datad => \reg_file[40][16]~q\,
	combout => \Mux15~23_combout\);

-- Location: LCCOMB_X40_Y34_N30
\Mux15~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~26_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\Mux15~23_combout\))) # (!\reg_read_addr[3]~input_o\ & (\Mux15~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~25_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux15~23_combout\,
	combout => \Mux15~26_combout\);

-- Location: LCCOMB_X45_Y36_N14
\reg_file[28][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[28][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[28][16]~feeder_combout\);

-- Location: FF_X45_Y36_N15
\reg_file[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[28][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][16]~q\);

-- Location: FF_X45_Y36_N25
\reg_file[60][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][16]~q\);

-- Location: FF_X46_Y36_N25
\reg_file[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][16]~q\);

-- Location: FF_X46_Y36_N7
\reg_file[44][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][16]~q\);

-- Location: LCCOMB_X46_Y36_N24
\Mux15~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~27_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[44][16]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][16]~q\,
	datad => \reg_file[44][16]~q\,
	combout => \Mux15~27_combout\);

-- Location: LCCOMB_X45_Y36_N24
\Mux15~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~28_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux15~27_combout\ & ((\reg_file[60][16]~q\))) # (!\Mux15~27_combout\ & (\reg_file[28][16]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux15~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[28][16]~q\,
	datac => \reg_file[60][16]~q\,
	datad => \Mux15~27_combout\,
	combout => \Mux15~28_combout\);

-- Location: FF_X47_Y32_N13
\reg_file[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][16]~q\);

-- Location: FF_X47_Y32_N19
\reg_file[36][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][16]~q\);

-- Location: LCCOMB_X47_Y32_N12
\Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~20_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[36][16]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[4][16]~q\,
	datad => \reg_file[36][16]~q\,
	combout => \Mux15~20_combout\);

-- Location: FF_X49_Y29_N29
\reg_file[52][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][16]~q\);

-- Location: FF_X50_Y35_N23
\reg_file[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][16]~q\);

-- Location: LCCOMB_X49_Y29_N28
\Mux15~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~21_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux15~20_combout\ & (\reg_file[52][16]~q\)) # (!\Mux15~20_combout\ & ((\reg_file[20][16]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux15~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux15~20_combout\,
	datac => \reg_file[52][16]~q\,
	datad => \reg_file[20][16]~q\,
	combout => \Mux15~21_combout\);

-- Location: LCCOMB_X46_Y35_N20
\Mux15~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux15~26_combout\ & (\Mux15~28_combout\)) # (!\Mux15~26_combout\ & ((\Mux15~21_combout\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux15~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux15~26_combout\,
	datac => \Mux15~28_combout\,
	datad => \Mux15~21_combout\,
	combout => \Mux15~29_combout\);

-- Location: LCCOMB_X47_Y32_N22
\Mux15~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~30_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\Mux15~19_combout\)) # (!\reg_read_addr[1]~input_o\ & ((\Mux15~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux15~19_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux15~29_combout\,
	combout => \Mux15~30_combout\);

-- Location: FF_X38_Y32_N25
\reg_file[43][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][16]~q\);

-- Location: FF_X46_Y33_N31
\reg_file[47][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][16]~q\);

-- Location: FF_X49_Y33_N21
\reg_file[35][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][16]~q\);

-- Location: FF_X51_Y33_N23
\reg_file[39][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][16]~q\);

-- Location: LCCOMB_X49_Y33_N20
\Mux15~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~31_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[39][16]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[35][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[35][16]~q\,
	datad => \reg_file[39][16]~q\,
	combout => \Mux15~31_combout\);

-- Location: LCCOMB_X46_Y33_N30
\Mux15~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~32_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux15~31_combout\ & ((\reg_file[47][16]~q\))) # (!\Mux15~31_combout\ & (\reg_file[43][16]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux15~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[43][16]~q\,
	datac => \reg_file[47][16]~q\,
	datad => \Mux15~31_combout\,
	combout => \Mux15~32_combout\);

-- Location: LCCOMB_X44_Y27_N6
\reg_file[55][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[55][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[55][16]~feeder_combout\);

-- Location: FF_X44_Y27_N7
\reg_file[55][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[55][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][16]~q\);

-- Location: FF_X43_Y27_N17
\reg_file[63][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][16]~q\);

-- Location: FF_X41_Y28_N11
\reg_file[59][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][16]~q\);

-- Location: FF_X41_Y28_N21
\reg_file[51][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][16]~q\);

-- Location: LCCOMB_X41_Y28_N20
\Mux15~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~38_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[59][16]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[51][16]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][16]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][16]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux15~38_combout\);

-- Location: LCCOMB_X43_Y27_N16
\Mux15~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~39_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux15~38_combout\ & ((\reg_file[63][16]~q\))) # (!\Mux15~38_combout\ & (\reg_file[55][16]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux15~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[55][16]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][16]~q\,
	datad => \Mux15~38_combout\,
	combout => \Mux15~39_combout\);

-- Location: LCCOMB_X49_Y28_N18
\reg_file[23][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[23][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[23][16]~feeder_combout\);

-- Location: FF_X49_Y28_N19
\reg_file[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[23][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][16]~q\);

-- Location: FF_X49_Y28_N5
\reg_file[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][16]~q\);

-- Location: FF_X49_Y26_N3
\reg_file[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][16]~q\);

-- Location: FF_X49_Y26_N25
\reg_file[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][16]~q\);

-- Location: LCCOMB_X49_Y26_N2
\Mux15~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~33_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[27][16]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[19][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[19][16]~q\,
	datad => \reg_file[27][16]~q\,
	combout => \Mux15~33_combout\);

-- Location: LCCOMB_X49_Y28_N4
\Mux15~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~34_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux15~33_combout\ & ((\reg_file[31][16]~q\))) # (!\Mux15~33_combout\ & (\reg_file[23][16]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux15~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][16]~q\,
	datac => \reg_file[31][16]~q\,
	datad => \Mux15~33_combout\,
	combout => \Mux15~34_combout\);

-- Location: FF_X49_Y25_N15
\reg_file[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][16]~q\);

-- Location: FF_X50_Y29_N17
\reg_file[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][16]~q\);

-- Location: LCCOMB_X49_Y25_N14
\Mux15~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[7][16]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[3][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][16]~q\,
	datad => \reg_file[7][16]~q\,
	combout => \Mux15~35_combout\);

-- Location: FF_X49_Y32_N25
\reg_file[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[16]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][16]~q\);

-- Location: LCCOMB_X49_Y25_N4
\reg_file[11][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[11][16]~feeder_combout\ = \reg_write_data[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[16]~input_o\,
	combout => \reg_file[11][16]~feeder_combout\);

-- Location: FF_X49_Y25_N5
\reg_file[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[11][16]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][16]~q\);

-- Location: LCCOMB_X49_Y32_N24
\Mux15~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~36_combout\ = (\Mux15~35_combout\ & (((\reg_file[15][16]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux15~35_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[11][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~35_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[15][16]~q\,
	datad => \reg_file[11][16]~q\,
	combout => \Mux15~36_combout\);

-- Location: LCCOMB_X47_Y32_N8
\Mux15~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~37_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\Mux15~34_combout\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & ((\Mux15~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux15~34_combout\,
	datad => \Mux15~36_combout\,
	combout => \Mux15~37_combout\);

-- Location: LCCOMB_X47_Y32_N10
\Mux15~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~40_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux15~37_combout\ & ((\Mux15~39_combout\))) # (!\Mux15~37_combout\ & (\Mux15~32_combout\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux15~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~32_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux15~39_combout\,
	datad => \Mux15~37_combout\,
	combout => \Mux15~40_combout\);

-- Location: LCCOMB_X47_Y32_N20
\Mux15~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux15~41_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux15~30_combout\ & ((\Mux15~40_combout\))) # (!\Mux15~30_combout\ & (\Mux15~9_combout\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux15~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux15~9_combout\,
	datac => \Mux15~30_combout\,
	datad => \Mux15~40_combout\,
	combout => \Mux15~41_combout\);

-- Location: IOIBUF_X31_Y39_N15
\reg_write_data[17]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(17),
	o => \reg_write_data[17]~input_o\);

-- Location: FF_X43_Y28_N9
\reg_file[54][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][17]~q\);

-- Location: FF_X45_Y29_N23
\reg_file[55][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][17]~q\);

-- Location: FF_X49_Y29_N23
\reg_file[53][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][17]~q\);

-- Location: FF_X49_Y29_N1
\reg_file[52][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][17]~q\);

-- Location: LCCOMB_X49_Y29_N0
\Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~7_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_file[53][17]~q\) # ((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (((\reg_file[52][17]~q\ & !\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[53][17]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][17]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux14~7_combout\);

-- Location: LCCOMB_X45_Y29_N22
\Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~8_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux14~7_combout\ & ((\reg_file[55][17]~q\))) # (!\Mux14~7_combout\ & (\reg_file[54][17]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[54][17]~q\,
	datac => \reg_file[55][17]~q\,
	datad => \Mux14~7_combout\,
	combout => \Mux14~8_combout\);

-- Location: FF_X49_Y35_N1
\reg_file[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][17]~q\);

-- Location: FF_X49_Y35_N27
\reg_file[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][17]~q\);

-- Location: LCCOMB_X50_Y35_N8
\reg_file[21][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[21][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[21][17]~feeder_combout\);

-- Location: FF_X50_Y35_N9
\reg_file[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[21][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][17]~q\);

-- Location: FF_X50_Y35_N27
\reg_file[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][17]~q\);

-- Location: LCCOMB_X50_Y35_N26
\Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_file[21][17]~q\) # ((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (((\reg_file[20][17]~q\ & !\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[21][17]~q\,
	datac => \reg_file[20][17]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux14~2_combout\);

-- Location: LCCOMB_X49_Y35_N26
\Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux14~2_combout\ & ((\reg_file[23][17]~q\))) # (!\Mux14~2_combout\ & (\reg_file[22][17]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[22][17]~q\,
	datac => \reg_file[23][17]~q\,
	datad => \Mux14~2_combout\,
	combout => \Mux14~3_combout\);

-- Location: LCCOMB_X50_Y29_N10
\reg_file[5][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[5][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[5][17]~feeder_combout\);

-- Location: FF_X50_Y29_N11
\reg_file[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[5][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][17]~q\);

-- Location: FF_X50_Y29_N21
\reg_file[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][17]~q\);

-- Location: FF_X51_Y29_N19
\reg_file[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][17]~q\);

-- Location: FF_X36_Y29_N3
\reg_file[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][17]~q\);

-- Location: LCCOMB_X51_Y29_N18
\Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[6][17]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][17]~q\,
	datad => \reg_file[6][17]~q\,
	combout => \Mux14~4_combout\);

-- Location: LCCOMB_X50_Y29_N20
\Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~5_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux14~4_combout\ & ((\reg_file[7][17]~q\))) # (!\Mux14~4_combout\ & (\reg_file[5][17]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[5][17]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[7][17]~q\,
	datad => \Mux14~4_combout\,
	combout => \Mux14~5_combout\);

-- Location: LCCOMB_X47_Y29_N8
\Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~6_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\Mux14~3_combout\)) # (!\reg_read_addr[4]~input_o\ & ((\Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~3_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux14~5_combout\,
	combout => \Mux14~6_combout\);

-- Location: FF_X52_Y29_N11
\reg_file[36][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][17]~q\);

-- Location: LCCOMB_X52_Y29_N0
\reg_file[38][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[38][17]~feeder_combout\);

-- Location: FF_X52_Y29_N1
\reg_file[38][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][17]~q\);

-- Location: LCCOMB_X52_Y29_N10
\Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[38][17]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[36][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][17]~q\,
	datad => \reg_file[38][17]~q\,
	combout => \Mux14~0_combout\);

-- Location: FF_X52_Y31_N27
\reg_file[39][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][17]~q\);

-- Location: FF_X52_Y31_N1
\reg_file[37][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][17]~q\);

-- Location: LCCOMB_X52_Y31_N26
\Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = (\Mux14~0_combout\ & (((\reg_file[39][17]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux14~0_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~0_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][17]~q\,
	datad => \reg_file[37][17]~q\,
	combout => \Mux14~1_combout\);

-- Location: LCCOMB_X47_Y29_N18
\Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~9_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux14~6_combout\ & (\Mux14~8_combout\)) # (!\Mux14~6_combout\ & ((\Mux14~1_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux14~8_combout\,
	datac => \Mux14~6_combout\,
	datad => \Mux14~1_combout\,
	combout => \Mux14~9_combout\);

-- Location: FF_X46_Y31_N31
\reg_file[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][17]~q\);

-- Location: FF_X50_Y31_N29
\reg_file[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][17]~q\);

-- Location: FF_X41_Y32_N29
\reg_file[47][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][17]~q\);

-- Location: LCCOMB_X50_Y31_N28
\Mux14~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~38_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[47][17]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[15][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[15][17]~q\,
	datad => \reg_file[47][17]~q\,
	combout => \Mux14~38_combout\);

-- Location: FF_X46_Y31_N25
\reg_file[63][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][17]~q\);

-- Location: LCCOMB_X46_Y31_N24
\Mux14~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~39_combout\ = (\Mux14~38_combout\ & (((\reg_file[63][17]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux14~38_combout\ & (\reg_file[31][17]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[31][17]~q\,
	datab => \Mux14~38_combout\,
	datac => \reg_file[63][17]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux14~39_combout\);

-- Location: FF_X43_Y29_N1
\reg_file[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][17]~q\);

-- Location: FF_X42_Y25_N21
\reg_file[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][17]~q\);

-- Location: FF_X38_Y27_N19
\reg_file[45][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][17]~q\);

-- Location: LCCOMB_X42_Y25_N20
\Mux14~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~31_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][17]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][17]~q\,
	datad => \reg_file[45][17]~q\,
	combout => \Mux14~31_combout\);

-- Location: FF_X44_Y29_N23
\reg_file[61][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][17]~q\);

-- Location: LCCOMB_X44_Y29_N22
\Mux14~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~32_combout\ = (\Mux14~31_combout\ & (((\reg_file[61][17]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux14~31_combout\ & (\reg_file[29][17]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[29][17]~q\,
	datab => \Mux14~31_combout\,
	datac => \reg_file[61][17]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux14~32_combout\);

-- Location: FF_X42_Y32_N1
\reg_file[46][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][17]~q\);

-- Location: FF_X43_Y28_N3
\reg_file[62][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][17]~q\);

-- Location: FF_X40_Y30_N7
\reg_file[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][17]~q\);

-- Location: FF_X40_Y26_N5
\reg_file[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][17]~q\);

-- Location: LCCOMB_X40_Y26_N4
\Mux14~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~33_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_file[30][17]~q\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((\reg_file[14][17]~q\ & !\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[30][17]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[14][17]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux14~33_combout\);

-- Location: LCCOMB_X43_Y28_N2
\Mux14~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~34_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux14~33_combout\ & ((\reg_file[62][17]~q\))) # (!\Mux14~33_combout\ & (\reg_file[46][17]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux14~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[46][17]~q\,
	datac => \reg_file[62][17]~q\,
	datad => \Mux14~33_combout\,
	combout => \Mux14~34_combout\);

-- Location: FF_X44_Y36_N15
\reg_file[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][17]~q\);

-- Location: FF_X44_Y36_N21
\reg_file[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][17]~q\);

-- Location: LCCOMB_X44_Y36_N14
\Mux14~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~35_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[28][17]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[12][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[12][17]~q\,
	datad => \reg_file[28][17]~q\,
	combout => \Mux14~35_combout\);

-- Location: FF_X47_Y36_N31
\reg_file[60][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][17]~q\);

-- Location: FF_X47_Y36_N13
\reg_file[44][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][17]~q\);

-- Location: LCCOMB_X47_Y36_N30
\Mux14~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~36_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux14~35_combout\ & (\reg_file[60][17]~q\)) # (!\Mux14~35_combout\ & ((\reg_file[44][17]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux14~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux14~35_combout\,
	datac => \reg_file[60][17]~q\,
	datad => \reg_file[44][17]~q\,
	combout => \Mux14~36_combout\);

-- Location: LCCOMB_X51_Y31_N6
\Mux14~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~37_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\Mux14~34_combout\)) # (!\reg_read_addr[1]~input_o\ & ((\Mux14~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux14~34_combout\,
	datad => \Mux14~36_combout\,
	combout => \Mux14~37_combout\);

-- Location: LCCOMB_X51_Y31_N16
\Mux14~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~40_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux14~37_combout\ & (\Mux14~39_combout\)) # (!\Mux14~37_combout\ & ((\Mux14~32_combout\))))) # (!\reg_read_addr[0]~input_o\ & (((\Mux14~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux14~39_combout\,
	datac => \Mux14~32_combout\,
	datad => \Mux14~37_combout\,
	combout => \Mux14~40_combout\);

-- Location: LCCOMB_X41_Y36_N2
\reg_file[26][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[26][17]~feeder_combout\);

-- Location: FF_X41_Y36_N3
\reg_file[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][17]~q\);

-- Location: FF_X41_Y36_N21
\reg_file[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][17]~q\);

-- Location: FF_X42_Y36_N27
\reg_file[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][17]~q\);

-- Location: LCCOMB_X42_Y36_N0
\reg_file[25][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[25][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[25][17]~feeder_combout\);

-- Location: FF_X42_Y36_N1
\reg_file[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[25][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][17]~q\);

-- Location: LCCOMB_X42_Y36_N26
\Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~10_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][17]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][17]~q\,
	datad => \reg_file[25][17]~q\,
	combout => \Mux14~10_combout\);

-- Location: LCCOMB_X41_Y36_N20
\Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux14~10_combout\ & ((\reg_file[27][17]~q\))) # (!\Mux14~10_combout\ & (\reg_file[26][17]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[26][17]~q\,
	datac => \reg_file[27][17]~q\,
	datad => \Mux14~10_combout\,
	combout => \Mux14~11_combout\);

-- Location: LCCOMB_X38_Y35_N22
\reg_file[58][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[58][17]~feeder_combout\);

-- Location: FF_X38_Y35_N23
\reg_file[58][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][17]~q\);

-- Location: FF_X38_Y35_N1
\reg_file[59][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][17]~q\);

-- Location: FF_X38_Y34_N1
\reg_file[56][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][17]~q\);

-- Location: FF_X38_Y34_N7
\reg_file[57][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][17]~q\);

-- Location: LCCOMB_X38_Y34_N0
\Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~17_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[57][17]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[56][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[56][17]~q\,
	datad => \reg_file[57][17]~q\,
	combout => \Mux14~17_combout\);

-- Location: LCCOMB_X38_Y35_N0
\Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~18_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux14~17_combout\ & ((\reg_file[59][17]~q\))) # (!\Mux14~17_combout\ & (\reg_file[58][17]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[58][17]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[59][17]~q\,
	datad => \Mux14~17_combout\,
	combout => \Mux14~18_combout\);

-- Location: FF_X51_Y32_N5
\reg_file[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][17]~q\);

-- Location: FF_X51_Y32_N31
\reg_file[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][17]~q\);

-- Location: LCCOMB_X52_Y28_N4
\reg_file[10][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[10][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[10][17]~feeder_combout\);

-- Location: FF_X52_Y28_N5
\reg_file[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[10][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][17]~q\);

-- Location: FF_X52_Y28_N23
\reg_file[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][17]~q\);

-- Location: LCCOMB_X52_Y28_N22
\Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~14_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[10][17]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[10][17]~q\,
	datac => \reg_file[8][17]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux14~14_combout\);

-- Location: LCCOMB_X51_Y32_N30
\Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~15_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux14~14_combout\ & ((\reg_file[11][17]~q\))) # (!\Mux14~14_combout\ & (\reg_file[9][17]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[9][17]~q\,
	datac => \reg_file[11][17]~q\,
	datad => \Mux14~14_combout\,
	combout => \Mux14~15_combout\);

-- Location: FF_X37_Y32_N9
\reg_file[40][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][17]~q\);

-- Location: FF_X39_Y30_N1
\reg_file[42][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][17]~q\);

-- Location: LCCOMB_X37_Y32_N8
\Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~12_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[42][17]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[40][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][17]~q\,
	datad => \reg_file[42][17]~q\,
	combout => \Mux14~12_combout\);

-- Location: FF_X37_Y28_N19
\reg_file[43][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][17]~q\);

-- Location: FF_X37_Y32_N31
\reg_file[41][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][17]~q\);

-- Location: LCCOMB_X37_Y28_N18
\Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~13_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux14~12_combout\ & (\reg_file[43][17]~q\)) # (!\Mux14~12_combout\ & ((\reg_file[41][17]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux14~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux14~12_combout\,
	datac => \reg_file[43][17]~q\,
	datad => \reg_file[41][17]~q\,
	combout => \Mux14~13_combout\);

-- Location: LCCOMB_X51_Y31_N22
\Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~16_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\Mux14~13_combout\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\Mux14~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux14~15_combout\,
	datad => \Mux14~13_combout\,
	combout => \Mux14~16_combout\);

-- Location: LCCOMB_X43_Y35_N20
\Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~19_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux14~16_combout\ & ((\Mux14~18_combout\))) # (!\Mux14~16_combout\ & (\Mux14~11_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux14~11_combout\,
	datac => \Mux14~18_combout\,
	datad => \Mux14~16_combout\,
	combout => \Mux14~19_combout\);

-- Location: FF_X49_Y27_N27
\reg_file[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][17]~q\);

-- Location: FF_X49_Y27_N25
\reg_file[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][17]~q\);

-- Location: LCCOMB_X49_Y27_N26
\Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~20_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[17][17]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[16][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][17]~q\,
	datad => \reg_file[17][17]~q\,
	combout => \Mux14~20_combout\);

-- Location: FF_X50_Y27_N11
\reg_file[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][17]~q\);

-- Location: FF_X50_Y27_N17
\reg_file[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][17]~q\);

-- Location: LCCOMB_X50_Y27_N10
\Mux14~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~21_combout\ = (\Mux14~20_combout\ & (((\reg_file[19][17]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux14~20_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[18][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~20_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[19][17]~q\,
	datad => \reg_file[18][17]~q\,
	combout => \Mux14~21_combout\);

-- Location: FF_X35_Y33_N19
\reg_file[48][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][17]~q\);

-- Location: FF_X35_Y33_N1
\reg_file[49][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][17]~q\);

-- Location: LCCOMB_X35_Y33_N18
\Mux14~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][17]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][17]~q\,
	datad => \reg_file[49][17]~q\,
	combout => \Mux14~27_combout\);

-- Location: FF_X39_Y33_N7
\reg_file[51][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][17]~q\);

-- Location: FF_X39_Y33_N29
\reg_file[50][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][17]~q\);

-- Location: LCCOMB_X39_Y33_N6
\Mux14~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~28_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux14~27_combout\ & (\reg_file[51][17]~q\)) # (!\Mux14~27_combout\ & ((\reg_file[50][17]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux14~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux14~27_combout\,
	datac => \reg_file[51][17]~q\,
	datad => \reg_file[50][17]~q\,
	combout => \Mux14~28_combout\);

-- Location: LCCOMB_X47_Y27_N30
\reg_file[33][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[33][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[33][17]~feeder_combout\);

-- Location: FF_X47_Y27_N31
\reg_file[33][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[33][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][17]~q\);

-- Location: FF_X47_Y26_N11
\reg_file[32][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][17]~q\);

-- Location: FF_X39_Y30_N11
\reg_file[34][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][17]~q\);

-- Location: LCCOMB_X47_Y26_N10
\Mux14~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~22_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[34][17]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[32][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][17]~q\,
	datad => \reg_file[34][17]~q\,
	combout => \Mux14~22_combout\);

-- Location: FF_X46_Y26_N3
\reg_file[35][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][17]~q\);

-- Location: LCCOMB_X46_Y26_N2
\Mux14~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~23_combout\ = (\Mux14~22_combout\ & (((\reg_file[35][17]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux14~22_combout\ & (\reg_file[33][17]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[33][17]~q\,
	datab => \Mux14~22_combout\,
	datac => \reg_file[35][17]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux14~23_combout\);

-- Location: FF_X52_Y32_N27
\reg_file[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][17]~q\);

-- Location: FF_X52_Y32_N25
\reg_file[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][17]~q\);

-- Location: LCCOMB_X52_Y32_N26
\Mux14~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~24_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[2][17]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[0][17]~q\,
	datad => \reg_file[2][17]~q\,
	combout => \Mux14~24_combout\);

-- Location: FF_X52_Y33_N9
\reg_file[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[17]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][17]~q\);

-- Location: LCCOMB_X52_Y33_N6
\reg_file[1][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[1][17]~feeder_combout\ = \reg_write_data[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[17]~input_o\,
	combout => \reg_file[1][17]~feeder_combout\);

-- Location: FF_X52_Y33_N7
\reg_file[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[1][17]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][17]~q\);

-- Location: LCCOMB_X52_Y33_N8
\Mux14~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux14~24_combout\ & (\reg_file[3][17]~q\)) # (!\Mux14~24_combout\ & ((\reg_file[1][17]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux14~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux14~24_combout\,
	datac => \reg_file[3][17]~q\,
	datad => \reg_file[1][17]~q\,
	combout => \Mux14~25_combout\);

-- Location: LCCOMB_X51_Y31_N24
\Mux14~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~26_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\Mux14~23_combout\)) # (!\reg_read_addr[5]~input_o\ & ((\Mux14~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~23_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux14~25_combout\,
	combout => \Mux14~26_combout\);

-- Location: LCCOMB_X51_Y31_N18
\Mux14~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~29_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux14~26_combout\ & ((\Mux14~28_combout\))) # (!\Mux14~26_combout\ & (\Mux14~21_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux14~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~21_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux14~28_combout\,
	datad => \Mux14~26_combout\,
	combout => \Mux14~29_combout\);

-- Location: LCCOMB_X51_Y31_N20
\Mux14~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~30_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux14~19_combout\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((!\reg_read_addr[2]~input_o\ & \Mux14~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux14~19_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux14~29_combout\,
	combout => \Mux14~30_combout\);

-- Location: LCCOMB_X51_Y31_N2
\Mux14~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux14~41_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux14~30_combout\ & ((\Mux14~40_combout\))) # (!\Mux14~30_combout\ & (\Mux14~9_combout\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux14~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~9_combout\,
	datab => \Mux14~40_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux14~30_combout\,
	combout => \Mux14~41_combout\);

-- Location: IOIBUF_X58_Y0_N22
\reg_write_data[18]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(18),
	o => \reg_write_data[18]~input_o\);

-- Location: FF_X38_Y27_N13
\reg_file[45][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][18]~q\);

-- Location: FF_X37_Y27_N7
\reg_file[44][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][18]~q\);

-- Location: LCCOMB_X37_Y27_N12
\reg_file[46][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[46][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[46][18]~feeder_combout\);

-- Location: FF_X37_Y27_N13
\reg_file[46][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[46][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][18]~q\);

-- Location: LCCOMB_X37_Y27_N6
\Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~7_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][18]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][18]~q\,
	datad => \reg_file[46][18]~q\,
	combout => \Mux13~7_combout\);

-- Location: FF_X38_Y27_N15
\reg_file[47][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][18]~q\);

-- Location: LCCOMB_X38_Y27_N14
\Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~8_combout\ = (\Mux13~7_combout\ & (((\reg_file[47][18]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux13~7_combout\ & (\reg_file[45][18]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[45][18]~q\,
	datab => \Mux13~7_combout\,
	datac => \reg_file[47][18]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux13~8_combout\);

-- Location: FF_X50_Y33_N5
\reg_file[32][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][18]~q\);

-- Location: LCCOMB_X45_Y33_N10
\reg_file[33][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[33][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[33][18]~feeder_combout\);

-- Location: FF_X45_Y33_N11
\reg_file[33][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[33][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][18]~q\);

-- Location: LCCOMB_X50_Y33_N4
\Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[33][18]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[32][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[32][18]~q\,
	datad => \reg_file[33][18]~q\,
	combout => \Mux13~4_combout\);

-- Location: FF_X49_Y33_N15
\reg_file[35][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][18]~q\);

-- Location: FF_X50_Y33_N19
\reg_file[34][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][18]~q\);

-- Location: LCCOMB_X49_Y33_N14
\Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~5_combout\ = (\Mux13~4_combout\ & (((\reg_file[35][18]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux13~4_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[34][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~4_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[35][18]~q\,
	datad => \reg_file[34][18]~q\,
	combout => \Mux13~5_combout\);

-- Location: FF_X52_Y27_N13
\reg_file[37][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][18]~q\);

-- Location: FF_X52_Y27_N31
\reg_file[39][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][18]~q\);

-- Location: FF_X52_Y29_N23
\reg_file[36][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][18]~q\);

-- Location: LCCOMB_X52_Y29_N20
\reg_file[38][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[38][18]~feeder_combout\);

-- Location: FF_X52_Y29_N21
\reg_file[38][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][18]~q\);

-- Location: LCCOMB_X52_Y29_N22
\Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[38][18]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[36][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][18]~q\,
	datad => \reg_file[38][18]~q\,
	combout => \Mux13~2_combout\);

-- Location: LCCOMB_X52_Y27_N30
\Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux13~2_combout\ & ((\reg_file[39][18]~q\))) # (!\Mux13~2_combout\ & (\reg_file[37][18]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[37][18]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][18]~q\,
	datad => \Mux13~2_combout\,
	combout => \Mux13~3_combout\);

-- Location: LCCOMB_X41_Y25_N4
\Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~6_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\Mux13~3_combout\))) # (!\reg_read_addr[2]~input_o\ & (\Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux13~5_combout\,
	datad => \Mux13~3_combout\,
	combout => \Mux13~6_combout\);

-- Location: FF_X37_Y32_N13
\reg_file[40][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][18]~q\);

-- Location: FF_X37_Y32_N19
\reg_file[41][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][18]~q\);

-- Location: LCCOMB_X37_Y32_N12
\Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[41][18]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[40][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][18]~q\,
	datad => \reg_file[41][18]~q\,
	combout => \Mux13~0_combout\);

-- Location: FF_X38_Y32_N3
\reg_file[43][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][18]~q\);

-- Location: LCCOMB_X39_Y30_N4
\reg_file[42][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[42][18]~feeder_combout\);

-- Location: FF_X39_Y30_N5
\reg_file[42][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][18]~q\);

-- Location: LCCOMB_X38_Y32_N2
\Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = (\Mux13~0_combout\ & (((\reg_file[43][18]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux13~0_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[42][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~0_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[43][18]~q\,
	datad => \reg_file[42][18]~q\,
	combout => \Mux13~1_combout\);

-- Location: LCCOMB_X41_Y25_N6
\Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~9_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux13~6_combout\ & (\Mux13~8_combout\)) # (!\Mux13~6_combout\ & ((\Mux13~1_combout\))))) # (!\reg_read_addr[3]~input_o\ & (((\Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux13~8_combout\,
	datac => \Mux13~6_combout\,
	datad => \Mux13~1_combout\,
	combout => \Mux13~9_combout\);

-- Location: FF_X42_Y25_N23
\reg_file[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][18]~q\);

-- Location: FF_X42_Y25_N1
\reg_file[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][18]~q\);

-- Location: FF_X43_Y25_N5
\reg_file[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][18]~q\);

-- Location: FF_X43_Y25_N15
\reg_file[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][18]~q\);

-- Location: LCCOMB_X43_Y25_N14
\Mux13~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[9][18]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[1][18]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[9][18]~q\,
	datac => \reg_file[1][18]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux13~22_combout\);

-- Location: LCCOMB_X42_Y25_N0
\Mux13~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux13~22_combout\ & ((\reg_file[13][18]~q\))) # (!\Mux13~22_combout\ & (\reg_file[5][18]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux13~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[5][18]~q\,
	datac => \reg_file[13][18]~q\,
	datad => \Mux13~22_combout\,
	combout => \Mux13~23_combout\);

-- Location: FF_X44_Y25_N7
\reg_file[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][18]~q\);

-- Location: LCCOMB_X44_Y25_N20
\reg_file[4][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[4][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[4][18]~feeder_combout\);

-- Location: FF_X44_Y25_N21
\reg_file[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[4][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][18]~q\);

-- Location: LCCOMB_X44_Y25_N6
\Mux13~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~24_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[4][18]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[0][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[0][18]~q\,
	datad => \reg_file[4][18]~q\,
	combout => \Mux13~24_combout\);

-- Location: FF_X45_Y25_N9
\reg_file[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][18]~q\);

-- Location: FF_X45_Y25_N7
\reg_file[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][18]~q\);

-- Location: LCCOMB_X45_Y25_N8
\Mux13~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~25_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux13~24_combout\ & (\reg_file[12][18]~q\)) # (!\Mux13~24_combout\ & ((\reg_file[8][18]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux13~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux13~24_combout\,
	datac => \reg_file[12][18]~q\,
	datad => \reg_file[8][18]~q\,
	combout => \Mux13~25_combout\);

-- Location: LCCOMB_X45_Y25_N18
\Mux13~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~26_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\Mux13~23_combout\)) # (!\reg_read_addr[0]~input_o\ & ((\Mux13~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~23_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux13~25_combout\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux13~26_combout\);

-- Location: FF_X49_Y25_N9
\reg_file[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][18]~q\);

-- Location: FF_X49_Y25_N11
\reg_file[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][18]~q\);

-- Location: LCCOMB_X49_Y25_N10
\Mux13~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~27_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\reg_file[11][18]~q\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_file[3][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[11][18]~q\,
	datac => \reg_file[3][18]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux13~27_combout\);

-- Location: FF_X47_Y25_N27
\reg_file[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][18]~q\);

-- Location: FF_X47_Y25_N1
\reg_file[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][18]~q\);

-- Location: LCCOMB_X47_Y25_N26
\Mux13~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~28_combout\ = (\Mux13~27_combout\ & (((\reg_file[15][18]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux13~27_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[7][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~27_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[15][18]~q\,
	datad => \reg_file[7][18]~q\,
	combout => \Mux13~28_combout\);

-- Location: FF_X40_Y26_N15
\reg_file[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][18]~q\);

-- Location: FF_X40_Y26_N9
\reg_file[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][18]~q\);

-- Location: FF_X39_Y26_N13
\reg_file[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][18]~q\);

-- Location: LCCOMB_X39_Y26_N10
\reg_file[6][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[6][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[6][18]~feeder_combout\);

-- Location: FF_X39_Y26_N11
\reg_file[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[6][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][18]~q\);

-- Location: LCCOMB_X39_Y26_N12
\Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~20_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[6][18]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[2][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][18]~q\,
	datad => \reg_file[6][18]~q\,
	combout => \Mux13~20_combout\);

-- Location: LCCOMB_X40_Y26_N8
\Mux13~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~21_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux13~20_combout\ & ((\reg_file[14][18]~q\))) # (!\Mux13~20_combout\ & (\reg_file[10][18]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux13~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[10][18]~q\,
	datac => \reg_file[14][18]~q\,
	datad => \Mux13~20_combout\,
	combout => \Mux13~21_combout\);

-- Location: LCCOMB_X41_Y25_N26
\Mux13~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~29_combout\ = (\Mux13~26_combout\ & ((\Mux13~28_combout\) # ((!\reg_read_addr[1]~input_o\)))) # (!\Mux13~26_combout\ & (((\Mux13~21_combout\ & \reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~26_combout\,
	datab => \Mux13~28_combout\,
	datac => \Mux13~21_combout\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux13~29_combout\);

-- Location: LCCOMB_X42_Y35_N20
\reg_file[24][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[24][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[24][18]~feeder_combout\);

-- Location: FF_X42_Y35_N21
\reg_file[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[24][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][18]~q\);

-- Location: FF_X45_Y24_N23
\reg_file[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][18]~q\);

-- Location: FF_X46_Y24_N15
\reg_file[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][18]~q\);

-- Location: FF_X46_Y24_N13
\reg_file[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][18]~q\);

-- Location: LCCOMB_X46_Y24_N14
\Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~14_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[20][18]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[16][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[16][18]~q\,
	datad => \reg_file[20][18]~q\,
	combout => \Mux13~14_combout\);

-- Location: LCCOMB_X45_Y24_N22
\Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~15_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux13~14_combout\ & ((\reg_file[28][18]~q\))) # (!\Mux13~14_combout\ & (\reg_file[24][18]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][18]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[28][18]~q\,
	datad => \Mux13~14_combout\,
	combout => \Mux13~15_combout\);

-- Location: FF_X38_Y26_N17
\reg_file[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][18]~q\);

-- Location: FF_X38_Y26_N19
\reg_file[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][18]~q\);

-- Location: FF_X37_Y26_N15
\reg_file[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][18]~q\);

-- Location: FF_X37_Y26_N29
\reg_file[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][18]~q\);

-- Location: LCCOMB_X37_Y26_N14
\Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~12_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[22][18]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[18][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[18][18]~q\,
	datad => \reg_file[22][18]~q\,
	combout => \Mux13~12_combout\);

-- Location: LCCOMB_X38_Y26_N18
\Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~13_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux13~12_combout\ & ((\reg_file[30][18]~q\))) # (!\Mux13~12_combout\ & (\reg_file[26][18]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[26][18]~q\,
	datac => \reg_file[30][18]~q\,
	datad => \Mux13~12_combout\,
	combout => \Mux13~13_combout\);

-- Location: LCCOMB_X42_Y26_N30
\Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~16_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\Mux13~13_combout\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\Mux13~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux13~15_combout\,
	datad => \Mux13~13_combout\,
	combout => \Mux13~16_combout\);

-- Location: FF_X49_Y28_N31
\reg_file[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][18]~q\);

-- Location: FF_X49_Y26_N5
\reg_file[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][18]~q\);

-- Location: FF_X49_Y26_N7
\reg_file[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][18]~q\);

-- Location: LCCOMB_X49_Y26_N6
\Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~17_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[27][18]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[19][18]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[27][18]~q\,
	datac => \reg_file[19][18]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux13~17_combout\);

-- Location: FF_X49_Y28_N17
\reg_file[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][18]~q\);

-- Location: LCCOMB_X49_Y28_N16
\Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~18_combout\ = (\Mux13~17_combout\ & (((\reg_file[31][18]~q\) # (!\reg_read_addr[2]~input_o\)))) # (!\Mux13~17_combout\ & (\reg_file[23][18]~q\ & ((\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[23][18]~q\,
	datab => \Mux13~17_combout\,
	datac => \reg_file[31][18]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux13~18_combout\);

-- Location: FF_X37_Y29_N7
\reg_file[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][18]~q\);

-- Location: FF_X37_Y29_N21
\reg_file[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][18]~q\);

-- Location: LCCOMB_X37_Y29_N6
\Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~10_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][18]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][18]~q\,
	datad => \reg_file[25][18]~q\,
	combout => \Mux13~10_combout\);

-- Location: FF_X43_Y29_N5
\reg_file[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][18]~q\);

-- Location: FF_X43_Y29_N11
\reg_file[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][18]~q\);

-- Location: LCCOMB_X43_Y29_N4
\Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~11_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux13~10_combout\ & (\reg_file[29][18]~q\)) # (!\Mux13~10_combout\ & ((\reg_file[21][18]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux13~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux13~10_combout\,
	datac => \reg_file[29][18]~q\,
	datad => \reg_file[21][18]~q\,
	combout => \Mux13~11_combout\);

-- Location: LCCOMB_X41_Y25_N16
\Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~19_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux13~16_combout\ & (\Mux13~18_combout\)) # (!\Mux13~16_combout\ & ((\Mux13~11_combout\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux13~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux13~16_combout\,
	datac => \Mux13~18_combout\,
	datad => \Mux13~11_combout\,
	combout => \Mux13~19_combout\);

-- Location: LCCOMB_X41_Y25_N28
\Mux13~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~30_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\) # (\Mux13~19_combout\)))) # (!\reg_read_addr[4]~input_o\ & (\Mux13~29_combout\ & (!\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~29_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux13~19_combout\,
	combout => \Mux13~30_combout\);

-- Location: FF_X43_Y33_N15
\reg_file[54][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][18]~q\);

-- Location: FF_X43_Y33_N9
\reg_file[62][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][18]~q\);

-- Location: FF_X42_Y33_N3
\reg_file[50][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][18]~q\);

-- Location: FF_X42_Y33_N25
\reg_file[58][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][18]~q\);

-- Location: LCCOMB_X42_Y33_N2
\Mux13~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~31_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[58][18]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[50][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[50][18]~q\,
	datad => \reg_file[58][18]~q\,
	combout => \Mux13~31_combout\);

-- Location: LCCOMB_X43_Y33_N8
\Mux13~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~32_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux13~31_combout\ & ((\reg_file[62][18]~q\))) # (!\Mux13~31_combout\ & (\reg_file[54][18]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux13~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[54][18]~q\,
	datac => \reg_file[62][18]~q\,
	datad => \Mux13~31_combout\,
	combout => \Mux13~32_combout\);

-- Location: FF_X42_Y31_N5
\reg_file[56][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][18]~q\);

-- Location: FF_X42_Y31_N23
\reg_file[48][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][18]~q\);

-- Location: LCCOMB_X42_Y31_N22
\Mux13~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[56][18]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[48][18]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[56][18]~q\,
	datac => \reg_file[48][18]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux13~35_combout\);

-- Location: FF_X43_Y31_N27
\reg_file[60][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][18]~q\);

-- Location: LCCOMB_X43_Y31_N0
\reg_file[52][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[52][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[52][18]~feeder_combout\);

-- Location: FF_X43_Y31_N1
\reg_file[52][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[52][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][18]~q\);

-- Location: LCCOMB_X43_Y31_N26
\Mux13~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~36_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux13~35_combout\ & (\reg_file[60][18]~q\)) # (!\Mux13~35_combout\ & ((\reg_file[52][18]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux13~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux13~35_combout\,
	datac => \reg_file[60][18]~q\,
	datad => \reg_file[52][18]~q\,
	combout => \Mux13~36_combout\);

-- Location: FF_X49_Y30_N31
\reg_file[49][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][18]~q\);

-- Location: FF_X49_Y30_N13
\reg_file[53][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][18]~q\);

-- Location: LCCOMB_X49_Y30_N30
\Mux13~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[53][18]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[49][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[49][18]~q\,
	datad => \reg_file[53][18]~q\,
	combout => \Mux13~33_combout\);

-- Location: FF_X44_Y29_N27
\reg_file[61][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][18]~q\);

-- Location: LCCOMB_X44_Y29_N24
\reg_file[57][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[57][18]~feeder_combout\ = \reg_write_data[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[18]~input_o\,
	combout => \reg_file[57][18]~feeder_combout\);

-- Location: FF_X44_Y29_N25
\reg_file[57][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[57][18]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][18]~q\);

-- Location: LCCOMB_X44_Y29_N26
\Mux13~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~34_combout\ = (\Mux13~33_combout\ & (((\reg_file[61][18]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux13~33_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[57][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~33_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[61][18]~q\,
	datad => \reg_file[57][18]~q\,
	combout => \Mux13~34_combout\);

-- Location: LCCOMB_X41_Y25_N22
\Mux13~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~37_combout\ = (\reg_read_addr[0]~input_o\ & (((\Mux13~34_combout\) # (\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux13~36_combout\ & ((!\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux13~36_combout\,
	datac => \Mux13~34_combout\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux13~37_combout\);

-- Location: FF_X41_Y29_N31
\reg_file[59][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][18]~q\);

-- Location: FF_X41_Y29_N9
\reg_file[63][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][18]~q\);

-- Location: FF_X42_Y29_N31
\reg_file[51][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][18]~q\);

-- Location: FF_X42_Y29_N21
\reg_file[55][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[18]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][18]~q\);

-- Location: LCCOMB_X42_Y29_N30
\Mux13~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~38_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[55][18]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[51][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][18]~q\,
	datad => \reg_file[55][18]~q\,
	combout => \Mux13~38_combout\);

-- Location: LCCOMB_X41_Y29_N8
\Mux13~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~39_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux13~38_combout\ & ((\reg_file[63][18]~q\))) # (!\Mux13~38_combout\ & (\reg_file[59][18]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux13~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][18]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[63][18]~q\,
	datad => \Mux13~38_combout\,
	combout => \Mux13~39_combout\);

-- Location: LCCOMB_X41_Y25_N0
\Mux13~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~40_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux13~37_combout\ & ((\Mux13~39_combout\))) # (!\Mux13~37_combout\ & (\Mux13~32_combout\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux13~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux13~32_combout\,
	datac => \Mux13~37_combout\,
	datad => \Mux13~39_combout\,
	combout => \Mux13~40_combout\);

-- Location: LCCOMB_X41_Y25_N2
\Mux13~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux13~41_combout\ = (\Mux13~30_combout\ & (((\Mux13~40_combout\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux13~30_combout\ & (\Mux13~9_combout\ & (\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~9_combout\,
	datab => \Mux13~30_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux13~40_combout\,
	combout => \Mux13~41_combout\);

-- Location: IOIBUF_X78_Y30_N8
\reg_write_data[19]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(19),
	o => \reg_write_data[19]~input_o\);

-- Location: LCCOMB_X43_Y32_N12
\reg_file[30][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[30][19]~feeder_combout\ = \reg_write_data[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[19]~input_o\,
	combout => \reg_file[30][19]~feeder_combout\);

-- Location: FF_X43_Y32_N13
\reg_file[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[30][19]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][19]~q\);

-- Location: FF_X42_Y32_N13
\reg_file[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][19]~q\);

-- Location: FF_X42_Y32_N11
\reg_file[46][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][19]~q\);

-- Location: LCCOMB_X42_Y32_N12
\Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~7_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[46][19]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[14][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][19]~q\,
	datad => \reg_file[46][19]~q\,
	combout => \Mux12~7_combout\);

-- Location: FF_X43_Y33_N13
\reg_file[62][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][19]~q\);

-- Location: LCCOMB_X43_Y33_N12
\Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~8_combout\ = (\Mux12~7_combout\ & (((\reg_file[62][19]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux12~7_combout\ & (\reg_file[30][19]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[30][19]~q\,
	datab => \Mux12~7_combout\,
	datac => \reg_file[62][19]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux12~8_combout\);

-- Location: FF_X40_Y32_N7
\reg_file[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][19]~q\);

-- Location: LCCOMB_X40_Y32_N20
\reg_file[38][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][19]~feeder_combout\ = \reg_write_data[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[19]~input_o\,
	combout => \reg_file[38][19]~feeder_combout\);

-- Location: FF_X40_Y32_N21
\reg_file[38][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][19]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][19]~q\);

-- Location: LCCOMB_X40_Y32_N6
\Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[38][19]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[6][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[6][19]~q\,
	datad => \reg_file[38][19]~q\,
	combout => \Mux12~0_combout\);

-- Location: FF_X43_Y33_N3
\reg_file[54][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][19]~q\);

-- Location: LCCOMB_X44_Y33_N18
\reg_file[22][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][19]~feeder_combout\ = \reg_write_data[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[19]~input_o\,
	combout => \reg_file[22][19]~feeder_combout\);

-- Location: FF_X44_Y33_N19
\reg_file[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][19]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][19]~q\);

-- Location: LCCOMB_X43_Y33_N2
\Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = (\Mux12~0_combout\ & (((\reg_file[54][19]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux12~0_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[22][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~0_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[54][19]~q\,
	datad => \reg_file[22][19]~q\,
	combout => \Mux12~1_combout\);

-- Location: FF_X41_Y35_N7
\reg_file[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][19]~q\);

-- Location: LCCOMB_X41_Y34_N26
\reg_file[26][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][19]~feeder_combout\ = \reg_write_data[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[19]~input_o\,
	combout => \reg_file[26][19]~feeder_combout\);

-- Location: FF_X41_Y34_N27
\reg_file[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][19]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][19]~q\);

-- Location: LCCOMB_X41_Y35_N6
\Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[26][19]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[10][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[10][19]~q\,
	datad => \reg_file[26][19]~q\,
	combout => \Mux12~2_combout\);

-- Location: FF_X37_Y35_N11
\reg_file[58][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][19]~q\);

-- Location: FF_X37_Y35_N1
\reg_file[42][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][19]~q\);

-- Location: LCCOMB_X37_Y35_N10
\Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = (\Mux12~2_combout\ & (((\reg_file[58][19]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux12~2_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[42][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~2_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[58][19]~q\,
	datad => \reg_file[42][19]~q\,
	combout => \Mux12~3_combout\);

-- Location: FF_X40_Y33_N21
\reg_file[34][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][19]~q\);

-- Location: FF_X39_Y27_N11
\reg_file[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][19]~q\);

-- Location: FF_X39_Y27_N9
\reg_file[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][19]~q\);

-- Location: LCCOMB_X39_Y27_N10
\Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[18][19]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[2][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][19]~q\,
	datad => \reg_file[18][19]~q\,
	combout => \Mux12~4_combout\);

-- Location: FF_X40_Y33_N23
\reg_file[50][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][19]~q\);

-- Location: LCCOMB_X40_Y33_N22
\Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~5_combout\ = (\Mux12~4_combout\ & (((\reg_file[50][19]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux12~4_combout\ & (\reg_file[34][19]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[34][19]~q\,
	datab => \Mux12~4_combout\,
	datac => \reg_file[50][19]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux12~5_combout\);

-- Location: LCCOMB_X50_Y30_N22
\Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~6_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux12~3_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux12~3_combout\,
	datad => \Mux12~5_combout\,
	combout => \Mux12~6_combout\);

-- Location: LCCOMB_X47_Y30_N12
\Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~9_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux12~6_combout\ & (\Mux12~8_combout\)) # (!\Mux12~6_combout\ & ((\Mux12~1_combout\))))) # (!\reg_read_addr[2]~input_o\ & (((\Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~8_combout\,
	datab => \Mux12~1_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux12~6_combout\,
	combout => \Mux12~9_combout\);

-- Location: FF_X38_Y32_N21
\reg_file[43][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][19]~q\);

-- Location: FF_X46_Y33_N9
\reg_file[47][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][19]~q\);

-- Location: FF_X51_Y33_N9
\reg_file[39][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][19]~q\);

-- Location: FF_X47_Y33_N17
\reg_file[35][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][19]~q\);

-- Location: LCCOMB_X47_Y33_N16
\Mux12~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~31_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[39][19]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[35][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[39][19]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[35][19]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux12~31_combout\);

-- Location: LCCOMB_X46_Y33_N8
\Mux12~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~32_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux12~31_combout\ & ((\reg_file[47][19]~q\))) # (!\Mux12~31_combout\ & (\reg_file[43][19]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux12~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[43][19]~q\,
	datac => \reg_file[47][19]~q\,
	datad => \Mux12~31_combout\,
	combout => \Mux12~32_combout\);

-- Location: FF_X49_Y25_N7
\reg_file[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][19]~q\);

-- Location: FF_X50_Y29_N23
\reg_file[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][19]~q\);

-- Location: LCCOMB_X49_Y25_N6
\Mux12~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[7][19]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[3][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][19]~q\,
	datad => \reg_file[7][19]~q\,
	combout => \Mux12~35_combout\);

-- Location: FF_X49_Y32_N11
\reg_file[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][19]~q\);

-- Location: FF_X49_Y25_N21
\reg_file[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][19]~q\);

-- Location: LCCOMB_X49_Y32_N10
\Mux12~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~36_combout\ = (\Mux12~35_combout\ & (((\reg_file[15][19]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux12~35_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[11][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~35_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[15][19]~q\,
	datad => \reg_file[11][19]~q\,
	combout => \Mux12~36_combout\);

-- Location: FF_X47_Y30_N15
\reg_file[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][19]~q\);

-- Location: FF_X47_Y30_N17
\reg_file[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][19]~q\);

-- Location: FF_X49_Y26_N9
\reg_file[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][19]~q\);

-- Location: FF_X49_Y26_N19
\reg_file[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][19]~q\);

-- Location: LCCOMB_X49_Y26_N18
\Mux12~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~33_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[27][19]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[19][19]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[27][19]~q\,
	datac => \reg_file[19][19]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux12~33_combout\);

-- Location: LCCOMB_X47_Y30_N16
\Mux12~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~34_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux12~33_combout\ & ((\reg_file[31][19]~q\))) # (!\Mux12~33_combout\ & (\reg_file[23][19]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux12~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][19]~q\,
	datac => \reg_file[31][19]~q\,
	datad => \Mux12~33_combout\,
	combout => \Mux12~34_combout\);

-- Location: LCCOMB_X50_Y30_N30
\Mux12~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~37_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux12~34_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux12~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux12~36_combout\,
	datad => \Mux12~34_combout\,
	combout => \Mux12~37_combout\);

-- Location: LCCOMB_X44_Y27_N24
\reg_file[55][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[55][19]~feeder_combout\ = \reg_write_data[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[19]~input_o\,
	combout => \reg_file[55][19]~feeder_combout\);

-- Location: FF_X44_Y27_N25
\reg_file[55][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[55][19]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][19]~q\);

-- Location: FF_X41_Y29_N29
\reg_file[63][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][19]~q\);

-- Location: FF_X39_Y33_N25
\reg_file[51][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][19]~q\);

-- Location: FF_X41_Y29_N27
\reg_file[59][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][19]~q\);

-- Location: LCCOMB_X39_Y33_N24
\Mux12~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~38_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[59][19]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[51][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][19]~q\,
	datad => \reg_file[59][19]~q\,
	combout => \Mux12~38_combout\);

-- Location: LCCOMB_X41_Y29_N28
\Mux12~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~39_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux12~38_combout\ & ((\reg_file[63][19]~q\))) # (!\Mux12~38_combout\ & (\reg_file[55][19]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux12~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[55][19]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][19]~q\,
	datad => \Mux12~38_combout\,
	combout => \Mux12~39_combout\);

-- Location: LCCOMB_X50_Y30_N8
\Mux12~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~40_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux12~37_combout\ & ((\Mux12~39_combout\))) # (!\Mux12~37_combout\ & (\Mux12~32_combout\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux12~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux12~32_combout\,
	datac => \Mux12~37_combout\,
	datad => \Mux12~39_combout\,
	combout => \Mux12~40_combout\);

-- Location: FF_X49_Y31_N3
\reg_file[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][19]~q\);

-- Location: FF_X49_Y31_N21
\reg_file[52][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][19]~q\);

-- Location: FF_X51_Y26_N21
\reg_file[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][19]~q\);

-- Location: FF_X51_Y26_N11
\reg_file[36][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][19]~q\);

-- Location: LCCOMB_X51_Y26_N20
\Mux12~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~20_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[36][19]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[4][19]~q\,
	datad => \reg_file[36][19]~q\,
	combout => \Mux12~20_combout\);

-- Location: LCCOMB_X49_Y31_N20
\Mux12~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~21_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux12~20_combout\ & ((\reg_file[52][19]~q\))) # (!\Mux12~20_combout\ & (\reg_file[20][19]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux12~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[20][19]~q\,
	datac => \reg_file[52][19]~q\,
	datad => \Mux12~20_combout\,
	combout => \Mux12~21_combout\);

-- Location: FF_X44_Y28_N29
\reg_file[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][19]~q\);

-- Location: FF_X44_Y28_N31
\reg_file[60][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][19]~q\);

-- Location: FF_X47_Y36_N1
\reg_file[44][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][19]~q\);

-- Location: FF_X44_Y36_N9
\reg_file[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][19]~q\);

-- Location: LCCOMB_X44_Y36_N8
\Mux12~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~27_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[44][19]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[12][19]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[44][19]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][19]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux12~27_combout\);

-- Location: LCCOMB_X44_Y28_N30
\Mux12~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~28_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux12~27_combout\ & ((\reg_file[60][19]~q\))) # (!\Mux12~27_combout\ & (\reg_file[28][19]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux12~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[28][19]~q\,
	datac => \reg_file[60][19]~q\,
	datad => \Mux12~27_combout\,
	combout => \Mux12~28_combout\);

-- Location: FF_X40_Y34_N11
\reg_file[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][19]~q\);

-- Location: FF_X40_Y34_N25
\reg_file[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][19]~q\);

-- Location: LCCOMB_X40_Y34_N10
\Mux12~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~22_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[24][19]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[8][19]~q\,
	datad => \reg_file[24][19]~q\,
	combout => \Mux12~22_combout\);

-- Location: FF_X46_Y34_N1
\reg_file[56][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][19]~q\);

-- Location: FF_X46_Y34_N7
\reg_file[40][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][19]~q\);

-- Location: LCCOMB_X46_Y34_N0
\Mux12~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~23_combout\ = (\Mux12~22_combout\ & (((\reg_file[56][19]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux12~22_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[40][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~22_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[56][19]~q\,
	datad => \reg_file[40][19]~q\,
	combout => \Mux12~23_combout\);

-- Location: FF_X45_Y34_N5
\reg_file[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][19]~q\);

-- Location: FF_X45_Y34_N15
\reg_file[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][19]~q\);

-- Location: LCCOMB_X45_Y34_N14
\Mux12~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~24_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[16][19]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[16][19]~q\,
	datac => \reg_file[0][19]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux12~24_combout\);

-- Location: FF_X42_Y34_N3
\reg_file[48][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][19]~q\);

-- Location: FF_X42_Y34_N1
\reg_file[32][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][19]~q\);

-- Location: LCCOMB_X42_Y34_N2
\Mux12~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~25_combout\ = (\Mux12~24_combout\ & (((\reg_file[48][19]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux12~24_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[32][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~24_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[48][19]~q\,
	datad => \reg_file[32][19]~q\,
	combout => \Mux12~25_combout\);

-- Location: LCCOMB_X50_Y30_N0
\Mux12~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~26_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux12~23_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux12~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux12~23_combout\,
	datad => \Mux12~25_combout\,
	combout => \Mux12~26_combout\);

-- Location: LCCOMB_X50_Y30_N26
\Mux12~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux12~26_combout\ & ((\Mux12~28_combout\))) # (!\Mux12~26_combout\ & (\Mux12~21_combout\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux12~21_combout\,
	datac => \Mux12~28_combout\,
	datad => \Mux12~26_combout\,
	combout => \Mux12~29_combout\);

-- Location: FF_X41_Y31_N11
\reg_file[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][19]~q\);

-- Location: LCCOMB_X41_Y34_N28
\reg_file[25][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[25][19]~feeder_combout\ = \reg_write_data[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[19]~input_o\,
	combout => \reg_file[25][19]~feeder_combout\);

-- Location: FF_X41_Y34_N29
\reg_file[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[25][19]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][19]~q\);

-- Location: LCCOMB_X41_Y31_N10
\Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~10_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][19]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][19]~q\,
	datad => \reg_file[25][19]~q\,
	combout => \Mux12~10_combout\);

-- Location: FF_X41_Y31_N21
\reg_file[57][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][19]~q\);

-- Location: FF_X37_Y31_N19
\reg_file[41][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][19]~q\);

-- Location: LCCOMB_X41_Y31_N20
\Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~11_combout\ = (\Mux12~10_combout\ & (((\reg_file[57][19]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux12~10_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[41][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~10_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[57][19]~q\,
	datad => \reg_file[41][19]~q\,
	combout => \Mux12~11_combout\);

-- Location: FF_X50_Y26_N17
\reg_file[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][19]~q\);

-- Location: FF_X50_Y26_N31
\reg_file[37][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][19]~q\);

-- Location: LCCOMB_X50_Y26_N16
\Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~12_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[37][19]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[5][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[5][19]~q\,
	datad => \reg_file[37][19]~q\,
	combout => \Mux12~12_combout\);

-- Location: FF_X50_Y30_N11
\reg_file[53][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][19]~q\);

-- Location: FF_X50_Y30_N25
\reg_file[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][19]~q\);

-- Location: LCCOMB_X50_Y30_N10
\Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~13_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux12~12_combout\ & (\reg_file[53][19]~q\)) # (!\Mux12~12_combout\ & ((\reg_file[21][19]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux12~12_combout\,
	datac => \reg_file[53][19]~q\,
	datad => \reg_file[21][19]~q\,
	combout => \Mux12~13_combout\);

-- Location: FF_X51_Y30_N7
\reg_file[33][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][19]~q\);

-- Location: FF_X51_Y30_N25
\reg_file[49][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][19]~q\);

-- Location: FF_X51_Y27_N31
\reg_file[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][19]~q\);

-- Location: LCCOMB_X51_Y27_N20
\reg_file[17][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][19]~feeder_combout\ = \reg_write_data[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[19]~input_o\,
	combout => \reg_file[17][19]~feeder_combout\);

-- Location: FF_X51_Y27_N21
\reg_file[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][19]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][19]~q\);

-- Location: LCCOMB_X51_Y27_N30
\Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~14_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[17][19]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[1][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[1][19]~q\,
	datad => \reg_file[17][19]~q\,
	combout => \Mux12~14_combout\);

-- Location: LCCOMB_X51_Y30_N24
\Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~15_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux12~14_combout\ & ((\reg_file[49][19]~q\))) # (!\Mux12~14_combout\ & (\reg_file[33][19]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[33][19]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[49][19]~q\,
	datad => \Mux12~14_combout\,
	combout => \Mux12~15_combout\);

-- Location: LCCOMB_X50_Y30_N4
\Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~16_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\Mux12~13_combout\)) # (!\reg_read_addr[2]~input_o\ & ((\Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~13_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux12~15_combout\,
	combout => \Mux12~16_combout\);

-- Location: FF_X43_Y30_N27
\reg_file[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][19]~q\);

-- Location: FF_X43_Y30_N13
\reg_file[61][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][19]~q\);

-- Location: FF_X44_Y30_N3
\reg_file[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][19]~q\);

-- Location: FF_X44_Y30_N1
\reg_file[45][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[19]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][19]~q\);

-- Location: LCCOMB_X44_Y30_N2
\Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~17_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[45][19]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[13][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[13][19]~q\,
	datad => \reg_file[45][19]~q\,
	combout => \Mux12~17_combout\);

-- Location: LCCOMB_X43_Y30_N12
\Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~18_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux12~17_combout\ & ((\reg_file[61][19]~q\))) # (!\Mux12~17_combout\ & (\reg_file[29][19]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[29][19]~q\,
	datac => \reg_file[61][19]~q\,
	datad => \Mux12~17_combout\,
	combout => \Mux12~18_combout\);

-- Location: LCCOMB_X50_Y30_N6
\Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~19_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux12~16_combout\ & ((\Mux12~18_combout\))) # (!\Mux12~16_combout\ & (\Mux12~11_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~11_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux12~16_combout\,
	datad => \Mux12~18_combout\,
	combout => \Mux12~19_combout\);

-- Location: LCCOMB_X50_Y30_N20
\Mux12~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~30_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\) # (\Mux12~19_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux12~29_combout\ & (!\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~29_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux12~19_combout\,
	combout => \Mux12~30_combout\);

-- Location: LCCOMB_X50_Y30_N2
\Mux12~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux12~41_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux12~30_combout\ & ((\Mux12~40_combout\))) # (!\Mux12~30_combout\ & (\Mux12~9_combout\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~9_combout\,
	datab => \Mux12~40_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux12~30_combout\,
	combout => \Mux12~41_combout\);

-- Location: IOIBUF_X78_Y24_N15
\reg_write_data[20]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(20),
	o => \reg_write_data[20]~input_o\);

-- Location: FF_X44_Y34_N11
\reg_file[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][20]~q\);

-- Location: FF_X49_Y36_N11
\reg_file[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][20]~q\);

-- Location: FF_X49_Y27_N23
\reg_file[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][20]~q\);

-- Location: LCCOMB_X49_Y27_N20
\reg_file[17][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[17][20]~feeder_combout\);

-- Location: FF_X49_Y27_N21
\reg_file[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][20]~q\);

-- Location: LCCOMB_X49_Y27_N22
\Mux11~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~20_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[17][20]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[16][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][20]~q\,
	datad => \reg_file[17][20]~q\,
	combout => \Mux11~20_combout\);

-- Location: LCCOMB_X49_Y36_N10
\Mux11~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~21_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux11~20_combout\ & ((\reg_file[19][20]~q\))) # (!\Mux11~20_combout\ & (\reg_file[18][20]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux11~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[18][20]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[19][20]~q\,
	datad => \Mux11~20_combout\,
	combout => \Mux11~21_combout\);

-- Location: FF_X35_Y33_N23
\reg_file[48][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][20]~q\);

-- Location: LCCOMB_X35_Y33_N28
\reg_file[49][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[49][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[49][20]~feeder_combout\);

-- Location: FF_X35_Y33_N29
\reg_file[49][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[49][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][20]~q\);

-- Location: LCCOMB_X35_Y33_N22
\Mux11~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][20]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][20]~q\,
	datad => \reg_file[49][20]~q\,
	combout => \Mux11~27_combout\);

-- Location: FF_X36_Y33_N3
\reg_file[51][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][20]~q\);

-- Location: FF_X37_Y33_N19
\reg_file[50][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][20]~q\);

-- Location: LCCOMB_X36_Y33_N2
\Mux11~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~28_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux11~27_combout\ & (\reg_file[51][20]~q\)) # (!\Mux11~27_combout\ & ((\reg_file[50][20]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux11~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux11~27_combout\,
	datac => \reg_file[51][20]~q\,
	datad => \reg_file[50][20]~q\,
	combout => \Mux11~28_combout\);

-- Location: FF_X49_Y33_N25
\reg_file[33][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][20]~q\);

-- Location: FF_X49_Y33_N19
\reg_file[35][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][20]~q\);

-- Location: FF_X50_Y33_N17
\reg_file[32][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][20]~q\);

-- Location: LCCOMB_X50_Y33_N6
\reg_file[34][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[34][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[34][20]~feeder_combout\);

-- Location: FF_X50_Y33_N7
\reg_file[34][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[34][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][20]~q\);

-- Location: LCCOMB_X50_Y33_N16
\Mux11~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~22_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[34][20]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[32][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[32][20]~q\,
	datad => \reg_file[34][20]~q\,
	combout => \Mux11~22_combout\);

-- Location: LCCOMB_X49_Y33_N18
\Mux11~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~23_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux11~22_combout\ & ((\reg_file[35][20]~q\))) # (!\Mux11~22_combout\ & (\reg_file[33][20]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux11~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[33][20]~q\,
	datac => \reg_file[35][20]~q\,
	datad => \Mux11~22_combout\,
	combout => \Mux11~23_combout\);

-- Location: FF_X44_Y34_N5
\reg_file[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][20]~q\);

-- Location: FF_X45_Y34_N17
\reg_file[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][20]~q\);

-- Location: LCCOMB_X45_Y34_N16
\Mux11~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~24_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[2][20]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[0][20]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[2][20]~q\,
	datac => \reg_file[0][20]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux11~24_combout\);

-- Location: FF_X52_Y33_N13
\reg_file[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][20]~q\);

-- Location: LCCOMB_X52_Y33_N10
\reg_file[1][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[1][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[1][20]~feeder_combout\);

-- Location: FF_X52_Y33_N11
\reg_file[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[1][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][20]~q\);

-- Location: LCCOMB_X52_Y33_N12
\Mux11~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux11~24_combout\ & (\reg_file[3][20]~q\)) # (!\Mux11~24_combout\ & ((\reg_file[1][20]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux11~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux11~24_combout\,
	datac => \reg_file[3][20]~q\,
	datad => \reg_file[1][20]~q\,
	combout => \Mux11~25_combout\);

-- Location: LCCOMB_X49_Y36_N28
\Mux11~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~26_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux11~23_combout\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((!\reg_read_addr[4]~input_o\ & \Mux11~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~23_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux11~25_combout\,
	combout => \Mux11~26_combout\);

-- Location: LCCOMB_X49_Y36_N14
\Mux11~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~29_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux11~26_combout\ & ((\Mux11~28_combout\))) # (!\Mux11~26_combout\ & (\Mux11~21_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~21_combout\,
	datab => \Mux11~28_combout\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux11~26_combout\,
	combout => \Mux11~29_combout\);

-- Location: FF_X49_Y29_N13
\reg_file[52][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][20]~q\);

-- Location: FF_X49_Y29_N11
\reg_file[53][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][20]~q\);

-- Location: LCCOMB_X49_Y29_N12
\Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~17_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[53][20]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[52][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][20]~q\,
	datad => \reg_file[53][20]~q\,
	combout => \Mux11~17_combout\);

-- Location: FF_X45_Y29_N19
\reg_file[55][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][20]~q\);

-- Location: FF_X45_Y29_N25
\reg_file[54][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][20]~q\);

-- Location: LCCOMB_X45_Y29_N18
\Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~18_combout\ = (\Mux11~17_combout\ & (((\reg_file[55][20]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux11~17_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[54][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~17_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[55][20]~q\,
	datad => \reg_file[54][20]~q\,
	combout => \Mux11~18_combout\);

-- Location: FF_X52_Y27_N9
\reg_file[37][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][20]~q\);

-- Location: FF_X52_Y27_N27
\reg_file[39][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][20]~q\);

-- Location: FF_X52_Y29_N19
\reg_file[36][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][20]~q\);

-- Location: FF_X52_Y29_N17
\reg_file[38][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][20]~q\);

-- Location: LCCOMB_X52_Y29_N18
\Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~10_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[38][20]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[36][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][20]~q\,
	datad => \reg_file[38][20]~q\,
	combout => \Mux11~10_combout\);

-- Location: LCCOMB_X52_Y27_N26
\Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~11_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux11~10_combout\ & ((\reg_file[39][20]~q\))) # (!\Mux11~10_combout\ & (\reg_file[37][20]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[37][20]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][20]~q\,
	datad => \Mux11~10_combout\,
	combout => \Mux11~11_combout\);

-- Location: FF_X50_Y35_N15
\reg_file[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][20]~q\);

-- Location: FF_X50_Y35_N21
\reg_file[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][20]~q\);

-- Location: LCCOMB_X50_Y35_N14
\Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~12_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[21][20]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[20][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[20][20]~q\,
	datad => \reg_file[21][20]~q\,
	combout => \Mux11~12_combout\);

-- Location: FF_X49_Y35_N23
\reg_file[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][20]~q\);

-- Location: LCCOMB_X49_Y35_N28
\reg_file[22][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[22][20]~feeder_combout\);

-- Location: FF_X49_Y35_N29
\reg_file[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][20]~q\);

-- Location: LCCOMB_X49_Y35_N22
\Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~13_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux11~12_combout\ & (\reg_file[23][20]~q\)) # (!\Mux11~12_combout\ & ((\reg_file[22][20]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux11~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux11~12_combout\,
	datac => \reg_file[23][20]~q\,
	datad => \reg_file[22][20]~q\,
	combout => \Mux11~13_combout\);

-- Location: FF_X50_Y29_N9
\reg_file[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][20]~q\);

-- Location: FF_X50_Y29_N27
\reg_file[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][20]~q\);

-- Location: FF_X51_Y29_N23
\reg_file[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][20]~q\);

-- Location: FF_X51_Y29_N13
\reg_file[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][20]~q\);

-- Location: LCCOMB_X51_Y29_N22
\Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~14_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[6][20]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[4][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][20]~q\,
	datad => \reg_file[6][20]~q\,
	combout => \Mux11~14_combout\);

-- Location: LCCOMB_X50_Y29_N26
\Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~15_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux11~14_combout\ & ((\reg_file[7][20]~q\))) # (!\Mux11~14_combout\ & (\reg_file[5][20]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[5][20]~q\,
	datac => \reg_file[7][20]~q\,
	datad => \Mux11~14_combout\,
	combout => \Mux11~15_combout\);

-- Location: LCCOMB_X43_Y26_N24
\Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~16_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\Mux11~13_combout\)) # (!\reg_read_addr[4]~input_o\ & ((\Mux11~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux11~13_combout\,
	datad => \Mux11~15_combout\,
	combout => \Mux11~16_combout\);

-- Location: LCCOMB_X43_Y26_N26
\Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~19_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux11~16_combout\ & (\Mux11~18_combout\)) # (!\Mux11~16_combout\ & ((\Mux11~11_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~18_combout\,
	datab => \Mux11~11_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux11~16_combout\,
	combout => \Mux11~19_combout\);

-- Location: LCCOMB_X43_Y26_N20
\Mux11~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~30_combout\ = (\reg_read_addr[2]~input_o\ & (((\Mux11~19_combout\) # (\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux11~29_combout\ & ((!\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux11~29_combout\,
	datac => \Mux11~19_combout\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux11~30_combout\);

-- Location: FF_X38_Y34_N29
\reg_file[56][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][20]~q\);

-- Location: FF_X38_Y34_N27
\reg_file[57][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][20]~q\);

-- Location: LCCOMB_X38_Y34_N28
\Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~7_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[57][20]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[56][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[56][20]~q\,
	datad => \reg_file[57][20]~q\,
	combout => \Mux11~7_combout\);

-- Location: FF_X38_Y35_N29
\reg_file[59][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][20]~q\);

-- Location: LCCOMB_X38_Y35_N18
\reg_file[58][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[58][20]~feeder_combout\);

-- Location: FF_X38_Y35_N19
\reg_file[58][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][20]~q\);

-- Location: LCCOMB_X38_Y35_N28
\Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~8_combout\ = (\Mux11~7_combout\ & (((\reg_file[59][20]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux11~7_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[58][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~7_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[59][20]~q\,
	datad => \reg_file[58][20]~q\,
	combout => \Mux11~8_combout\);

-- Location: FF_X41_Y36_N31
\reg_file[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][20]~q\);

-- Location: FF_X41_Y36_N1
\reg_file[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][20]~q\);

-- Location: FF_X42_Y36_N7
\reg_file[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][20]~q\);

-- Location: FF_X42_Y36_N21
\reg_file[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][20]~q\);

-- Location: LCCOMB_X42_Y36_N6
\Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][20]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][20]~q\,
	datad => \reg_file[25][20]~q\,
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X41_Y36_N0
\Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux11~0_combout\ & ((\reg_file[27][20]~q\))) # (!\Mux11~0_combout\ & (\reg_file[26][20]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[26][20]~q\,
	datac => \reg_file[27][20]~q\,
	datad => \Mux11~0_combout\,
	combout => \Mux11~1_combout\);

-- Location: FF_X37_Y32_N15
\reg_file[40][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][20]~q\);

-- Location: LCCOMB_X37_Y35_N20
\reg_file[42][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[42][20]~feeder_combout\);

-- Location: FF_X37_Y35_N21
\reg_file[42][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][20]~q\);

-- Location: LCCOMB_X37_Y32_N14
\Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[42][20]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[40][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][20]~q\,
	datad => \reg_file[42][20]~q\,
	combout => \Mux11~2_combout\);

-- Location: FF_X38_Y32_N1
\reg_file[43][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][20]~q\);

-- Location: FF_X38_Y32_N7
\reg_file[41][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][20]~q\);

-- Location: LCCOMB_X38_Y32_N0
\Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~3_combout\ = (\Mux11~2_combout\ & (((\reg_file[43][20]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux11~2_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[41][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~2_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[43][20]~q\,
	datad => \reg_file[41][20]~q\,
	combout => \Mux11~3_combout\);

-- Location: FF_X51_Y32_N17
\reg_file[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][20]~q\);

-- Location: FF_X51_Y32_N11
\reg_file[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][20]~q\);

-- Location: FF_X52_Y28_N9
\reg_file[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][20]~q\);

-- Location: FF_X52_Y28_N19
\reg_file[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][20]~q\);

-- Location: LCCOMB_X52_Y28_N18
\Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~4_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[10][20]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[10][20]~q\,
	datac => \reg_file[8][20]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux11~4_combout\);

-- Location: LCCOMB_X51_Y32_N10
\Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~5_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux11~4_combout\ & ((\reg_file[11][20]~q\))) # (!\Mux11~4_combout\ & (\reg_file[9][20]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[9][20]~q\,
	datac => \reg_file[11][20]~q\,
	datad => \Mux11~4_combout\,
	combout => \Mux11~5_combout\);

-- Location: LCCOMB_X40_Y32_N0
\Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~6_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\Mux11~3_combout\)) # (!\reg_read_addr[5]~input_o\ & ((\Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~3_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux11~5_combout\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux11~6_combout\);

-- Location: LCCOMB_X40_Y32_N18
\Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~9_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux11~6_combout\ & (\Mux11~8_combout\)) # (!\Mux11~6_combout\ & ((\Mux11~1_combout\))))) # (!\reg_read_addr[4]~input_o\ & (((\Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~8_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux11~1_combout\,
	datad => \Mux11~6_combout\,
	combout => \Mux11~9_combout\);

-- Location: FF_X45_Y32_N29
\reg_file[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][20]~q\);

-- Location: FF_X45_Y32_N3
\reg_file[47][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][20]~q\);

-- Location: LCCOMB_X45_Y32_N28
\Mux11~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~38_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[47][20]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[15][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[15][20]~q\,
	datad => \reg_file[47][20]~q\,
	combout => \Mux11~38_combout\);

-- Location: FF_X43_Y26_N15
\reg_file[63][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][20]~q\);

-- Location: LCCOMB_X47_Y30_N26
\reg_file[31][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[31][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[31][20]~feeder_combout\);

-- Location: FF_X47_Y30_N27
\reg_file[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[31][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][20]~q\);

-- Location: LCCOMB_X43_Y26_N14
\Mux11~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~39_combout\ = (\Mux11~38_combout\ & (((\reg_file[63][20]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux11~38_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[31][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~38_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[63][20]~q\,
	datad => \reg_file[31][20]~q\,
	combout => \Mux11~39_combout\);

-- Location: FF_X42_Y25_N27
\reg_file[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][20]~q\);

-- Location: LCCOMB_X38_Y27_N0
\reg_file[45][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[45][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[45][20]~feeder_combout\);

-- Location: FF_X38_Y27_N1
\reg_file[45][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[45][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][20]~q\);

-- Location: LCCOMB_X42_Y25_N26
\Mux11~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~31_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][20]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][20]~q\,
	datad => \reg_file[45][20]~q\,
	combout => \Mux11~31_combout\);

-- Location: FF_X44_Y29_N5
\reg_file[61][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][20]~q\);

-- Location: LCCOMB_X43_Y29_N14
\reg_file[29][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[29][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[29][20]~feeder_combout\);

-- Location: FF_X43_Y29_N15
\reg_file[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[29][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][20]~q\);

-- Location: LCCOMB_X44_Y29_N4
\Mux11~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~32_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux11~31_combout\ & (\reg_file[61][20]~q\)) # (!\Mux11~31_combout\ & ((\reg_file[29][20]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux11~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux11~31_combout\,
	datac => \reg_file[61][20]~q\,
	datad => \reg_file[29][20]~q\,
	combout => \Mux11~32_combout\);

-- Location: LCCOMB_X42_Y32_N14
\reg_file[46][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[46][20]~feeder_combout\ = \reg_write_data[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[20]~input_o\,
	combout => \reg_file[46][20]~feeder_combout\);

-- Location: FF_X42_Y32_N15
\reg_file[46][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[46][20]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][20]~q\);

-- Location: FF_X43_Y28_N13
\reg_file[62][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][20]~q\);

-- Location: FF_X43_Y32_N31
\reg_file[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][20]~q\);

-- Location: FF_X43_Y32_N9
\reg_file[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][20]~q\);

-- Location: LCCOMB_X43_Y32_N8
\Mux11~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~33_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_file[30][20]~q\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((\reg_file[14][20]~q\ & !\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[30][20]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[14][20]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux11~33_combout\);

-- Location: LCCOMB_X43_Y28_N12
\Mux11~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~34_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux11~33_combout\ & ((\reg_file[62][20]~q\))) # (!\Mux11~33_combout\ & (\reg_file[46][20]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux11~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[46][20]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[62][20]~q\,
	datad => \Mux11~33_combout\,
	combout => \Mux11~34_combout\);

-- Location: FF_X45_Y24_N9
\reg_file[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][20]~q\);

-- Location: FF_X46_Y27_N15
\reg_file[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][20]~q\);

-- Location: LCCOMB_X46_Y27_N14
\Mux11~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~35_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[28][20]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[12][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[28][20]~q\,
	datac => \reg_file[12][20]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux11~35_combout\);

-- Location: FF_X47_Y36_N21
\reg_file[60][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][20]~q\);

-- Location: FF_X47_Y36_N11
\reg_file[44][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[20]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][20]~q\);

-- Location: LCCOMB_X47_Y36_N20
\Mux11~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~36_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux11~35_combout\ & (\reg_file[60][20]~q\)) # (!\Mux11~35_combout\ & ((\reg_file[44][20]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux11~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux11~35_combout\,
	datac => \reg_file[60][20]~q\,
	datad => \reg_file[44][20]~q\,
	combout => \Mux11~36_combout\);

-- Location: LCCOMB_X43_Y31_N20
\Mux11~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~37_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux11~34_combout\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux11~36_combout\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~34_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux11~36_combout\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux11~37_combout\);

-- Location: LCCOMB_X43_Y26_N16
\Mux11~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~40_combout\ = (\Mux11~37_combout\ & ((\Mux11~39_combout\) # ((!\reg_read_addr[0]~input_o\)))) # (!\Mux11~37_combout\ & (((\Mux11~32_combout\ & \reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~39_combout\,
	datab => \Mux11~32_combout\,
	datac => \Mux11~37_combout\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux11~40_combout\);

-- Location: LCCOMB_X43_Y26_N18
\Mux11~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux11~41_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux11~30_combout\ & ((\Mux11~40_combout\))) # (!\Mux11~30_combout\ & (\Mux11~9_combout\)))) # (!\reg_read_addr[3]~input_o\ & (\Mux11~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux11~30_combout\,
	datac => \Mux11~9_combout\,
	datad => \Mux11~40_combout\,
	combout => \Mux11~41_combout\);

-- Location: IOIBUF_X22_Y39_N22
\reg_write_data[21]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(21),
	o => \reg_write_data[21]~input_o\);

-- Location: FF_X37_Y26_N3
\reg_file[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][21]~q\);

-- Location: FF_X37_Y26_N1
\reg_file[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][21]~q\);

-- Location: LCCOMB_X37_Y26_N2
\Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[22][21]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[18][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[18][21]~q\,
	datad => \reg_file[22][21]~q\,
	combout => \Mux10~2_combout\);

-- Location: FF_X38_Y26_N15
\reg_file[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][21]~q\);

-- Location: FF_X38_Y26_N13
\reg_file[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][21]~q\);

-- Location: LCCOMB_X38_Y26_N14
\Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = (\Mux10~2_combout\ & (((\reg_file[30][21]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux10~2_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[26][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~2_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[30][21]~q\,
	datad => \reg_file[26][21]~q\,
	combout => \Mux10~3_combout\);

-- Location: FF_X45_Y24_N11
\reg_file[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][21]~q\);

-- Location: FF_X45_Y24_N29
\reg_file[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][21]~q\);

-- Location: FF_X46_Y24_N1
\reg_file[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][21]~q\);

-- Location: FF_X46_Y24_N27
\reg_file[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][21]~q\);

-- Location: LCCOMB_X46_Y24_N26
\Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[20][21]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[16][21]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[20][21]~q\,
	datac => \reg_file[16][21]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux10~4_combout\);

-- Location: LCCOMB_X45_Y24_N28
\Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~5_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux10~4_combout\ & ((\reg_file[28][21]~q\))) # (!\Mux10~4_combout\ & (\reg_file[24][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][21]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[28][21]~q\,
	datad => \Mux10~4_combout\,
	combout => \Mux10~5_combout\);

-- Location: LCCOMB_X38_Y31_N10
\Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~6_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\Mux10~3_combout\)) # (!\reg_read_addr[1]~input_o\ & ((\Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~3_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux10~5_combout\,
	combout => \Mux10~6_combout\);

-- Location: FF_X47_Y30_N29
\reg_file[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][21]~q\);

-- Location: FF_X47_Y30_N31
\reg_file[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][21]~q\);

-- Location: FF_X49_Y26_N23
\reg_file[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][21]~q\);

-- Location: FF_X49_Y26_N21
\reg_file[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][21]~q\);

-- Location: LCCOMB_X49_Y26_N22
\Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~7_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[27][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[19][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[19][21]~q\,
	datad => \reg_file[27][21]~q\,
	combout => \Mux10~7_combout\);

-- Location: LCCOMB_X47_Y30_N30
\Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~8_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux10~7_combout\ & ((\reg_file[31][21]~q\))) # (!\Mux10~7_combout\ & (\reg_file[23][21]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][21]~q\,
	datac => \reg_file[31][21]~q\,
	datad => \Mux10~7_combout\,
	combout => \Mux10~8_combout\);

-- Location: FF_X37_Y29_N19
\reg_file[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][21]~q\);

-- Location: FF_X37_Y29_N9
\reg_file[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][21]~q\);

-- Location: LCCOMB_X37_Y29_N18
\Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][21]~q\,
	datad => \reg_file[25][21]~q\,
	combout => \Mux10~0_combout\);

-- Location: FF_X43_Y29_N27
\reg_file[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][21]~q\);

-- Location: FF_X43_Y29_N17
\reg_file[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][21]~q\);

-- Location: LCCOMB_X43_Y29_N26
\Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = (\Mux10~0_combout\ & (((\reg_file[29][21]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux10~0_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[21][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~0_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[29][21]~q\,
	datad => \reg_file[21][21]~q\,
	combout => \Mux10~1_combout\);

-- Location: LCCOMB_X38_Y31_N12
\Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~9_combout\ = (\Mux10~6_combout\ & (((\Mux10~8_combout\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux10~6_combout\ & (\reg_read_addr[0]~input_o\ & ((\Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~6_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux10~8_combout\,
	datad => \Mux10~1_combout\,
	combout => \Mux10~9_combout\);

-- Location: FF_X41_Y29_N7
\reg_file[59][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][21]~q\);

-- Location: FF_X41_Y29_N25
\reg_file[63][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][21]~q\);

-- Location: FF_X42_Y29_N11
\reg_file[51][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][21]~q\);

-- Location: FF_X42_Y29_N25
\reg_file[55][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][21]~q\);

-- Location: LCCOMB_X42_Y29_N10
\Mux10~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~38_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[55][21]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[51][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][21]~q\,
	datad => \reg_file[55][21]~q\,
	combout => \Mux10~38_combout\);

-- Location: LCCOMB_X41_Y29_N24
\Mux10~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~39_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux10~38_combout\ & ((\reg_file[63][21]~q\))) # (!\Mux10~38_combout\ & (\reg_file[59][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux10~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][21]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[63][21]~q\,
	datad => \Mux10~38_combout\,
	combout => \Mux10~39_combout\);

-- Location: LCCOMB_X43_Y33_N30
\reg_file[54][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][21]~feeder_combout\ = \reg_write_data[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[21]~input_o\,
	combout => \reg_file[54][21]~feeder_combout\);

-- Location: FF_X43_Y33_N31
\reg_file[54][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][21]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][21]~q\);

-- Location: FF_X42_Y33_N23
\reg_file[50][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][21]~q\);

-- Location: FF_X42_Y33_N13
\reg_file[58][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][21]~q\);

-- Location: LCCOMB_X42_Y33_N22
\Mux10~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~31_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[58][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[50][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[50][21]~q\,
	datad => \reg_file[58][21]~q\,
	combout => \Mux10~31_combout\);

-- Location: FF_X43_Y33_N25
\reg_file[62][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][21]~q\);

-- Location: LCCOMB_X43_Y33_N24
\Mux10~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~32_combout\ = (\Mux10~31_combout\ & (((\reg_file[62][21]~q\) # (!\reg_read_addr[2]~input_o\)))) # (!\Mux10~31_combout\ & (\reg_file[54][21]~q\ & ((\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[54][21]~q\,
	datab => \Mux10~31_combout\,
	datac => \reg_file[62][21]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux10~32_combout\);

-- Location: FF_X44_Y29_N7
\reg_file[57][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][21]~q\);

-- Location: FF_X44_Y29_N1
\reg_file[61][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][21]~q\);

-- Location: FF_X49_Y30_N9
\reg_file[53][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][21]~q\);

-- Location: FF_X49_Y30_N3
\reg_file[49][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][21]~q\);

-- Location: LCCOMB_X49_Y30_N2
\Mux10~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[53][21]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[49][21]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[53][21]~q\,
	datac => \reg_file[49][21]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux10~33_combout\);

-- Location: LCCOMB_X44_Y29_N0
\Mux10~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~34_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux10~33_combout\ & ((\reg_file[61][21]~q\))) # (!\Mux10~33_combout\ & (\reg_file[57][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux10~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[57][21]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[61][21]~q\,
	datad => \Mux10~33_combout\,
	combout => \Mux10~34_combout\);

-- Location: FF_X43_Y31_N31
\reg_file[52][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][21]~q\);

-- Location: FF_X43_Y31_N9
\reg_file[60][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][21]~q\);

-- Location: FF_X39_Y34_N17
\reg_file[48][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][21]~q\);

-- Location: LCCOMB_X39_Y35_N26
\reg_file[56][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[56][21]~feeder_combout\ = \reg_write_data[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[21]~input_o\,
	combout => \reg_file[56][21]~feeder_combout\);

-- Location: FF_X39_Y35_N27
\reg_file[56][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[56][21]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][21]~q\);

-- Location: LCCOMB_X39_Y34_N16
\Mux10~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[56][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[48][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[48][21]~q\,
	datad => \reg_file[56][21]~q\,
	combout => \Mux10~35_combout\);

-- Location: LCCOMB_X43_Y31_N8
\Mux10~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~36_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux10~35_combout\ & ((\reg_file[60][21]~q\))) # (!\Mux10~35_combout\ & (\reg_file[52][21]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux10~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[52][21]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][21]~q\,
	datad => \Mux10~35_combout\,
	combout => \Mux10~36_combout\);

-- Location: LCCOMB_X43_Y31_N2
\Mux10~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~37_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\Mux10~34_combout\)) # (!\reg_read_addr[0]~input_o\ & ((\Mux10~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~34_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux10~36_combout\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux10~37_combout\);

-- Location: LCCOMB_X42_Y31_N8
\Mux10~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~40_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux10~37_combout\ & (\Mux10~39_combout\)) # (!\Mux10~37_combout\ & ((\Mux10~32_combout\))))) # (!\reg_read_addr[1]~input_o\ & (((\Mux10~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~39_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux10~32_combout\,
	datad => \Mux10~37_combout\,
	combout => \Mux10~40_combout\);

-- Location: FF_X37_Y27_N27
\reg_file[44][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][21]~q\);

-- Location: FF_X37_Y27_N9
\reg_file[46][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][21]~q\);

-- Location: LCCOMB_X37_Y27_N26
\Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~17_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][21]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][21]~q\,
	datad => \reg_file[46][21]~q\,
	combout => \Mux10~17_combout\);

-- Location: FF_X38_Y27_N5
\reg_file[47][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][21]~q\);

-- Location: FF_X38_Y27_N11
\reg_file[45][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][21]~q\);

-- Location: LCCOMB_X38_Y27_N4
\Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~18_combout\ = (\Mux10~17_combout\ & (((\reg_file[47][21]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux10~17_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[45][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~17_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[47][21]~q\,
	datad => \reg_file[45][21]~q\,
	combout => \Mux10~18_combout\);

-- Location: FF_X39_Y30_N7
\reg_file[42][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][21]~q\);

-- Location: FF_X38_Y32_N11
\reg_file[43][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][21]~q\);

-- Location: FF_X37_Y32_N3
\reg_file[40][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][21]~q\);

-- Location: FF_X37_Y32_N25
\reg_file[41][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][21]~q\);

-- Location: LCCOMB_X37_Y32_N2
\Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~10_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[41][21]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[40][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][21]~q\,
	datad => \reg_file[41][21]~q\,
	combout => \Mux10~10_combout\);

-- Location: LCCOMB_X38_Y32_N10
\Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux10~10_combout\ & ((\reg_file[43][21]~q\))) # (!\Mux10~10_combout\ & (\reg_file[42][21]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[42][21]~q\,
	datac => \reg_file[43][21]~q\,
	datad => \Mux10~10_combout\,
	combout => \Mux10~11_combout\);

-- Location: LCCOMB_X50_Y26_N2
\reg_file[37][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][21]~feeder_combout\ = \reg_write_data[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[21]~input_o\,
	combout => \reg_file[37][21]~feeder_combout\);

-- Location: FF_X50_Y26_N3
\reg_file[37][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][21]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][21]~q\);

-- Location: FF_X44_Y27_N19
\reg_file[39][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][21]~q\);

-- Location: FF_X45_Y35_N19
\reg_file[36][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][21]~q\);

-- Location: FF_X45_Y35_N25
\reg_file[38][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][21]~q\);

-- Location: LCCOMB_X45_Y35_N18
\Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~12_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[38][21]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[36][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[36][21]~q\,
	datad => \reg_file[38][21]~q\,
	combout => \Mux10~12_combout\);

-- Location: LCCOMB_X44_Y27_N18
\Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~13_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux10~12_combout\ & ((\reg_file[39][21]~q\))) # (!\Mux10~12_combout\ & (\reg_file[37][21]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[37][21]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][21]~q\,
	datad => \Mux10~12_combout\,
	combout => \Mux10~13_combout\);

-- Location: FF_X50_Y33_N27
\reg_file[34][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][21]~q\);

-- Location: FF_X36_Y32_N3
\reg_file[35][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][21]~q\);

-- Location: FF_X36_Y32_N25
\reg_file[32][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][21]~q\);

-- Location: LCCOMB_X37_Y31_N4
\reg_file[33][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[33][21]~feeder_combout\ = \reg_write_data[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[21]~input_o\,
	combout => \reg_file[33][21]~feeder_combout\);

-- Location: FF_X37_Y31_N5
\reg_file[33][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[33][21]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][21]~q\);

-- Location: LCCOMB_X36_Y32_N24
\Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~14_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[33][21]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[32][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][21]~q\,
	datad => \reg_file[33][21]~q\,
	combout => \Mux10~14_combout\);

-- Location: LCCOMB_X36_Y32_N2
\Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~15_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux10~14_combout\ & ((\reg_file[35][21]~q\))) # (!\Mux10~14_combout\ & (\reg_file[34][21]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[34][21]~q\,
	datac => \reg_file[35][21]~q\,
	datad => \Mux10~14_combout\,
	combout => \Mux10~15_combout\);

-- Location: LCCOMB_X42_Y31_N16
\Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~16_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\Mux10~13_combout\)) # (!\reg_read_addr[2]~input_o\ & ((\Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux10~13_combout\,
	datad => \Mux10~15_combout\,
	combout => \Mux10~16_combout\);

-- Location: LCCOMB_X42_Y31_N26
\Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~19_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux10~16_combout\ & (\Mux10~18_combout\)) # (!\Mux10~16_combout\ & ((\Mux10~11_combout\))))) # (!\reg_read_addr[3]~input_o\ & (((\Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux10~18_combout\,
	datac => \Mux10~11_combout\,
	datad => \Mux10~16_combout\,
	combout => \Mux10~19_combout\);

-- Location: FF_X49_Y25_N3
\reg_file[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][21]~q\);

-- Location: FF_X49_Y25_N1
\reg_file[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][21]~q\);

-- Location: LCCOMB_X49_Y25_N2
\Mux10~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~27_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[11][21]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[3][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][21]~q\,
	datad => \reg_file[11][21]~q\,
	combout => \Mux10~27_combout\);

-- Location: FF_X49_Y32_N29
\reg_file[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][21]~q\);

-- Location: FF_X50_Y29_N5
\reg_file[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][21]~q\);

-- Location: LCCOMB_X49_Y32_N28
\Mux10~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~28_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux10~27_combout\ & (\reg_file[15][21]~q\)) # (!\Mux10~27_combout\ & ((\reg_file[7][21]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux10~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux10~27_combout\,
	datac => \reg_file[15][21]~q\,
	datad => \reg_file[7][21]~q\,
	combout => \Mux10~28_combout\);

-- Location: FF_X43_Y25_N27
\reg_file[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][21]~q\);

-- Location: FF_X43_Y25_N17
\reg_file[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][21]~q\);

-- Location: LCCOMB_X43_Y25_N26
\Mux10~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[9][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[1][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[1][21]~q\,
	datad => \reg_file[9][21]~q\,
	combout => \Mux10~22_combout\);

-- Location: FF_X47_Y28_N19
\reg_file[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][21]~q\);

-- Location: LCCOMB_X50_Y28_N4
\reg_file[5][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[5][21]~feeder_combout\ = \reg_write_data[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[21]~input_o\,
	combout => \reg_file[5][21]~feeder_combout\);

-- Location: FF_X50_Y28_N5
\reg_file[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[5][21]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][21]~q\);

-- Location: LCCOMB_X47_Y28_N18
\Mux10~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux10~22_combout\ & (\reg_file[13][21]~q\)) # (!\Mux10~22_combout\ & ((\reg_file[5][21]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux10~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux10~22_combout\,
	datac => \reg_file[13][21]~q\,
	datad => \reg_file[5][21]~q\,
	combout => \Mux10~23_combout\);

-- Location: LCCOMB_X39_Y35_N0
\reg_file[8][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[8][21]~feeder_combout\ = \reg_write_data[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[21]~input_o\,
	combout => \reg_file[8][21]~feeder_combout\);

-- Location: FF_X39_Y35_N1
\reg_file[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[8][21]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][21]~q\);

-- Location: FF_X44_Y35_N25
\reg_file[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][21]~q\);

-- Location: FF_X44_Y25_N9
\reg_file[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][21]~q\);

-- Location: FF_X44_Y25_N19
\reg_file[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][21]~q\);

-- Location: LCCOMB_X44_Y25_N18
\Mux10~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~24_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[4][21]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[0][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[4][21]~q\,
	datac => \reg_file[0][21]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux10~24_combout\);

-- Location: LCCOMB_X44_Y35_N24
\Mux10~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~25_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux10~24_combout\ & ((\reg_file[12][21]~q\))) # (!\Mux10~24_combout\ & (\reg_file[8][21]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux10~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[8][21]~q\,
	datac => \reg_file[12][21]~q\,
	datad => \Mux10~24_combout\,
	combout => \Mux10~25_combout\);

-- Location: LCCOMB_X44_Y35_N10
\Mux10~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~26_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\Mux10~23_combout\)) # (!\reg_read_addr[0]~input_o\ & ((\Mux10~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~23_combout\,
	datab => \Mux10~25_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux10~26_combout\);

-- Location: FF_X39_Y26_N23
\reg_file[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][21]~q\);

-- Location: FF_X39_Y26_N17
\reg_file[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][21]~q\);

-- Location: LCCOMB_X39_Y26_N16
\Mux10~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~20_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[6][21]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[2][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[6][21]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][21]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux10~20_combout\);

-- Location: FF_X42_Y32_N9
\reg_file[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[21]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][21]~q\);

-- Location: LCCOMB_X41_Y35_N24
\reg_file[10][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[10][21]~feeder_combout\ = \reg_write_data[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[21]~input_o\,
	combout => \reg_file[10][21]~feeder_combout\);

-- Location: FF_X41_Y35_N25
\reg_file[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[10][21]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][21]~q\);

-- Location: LCCOMB_X42_Y32_N8
\Mux10~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~21_combout\ = (\Mux10~20_combout\ & (((\reg_file[14][21]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux10~20_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[10][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~20_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[14][21]~q\,
	datad => \reg_file[10][21]~q\,
	combout => \Mux10~21_combout\);

-- Location: LCCOMB_X42_Y31_N28
\Mux10~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~29_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux10~26_combout\ & (\Mux10~28_combout\)) # (!\Mux10~26_combout\ & ((\Mux10~21_combout\))))) # (!\reg_read_addr[1]~input_o\ & (((\Mux10~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~28_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux10~26_combout\,
	datad => \Mux10~21_combout\,
	combout => \Mux10~29_combout\);

-- Location: LCCOMB_X42_Y31_N6
\Mux10~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~30_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\Mux10~19_combout\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & ((\Mux10~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux10~19_combout\,
	datad => \Mux10~29_combout\,
	combout => \Mux10~30_combout\);

-- Location: LCCOMB_X42_Y31_N18
\Mux10~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux10~41_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux10~30_combout\ & ((\Mux10~40_combout\))) # (!\Mux10~30_combout\ & (\Mux10~9_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux10~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~9_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux10~40_combout\,
	datad => \Mux10~30_combout\,
	combout => \Mux10~41_combout\);

-- Location: IOIBUF_X31_Y39_N1
\reg_write_data[22]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(22),
	o => \reg_write_data[22]~input_o\);

-- Location: FF_X43_Y32_N5
\reg_file[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][22]~q\);

-- Location: FF_X42_Y32_N3
\reg_file[46][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][22]~q\);

-- Location: LCCOMB_X43_Y32_N4
\Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~17_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[46][22]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[14][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[14][22]~q\,
	datad => \reg_file[46][22]~q\,
	combout => \Mux9~17_combout\);

-- Location: FF_X43_Y33_N23
\reg_file[62][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][22]~q\);

-- Location: FF_X43_Y32_N3
\reg_file[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][22]~q\);

-- Location: LCCOMB_X43_Y33_N22
\Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~18_combout\ = (\Mux9~17_combout\ & (((\reg_file[62][22]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux9~17_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[30][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~17_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[62][22]~q\,
	datad => \reg_file[30][22]~q\,
	combout => \Mux9~18_combout\);

-- Location: FF_X37_Y35_N7
\reg_file[42][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][22]~q\);

-- Location: FF_X37_Y35_N25
\reg_file[58][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][22]~q\);

-- Location: FF_X41_Y35_N3
\reg_file[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][22]~q\);

-- Location: FF_X41_Y34_N1
\reg_file[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][22]~q\);

-- Location: LCCOMB_X41_Y35_N2
\Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~12_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[26][22]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[10][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[10][22]~q\,
	datad => \reg_file[26][22]~q\,
	combout => \Mux9~12_combout\);

-- Location: LCCOMB_X37_Y35_N24
\Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~13_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux9~12_combout\ & ((\reg_file[58][22]~q\))) # (!\Mux9~12_combout\ & (\reg_file[42][22]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[42][22]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[58][22]~q\,
	datad => \Mux9~12_combout\,
	combout => \Mux9~13_combout\);

-- Location: FF_X44_Y34_N23
\reg_file[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][22]~q\);

-- Location: FF_X44_Y34_N9
\reg_file[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][22]~q\);

-- Location: LCCOMB_X44_Y34_N8
\Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~14_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[18][22]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[2][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[18][22]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][22]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux9~14_combout\);

-- Location: FF_X40_Y33_N27
\reg_file[50][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][22]~q\);

-- Location: FF_X40_Y33_N1
\reg_file[34][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][22]~q\);

-- Location: LCCOMB_X40_Y33_N26
\Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~15_combout\ = (\Mux9~14_combout\ & (((\reg_file[50][22]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux9~14_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[34][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~14_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[50][22]~q\,
	datad => \reg_file[34][22]~q\,
	combout => \Mux9~15_combout\);

-- Location: LCCOMB_X43_Y33_N20
\Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~16_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux9~13_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux9~13_combout\,
	datad => \Mux9~15_combout\,
	combout => \Mux9~16_combout\);

-- Location: FF_X40_Y35_N11
\reg_file[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][22]~q\);

-- Location: FF_X40_Y35_N25
\reg_file[38][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][22]~q\);

-- Location: LCCOMB_X40_Y35_N10
\Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~10_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[38][22]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[6][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[6][22]~q\,
	datad => \reg_file[38][22]~q\,
	combout => \Mux9~10_combout\);

-- Location: FF_X43_Y33_N27
\reg_file[54][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][22]~q\);

-- Location: FF_X44_Y33_N29
\reg_file[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][22]~q\);

-- Location: LCCOMB_X43_Y33_N26
\Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~11_combout\ = (\Mux9~10_combout\ & (((\reg_file[54][22]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux9~10_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[22][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~10_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[54][22]~q\,
	datad => \reg_file[22][22]~q\,
	combout => \Mux9~11_combout\);

-- Location: LCCOMB_X43_Y33_N0
\Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~19_combout\ = (\Mux9~16_combout\ & ((\Mux9~18_combout\) # ((!\reg_read_addr[2]~input_o\)))) # (!\Mux9~16_combout\ & (((\Mux9~11_combout\ & \reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~18_combout\,
	datab => \Mux9~16_combout\,
	datac => \Mux9~11_combout\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux9~19_combout\);

-- Location: FF_X45_Y34_N29
\reg_file[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][22]~q\);

-- Location: FF_X45_Y34_N11
\reg_file[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][22]~q\);

-- Location: LCCOMB_X45_Y34_N28
\Mux9~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~24_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[16][22]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[0][22]~q\,
	datad => \reg_file[16][22]~q\,
	combout => \Mux9~24_combout\);

-- Location: FF_X39_Y34_N13
\reg_file[48][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][22]~q\);

-- Location: FF_X39_Y34_N11
\reg_file[32][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][22]~q\);

-- Location: LCCOMB_X39_Y34_N12
\Mux9~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~25_combout\ = (\Mux9~24_combout\ & (((\reg_file[48][22]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux9~24_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[32][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~24_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[48][22]~q\,
	datad => \reg_file[32][22]~q\,
	combout => \Mux9~25_combout\);

-- Location: LCCOMB_X36_Y35_N10
\reg_file[40][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[40][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[40][22]~feeder_combout\);

-- Location: FF_X36_Y35_N11
\reg_file[40][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[40][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][22]~q\);

-- Location: FF_X39_Y35_N7
\reg_file[56][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][22]~q\);

-- Location: FF_X39_Y35_N29
\reg_file[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][22]~q\);

-- Location: LCCOMB_X36_Y31_N26
\reg_file[24][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[24][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[24][22]~feeder_combout\);

-- Location: FF_X36_Y31_N27
\reg_file[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[24][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][22]~q\);

-- Location: LCCOMB_X39_Y35_N28
\Mux9~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~22_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[24][22]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[8][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[8][22]~q\,
	datad => \reg_file[24][22]~q\,
	combout => \Mux9~22_combout\);

-- Location: LCCOMB_X39_Y35_N6
\Mux9~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~23_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux9~22_combout\ & ((\reg_file[56][22]~q\))) # (!\Mux9~22_combout\ & (\reg_file[40][22]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux9~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[40][22]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[56][22]~q\,
	datad => \Mux9~22_combout\,
	combout => \Mux9~23_combout\);

-- Location: LCCOMB_X42_Y33_N0
\Mux9~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~26_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\Mux9~23_combout\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\Mux9~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux9~25_combout\,
	datad => \Mux9~23_combout\,
	combout => \Mux9~26_combout\);

-- Location: FF_X41_Y35_N13
\reg_file[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][22]~q\);

-- Location: FF_X45_Y35_N29
\reg_file[36][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][22]~q\);

-- Location: LCCOMB_X41_Y35_N12
\Mux9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~20_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[36][22]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[4][22]~q\,
	datad => \reg_file[36][22]~q\,
	combout => \Mux9~20_combout\);

-- Location: FF_X49_Y31_N31
\reg_file[52][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][22]~q\);

-- Location: LCCOMB_X50_Y35_N16
\reg_file[20][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[20][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[20][22]~feeder_combout\);

-- Location: FF_X50_Y35_N17
\reg_file[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[20][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][22]~q\);

-- Location: LCCOMB_X49_Y31_N30
\Mux9~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~21_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux9~20_combout\ & (\reg_file[52][22]~q\)) # (!\Mux9~20_combout\ & ((\reg_file[20][22]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux9~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux9~20_combout\,
	datac => \reg_file[52][22]~q\,
	datad => \reg_file[20][22]~q\,
	combout => \Mux9~21_combout\);

-- Location: LCCOMB_X44_Y35_N4
\reg_file[44][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[44][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[44][22]~feeder_combout\);

-- Location: FF_X44_Y35_N5
\reg_file[44][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[44][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][22]~q\);

-- Location: FF_X44_Y36_N19
\reg_file[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][22]~q\);

-- Location: LCCOMB_X44_Y36_N18
\Mux9~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~27_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[44][22]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[12][22]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[44][22]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][22]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux9~27_combout\);

-- Location: LCCOMB_X51_Y35_N0
\reg_file[28][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[28][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[28][22]~feeder_combout\);

-- Location: FF_X51_Y35_N1
\reg_file[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[28][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][22]~q\);

-- Location: FF_X47_Y36_N7
\reg_file[60][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][22]~q\);

-- Location: LCCOMB_X47_Y36_N6
\Mux9~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~28_combout\ = (\Mux9~27_combout\ & (((\reg_file[60][22]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux9~27_combout\ & (\reg_file[28][22]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~27_combout\,
	datab => \reg_file[28][22]~q\,
	datac => \reg_file[60][22]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux9~28_combout\);

-- Location: LCCOMB_X49_Y30_N20
\Mux9~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux9~26_combout\ & ((\Mux9~28_combout\))) # (!\Mux9~26_combout\ & (\Mux9~21_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux9~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux9~26_combout\,
	datac => \Mux9~21_combout\,
	datad => \Mux9~28_combout\,
	combout => \Mux9~29_combout\);

-- Location: LCCOMB_X49_Y30_N6
\Mux9~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~30_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux9~19_combout\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((!\reg_read_addr[0]~input_o\ & \Mux9~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~19_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux9~29_combout\,
	combout => \Mux9~30_combout\);

-- Location: FF_X41_Y28_N7
\reg_file[59][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][22]~q\);

-- Location: FF_X41_Y28_N25
\reg_file[51][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][22]~q\);

-- Location: LCCOMB_X41_Y28_N24
\Mux9~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~38_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[59][22]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[51][22]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][22]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][22]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux9~38_combout\);

-- Location: FF_X43_Y27_N19
\reg_file[63][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][22]~q\);

-- Location: FF_X44_Y27_N29
\reg_file[55][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][22]~q\);

-- Location: LCCOMB_X43_Y27_N18
\Mux9~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~39_combout\ = (\Mux9~38_combout\ & (((\reg_file[63][22]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux9~38_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[55][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~38_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][22]~q\,
	datad => \reg_file[55][22]~q\,
	combout => \Mux9~39_combout\);

-- Location: FF_X46_Y33_N27
\reg_file[43][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][22]~q\);

-- Location: FF_X49_Y33_N23
\reg_file[35][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][22]~q\);

-- Location: FF_X51_Y33_N27
\reg_file[39][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][22]~q\);

-- Location: LCCOMB_X49_Y33_N22
\Mux9~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~31_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[39][22]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[35][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[35][22]~q\,
	datad => \reg_file[39][22]~q\,
	combout => \Mux9~31_combout\);

-- Location: FF_X46_Y33_N29
\reg_file[47][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][22]~q\);

-- Location: LCCOMB_X46_Y33_N28
\Mux9~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~32_combout\ = (\Mux9~31_combout\ & (((\reg_file[47][22]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux9~31_combout\ & (\reg_file[43][22]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[43][22]~q\,
	datab => \Mux9~31_combout\,
	datac => \reg_file[47][22]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux9~32_combout\);

-- Location: FF_X49_Y32_N7
\reg_file[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][22]~q\);

-- Location: FF_X52_Y33_N15
\reg_file[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][22]~q\);

-- Location: FF_X50_Y29_N31
\reg_file[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][22]~q\);

-- Location: LCCOMB_X52_Y33_N14
\Mux9~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~35_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[7][22]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[3][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[3][22]~q\,
	datad => \reg_file[7][22]~q\,
	combout => \Mux9~35_combout\);

-- Location: FF_X49_Y32_N17
\reg_file[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][22]~q\);

-- Location: LCCOMB_X49_Y32_N16
\Mux9~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~36_combout\ = (\Mux9~35_combout\ & (((\reg_file[15][22]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux9~35_combout\ & (\reg_file[11][22]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[11][22]~q\,
	datab => \Mux9~35_combout\,
	datac => \reg_file[15][22]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux9~36_combout\);

-- Location: FF_X49_Y26_N11
\reg_file[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][22]~q\);

-- Location: FF_X49_Y26_N1
\reg_file[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][22]~q\);

-- Location: LCCOMB_X49_Y26_N10
\Mux9~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~33_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[27][22]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[19][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[19][22]~q\,
	datad => \reg_file[27][22]~q\,
	combout => \Mux9~33_combout\);

-- Location: FF_X50_Y34_N17
\reg_file[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][22]~q\);

-- Location: LCCOMB_X49_Y35_N8
\reg_file[23][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[23][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[23][22]~feeder_combout\);

-- Location: FF_X49_Y35_N9
\reg_file[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[23][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][22]~q\);

-- Location: LCCOMB_X50_Y34_N16
\Mux9~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~34_combout\ = (\Mux9~33_combout\ & (((\reg_file[31][22]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux9~33_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[23][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~33_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[31][22]~q\,
	datad => \reg_file[23][22]~q\,
	combout => \Mux9~34_combout\);

-- Location: LCCOMB_X50_Y34_N18
\Mux9~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~37_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\) # (\Mux9~34_combout\)))) # (!\reg_read_addr[4]~input_o\ & (\Mux9~36_combout\ & (!\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~36_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux9~34_combout\,
	combout => \Mux9~37_combout\);

-- Location: LCCOMB_X49_Y30_N16
\Mux9~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~40_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux9~37_combout\ & (\Mux9~39_combout\)) # (!\Mux9~37_combout\ & ((\Mux9~32_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux9~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~39_combout\,
	datab => \Mux9~32_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux9~37_combout\,
	combout => \Mux9~40_combout\);

-- Location: FF_X41_Y31_N31
\reg_file[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][22]~q\);

-- Location: FF_X41_Y34_N23
\reg_file[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][22]~q\);

-- Location: LCCOMB_X41_Y31_N30
\Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][22]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][22]~q\,
	datad => \reg_file[25][22]~q\,
	combout => \Mux9~0_combout\);

-- Location: FF_X41_Y31_N9
\reg_file[57][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][22]~q\);

-- Location: LCCOMB_X36_Y31_N24
\reg_file[41][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[41][22]~feeder_combout\);

-- Location: FF_X36_Y31_N25
\reg_file[41][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][22]~q\);

-- Location: LCCOMB_X41_Y31_N8
\Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = (\Mux9~0_combout\ & (((\reg_file[57][22]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux9~0_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[41][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~0_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[57][22]~q\,
	datad => \reg_file[41][22]~q\,
	combout => \Mux9~1_combout\);

-- Location: FF_X46_Y30_N3
\reg_file[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][22]~q\);

-- Location: FF_X46_Y30_N25
\reg_file[45][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][22]~q\);

-- Location: LCCOMB_X46_Y30_N2
\Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~7_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][22]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][22]~q\,
	datad => \reg_file[45][22]~q\,
	combout => \Mux9~7_combout\);

-- Location: LCCOMB_X45_Y30_N14
\reg_file[29][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[29][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[29][22]~feeder_combout\);

-- Location: FF_X45_Y30_N15
\reg_file[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[29][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][22]~q\);

-- Location: FF_X45_Y30_N1
\reg_file[61][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][22]~q\);

-- Location: LCCOMB_X45_Y30_N0
\Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~8_combout\ = (\Mux9~7_combout\ & (((\reg_file[61][22]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux9~7_combout\ & (\reg_file[29][22]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~7_combout\,
	datab => \reg_file[29][22]~q\,
	datac => \reg_file[61][22]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux9~8_combout\);

-- Location: FF_X49_Y33_N29
\reg_file[33][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][22]~q\);

-- Location: FF_X49_Y30_N15
\reg_file[49][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][22]~q\);

-- Location: FF_X51_Y34_N27
\reg_file[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][22]~q\);

-- Location: LCCOMB_X51_Y34_N0
\reg_file[17][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[17][22]~feeder_combout\);

-- Location: FF_X51_Y34_N1
\reg_file[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][22]~q\);

-- Location: LCCOMB_X51_Y34_N26
\Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[17][22]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[1][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[1][22]~q\,
	datad => \reg_file[17][22]~q\,
	combout => \Mux9~4_combout\);

-- Location: LCCOMB_X49_Y30_N14
\Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~5_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux9~4_combout\ & ((\reg_file[49][22]~q\))) # (!\Mux9~4_combout\ & (\reg_file[33][22]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[33][22]~q\,
	datac => \reg_file[49][22]~q\,
	datad => \Mux9~4_combout\,
	combout => \Mux9~5_combout\);

-- Location: LCCOMB_X50_Y26_N4
\reg_file[37][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][22]~feeder_combout\ = \reg_write_data[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[22]~input_o\,
	combout => \reg_file[37][22]~feeder_combout\);

-- Location: FF_X50_Y26_N5
\reg_file[37][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][22]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][22]~q\);

-- Location: FF_X50_Y26_N7
\reg_file[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][22]~q\);

-- Location: LCCOMB_X50_Y26_N6
\Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[37][22]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[5][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[37][22]~q\,
	datac => \reg_file[5][22]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux9~2_combout\);

-- Location: FF_X49_Y30_N29
\reg_file[53][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][22]~q\);

-- Location: FF_X52_Y26_N15
\reg_file[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[22]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][22]~q\);

-- Location: LCCOMB_X49_Y30_N28
\Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux9~2_combout\ & (\reg_file[53][22]~q\)) # (!\Mux9~2_combout\ & ((\reg_file[21][22]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux9~2_combout\,
	datac => \reg_file[53][22]~q\,
	datad => \reg_file[21][22]~q\,
	combout => \Mux9~3_combout\);

-- Location: LCCOMB_X49_Y30_N0
\Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~6_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\Mux9~3_combout\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\Mux9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux9~5_combout\,
	datad => \Mux9~3_combout\,
	combout => \Mux9~6_combout\);

-- Location: LCCOMB_X49_Y30_N10
\Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~9_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux9~6_combout\ & ((\Mux9~8_combout\))) # (!\Mux9~6_combout\ & (\Mux9~1_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~1_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux9~8_combout\,
	datad => \Mux9~6_combout\,
	combout => \Mux9~9_combout\);

-- Location: LCCOMB_X49_Y30_N26
\Mux9~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux9~41_combout\ = (\Mux9~30_combout\ & ((\Mux9~40_combout\) # ((!\reg_read_addr[0]~input_o\)))) # (!\Mux9~30_combout\ & (((\reg_read_addr[0]~input_o\ & \Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~30_combout\,
	datab => \Mux9~40_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux9~9_combout\,
	combout => \Mux9~41_combout\);

-- Location: IOIBUF_X34_Y39_N15
\reg_write_data[23]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(23),
	o => \reg_write_data[23]~input_o\);

-- Location: FF_X49_Y29_N9
\reg_file[52][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][23]~q\);

-- Location: FF_X49_Y29_N7
\reg_file[53][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][23]~q\);

-- Location: LCCOMB_X49_Y29_N8
\Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~7_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[53][23]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[52][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][23]~q\,
	datad => \reg_file[53][23]~q\,
	combout => \Mux8~7_combout\);

-- Location: FF_X45_Y29_N15
\reg_file[55][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][23]~q\);

-- Location: FF_X45_Y29_N13
\reg_file[54][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][23]~q\);

-- Location: LCCOMB_X45_Y29_N14
\Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~8_combout\ = (\Mux8~7_combout\ & (((\reg_file[55][23]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux8~7_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[54][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~7_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[55][23]~q\,
	datad => \reg_file[54][23]~q\,
	combout => \Mux8~8_combout\);

-- Location: FF_X45_Y35_N31
\reg_file[38][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][23]~q\);

-- Location: FF_X45_Y35_N9
\reg_file[36][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][23]~q\);

-- Location: LCCOMB_X45_Y35_N8
\Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\reg_file[38][23]~q\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_file[36][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[38][23]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[36][23]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux8~0_combout\);

-- Location: FF_X52_Y31_N23
\reg_file[39][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][23]~q\);

-- Location: FF_X52_Y31_N29
\reg_file[37][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][23]~q\);

-- Location: LCCOMB_X52_Y31_N22
\Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = (\Mux8~0_combout\ & (((\reg_file[39][23]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux8~0_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~0_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][23]~q\,
	datad => \reg_file[37][23]~q\,
	combout => \Mux8~1_combout\);

-- Location: LCCOMB_X49_Y35_N10
\reg_file[22][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][23]~feeder_combout\ = \reg_write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[23]~input_o\,
	combout => \reg_file[22][23]~feeder_combout\);

-- Location: FF_X49_Y35_N11
\reg_file[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][23]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][23]~q\);

-- Location: FF_X49_Y35_N5
\reg_file[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][23]~q\);

-- Location: FF_X50_Y35_N5
\reg_file[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][23]~q\);

-- Location: FF_X50_Y35_N11
\reg_file[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][23]~q\);

-- Location: LCCOMB_X50_Y35_N4
\Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[21][23]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[20][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[20][23]~q\,
	datad => \reg_file[21][23]~q\,
	combout => \Mux8~2_combout\);

-- Location: LCCOMB_X49_Y35_N4
\Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux8~2_combout\ & ((\reg_file[23][23]~q\))) # (!\Mux8~2_combout\ & (\reg_file[22][23]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[22][23]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[23][23]~q\,
	datad => \Mux8~2_combout\,
	combout => \Mux8~3_combout\);

-- Location: FF_X51_Y29_N3
\reg_file[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][23]~q\);

-- Location: FF_X51_Y29_N1
\reg_file[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][23]~q\);

-- Location: LCCOMB_X51_Y29_N2
\Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[6][23]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[4][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][23]~q\,
	datad => \reg_file[6][23]~q\,
	combout => \Mux8~4_combout\);

-- Location: FF_X50_Y29_N19
\reg_file[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][23]~q\);

-- Location: LCCOMB_X50_Y29_N0
\reg_file[5][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[5][23]~feeder_combout\ = \reg_write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[23]~input_o\,
	combout => \reg_file[5][23]~feeder_combout\);

-- Location: FF_X50_Y29_N1
\reg_file[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[5][23]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][23]~q\);

-- Location: LCCOMB_X50_Y29_N18
\Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = (\Mux8~4_combout\ & (((\reg_file[7][23]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux8~4_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[5][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~4_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[7][23]~q\,
	datad => \reg_file[5][23]~q\,
	combout => \Mux8~5_combout\);

-- Location: LCCOMB_X42_Y33_N18
\Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux8~3_combout\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((!\reg_read_addr[5]~input_o\ & \Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux8~3_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux8~5_combout\,
	combout => \Mux8~6_combout\);

-- Location: LCCOMB_X42_Y33_N28
\Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~9_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux8~6_combout\ & (\Mux8~8_combout\)) # (!\Mux8~6_combout\ & ((\Mux8~1_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~8_combout\,
	datab => \Mux8~1_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux8~6_combout\,
	combout => \Mux8~9_combout\);

-- Location: LCCOMB_X38_Y35_N30
\reg_file[58][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][23]~feeder_combout\ = \reg_write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[23]~input_o\,
	combout => \reg_file[58][23]~feeder_combout\);

-- Location: FF_X38_Y35_N31
\reg_file[58][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][23]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][23]~q\);

-- Location: FF_X38_Y34_N9
\reg_file[56][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][23]~q\);

-- Location: FF_X38_Y34_N31
\reg_file[57][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][23]~q\);

-- Location: LCCOMB_X38_Y34_N8
\Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~17_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[57][23]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[56][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[56][23]~q\,
	datad => \reg_file[57][23]~q\,
	combout => \Mux8~17_combout\);

-- Location: FF_X38_Y35_N25
\reg_file[59][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][23]~q\);

-- Location: LCCOMB_X38_Y35_N24
\Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~18_combout\ = (\Mux8~17_combout\ & (((\reg_file[59][23]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux8~17_combout\ & (\reg_file[58][23]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[58][23]~q\,
	datab => \Mux8~17_combout\,
	datac => \reg_file[59][23]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux8~18_combout\);

-- Location: FF_X52_Y28_N15
\reg_file[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][23]~q\);

-- Location: FF_X52_Y28_N21
\reg_file[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][23]~q\);

-- Location: LCCOMB_X52_Y28_N14
\Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~14_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[10][23]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[8][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[8][23]~q\,
	datad => \reg_file[10][23]~q\,
	combout => \Mux8~14_combout\);

-- Location: FF_X51_Y32_N7
\reg_file[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][23]~q\);

-- Location: LCCOMB_X51_Y32_N20
\reg_file[9][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[9][23]~feeder_combout\ = \reg_write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[23]~input_o\,
	combout => \reg_file[9][23]~feeder_combout\);

-- Location: FF_X51_Y32_N21
\reg_file[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[9][23]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][23]~q\);

-- Location: LCCOMB_X51_Y32_N6
\Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~15_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux8~14_combout\ & (\reg_file[11][23]~q\)) # (!\Mux8~14_combout\ & ((\reg_file[9][23]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux8~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux8~14_combout\,
	datac => \reg_file[11][23]~q\,
	datad => \reg_file[9][23]~q\,
	combout => \Mux8~15_combout\);

-- Location: FF_X38_Y32_N29
\reg_file[41][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][23]~q\);

-- Location: FF_X38_Y32_N15
\reg_file[43][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][23]~q\);

-- Location: FF_X36_Y35_N7
\reg_file[40][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][23]~q\);

-- Location: FF_X36_Y35_N29
\reg_file[42][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][23]~q\);

-- Location: LCCOMB_X36_Y35_N6
\Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~12_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[42][23]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[40][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][23]~q\,
	datad => \reg_file[42][23]~q\,
	combout => \Mux8~12_combout\);

-- Location: LCCOMB_X38_Y32_N14
\Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~13_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux8~12_combout\ & ((\reg_file[43][23]~q\))) # (!\Mux8~12_combout\ & (\reg_file[41][23]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[41][23]~q\,
	datac => \reg_file[43][23]~q\,
	datad => \Mux8~12_combout\,
	combout => \Mux8~13_combout\);

-- Location: LCCOMB_X45_Y32_N22
\Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~16_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\Mux8~13_combout\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\Mux8~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux8~15_combout\,
	datad => \Mux8~13_combout\,
	combout => \Mux8~16_combout\);

-- Location: FF_X41_Y34_N3
\reg_file[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][23]~q\);

-- Location: FF_X41_Y36_N11
\reg_file[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][23]~q\);

-- Location: FF_X42_Y36_N3
\reg_file[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][23]~q\);

-- Location: FF_X42_Y36_N17
\reg_file[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][23]~q\);

-- Location: LCCOMB_X42_Y36_N2
\Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~10_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][23]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][23]~q\,
	datad => \reg_file[25][23]~q\,
	combout => \Mux8~10_combout\);

-- Location: LCCOMB_X41_Y36_N10
\Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux8~10_combout\ & ((\reg_file[27][23]~q\))) # (!\Mux8~10_combout\ & (\reg_file[26][23]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[26][23]~q\,
	datac => \reg_file[27][23]~q\,
	datad => \Mux8~10_combout\,
	combout => \Mux8~11_combout\);

-- Location: LCCOMB_X41_Y35_N14
\Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~19_combout\ = (\Mux8~16_combout\ & ((\Mux8~18_combout\) # ((!\reg_read_addr[4]~input_o\)))) # (!\Mux8~16_combout\ & (((\reg_read_addr[4]~input_o\ & \Mux8~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~18_combout\,
	datab => \Mux8~16_combout\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux8~11_combout\,
	combout => \Mux8~19_combout\);

-- Location: FF_X49_Y33_N17
\reg_file[33][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][23]~q\);

-- Location: FF_X49_Y33_N27
\reg_file[35][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][23]~q\);

-- Location: FF_X50_Y33_N23
\reg_file[32][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][23]~q\);

-- Location: FF_X50_Y33_N13
\reg_file[34][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][23]~q\);

-- Location: LCCOMB_X50_Y33_N22
\Mux8~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~22_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[34][23]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[32][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[32][23]~q\,
	datad => \reg_file[34][23]~q\,
	combout => \Mux8~22_combout\);

-- Location: LCCOMB_X49_Y33_N26
\Mux8~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~23_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux8~22_combout\ & ((\reg_file[35][23]~q\))) # (!\Mux8~22_combout\ & (\reg_file[33][23]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[33][23]~q\,
	datac => \reg_file[35][23]~q\,
	datad => \Mux8~22_combout\,
	combout => \Mux8~23_combout\);

-- Location: FF_X45_Y34_N31
\reg_file[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][23]~q\);

-- Location: FF_X44_Y34_N13
\reg_file[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][23]~q\);

-- Location: LCCOMB_X45_Y34_N30
\Mux8~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~24_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[2][23]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[0][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[0][23]~q\,
	datad => \reg_file[2][23]~q\,
	combout => \Mux8~24_combout\);

-- Location: FF_X52_Y33_N19
\reg_file[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][23]~q\);

-- Location: FF_X52_Y33_N1
\reg_file[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][23]~q\);

-- Location: LCCOMB_X52_Y33_N18
\Mux8~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux8~24_combout\ & (\reg_file[3][23]~q\)) # (!\Mux8~24_combout\ & ((\reg_file[1][23]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux8~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux8~24_combout\,
	datac => \reg_file[3][23]~q\,
	datad => \reg_file[1][23]~q\,
	combout => \Mux8~25_combout\);

-- Location: LCCOMB_X49_Y33_N4
\Mux8~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~26_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux8~23_combout\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((!\reg_read_addr[4]~input_o\ & \Mux8~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~23_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux8~25_combout\,
	combout => \Mux8~26_combout\);

-- Location: FF_X35_Y33_N27
\reg_file[48][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][23]~q\);

-- Location: FF_X35_Y33_N9
\reg_file[49][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][23]~q\);

-- Location: LCCOMB_X35_Y33_N26
\Mux8~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][23]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][23]~q\,
	datad => \reg_file[49][23]~q\,
	combout => \Mux8~27_combout\);

-- Location: LCCOMB_X40_Y33_N28
\reg_file[50][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[50][23]~feeder_combout\ = \reg_write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[23]~input_o\,
	combout => \reg_file[50][23]~feeder_combout\);

-- Location: FF_X40_Y33_N29
\reg_file[50][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[50][23]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][23]~q\);

-- Location: FF_X36_Y33_N13
\reg_file[51][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][23]~q\);

-- Location: LCCOMB_X36_Y33_N12
\Mux8~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~28_combout\ = (\Mux8~27_combout\ & (((\reg_file[51][23]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux8~27_combout\ & (\reg_file[50][23]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~27_combout\,
	datab => \reg_file[50][23]~q\,
	datac => \reg_file[51][23]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux8~28_combout\);

-- Location: FF_X44_Y34_N3
\reg_file[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][23]~q\);

-- Location: FF_X49_Y36_N1
\reg_file[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][23]~q\);

-- Location: FF_X49_Y27_N11
\reg_file[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][23]~q\);

-- Location: FF_X49_Y27_N17
\reg_file[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][23]~q\);

-- Location: LCCOMB_X49_Y27_N10
\Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~20_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[17][23]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[16][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][23]~q\,
	datad => \reg_file[17][23]~q\,
	combout => \Mux8~20_combout\);

-- Location: LCCOMB_X49_Y36_N0
\Mux8~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~21_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux8~20_combout\ & ((\reg_file[19][23]~q\))) # (!\Mux8~20_combout\ & (\reg_file[18][23]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[18][23]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[19][23]~q\,
	datad => \Mux8~20_combout\,
	combout => \Mux8~21_combout\);

-- Location: LCCOMB_X42_Y33_N6
\Mux8~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~29_combout\ = (\Mux8~26_combout\ & ((\Mux8~28_combout\) # ((!\reg_read_addr[4]~input_o\)))) # (!\Mux8~26_combout\ & (((\reg_read_addr[4]~input_o\ & \Mux8~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~26_combout\,
	datab => \Mux8~28_combout\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux8~21_combout\,
	combout => \Mux8~29_combout\);

-- Location: LCCOMB_X42_Y33_N8
\Mux8~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~30_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux8~19_combout\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((!\reg_read_addr[2]~input_o\ & \Mux8~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux8~19_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux8~29_combout\,
	combout => \Mux8~30_combout\);

-- Location: FF_X41_Y30_N23
\reg_file[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][23]~q\);

-- Location: FF_X41_Y30_N29
\reg_file[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][23]~q\);

-- Location: LCCOMB_X41_Y30_N22
\Mux8~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~33_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[30][23]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[14][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][23]~q\,
	datad => \reg_file[30][23]~q\,
	combout => \Mux8~33_combout\);

-- Location: FF_X44_Y32_N9
\reg_file[46][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][23]~q\);

-- Location: FF_X44_Y32_N3
\reg_file[62][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][23]~q\);

-- Location: LCCOMB_X44_Y32_N2
\Mux8~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~34_combout\ = (\Mux8~33_combout\ & (((\reg_file[62][23]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux8~33_combout\ & (\reg_file[46][23]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~33_combout\,
	datab => \reg_file[46][23]~q\,
	datac => \reg_file[62][23]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux8~34_combout\);

-- Location: FF_X44_Y36_N13
\reg_file[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][23]~q\);

-- Location: FF_X44_Y36_N23
\reg_file[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][23]~q\);

-- Location: LCCOMB_X44_Y36_N22
\Mux8~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~35_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[28][23]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[12][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[28][23]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][23]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux8~35_combout\);

-- Location: FF_X47_Y36_N19
\reg_file[60][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][23]~q\);

-- Location: FF_X47_Y36_N25
\reg_file[44][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][23]~q\);

-- Location: LCCOMB_X47_Y36_N18
\Mux8~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~36_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux8~35_combout\ & (\reg_file[60][23]~q\)) # (!\Mux8~35_combout\ & ((\reg_file[44][23]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux8~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux8~35_combout\,
	datac => \reg_file[60][23]~q\,
	datad => \reg_file[44][23]~q\,
	combout => \Mux8~36_combout\);

-- Location: LCCOMB_X42_Y33_N26
\Mux8~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~37_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\Mux8~34_combout\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & ((\Mux8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux8~34_combout\,
	datad => \Mux8~36_combout\,
	combout => \Mux8~37_combout\);

-- Location: LCCOMB_X49_Y28_N2
\reg_file[31][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[31][23]~feeder_combout\ = \reg_write_data[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[23]~input_o\,
	combout => \reg_file[31][23]~feeder_combout\);

-- Location: FF_X49_Y28_N3
\reg_file[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[31][23]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][23]~q\);

-- Location: FF_X45_Y32_N19
\reg_file[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][23]~q\);

-- Location: FF_X45_Y32_N17
\reg_file[47][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][23]~q\);

-- Location: LCCOMB_X45_Y32_N18
\Mux8~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~38_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[47][23]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[15][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[15][23]~q\,
	datad => \reg_file[47][23]~q\,
	combout => \Mux8~38_combout\);

-- Location: FF_X46_Y31_N3
\reg_file[63][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][23]~q\);

-- Location: LCCOMB_X46_Y31_N2
\Mux8~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~39_combout\ = (\Mux8~38_combout\ & (((\reg_file[63][23]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux8~38_combout\ & (\reg_file[31][23]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[31][23]~q\,
	datab => \Mux8~38_combout\,
	datac => \reg_file[63][23]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux8~39_combout\);

-- Location: FF_X43_Y30_N31
\reg_file[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][23]~q\);

-- Location: FF_X43_Y30_N17
\reg_file[61][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][23]~q\);

-- Location: FF_X46_Y30_N31
\reg_file[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][23]~q\);

-- Location: FF_X46_Y30_N13
\reg_file[45][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[23]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][23]~q\);

-- Location: LCCOMB_X46_Y30_N30
\Mux8~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~31_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][23]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][23]~q\,
	datad => \reg_file[45][23]~q\,
	combout => \Mux8~31_combout\);

-- Location: LCCOMB_X43_Y30_N16
\Mux8~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~32_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux8~31_combout\ & ((\reg_file[61][23]~q\))) # (!\Mux8~31_combout\ & (\reg_file[29][23]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux8~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[29][23]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[61][23]~q\,
	datad => \Mux8~31_combout\,
	combout => \Mux8~32_combout\);

-- Location: LCCOMB_X42_Y33_N20
\Mux8~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~40_combout\ = (\Mux8~37_combout\ & (((\Mux8~39_combout\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux8~37_combout\ & (\reg_read_addr[0]~input_o\ & ((\Mux8~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~37_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux8~39_combout\,
	datad => \Mux8~32_combout\,
	combout => \Mux8~40_combout\);

-- Location: LCCOMB_X42_Y33_N30
\Mux8~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux8~41_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux8~30_combout\ & ((\Mux8~40_combout\))) # (!\Mux8~30_combout\ & (\Mux8~9_combout\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux8~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux8~9_combout\,
	datac => \Mux8~30_combout\,
	datad => \Mux8~40_combout\,
	combout => \Mux8~41_combout\);

-- Location: IOIBUF_X78_Y29_N22
\reg_write_data[24]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(24),
	o => \reg_write_data[24]~input_o\);

-- Location: FF_X45_Y35_N5
\reg_file[36][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][24]~q\);

-- Location: FF_X45_Y35_N3
\reg_file[38][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][24]~q\);

-- Location: LCCOMB_X45_Y35_N4
\Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[38][24]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[36][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[36][24]~q\,
	datad => \reg_file[38][24]~q\,
	combout => \Mux7~2_combout\);

-- Location: FF_X52_Y31_N3
\reg_file[39][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][24]~q\);

-- Location: FF_X52_Y31_N25
\reg_file[37][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][24]~q\);

-- Location: LCCOMB_X52_Y31_N2
\Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = (\Mux7~2_combout\ & (((\reg_file[39][24]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux7~2_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~2_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][24]~q\,
	datad => \reg_file[37][24]~q\,
	combout => \Mux7~3_combout\);

-- Location: FF_X50_Y33_N3
\reg_file[32][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][24]~q\);

-- Location: FF_X45_Y33_N13
\reg_file[33][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][24]~q\);

-- Location: LCCOMB_X50_Y33_N2
\Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[33][24]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[32][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[32][24]~q\,
	datad => \reg_file[33][24]~q\,
	combout => \Mux7~4_combout\);

-- Location: FF_X49_Y33_N7
\reg_file[35][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][24]~q\);

-- Location: FF_X50_Y33_N25
\reg_file[34][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][24]~q\);

-- Location: LCCOMB_X49_Y33_N6
\Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = (\Mux7~4_combout\ & (((\reg_file[35][24]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux7~4_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[34][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~4_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[35][24]~q\,
	datad => \reg_file[34][24]~q\,
	combout => \Mux7~5_combout\);

-- Location: LCCOMB_X49_Y33_N8
\Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~6_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\Mux7~3_combout\)) # (!\reg_read_addr[2]~input_o\ & ((\Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux7~3_combout\,
	datad => \Mux7~5_combout\,
	combout => \Mux7~6_combout\);

-- Location: FF_X41_Y32_N23
\reg_file[45][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][24]~q\);

-- Location: FF_X44_Y35_N23
\reg_file[44][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][24]~q\);

-- Location: FF_X44_Y32_N5
\reg_file[46][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][24]~q\);

-- Location: LCCOMB_X44_Y35_N22
\Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~7_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][24]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][24]~q\,
	datad => \reg_file[46][24]~q\,
	combout => \Mux7~7_combout\);

-- Location: FF_X41_Y32_N9
\reg_file[47][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][24]~q\);

-- Location: LCCOMB_X41_Y32_N8
\Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~8_combout\ = (\Mux7~7_combout\ & (((\reg_file[47][24]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux7~7_combout\ & (\reg_file[45][24]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[45][24]~q\,
	datab => \Mux7~7_combout\,
	datac => \reg_file[47][24]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux7~8_combout\);

-- Location: FF_X38_Y31_N7
\reg_file[40][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][24]~q\);

-- Location: FF_X36_Y31_N29
\reg_file[41][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][24]~q\);

-- Location: LCCOMB_X38_Y31_N6
\Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[41][24]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[40][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[40][24]~q\,
	datad => \reg_file[41][24]~q\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X36_Y35_N24
\reg_file[42][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[42][24]~feeder_combout\);

-- Location: FF_X36_Y35_N25
\reg_file[42][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][24]~q\);

-- Location: FF_X38_Y32_N9
\reg_file[43][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][24]~q\);

-- Location: LCCOMB_X38_Y32_N8
\Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = (\Mux7~0_combout\ & (((\reg_file[43][24]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux7~0_combout\ & (\reg_file[42][24]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~0_combout\,
	datab => \reg_file[42][24]~q\,
	datac => \reg_file[43][24]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux7~1_combout\);

-- Location: LCCOMB_X41_Y32_N10
\Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~9_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux7~6_combout\ & (\Mux7~8_combout\)) # (!\Mux7~6_combout\ & ((\Mux7~1_combout\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux7~6_combout\,
	datac => \Mux7~8_combout\,
	datad => \Mux7~1_combout\,
	combout => \Mux7~9_combout\);

-- Location: LCCOMB_X39_Y35_N16
\reg_file[8][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[8][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[8][24]~feeder_combout\);

-- Location: FF_X39_Y35_N17
\reg_file[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[8][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][24]~q\);

-- Location: FF_X44_Y35_N9
\reg_file[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][24]~q\);

-- Location: FF_X45_Y34_N1
\reg_file[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][24]~q\);

-- Location: FF_X41_Y35_N19
\reg_file[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][24]~q\);

-- Location: LCCOMB_X45_Y34_N0
\Mux7~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~24_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[4][24]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[0][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[0][24]~q\,
	datad => \reg_file[4][24]~q\,
	combout => \Mux7~24_combout\);

-- Location: LCCOMB_X44_Y35_N8
\Mux7~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~25_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux7~24_combout\ & ((\reg_file[12][24]~q\))) # (!\Mux7~24_combout\ & (\reg_file[8][24]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[8][24]~q\,
	datac => \reg_file[12][24]~q\,
	datad => \Mux7~24_combout\,
	combout => \Mux7~25_combout\);

-- Location: LCCOMB_X50_Y28_N6
\reg_file[5][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[5][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[5][24]~feeder_combout\);

-- Location: FF_X50_Y28_N7
\reg_file[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[5][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][24]~q\);

-- Location: FF_X47_Y28_N29
\reg_file[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][24]~q\);

-- Location: FF_X51_Y31_N29
\reg_file[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][24]~q\);

-- Location: LCCOMB_X51_Y32_N8
\reg_file[9][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[9][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[9][24]~feeder_combout\);

-- Location: FF_X51_Y32_N9
\reg_file[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[9][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][24]~q\);

-- Location: LCCOMB_X51_Y31_N28
\Mux7~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[9][24]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[1][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[1][24]~q\,
	datad => \reg_file[9][24]~q\,
	combout => \Mux7~22_combout\);

-- Location: LCCOMB_X47_Y28_N28
\Mux7~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux7~22_combout\ & ((\reg_file[13][24]~q\))) # (!\Mux7~22_combout\ & (\reg_file[5][24]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[5][24]~q\,
	datac => \reg_file[13][24]~q\,
	datad => \Mux7~22_combout\,
	combout => \Mux7~23_combout\);

-- Location: LCCOMB_X45_Y31_N10
\Mux7~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~26_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\) # (\Mux7~23_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux7~25_combout\ & (!\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux7~25_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux7~23_combout\,
	combout => \Mux7~26_combout\);

-- Location: LCCOMB_X40_Y35_N4
\reg_file[6][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[6][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[6][24]~feeder_combout\);

-- Location: FF_X40_Y35_N5
\reg_file[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[6][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][24]~q\);

-- Location: FF_X39_Y26_N3
\reg_file[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][24]~q\);

-- Location: LCCOMB_X39_Y26_N2
\Mux7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~20_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[6][24]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[2][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[6][24]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][24]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux7~20_combout\);

-- Location: FF_X42_Y32_N21
\reg_file[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][24]~q\);

-- Location: FF_X41_Y35_N17
\reg_file[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][24]~q\);

-- Location: LCCOMB_X42_Y32_N20
\Mux7~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~21_combout\ = (\Mux7~20_combout\ & (((\reg_file[14][24]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux7~20_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[10][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~20_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[14][24]~q\,
	datad => \reg_file[10][24]~q\,
	combout => \Mux7~21_combout\);

-- Location: FF_X50_Y32_N5
\reg_file[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][24]~q\);

-- Location: LCCOMB_X51_Y32_N18
\reg_file[11][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[11][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[11][24]~feeder_combout\);

-- Location: FF_X51_Y32_N19
\reg_file[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[11][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][24]~q\);

-- Location: LCCOMB_X50_Y32_N4
\Mux7~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~27_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[11][24]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[3][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][24]~q\,
	datad => \reg_file[11][24]~q\,
	combout => \Mux7~27_combout\);

-- Location: FF_X45_Y32_N25
\reg_file[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][24]~q\);

-- Location: FF_X50_Y32_N3
\reg_file[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][24]~q\);

-- Location: LCCOMB_X45_Y32_N24
\Mux7~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~28_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux7~27_combout\ & (\reg_file[15][24]~q\)) # (!\Mux7~27_combout\ & ((\reg_file[7][24]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux7~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux7~27_combout\,
	datac => \reg_file[15][24]~q\,
	datad => \reg_file[7][24]~q\,
	combout => \Mux7~28_combout\);

-- Location: LCCOMB_X45_Y32_N26
\Mux7~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~29_combout\ = (\Mux7~26_combout\ & (((\Mux7~28_combout\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux7~26_combout\ & (\reg_read_addr[1]~input_o\ & (\Mux7~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~26_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux7~21_combout\,
	datad => \Mux7~28_combout\,
	combout => \Mux7~29_combout\);

-- Location: LCCOMB_X45_Y26_N26
\reg_file[21][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[21][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[21][24]~feeder_combout\);

-- Location: FF_X45_Y26_N27
\reg_file[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[21][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][24]~q\);

-- Location: FF_X37_Y29_N15
\reg_file[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][24]~q\);

-- Location: FF_X37_Y29_N5
\reg_file[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][24]~q\);

-- Location: LCCOMB_X37_Y29_N14
\Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~10_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][24]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][24]~q\,
	datad => \reg_file[25][24]~q\,
	combout => \Mux7~10_combout\);

-- Location: FF_X45_Y30_N3
\reg_file[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][24]~q\);

-- Location: LCCOMB_X45_Y30_N2
\Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~11_combout\ = (\Mux7~10_combout\ & (((\reg_file[29][24]~q\) # (!\reg_read_addr[2]~input_o\)))) # (!\Mux7~10_combout\ & (\reg_file[21][24]~q\ & ((\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[21][24]~q\,
	datab => \Mux7~10_combout\,
	datac => \reg_file[29][24]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux7~11_combout\);

-- Location: LCCOMB_X49_Y35_N30
\reg_file[23][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[23][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[23][24]~feeder_combout\);

-- Location: FF_X49_Y35_N31
\reg_file[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[23][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][24]~q\);

-- Location: FF_X50_Y34_N21
\reg_file[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][24]~q\);

-- Location: FF_X49_Y36_N13
\reg_file[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][24]~q\);

-- Location: FF_X49_Y36_N3
\reg_file[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][24]~q\);

-- Location: LCCOMB_X49_Y36_N12
\Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~17_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[27][24]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[19][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][24]~q\,
	datad => \reg_file[27][24]~q\,
	combout => \Mux7~17_combout\);

-- Location: LCCOMB_X50_Y34_N20
\Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~18_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux7~17_combout\ & ((\reg_file[31][24]~q\))) # (!\Mux7~17_combout\ & (\reg_file[23][24]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[23][24]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[31][24]~q\,
	datad => \Mux7~17_combout\,
	combout => \Mux7~18_combout\);

-- Location: FF_X41_Y26_N19
\reg_file[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][24]~q\);

-- Location: FF_X44_Y33_N31
\reg_file[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][24]~q\);

-- Location: LCCOMB_X41_Y26_N18
\Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~12_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[22][24]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[18][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[18][24]~q\,
	datad => \reg_file[22][24]~q\,
	combout => \Mux7~12_combout\);

-- Location: LCCOMB_X41_Y26_N16
\reg_file[26][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[26][24]~feeder_combout\);

-- Location: FF_X41_Y26_N17
\reg_file[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][24]~q\);

-- Location: FF_X38_Y26_N1
\reg_file[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][24]~q\);

-- Location: LCCOMB_X38_Y26_N0
\Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~13_combout\ = (\Mux7~12_combout\ & (((\reg_file[30][24]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux7~12_combout\ & (\reg_file[26][24]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~12_combout\,
	datab => \reg_file[26][24]~q\,
	datac => \reg_file[30][24]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux7~13_combout\);

-- Location: FF_X45_Y24_N7
\reg_file[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][24]~q\);

-- Location: FF_X45_Y24_N17
\reg_file[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][24]~q\);

-- Location: LCCOMB_X46_Y24_N20
\reg_file[20][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[20][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[20][24]~feeder_combout\);

-- Location: FF_X46_Y24_N21
\reg_file[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[20][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][24]~q\);

-- Location: FF_X46_Y24_N31
\reg_file[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][24]~q\);

-- Location: LCCOMB_X46_Y24_N30
\Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~14_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[20][24]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[16][24]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[20][24]~q\,
	datac => \reg_file[16][24]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux7~14_combout\);

-- Location: LCCOMB_X45_Y24_N16
\Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~15_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux7~14_combout\ & ((\reg_file[28][24]~q\))) # (!\Mux7~14_combout\ & (\reg_file[24][24]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][24]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[28][24]~q\,
	datad => \Mux7~14_combout\,
	combout => \Mux7~15_combout\);

-- Location: LCCOMB_X45_Y32_N4
\Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~16_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\Mux7~13_combout\)) # (!\reg_read_addr[1]~input_o\ & ((\Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux7~13_combout\,
	datad => \Mux7~15_combout\,
	combout => \Mux7~16_combout\);

-- Location: LCCOMB_X45_Y32_N6
\Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~19_combout\ = (\Mux7~16_combout\ & (((\Mux7~18_combout\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux7~16_combout\ & (\Mux7~11_combout\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~11_combout\,
	datab => \Mux7~18_combout\,
	datac => \Mux7~16_combout\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux7~19_combout\);

-- Location: LCCOMB_X45_Y32_N20
\Mux7~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~30_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux7~19_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux7~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux7~29_combout\,
	datad => \Mux7~19_combout\,
	combout => \Mux7~30_combout\);

-- Location: FF_X39_Y31_N21
\reg_file[50][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][24]~q\);

-- Location: LCCOMB_X37_Y35_N26
\reg_file[58][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[58][24]~feeder_combout\);

-- Location: FF_X37_Y35_N27
\reg_file[58][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][24]~q\);

-- Location: LCCOMB_X39_Y31_N20
\Mux7~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~31_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[58][24]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[50][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[50][24]~q\,
	datad => \reg_file[58][24]~q\,
	combout => \Mux7~31_combout\);

-- Location: FF_X44_Y32_N15
\reg_file[62][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][24]~q\);

-- Location: FF_X44_Y33_N9
\reg_file[54][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][24]~q\);

-- Location: LCCOMB_X44_Y32_N14
\Mux7~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~32_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux7~31_combout\ & (\reg_file[62][24]~q\)) # (!\Mux7~31_combout\ & ((\reg_file[54][24]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux7~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux7~31_combout\,
	datac => \reg_file[62][24]~q\,
	datad => \reg_file[54][24]~q\,
	combout => \Mux7~32_combout\);

-- Location: LCCOMB_X45_Y29_N8
\reg_file[55][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[55][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[55][24]~feeder_combout\);

-- Location: FF_X45_Y29_N9
\reg_file[55][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[55][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][24]~q\);

-- Location: FF_X41_Y28_N5
\reg_file[51][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][24]~q\);

-- Location: LCCOMB_X41_Y28_N4
\Mux7~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~38_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[55][24]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[51][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[55][24]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][24]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux7~38_combout\);

-- Location: FF_X41_Y29_N19
\reg_file[63][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][24]~q\);

-- Location: FF_X41_Y28_N3
\reg_file[59][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][24]~q\);

-- Location: LCCOMB_X41_Y29_N18
\Mux7~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~39_combout\ = (\Mux7~38_combout\ & (((\reg_file[63][24]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux7~38_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[59][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~38_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[63][24]~q\,
	datad => \reg_file[59][24]~q\,
	combout => \Mux7~39_combout\);

-- Location: LCCOMB_X49_Y29_N18
\reg_file[52][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[52][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[52][24]~feeder_combout\);

-- Location: FF_X49_Y29_N19
\reg_file[52][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[52][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][24]~q\);

-- Location: FF_X43_Y31_N5
\reg_file[60][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][24]~q\);

-- Location: FF_X39_Y34_N23
\reg_file[48][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][24]~q\);

-- Location: LCCOMB_X39_Y35_N10
\reg_file[56][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[56][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[56][24]~feeder_combout\);

-- Location: FF_X39_Y35_N11
\reg_file[56][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[56][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][24]~q\);

-- Location: LCCOMB_X39_Y34_N22
\Mux7~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[56][24]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[48][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[48][24]~q\,
	datad => \reg_file[56][24]~q\,
	combout => \Mux7~35_combout\);

-- Location: LCCOMB_X43_Y31_N4
\Mux7~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~36_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux7~35_combout\ & ((\reg_file[60][24]~q\))) # (!\Mux7~35_combout\ & (\reg_file[52][24]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux7~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[52][24]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][24]~q\,
	datad => \Mux7~35_combout\,
	combout => \Mux7~36_combout\);

-- Location: FF_X50_Y30_N13
\reg_file[53][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][24]~q\);

-- Location: FF_X45_Y33_N7
\reg_file[49][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][24]~q\);

-- Location: LCCOMB_X45_Y33_N6
\Mux7~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[53][24]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[49][24]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[53][24]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[49][24]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux7~33_combout\);

-- Location: FF_X45_Y30_N5
\reg_file[61][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[24]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][24]~q\);

-- Location: LCCOMB_X38_Y30_N8
\reg_file[57][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[57][24]~feeder_combout\ = \reg_write_data[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[24]~input_o\,
	combout => \reg_file[57][24]~feeder_combout\);

-- Location: FF_X38_Y30_N9
\reg_file[57][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[57][24]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][24]~q\);

-- Location: LCCOMB_X45_Y30_N4
\Mux7~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~34_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux7~33_combout\ & (\reg_file[61][24]~q\)) # (!\Mux7~33_combout\ & ((\reg_file[57][24]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux7~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux7~33_combout\,
	datac => \reg_file[61][24]~q\,
	datad => \reg_file[57][24]~q\,
	combout => \Mux7~34_combout\);

-- Location: LCCOMB_X45_Y32_N14
\Mux7~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~37_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\Mux7~34_combout\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\Mux7~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \Mux7~36_combout\,
	datad => \Mux7~34_combout\,
	combout => \Mux7~37_combout\);

-- Location: LCCOMB_X45_Y32_N8
\Mux7~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~40_combout\ = (\Mux7~37_combout\ & (((\Mux7~39_combout\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux7~37_combout\ & (\Mux7~32_combout\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~32_combout\,
	datab => \Mux7~39_combout\,
	datac => \Mux7~37_combout\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux7~40_combout\);

-- Location: LCCOMB_X45_Y32_N10
\Mux7~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux7~41_combout\ = (\Mux7~30_combout\ & (((\Mux7~40_combout\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux7~30_combout\ & (\Mux7~9_combout\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~9_combout\,
	datab => \Mux7~30_combout\,
	datac => \Mux7~40_combout\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux7~41_combout\);

-- Location: IOIBUF_X58_Y54_N15
\reg_write_data[25]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(25),
	o => \reg_write_data[25]~input_o\);

-- Location: LCCOMB_X44_Y27_N22
\reg_file[55][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[55][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[55][25]~feeder_combout\);

-- Location: FF_X44_Y27_N23
\reg_file[55][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[55][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][25]~q\);

-- Location: FF_X41_Y29_N13
\reg_file[63][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][25]~q\);

-- Location: LCCOMB_X41_Y28_N30
\reg_file[59][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[59][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[59][25]~feeder_combout\);

-- Location: FF_X41_Y28_N31
\reg_file[59][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[59][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][25]~q\);

-- Location: FF_X41_Y28_N1
\reg_file[51][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][25]~q\);

-- Location: LCCOMB_X41_Y28_N0
\Mux6~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~38_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[59][25]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[51][25]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][25]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][25]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux6~38_combout\);

-- Location: LCCOMB_X41_Y29_N12
\Mux6~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~39_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux6~38_combout\ & ((\reg_file[63][25]~q\))) # (!\Mux6~38_combout\ & (\reg_file[55][25]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux6~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[55][25]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][25]~q\,
	datad => \Mux6~38_combout\,
	combout => \Mux6~39_combout\);

-- Location: FF_X49_Y28_N21
\reg_file[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][25]~q\);

-- Location: FF_X49_Y28_N23
\reg_file[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][25]~q\);

-- Location: FF_X49_Y36_N25
\reg_file[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][25]~q\);

-- Location: FF_X49_Y36_N7
\reg_file[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][25]~q\);

-- Location: LCCOMB_X49_Y36_N24
\Mux6~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~33_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[27][25]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][25]~q\,
	datad => \reg_file[27][25]~q\,
	combout => \Mux6~33_combout\);

-- Location: LCCOMB_X49_Y28_N22
\Mux6~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~34_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux6~33_combout\ & ((\reg_file[31][25]~q\))) # (!\Mux6~33_combout\ & (\reg_file[23][25]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux6~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][25]~q\,
	datac => \reg_file[31][25]~q\,
	datad => \Mux6~33_combout\,
	combout => \Mux6~34_combout\);

-- Location: FF_X50_Y32_N15
\reg_file[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][25]~q\);

-- Location: FF_X50_Y32_N17
\reg_file[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][25]~q\);

-- Location: LCCOMB_X50_Y32_N16
\Mux6~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[7][25]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[3][25]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[7][25]~q\,
	datac => \reg_file[3][25]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux6~35_combout\);

-- Location: FF_X49_Y32_N19
\reg_file[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][25]~q\);

-- Location: FF_X49_Y32_N5
\reg_file[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][25]~q\);

-- Location: LCCOMB_X49_Y32_N4
\Mux6~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~36_combout\ = (\Mux6~35_combout\ & (((\reg_file[15][25]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux6~35_combout\ & (\reg_file[11][25]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~35_combout\,
	datab => \reg_file[11][25]~q\,
	datac => \reg_file[15][25]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux6~36_combout\);

-- Location: LCCOMB_X45_Y25_N28
\Mux6~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~37_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux6~34_combout\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((!\reg_read_addr[5]~input_o\ & \Mux6~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~34_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux6~36_combout\,
	combout => \Mux6~37_combout\);

-- Location: LCCOMB_X38_Y32_N26
\reg_file[43][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[43][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[43][25]~feeder_combout\);

-- Location: FF_X38_Y32_N27
\reg_file[43][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[43][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][25]~q\);

-- Location: FF_X51_Y33_N7
\reg_file[35][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][25]~q\);

-- Location: FF_X51_Y33_N13
\reg_file[39][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][25]~q\);

-- Location: LCCOMB_X51_Y33_N6
\Mux6~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~31_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[39][25]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[35][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[35][25]~q\,
	datad => \reg_file[39][25]~q\,
	combout => \Mux6~31_combout\);

-- Location: FF_X46_Y33_N23
\reg_file[47][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][25]~q\);

-- Location: LCCOMB_X46_Y33_N22
\Mux6~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~32_combout\ = (\Mux6~31_combout\ & (((\reg_file[47][25]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux6~31_combout\ & (\reg_file[43][25]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[43][25]~q\,
	datab => \Mux6~31_combout\,
	datac => \reg_file[47][25]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux6~32_combout\);

-- Location: LCCOMB_X45_Y25_N22
\Mux6~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~40_combout\ = (\Mux6~37_combout\ & ((\Mux6~39_combout\) # ((!\reg_read_addr[5]~input_o\)))) # (!\Mux6~37_combout\ & (((\reg_read_addr[5]~input_o\ & \Mux6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~39_combout\,
	datab => \Mux6~37_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux6~32_combout\,
	combout => \Mux6~40_combout\);

-- Location: FF_X43_Y32_N1
\reg_file[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][25]~q\);

-- Location: FF_X44_Y32_N17
\reg_file[46][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][25]~q\);

-- Location: LCCOMB_X43_Y32_N0
\Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~7_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[46][25]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[14][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[14][25]~q\,
	datad => \reg_file[46][25]~q\,
	combout => \Mux6~7_combout\);

-- Location: FF_X44_Y32_N19
\reg_file[62][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][25]~q\);

-- Location: FF_X43_Y32_N15
\reg_file[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][25]~q\);

-- Location: LCCOMB_X44_Y32_N18
\Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~8_combout\ = (\Mux6~7_combout\ & (((\reg_file[62][25]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux6~7_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[30][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~7_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[62][25]~q\,
	datad => \reg_file[30][25]~q\,
	combout => \Mux6~8_combout\);

-- Location: FF_X40_Y35_N1
\reg_file[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][25]~q\);

-- Location: LCCOMB_X40_Y35_N6
\reg_file[38][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[38][25]~feeder_combout\);

-- Location: FF_X40_Y35_N7
\reg_file[38][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][25]~q\);

-- Location: LCCOMB_X40_Y35_N0
\Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[38][25]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[6][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[6][25]~q\,
	datad => \reg_file[38][25]~q\,
	combout => \Mux6~0_combout\);

-- Location: FF_X39_Y32_N23
\reg_file[54][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][25]~q\);

-- Location: LCCOMB_X39_Y32_N12
\reg_file[22][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[22][25]~feeder_combout\);

-- Location: FF_X39_Y32_N13
\reg_file[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][25]~q\);

-- Location: LCCOMB_X39_Y32_N22
\Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux6~0_combout\ & (\reg_file[54][25]~q\)) # (!\Mux6~0_combout\ & ((\reg_file[22][25]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux6~0_combout\,
	datac => \reg_file[54][25]~q\,
	datad => \reg_file[22][25]~q\,
	combout => \Mux6~1_combout\);

-- Location: LCCOMB_X39_Y31_N6
\reg_file[34][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[34][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[34][25]~feeder_combout\);

-- Location: FF_X39_Y31_N7
\reg_file[34][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[34][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][25]~q\);

-- Location: FF_X39_Y31_N1
\reg_file[50][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][25]~q\);

-- Location: FF_X44_Y34_N31
\reg_file[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][25]~q\);

-- Location: FF_X44_Y34_N25
\reg_file[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][25]~q\);

-- Location: LCCOMB_X44_Y34_N24
\Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[18][25]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[2][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[18][25]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][25]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux6~4_combout\);

-- Location: LCCOMB_X39_Y31_N0
\Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~5_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux6~4_combout\ & ((\reg_file[50][25]~q\))) # (!\Mux6~4_combout\ & (\reg_file[34][25]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[34][25]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[50][25]~q\,
	datad => \Mux6~4_combout\,
	combout => \Mux6~5_combout\);

-- Location: LCCOMB_X36_Y35_N2
\reg_file[42][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[42][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[42][25]~feeder_combout\);

-- Location: FF_X36_Y35_N3
\reg_file[42][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[42][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][25]~q\);

-- Location: FF_X41_Y35_N5
\reg_file[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][25]~q\);

-- Location: FF_X41_Y34_N5
\reg_file[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][25]~q\);

-- Location: LCCOMB_X41_Y35_N4
\Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[26][25]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[10][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[10][25]~q\,
	datad => \reg_file[26][25]~q\,
	combout => \Mux6~2_combout\);

-- Location: FF_X37_Y35_N13
\reg_file[58][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][25]~q\);

-- Location: LCCOMB_X37_Y35_N12
\Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = (\Mux6~2_combout\ & (((\reg_file[58][25]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux6~2_combout\ & (\reg_file[42][25]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[42][25]~q\,
	datab => \Mux6~2_combout\,
	datac => \reg_file[58][25]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux6~3_combout\);

-- Location: LCCOMB_X37_Y29_N24
\Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~6_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\Mux6~3_combout\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux6~5_combout\,
	datad => \Mux6~3_combout\,
	combout => \Mux6~6_combout\);

-- Location: LCCOMB_X37_Y29_N10
\Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~9_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux6~6_combout\ & (\Mux6~8_combout\)) # (!\Mux6~6_combout\ & ((\Mux6~1_combout\))))) # (!\reg_read_addr[2]~input_o\ & (((\Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~8_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux6~1_combout\,
	datad => \Mux6~6_combout\,
	combout => \Mux6~9_combout\);

-- Location: LCCOMB_X36_Y31_N6
\reg_file[41][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[41][25]~feeder_combout\);

-- Location: FF_X36_Y31_N7
\reg_file[41][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][25]~q\);

-- Location: FF_X41_Y31_N5
\reg_file[57][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][25]~q\);

-- Location: FF_X41_Y31_N19
\reg_file[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][25]~q\);

-- Location: FF_X40_Y31_N15
\reg_file[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][25]~q\);

-- Location: LCCOMB_X41_Y31_N18
\Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~10_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][25]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][25]~q\,
	datad => \reg_file[25][25]~q\,
	combout => \Mux6~10_combout\);

-- Location: LCCOMB_X41_Y31_N4
\Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~11_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux6~10_combout\ & ((\reg_file[57][25]~q\))) # (!\Mux6~10_combout\ & (\reg_file[41][25]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][25]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[57][25]~q\,
	datad => \Mux6~10_combout\,
	combout => \Mux6~11_combout\);

-- Location: FF_X45_Y30_N7
\reg_file[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][25]~q\);

-- Location: FF_X45_Y30_N17
\reg_file[61][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][25]~q\);

-- Location: FF_X46_Y30_N19
\reg_file[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][25]~q\);

-- Location: FF_X46_Y30_N17
\reg_file[45][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][25]~q\);

-- Location: LCCOMB_X46_Y30_N18
\Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~17_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][25]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][25]~q\,
	datad => \reg_file[45][25]~q\,
	combout => \Mux6~17_combout\);

-- Location: LCCOMB_X45_Y30_N16
\Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~18_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux6~17_combout\ & ((\reg_file[61][25]~q\))) # (!\Mux6~17_combout\ & (\reg_file[29][25]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[29][25]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[61][25]~q\,
	datad => \Mux6~17_combout\,
	combout => \Mux6~18_combout\);

-- Location: FF_X50_Y26_N27
\reg_file[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][25]~q\);

-- Location: FF_X50_Y26_N25
\reg_file[37][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][25]~q\);

-- Location: LCCOMB_X50_Y26_N26
\Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~12_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[37][25]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[5][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[5][25]~q\,
	datad => \reg_file[37][25]~q\,
	combout => \Mux6~12_combout\);

-- Location: FF_X46_Y25_N31
\reg_file[53][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][25]~q\);

-- Location: FF_X46_Y25_N21
\reg_file[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][25]~q\);

-- Location: LCCOMB_X46_Y25_N30
\Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~13_combout\ = (\Mux6~12_combout\ & (((\reg_file[53][25]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux6~12_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[21][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~12_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[53][25]~q\,
	datad => \reg_file[21][25]~q\,
	combout => \Mux6~13_combout\);

-- Location: FF_X51_Y30_N11
\reg_file[33][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][25]~q\);

-- Location: FF_X51_Y30_N5
\reg_file[49][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][25]~q\);

-- Location: FF_X51_Y34_N23
\reg_file[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][25]~q\);

-- Location: FF_X51_Y34_N21
\reg_file[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][25]~q\);

-- Location: LCCOMB_X51_Y34_N22
\Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~14_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[17][25]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[1][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[1][25]~q\,
	datad => \reg_file[17][25]~q\,
	combout => \Mux6~14_combout\);

-- Location: LCCOMB_X51_Y30_N4
\Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~15_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux6~14_combout\ & ((\reg_file[49][25]~q\))) # (!\Mux6~14_combout\ & (\reg_file[33][25]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[33][25]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[49][25]~q\,
	datad => \Mux6~14_combout\,
	combout => \Mux6~15_combout\);

-- Location: LCCOMB_X46_Y32_N0
\Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~16_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\Mux6~13_combout\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & ((\Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux6~13_combout\,
	datad => \Mux6~15_combout\,
	combout => \Mux6~16_combout\);

-- Location: LCCOMB_X46_Y32_N26
\Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~19_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux6~16_combout\ & ((\Mux6~18_combout\))) # (!\Mux6~16_combout\ & (\Mux6~11_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~11_combout\,
	datab => \Mux6~18_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux6~16_combout\,
	combout => \Mux6~19_combout\);

-- Location: FF_X45_Y36_N27
\reg_file[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][25]~q\);

-- Location: FF_X45_Y36_N5
\reg_file[60][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][25]~q\);

-- Location: LCCOMB_X44_Y35_N18
\reg_file[44][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[44][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[44][25]~feeder_combout\);

-- Location: FF_X44_Y35_N19
\reg_file[44][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[44][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][25]~q\);

-- Location: FF_X44_Y36_N17
\reg_file[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][25]~q\);

-- Location: LCCOMB_X44_Y36_N16
\Mux6~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~27_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[44][25]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[12][25]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[44][25]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][25]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux6~27_combout\);

-- Location: LCCOMB_X45_Y36_N4
\Mux6~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~28_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux6~27_combout\ & ((\reg_file[60][25]~q\))) # (!\Mux6~27_combout\ & (\reg_file[28][25]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux6~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[28][25]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[60][25]~q\,
	datad => \Mux6~27_combout\,
	combout => \Mux6~28_combout\);

-- Location: FF_X41_Y35_N23
\reg_file[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][25]~q\);

-- Location: LCCOMB_X45_Y35_N6
\reg_file[36][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[36][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[36][25]~feeder_combout\);

-- Location: FF_X45_Y35_N7
\reg_file[36][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[36][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][25]~q\);

-- Location: LCCOMB_X41_Y35_N22
\Mux6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~20_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[36][25]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[4][25]~q\,
	datad => \reg_file[36][25]~q\,
	combout => \Mux6~20_combout\);

-- Location: FF_X49_Y31_N25
\reg_file[52][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][25]~q\);

-- Location: LCCOMB_X50_Y35_N6
\reg_file[20][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[20][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[20][25]~feeder_combout\);

-- Location: FF_X50_Y35_N7
\reg_file[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[20][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][25]~q\);

-- Location: LCCOMB_X49_Y31_N24
\Mux6~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~21_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux6~20_combout\ & (\reg_file[52][25]~q\)) # (!\Mux6~20_combout\ & ((\reg_file[20][25]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux6~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux6~20_combout\,
	datac => \reg_file[52][25]~q\,
	datad => \reg_file[20][25]~q\,
	combout => \Mux6~21_combout\);

-- Location: FF_X45_Y34_N21
\reg_file[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][25]~q\);

-- Location: FF_X45_Y34_N19
\reg_file[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][25]~q\);

-- Location: LCCOMB_X45_Y34_N20
\Mux6~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~24_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[16][25]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[0][25]~q\,
	datad => \reg_file[16][25]~q\,
	combout => \Mux6~24_combout\);

-- Location: FF_X42_Y34_N23
\reg_file[48][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][25]~q\);

-- Location: FF_X42_Y34_N29
\reg_file[32][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][25]~q\);

-- Location: LCCOMB_X42_Y34_N22
\Mux6~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~25_combout\ = (\Mux6~24_combout\ & (((\reg_file[48][25]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux6~24_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[32][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~24_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[48][25]~q\,
	datad => \reg_file[32][25]~q\,
	combout => \Mux6~25_combout\);

-- Location: FF_X39_Y35_N5
\reg_file[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][25]~q\);

-- Location: FF_X40_Y34_N21
\reg_file[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][25]~q\);

-- Location: LCCOMB_X39_Y35_N4
\Mux6~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~22_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[24][25]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[8][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[8][25]~q\,
	datad => \reg_file[24][25]~q\,
	combout => \Mux6~22_combout\);

-- Location: FF_X39_Y35_N15
\reg_file[56][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[25]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][25]~q\);

-- Location: LCCOMB_X36_Y35_N20
\reg_file[40][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[40][25]~feeder_combout\ = \reg_write_data[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[25]~input_o\,
	combout => \reg_file[40][25]~feeder_combout\);

-- Location: FF_X36_Y35_N21
\reg_file[40][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[40][25]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][25]~q\);

-- Location: LCCOMB_X39_Y35_N14
\Mux6~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~23_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux6~22_combout\ & (\reg_file[56][25]~q\)) # (!\Mux6~22_combout\ & ((\reg_file[40][25]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux6~22_combout\,
	datac => \reg_file[56][25]~q\,
	datad => \reg_file[40][25]~q\,
	combout => \Mux6~23_combout\);

-- Location: LCCOMB_X39_Y35_N8
\Mux6~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~26_combout\ = (\reg_read_addr[3]~input_o\ & (((\Mux6~23_combout\) # (\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (\Mux6~25_combout\ & ((!\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux6~25_combout\,
	datac => \Mux6~23_combout\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux6~26_combout\);

-- Location: LCCOMB_X46_Y32_N28
\Mux6~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux6~26_combout\ & (\Mux6~28_combout\)) # (!\Mux6~26_combout\ & ((\Mux6~21_combout\))))) # (!\reg_read_addr[2]~input_o\ & (((\Mux6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux6~28_combout\,
	datac => \Mux6~21_combout\,
	datad => \Mux6~26_combout\,
	combout => \Mux6~29_combout\);

-- Location: LCCOMB_X46_Y32_N6
\Mux6~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~30_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux6~19_combout\) # ((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (((!\reg_read_addr[1]~input_o\ & \Mux6~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~19_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux6~29_combout\,
	combout => \Mux6~30_combout\);

-- Location: LCCOMB_X45_Y25_N24
\Mux6~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux6~41_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux6~30_combout\ & (\Mux6~40_combout\)) # (!\Mux6~30_combout\ & ((\Mux6~9_combout\))))) # (!\reg_read_addr[1]~input_o\ & (((\Mux6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~40_combout\,
	datab => \Mux6~9_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux6~30_combout\,
	combout => \Mux6~41_combout\);

-- Location: IOIBUF_X36_Y39_N22
\reg_write_data[26]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(26),
	o => \reg_write_data[26]~input_o\);

-- Location: LCCOMB_X44_Y34_N18
\reg_file[18][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[18][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[18][26]~feeder_combout\);

-- Location: FF_X44_Y34_N19
\reg_file[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[18][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][26]~q\);

-- Location: FF_X51_Y34_N17
\reg_file[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][26]~q\);

-- Location: FF_X45_Y34_N23
\reg_file[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][26]~q\);

-- Location: LCCOMB_X45_Y34_N22
\Mux5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~20_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\reg_file[17][26]~q\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_file[16][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[17][26]~q\,
	datac => \reg_file[16][26]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux5~20_combout\);

-- Location: FF_X49_Y36_N5
\reg_file[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][26]~q\);

-- Location: LCCOMB_X49_Y36_N4
\Mux5~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~21_combout\ = (\Mux5~20_combout\ & (((\reg_file[19][26]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux5~20_combout\ & (\reg_file[18][26]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[18][26]~q\,
	datab => \Mux5~20_combout\,
	datac => \reg_file[19][26]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux5~21_combout\);

-- Location: LCCOMB_X40_Y33_N6
\reg_file[50][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[50][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[50][26]~feeder_combout\);

-- Location: FF_X40_Y33_N7
\reg_file[50][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[50][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][26]~q\);

-- Location: FF_X36_Y33_N1
\reg_file[51][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][26]~q\);

-- Location: FF_X35_Y33_N15
\reg_file[48][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][26]~q\);

-- Location: FF_X35_Y33_N21
\reg_file[49][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][26]~q\);

-- Location: LCCOMB_X35_Y33_N14
\Mux5~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][26]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][26]~q\,
	datad => \reg_file[49][26]~q\,
	combout => \Mux5~27_combout\);

-- Location: LCCOMB_X36_Y33_N0
\Mux5~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~28_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux5~27_combout\ & ((\reg_file[51][26]~q\))) # (!\Mux5~27_combout\ & (\reg_file[50][26]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux5~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[50][26]~q\,
	datac => \reg_file[51][26]~q\,
	datad => \Mux5~27_combout\,
	combout => \Mux5~28_combout\);

-- Location: FF_X50_Y33_N15
\reg_file[32][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][26]~q\);

-- Location: FF_X50_Y33_N21
\reg_file[34][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][26]~q\);

-- Location: LCCOMB_X50_Y33_N14
\Mux5~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~22_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[34][26]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[32][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[32][26]~q\,
	datad => \reg_file[34][26]~q\,
	combout => \Mux5~22_combout\);

-- Location: FF_X47_Y33_N11
\reg_file[35][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][26]~q\);

-- Location: FF_X45_Y33_N9
\reg_file[33][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][26]~q\);

-- Location: LCCOMB_X47_Y33_N10
\Mux5~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~23_combout\ = (\Mux5~22_combout\ & (((\reg_file[35][26]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux5~22_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[33][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~22_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[35][26]~q\,
	datad => \reg_file[33][26]~q\,
	combout => \Mux5~23_combout\);

-- Location: LCCOMB_X44_Y34_N28
\reg_file[2][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[2][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[2][26]~feeder_combout\);

-- Location: FF_X44_Y34_N29
\reg_file[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[2][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][26]~q\);

-- Location: FF_X45_Y34_N9
\reg_file[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][26]~q\);

-- Location: LCCOMB_X45_Y34_N8
\Mux5~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~24_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[2][26]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[0][26]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[2][26]~q\,
	datac => \reg_file[0][26]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux5~24_combout\);

-- Location: FF_X47_Y34_N7
\reg_file[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][26]~q\);

-- Location: FF_X51_Y34_N11
\reg_file[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][26]~q\);

-- Location: LCCOMB_X47_Y34_N6
\Mux5~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux5~24_combout\ & (\reg_file[3][26]~q\)) # (!\Mux5~24_combout\ & ((\reg_file[1][26]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux5~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux5~24_combout\,
	datac => \reg_file[3][26]~q\,
	datad => \reg_file[1][26]~q\,
	combout => \Mux5~25_combout\);

-- Location: LCCOMB_X47_Y34_N16
\Mux5~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~26_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\Mux5~23_combout\)) # (!\reg_read_addr[5]~input_o\ & ((\Mux5~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~23_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux5~25_combout\,
	combout => \Mux5~26_combout\);

-- Location: LCCOMB_X47_Y34_N26
\Mux5~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~29_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux5~26_combout\ & ((\Mux5~28_combout\))) # (!\Mux5~26_combout\ & (\Mux5~21_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~21_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux5~28_combout\,
	datad => \Mux5~26_combout\,
	combout => \Mux5~29_combout\);

-- Location: FF_X44_Y33_N13
\reg_file[54][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][26]~q\);

-- Location: FF_X40_Y31_N1
\reg_file[55][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][26]~q\);

-- Location: FF_X49_Y29_N31
\reg_file[52][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][26]~q\);

-- Location: FF_X49_Y29_N5
\reg_file[53][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][26]~q\);

-- Location: LCCOMB_X49_Y29_N30
\Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~17_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[53][26]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[52][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][26]~q\,
	datad => \reg_file[53][26]~q\,
	combout => \Mux5~17_combout\);

-- Location: LCCOMB_X40_Y31_N0
\Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~18_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux5~17_combout\ & ((\reg_file[55][26]~q\))) # (!\Mux5~17_combout\ & (\reg_file[54][26]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[54][26]~q\,
	datac => \reg_file[55][26]~q\,
	datad => \Mux5~17_combout\,
	combout => \Mux5~18_combout\);

-- Location: FF_X45_Y35_N27
\reg_file[36][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][26]~q\);

-- Location: FF_X45_Y35_N17
\reg_file[38][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][26]~q\);

-- Location: LCCOMB_X45_Y35_N26
\Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~10_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[38][26]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[36][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[36][26]~q\,
	datad => \reg_file[38][26]~q\,
	combout => \Mux5~10_combout\);

-- Location: LCCOMB_X51_Y28_N2
\reg_file[37][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[37][26]~feeder_combout\);

-- Location: FF_X51_Y28_N3
\reg_file[37][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][26]~q\);

-- Location: FF_X51_Y33_N25
\reg_file[39][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][26]~q\);

-- Location: LCCOMB_X51_Y33_N24
\Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~11_combout\ = (\Mux5~10_combout\ & (((\reg_file[39][26]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux5~10_combout\ & (\reg_file[37][26]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~10_combout\,
	datab => \reg_file[37][26]~q\,
	datac => \reg_file[39][26]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux5~11_combout\);

-- Location: FF_X47_Y32_N31
\reg_file[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][26]~q\);

-- Location: LCCOMB_X40_Y35_N2
\reg_file[6][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[6][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[6][26]~feeder_combout\);

-- Location: FF_X40_Y35_N3
\reg_file[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[6][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][26]~q\);

-- Location: LCCOMB_X47_Y32_N30
\Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~14_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[6][26]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[4][26]~q\,
	datad => \reg_file[6][26]~q\,
	combout => \Mux5~14_combout\);

-- Location: FF_X50_Y32_N27
\reg_file[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][26]~q\);

-- Location: LCCOMB_X51_Y28_N4
\reg_file[5][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[5][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[5][26]~feeder_combout\);

-- Location: FF_X51_Y28_N5
\reg_file[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[5][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][26]~q\);

-- Location: LCCOMB_X50_Y32_N26
\Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~15_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux5~14_combout\ & (\reg_file[7][26]~q\)) # (!\Mux5~14_combout\ & ((\reg_file[5][26]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux5~14_combout\,
	datac => \reg_file[7][26]~q\,
	datad => \reg_file[5][26]~q\,
	combout => \Mux5~15_combout\);

-- Location: FF_X44_Y33_N3
\reg_file[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][26]~q\);

-- Location: FF_X47_Y34_N25
\reg_file[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][26]~q\);

-- Location: FF_X50_Y35_N3
\reg_file[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][26]~q\);

-- Location: FF_X50_Y35_N1
\reg_file[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][26]~q\);

-- Location: LCCOMB_X50_Y35_N2
\Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~12_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[21][26]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[20][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[20][26]~q\,
	datad => \reg_file[21][26]~q\,
	combout => \Mux5~12_combout\);

-- Location: LCCOMB_X47_Y34_N24
\Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~13_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux5~12_combout\ & ((\reg_file[23][26]~q\))) # (!\Mux5~12_combout\ & (\reg_file[22][26]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_file[22][26]~q\,
	datac => \reg_file[23][26]~q\,
	datad => \Mux5~12_combout\,
	combout => \Mux5~13_combout\);

-- Location: LCCOMB_X47_Y34_N2
\Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~16_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\) # (\Mux5~13_combout\)))) # (!\reg_read_addr[4]~input_o\ & (\Mux5~15_combout\ & (!\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~15_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux5~13_combout\,
	combout => \Mux5~16_combout\);

-- Location: LCCOMB_X47_Y34_N12
\Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~19_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux5~16_combout\ & (\Mux5~18_combout\)) # (!\Mux5~16_combout\ & ((\Mux5~11_combout\))))) # (!\reg_read_addr[5]~input_o\ & (((\Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~18_combout\,
	datab => \Mux5~11_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux5~16_combout\,
	combout => \Mux5~19_combout\);

-- Location: LCCOMB_X47_Y34_N4
\Mux5~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~30_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\Mux5~19_combout\))) # (!\reg_read_addr[2]~input_o\ & (\Mux5~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~29_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux5~19_combout\,
	combout => \Mux5~30_combout\);

-- Location: LCCOMB_X37_Y31_N14
\reg_file[41][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[41][26]~feeder_combout\);

-- Location: FF_X37_Y31_N15
\reg_file[41][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][26]~q\);

-- Location: FF_X36_Y33_N15
\reg_file[43][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][26]~q\);

-- Location: FF_X36_Y35_N31
\reg_file[42][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][26]~q\);

-- Location: FF_X36_Y35_N1
\reg_file[40][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][26]~q\);

-- Location: LCCOMB_X36_Y35_N0
\Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[42][26]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[40][26]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[42][26]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][26]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux5~2_combout\);

-- Location: LCCOMB_X36_Y33_N14
\Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux5~2_combout\ & ((\reg_file[43][26]~q\))) # (!\Mux5~2_combout\ & (\reg_file[41][26]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[41][26]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[43][26]~q\,
	datad => \Mux5~2_combout\,
	combout => \Mux5~3_combout\);

-- Location: FF_X41_Y31_N23
\reg_file[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][26]~q\);

-- Location: FF_X45_Y31_N5
\reg_file[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][26]~q\);

-- Location: FF_X52_Y28_N11
\reg_file[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][26]~q\);

-- Location: FF_X52_Y28_N1
\reg_file[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][26]~q\);

-- Location: LCCOMB_X52_Y28_N10
\Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[10][26]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[8][26]~q\,
	datad => \reg_file[10][26]~q\,
	combout => \Mux5~4_combout\);

-- Location: LCCOMB_X45_Y31_N4
\Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~5_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux5~4_combout\ & ((\reg_file[11][26]~q\))) # (!\Mux5~4_combout\ & (\reg_file[9][26]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_file[9][26]~q\,
	datac => \reg_file[11][26]~q\,
	datad => \Mux5~4_combout\,
	combout => \Mux5~5_combout\);

-- Location: LCCOMB_X44_Y36_N10
\Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~6_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux5~3_combout\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux5~5_combout\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~3_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux5~5_combout\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux5~6_combout\);

-- Location: FF_X38_Y34_N13
\reg_file[56][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][26]~q\);

-- Location: LCCOMB_X38_Y34_N10
\reg_file[57][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[57][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[57][26]~feeder_combout\);

-- Location: FF_X38_Y34_N11
\reg_file[57][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[57][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][26]~q\);

-- Location: LCCOMB_X38_Y34_N12
\Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~7_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[57][26]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[56][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[56][26]~q\,
	datad => \reg_file[57][26]~q\,
	combout => \Mux5~7_combout\);

-- Location: FF_X38_Y35_N21
\reg_file[59][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][26]~q\);

-- Location: LCCOMB_X38_Y35_N10
\reg_file[58][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[58][26]~feeder_combout\);

-- Location: FF_X38_Y35_N11
\reg_file[58][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][26]~q\);

-- Location: LCCOMB_X38_Y35_N20
\Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~8_combout\ = (\Mux5~7_combout\ & (((\reg_file[59][26]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux5~7_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[58][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~7_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[59][26]~q\,
	datad => \reg_file[58][26]~q\,
	combout => \Mux5~8_combout\);

-- Location: FF_X42_Y36_N15
\reg_file[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][26]~q\);

-- Location: FF_X42_Y36_N13
\reg_file[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][26]~q\);

-- Location: LCCOMB_X42_Y36_N14
\Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][26]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][26]~q\,
	datad => \reg_file[25][26]~q\,
	combout => \Mux5~0_combout\);

-- Location: FF_X49_Y36_N19
\reg_file[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][26]~q\);

-- Location: LCCOMB_X41_Y34_N6
\reg_file[26][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[26][26]~feeder_combout\);

-- Location: FF_X41_Y34_N7
\reg_file[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][26]~q\);

-- Location: LCCOMB_X49_Y36_N18
\Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\Mux5~0_combout\ & (((\reg_file[27][26]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux5~0_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[26][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~0_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[27][26]~q\,
	datad => \reg_file[26][26]~q\,
	combout => \Mux5~1_combout\);

-- Location: LCCOMB_X44_Y36_N28
\Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~9_combout\ = (\Mux5~6_combout\ & (((\Mux5~8_combout\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux5~6_combout\ & (\reg_read_addr[4]~input_o\ & ((\Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~6_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux5~8_combout\,
	datad => \Mux5~1_combout\,
	combout => \Mux5~9_combout\);

-- Location: FF_X46_Y30_N5
\reg_file[45][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][26]~q\);

-- Location: FF_X46_Y30_N15
\reg_file[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][26]~q\);

-- Location: LCCOMB_X46_Y30_N14
\Mux5~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~31_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[45][26]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[13][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[45][26]~q\,
	datac => \reg_file[13][26]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux5~31_combout\);

-- Location: FF_X43_Y30_N29
\reg_file[61][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][26]~q\);

-- Location: FF_X43_Y30_N3
\reg_file[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][26]~q\);

-- Location: LCCOMB_X43_Y30_N28
\Mux5~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~32_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux5~31_combout\ & (\reg_file[61][26]~q\)) # (!\Mux5~31_combout\ & ((\reg_file[29][26]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux5~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux5~31_combout\,
	datac => \reg_file[61][26]~q\,
	datad => \reg_file[29][26]~q\,
	combout => \Mux5~32_combout\);

-- Location: LCCOMB_X44_Y35_N12
\reg_file[44][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[44][26]~feeder_combout\ = \reg_write_data[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[26]~input_o\,
	combout => \reg_file[44][26]~feeder_combout\);

-- Location: FF_X44_Y35_N13
\reg_file[44][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[44][26]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][26]~q\);

-- Location: FF_X45_Y36_N23
\reg_file[60][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][26]~q\);

-- Location: FF_X44_Y36_N7
\reg_file[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][26]~q\);

-- Location: FF_X44_Y36_N25
\reg_file[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][26]~q\);

-- Location: LCCOMB_X44_Y36_N24
\Mux5~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~35_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[28][26]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[12][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[28][26]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][26]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux5~35_combout\);

-- Location: LCCOMB_X45_Y36_N22
\Mux5~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~36_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux5~35_combout\ & ((\reg_file[60][26]~q\))) # (!\Mux5~35_combout\ & (\reg_file[44][26]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux5~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[44][26]~q\,
	datac => \reg_file[60][26]~q\,
	datad => \Mux5~35_combout\,
	combout => \Mux5~36_combout\);

-- Location: FF_X41_Y30_N27
\reg_file[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][26]~q\);

-- Location: FF_X41_Y30_N17
\reg_file[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][26]~q\);

-- Location: LCCOMB_X41_Y30_N26
\Mux5~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~33_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[30][26]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[14][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][26]~q\,
	datad => \reg_file[30][26]~q\,
	combout => \Mux5~33_combout\);

-- Location: FF_X44_Y32_N7
\reg_file[62][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][26]~q\);

-- Location: FF_X44_Y32_N13
\reg_file[46][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][26]~q\);

-- Location: LCCOMB_X44_Y32_N6
\Mux5~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~34_combout\ = (\Mux5~33_combout\ & (((\reg_file[62][26]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux5~33_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[46][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~33_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[62][26]~q\,
	datad => \reg_file[46][26]~q\,
	combout => \Mux5~34_combout\);

-- Location: LCCOMB_X44_Y32_N24
\Mux5~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~37_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\) # (\Mux5~34_combout\)))) # (!\reg_read_addr[1]~input_o\ & (\Mux5~36_combout\ & (!\reg_read_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux5~36_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux5~34_combout\,
	combout => \Mux5~37_combout\);

-- Location: FF_X50_Y34_N7
\reg_file[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][26]~q\);

-- Location: FF_X47_Y35_N11
\reg_file[63][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][26]~q\);

-- Location: FF_X47_Y35_N25
\reg_file[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][26]~q\);

-- Location: FF_X46_Y33_N25
\reg_file[47][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[26]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][26]~q\);

-- Location: LCCOMB_X47_Y35_N24
\Mux5~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~38_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[47][26]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[15][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[15][26]~q\,
	datad => \reg_file[47][26]~q\,
	combout => \Mux5~38_combout\);

-- Location: LCCOMB_X47_Y35_N10
\Mux5~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~39_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux5~38_combout\ & ((\reg_file[63][26]~q\))) # (!\Mux5~38_combout\ & (\reg_file[31][26]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux5~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[31][26]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[63][26]~q\,
	datad => \Mux5~38_combout\,
	combout => \Mux5~39_combout\);

-- Location: LCCOMB_X47_Y35_N12
\Mux5~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~40_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux5~37_combout\ & ((\Mux5~39_combout\))) # (!\Mux5~37_combout\ & (\Mux5~32_combout\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux5~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux5~32_combout\,
	datac => \Mux5~37_combout\,
	datad => \Mux5~39_combout\,
	combout => \Mux5~40_combout\);

-- Location: LCCOMB_X47_Y35_N6
\Mux5~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux5~41_combout\ = (\Mux5~30_combout\ & (((\Mux5~40_combout\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux5~30_combout\ & (\reg_read_addr[3]~input_o\ & (\Mux5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~30_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux5~9_combout\,
	datad => \Mux5~40_combout\,
	combout => \Mux5~41_combout\);

-- Location: IOIBUF_X24_Y39_N8
\reg_write_data[27]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(27),
	o => \reg_write_data[27]~input_o\);

-- Location: FF_X45_Y35_N23
\reg_file[36][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][27]~q\);

-- Location: FF_X45_Y35_N13
\reg_file[38][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][27]~q\);

-- Location: LCCOMB_X45_Y35_N22
\Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~12_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[38][27]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[36][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[36][27]~q\,
	datad => \reg_file[38][27]~q\,
	combout => \Mux4~12_combout\);

-- Location: FF_X51_Y33_N19
\reg_file[39][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][27]~q\);

-- Location: FF_X51_Y28_N7
\reg_file[37][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][27]~q\);

-- Location: LCCOMB_X51_Y33_N18
\Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~13_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux4~12_combout\ & (\reg_file[39][27]~q\)) # (!\Mux4~12_combout\ & ((\reg_file[37][27]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux4~12_combout\,
	datac => \reg_file[39][27]~q\,
	datad => \reg_file[37][27]~q\,
	combout => \Mux4~13_combout\);

-- Location: FF_X50_Y33_N11
\reg_file[32][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][27]~q\);

-- Location: FF_X45_Y33_N27
\reg_file[33][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][27]~q\);

-- Location: LCCOMB_X50_Y33_N10
\Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~14_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[33][27]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[32][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[32][27]~q\,
	datad => \reg_file[33][27]~q\,
	combout => \Mux4~14_combout\);

-- Location: FF_X51_Y33_N21
\reg_file[35][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][27]~q\);

-- Location: FF_X50_Y33_N9
\reg_file[34][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][27]~q\);

-- Location: LCCOMB_X51_Y33_N20
\Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~15_combout\ = (\Mux4~14_combout\ & (((\reg_file[35][27]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux4~14_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[34][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~14_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[35][27]~q\,
	datad => \reg_file[34][27]~q\,
	combout => \Mux4~15_combout\);

-- Location: LCCOMB_X38_Y33_N0
\Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~16_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\Mux4~13_combout\)) # (!\reg_read_addr[2]~input_o\ & ((\Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux4~13_combout\,
	datad => \Mux4~15_combout\,
	combout => \Mux4~16_combout\);

-- Location: FF_X36_Y35_N13
\reg_file[40][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][27]~q\);

-- Location: LCCOMB_X36_Y31_N18
\reg_file[41][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[41][27]~feeder_combout\);

-- Location: FF_X36_Y31_N19
\reg_file[41][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][27]~q\);

-- Location: LCCOMB_X36_Y35_N12
\Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~10_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[41][27]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[40][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][27]~q\,
	datad => \reg_file[41][27]~q\,
	combout => \Mux4~10_combout\);

-- Location: FF_X36_Y33_N11
\reg_file[43][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][27]~q\);

-- Location: FF_X36_Y35_N19
\reg_file[42][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][27]~q\);

-- Location: LCCOMB_X36_Y33_N10
\Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux4~10_combout\ & (\reg_file[43][27]~q\)) # (!\Mux4~10_combout\ & ((\reg_file[42][27]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux4~10_combout\,
	datac => \reg_file[43][27]~q\,
	datad => \reg_file[42][27]~q\,
	combout => \Mux4~11_combout\);

-- Location: FF_X44_Y35_N31
\reg_file[44][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][27]~q\);

-- Location: FF_X42_Y32_N7
\reg_file[46][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][27]~q\);

-- Location: LCCOMB_X44_Y35_N30
\Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~17_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][27]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][27]~q\,
	datad => \reg_file[46][27]~q\,
	combout => \Mux4~17_combout\);

-- Location: FF_X38_Y27_N9
\reg_file[47][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][27]~q\);

-- Location: FF_X38_Y27_N7
\reg_file[45][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][27]~q\);

-- Location: LCCOMB_X38_Y27_N8
\Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~18_combout\ = (\Mux4~17_combout\ & (((\reg_file[47][27]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux4~17_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[45][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~17_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[47][27]~q\,
	datad => \reg_file[45][27]~q\,
	combout => \Mux4~18_combout\);

-- Location: LCCOMB_X38_Y33_N26
\Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~19_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux4~16_combout\ & ((\Mux4~18_combout\))) # (!\Mux4~16_combout\ & (\Mux4~11_combout\)))) # (!\reg_read_addr[3]~input_o\ & (\Mux4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux4~16_combout\,
	datac => \Mux4~11_combout\,
	datad => \Mux4~18_combout\,
	combout => \Mux4~19_combout\);

-- Location: FF_X45_Y34_N3
\reg_file[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][27]~q\);

-- Location: LCCOMB_X41_Y35_N10
\reg_file[4][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[4][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[4][27]~feeder_combout\);

-- Location: FF_X41_Y35_N11
\reg_file[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[4][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][27]~q\);

-- Location: LCCOMB_X45_Y34_N2
\Mux4~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~24_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[4][27]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[0][27]~q\,
	datad => \reg_file[4][27]~q\,
	combout => \Mux4~24_combout\);

-- Location: FF_X44_Y35_N1
\reg_file[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][27]~q\);

-- Location: LCCOMB_X39_Y35_N18
\reg_file[8][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[8][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[8][27]~feeder_combout\);

-- Location: FF_X39_Y35_N19
\reg_file[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[8][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][27]~q\);

-- Location: LCCOMB_X44_Y35_N0
\Mux4~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~25_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux4~24_combout\ & (\reg_file[12][27]~q\)) # (!\Mux4~24_combout\ & ((\reg_file[8][27]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux4~24_combout\,
	datac => \reg_file[12][27]~q\,
	datad => \reg_file[8][27]~q\,
	combout => \Mux4~25_combout\);

-- Location: FF_X51_Y28_N1
\reg_file[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][27]~q\);

-- Location: FF_X47_Y28_N13
\reg_file[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][27]~q\);

-- Location: FF_X51_Y31_N1
\reg_file[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][27]~q\);

-- Location: LCCOMB_X41_Y31_N24
\reg_file[9][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[9][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[9][27]~feeder_combout\);

-- Location: FF_X41_Y31_N25
\reg_file[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[9][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][27]~q\);

-- Location: LCCOMB_X51_Y31_N0
\Mux4~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[9][27]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[1][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[1][27]~q\,
	datad => \reg_file[9][27]~q\,
	combout => \Mux4~22_combout\);

-- Location: LCCOMB_X47_Y28_N12
\Mux4~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~23_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux4~22_combout\ & ((\reg_file[13][27]~q\))) # (!\Mux4~22_combout\ & (\reg_file[5][27]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[5][27]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[13][27]~q\,
	datad => \Mux4~22_combout\,
	combout => \Mux4~23_combout\);

-- Location: LCCOMB_X47_Y28_N30
\Mux4~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~26_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\Mux4~23_combout\))) # (!\reg_read_addr[0]~input_o\ & (\Mux4~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux4~25_combout\,
	datad => \Mux4~23_combout\,
	combout => \Mux4~26_combout\);

-- Location: FF_X44_Y34_N17
\reg_file[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][27]~q\);

-- Location: LCCOMB_X40_Y35_N28
\reg_file[6][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[6][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[6][27]~feeder_combout\);

-- Location: FF_X40_Y35_N29
\reg_file[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[6][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][27]~q\);

-- Location: LCCOMB_X44_Y34_N16
\Mux4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~20_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[6][27]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[2][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][27]~q\,
	datad => \reg_file[6][27]~q\,
	combout => \Mux4~20_combout\);

-- Location: FF_X42_Y32_N25
\reg_file[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][27]~q\);

-- Location: LCCOMB_X41_Y35_N8
\reg_file[10][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[10][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[10][27]~feeder_combout\);

-- Location: FF_X41_Y35_N9
\reg_file[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[10][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][27]~q\);

-- Location: LCCOMB_X42_Y32_N24
\Mux4~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~21_combout\ = (\Mux4~20_combout\ & (((\reg_file[14][27]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux4~20_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[10][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~20_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[14][27]~q\,
	datad => \reg_file[10][27]~q\,
	combout => \Mux4~21_combout\);

-- Location: LCCOMB_X50_Y32_N20
\reg_file[7][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[7][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[7][27]~feeder_combout\);

-- Location: FF_X50_Y32_N21
\reg_file[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[7][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][27]~q\);

-- Location: FF_X49_Y32_N1
\reg_file[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][27]~q\);

-- Location: FF_X50_Y32_N7
\reg_file[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][27]~q\);

-- Location: FF_X49_Y32_N23
\reg_file[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][27]~q\);

-- Location: LCCOMB_X50_Y32_N6
\Mux4~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~27_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[11][27]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[3][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][27]~q\,
	datad => \reg_file[11][27]~q\,
	combout => \Mux4~27_combout\);

-- Location: LCCOMB_X49_Y32_N0
\Mux4~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~28_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux4~27_combout\ & ((\reg_file[15][27]~q\))) # (!\Mux4~27_combout\ & (\reg_file[7][27]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[7][27]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[15][27]~q\,
	datad => \Mux4~27_combout\,
	combout => \Mux4~28_combout\);

-- Location: LCCOMB_X49_Y32_N2
\Mux4~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~29_combout\ = (\Mux4~26_combout\ & (((\Mux4~28_combout\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux4~26_combout\ & (\Mux4~21_combout\ & (\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~26_combout\,
	datab => \Mux4~21_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux4~28_combout\,
	combout => \Mux4~29_combout\);

-- Location: LCCOMB_X44_Y32_N26
\Mux4~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~30_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\Mux4~19_combout\)) # (!\reg_read_addr[5]~input_o\ & ((\Mux4~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~19_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux4~29_combout\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux4~30_combout\);

-- Location: LCCOMB_X45_Y26_N20
\reg_file[21][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[21][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[21][27]~feeder_combout\);

-- Location: FF_X45_Y26_N21
\reg_file[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[21][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][27]~q\);

-- Location: FF_X47_Y28_N7
\reg_file[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][27]~q\);

-- Location: FF_X51_Y31_N31
\reg_file[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][27]~q\);

-- Location: FF_X40_Y31_N3
\reg_file[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][27]~q\);

-- Location: LCCOMB_X51_Y31_N30
\Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][27]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][27]~q\,
	datad => \reg_file[25][27]~q\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X47_Y28_N6
\Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux4~0_combout\ & ((\reg_file[29][27]~q\))) # (!\Mux4~0_combout\ & (\reg_file[21][27]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[21][27]~q\,
	datac => \reg_file[29][27]~q\,
	datad => \Mux4~0_combout\,
	combout => \Mux4~1_combout\);

-- Location: FF_X38_Y26_N27
\reg_file[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][27]~q\);

-- Location: FF_X44_Y34_N7
\reg_file[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][27]~q\);

-- Location: LCCOMB_X44_Y33_N22
\reg_file[22][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[22][27]~feeder_combout\);

-- Location: FF_X44_Y33_N23
\reg_file[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][27]~q\);

-- Location: LCCOMB_X44_Y34_N6
\Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[22][27]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[18][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[18][27]~q\,
	datad => \reg_file[22][27]~q\,
	combout => \Mux4~2_combout\);

-- Location: FF_X38_Y26_N21
\reg_file[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][27]~q\);

-- Location: LCCOMB_X38_Y26_N20
\Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = (\Mux4~2_combout\ & (((\reg_file[30][27]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux4~2_combout\ & (\reg_file[26][27]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[26][27]~q\,
	datab => \Mux4~2_combout\,
	datac => \reg_file[30][27]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux4~3_combout\);

-- Location: LCCOMB_X36_Y31_N16
\reg_file[24][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[24][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[24][27]~feeder_combout\);

-- Location: FF_X36_Y31_N17
\reg_file[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[24][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][27]~q\);

-- Location: FF_X44_Y28_N25
\reg_file[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][27]~q\);

-- Location: FF_X46_Y24_N17
\reg_file[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][27]~q\);

-- Location: FF_X46_Y24_N3
\reg_file[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][27]~q\);

-- Location: LCCOMB_X46_Y24_N2
\Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[20][27]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[16][27]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[20][27]~q\,
	datac => \reg_file[16][27]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux4~4_combout\);

-- Location: LCCOMB_X44_Y28_N24
\Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~5_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux4~4_combout\ & ((\reg_file[28][27]~q\))) # (!\Mux4~4_combout\ & (\reg_file[24][27]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][27]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[28][27]~q\,
	datad => \Mux4~4_combout\,
	combout => \Mux4~5_combout\);

-- Location: LCCOMB_X47_Y28_N24
\Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~6_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\Mux4~3_combout\)) # (!\reg_read_addr[1]~input_o\ & ((\Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~3_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux4~5_combout\,
	combout => \Mux4~6_combout\);

-- Location: FF_X49_Y28_N9
\reg_file[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][27]~q\);

-- Location: FF_X49_Y28_N27
\reg_file[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][27]~q\);

-- Location: FF_X49_Y36_N31
\reg_file[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][27]~q\);

-- Location: FF_X49_Y36_N17
\reg_file[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][27]~q\);

-- Location: LCCOMB_X49_Y36_N16
\Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~7_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[27][27]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[19][27]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[27][27]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][27]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux4~7_combout\);

-- Location: LCCOMB_X49_Y28_N26
\Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~8_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux4~7_combout\ & ((\reg_file[31][27]~q\))) # (!\Mux4~7_combout\ & (\reg_file[23][27]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][27]~q\,
	datac => \reg_file[31][27]~q\,
	datad => \Mux4~7_combout\,
	combout => \Mux4~8_combout\);

-- Location: LCCOMB_X47_Y28_N10
\Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~9_combout\ = (\Mux4~6_combout\ & (((\Mux4~8_combout\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux4~6_combout\ & (\Mux4~1_combout\ & (\reg_read_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~1_combout\,
	datab => \Mux4~6_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux4~8_combout\,
	combout => \Mux4~9_combout\);

-- Location: LCCOMB_X41_Y31_N26
\reg_file[57][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[57][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[57][27]~feeder_combout\);

-- Location: FF_X41_Y31_N27
\reg_file[57][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[57][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][27]~q\);

-- Location: FF_X45_Y30_N27
\reg_file[61][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][27]~q\);

-- Location: FF_X45_Y33_N21
\reg_file[49][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][27]~q\);

-- Location: LCCOMB_X45_Y26_N6
\reg_file[53][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[53][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[53][27]~feeder_combout\);

-- Location: FF_X45_Y26_N7
\reg_file[53][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[53][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][27]~q\);

-- Location: LCCOMB_X45_Y33_N20
\Mux4~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~33_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[53][27]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[49][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[49][27]~q\,
	datad => \reg_file[53][27]~q\,
	combout => \Mux4~33_combout\);

-- Location: LCCOMB_X45_Y30_N26
\Mux4~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~34_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux4~33_combout\ & ((\reg_file[61][27]~q\))) # (!\Mux4~33_combout\ & (\reg_file[57][27]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux4~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[57][27]~q\,
	datac => \reg_file[61][27]~q\,
	datad => \Mux4~33_combout\,
	combout => \Mux4~34_combout\);

-- Location: FF_X43_Y35_N17
\reg_file[48][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][27]~q\);

-- Location: FF_X43_Y35_N7
\reg_file[56][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][27]~q\);

-- Location: LCCOMB_X43_Y35_N16
\Mux4~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[56][27]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[48][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[48][27]~q\,
	datad => \reg_file[56][27]~q\,
	combout => \Mux4~35_combout\);

-- Location: FF_X44_Y28_N19
\reg_file[60][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][27]~q\);

-- Location: FF_X49_Y29_N25
\reg_file[52][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][27]~q\);

-- Location: LCCOMB_X44_Y28_N18
\Mux4~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~36_combout\ = (\Mux4~35_combout\ & (((\reg_file[60][27]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux4~35_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[52][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~35_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][27]~q\,
	datad => \reg_file[52][27]~q\,
	combout => \Mux4~36_combout\);

-- Location: LCCOMB_X44_Y32_N30
\Mux4~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~37_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\Mux4~34_combout\)) # (!\reg_read_addr[0]~input_o\ & ((\Mux4~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux4~34_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux4~36_combout\,
	combout => \Mux4~37_combout\);

-- Location: FF_X41_Y28_N19
\reg_file[59][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][27]~q\);

-- Location: FF_X41_Y29_N23
\reg_file[63][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][27]~q\);

-- Location: FF_X39_Y33_N27
\reg_file[51][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][27]~q\);

-- Location: FF_X40_Y31_N29
\reg_file[55][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][27]~q\);

-- Location: LCCOMB_X39_Y33_N26
\Mux4~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~38_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[55][27]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[51][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][27]~q\,
	datad => \reg_file[55][27]~q\,
	combout => \Mux4~38_combout\);

-- Location: LCCOMB_X41_Y29_N22
\Mux4~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~39_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux4~38_combout\ & ((\reg_file[63][27]~q\))) # (!\Mux4~38_combout\ & (\reg_file[59][27]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[59][27]~q\,
	datac => \reg_file[63][27]~q\,
	datad => \Mux4~38_combout\,
	combout => \Mux4~39_combout\);

-- Location: LCCOMB_X44_Y33_N0
\reg_file[54][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][27]~feeder_combout\ = \reg_write_data[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[27]~input_o\,
	combout => \reg_file[54][27]~feeder_combout\);

-- Location: FF_X44_Y33_N1
\reg_file[54][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][27]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][27]~q\);

-- Location: FF_X44_Y32_N21
\reg_file[62][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][27]~q\);

-- Location: FF_X39_Y31_N27
\reg_file[50][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][27]~q\);

-- Location: FF_X37_Y35_N23
\reg_file[58][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[27]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][27]~q\);

-- Location: LCCOMB_X39_Y31_N26
\Mux4~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~31_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[58][27]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[50][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[50][27]~q\,
	datad => \reg_file[58][27]~q\,
	combout => \Mux4~31_combout\);

-- Location: LCCOMB_X44_Y32_N20
\Mux4~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~32_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux4~31_combout\ & ((\reg_file[62][27]~q\))) # (!\Mux4~31_combout\ & (\reg_file[54][27]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[54][27]~q\,
	datac => \reg_file[62][27]~q\,
	datad => \Mux4~31_combout\,
	combout => \Mux4~32_combout\);

-- Location: LCCOMB_X44_Y32_N0
\Mux4~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~40_combout\ = (\Mux4~37_combout\ & ((\Mux4~39_combout\) # ((!\reg_read_addr[1]~input_o\)))) # (!\Mux4~37_combout\ & (((\reg_read_addr[1]~input_o\ & \Mux4~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~37_combout\,
	datab => \Mux4~39_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux4~32_combout\,
	combout => \Mux4~40_combout\);

-- Location: LCCOMB_X44_Y32_N10
\Mux4~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux4~41_combout\ = (\Mux4~30_combout\ & (((\Mux4~40_combout\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux4~30_combout\ & (\reg_read_addr[4]~input_o\ & (\Mux4~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~30_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \Mux4~9_combout\,
	datad => \Mux4~40_combout\,
	combout => \Mux4~41_combout\);

-- Location: IOIBUF_X78_Y25_N8
\reg_write_data[28]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(28),
	o => \reg_write_data[28]~input_o\);

-- Location: FF_X40_Y30_N1
\reg_file[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][28]~q\);

-- Location: FF_X40_Y30_N27
\reg_file[62][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][28]~q\);

-- Location: FF_X42_Y32_N27
\reg_file[46][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][28]~q\);

-- Location: FF_X42_Y32_N5
\reg_file[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][28]~q\);

-- Location: LCCOMB_X42_Y32_N4
\Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~17_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[46][28]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[14][28]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[46][28]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][28]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux3~17_combout\);

-- Location: LCCOMB_X40_Y30_N26
\Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~18_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux3~17_combout\ & ((\reg_file[62][28]~q\))) # (!\Mux3~17_combout\ & (\reg_file[30][28]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[30][28]~q\,
	datac => \reg_file[62][28]~q\,
	datad => \Mux3~17_combout\,
	combout => \Mux3~18_combout\);

-- Location: FF_X36_Y35_N15
\reg_file[42][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][28]~q\);

-- Location: FF_X37_Y35_N17
\reg_file[58][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][28]~q\);

-- Location: FF_X41_Y35_N29
\reg_file[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][28]~q\);

-- Location: FF_X41_Y34_N19
\reg_file[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][28]~q\);

-- Location: LCCOMB_X41_Y35_N28
\Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~12_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[26][28]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[10][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[10][28]~q\,
	datad => \reg_file[26][28]~q\,
	combout => \Mux3~12_combout\);

-- Location: LCCOMB_X37_Y35_N16
\Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~13_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux3~12_combout\ & ((\reg_file[58][28]~q\))) # (!\Mux3~12_combout\ & (\reg_file[42][28]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[42][28]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[58][28]~q\,
	datad => \Mux3~12_combout\,
	combout => \Mux3~13_combout\);

-- Location: FF_X40_Y33_N17
\reg_file[34][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][28]~q\);

-- Location: FF_X40_Y33_N3
\reg_file[50][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][28]~q\);

-- Location: FF_X44_Y34_N27
\reg_file[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][28]~q\);

-- Location: FF_X44_Y34_N21
\reg_file[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][28]~q\);

-- Location: LCCOMB_X44_Y34_N20
\Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~14_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[18][28]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[2][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[18][28]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][28]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux3~14_combout\);

-- Location: LCCOMB_X40_Y33_N2
\Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~15_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux3~14_combout\ & ((\reg_file[50][28]~q\))) # (!\Mux3~14_combout\ & (\reg_file[34][28]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[34][28]~q\,
	datac => \reg_file[50][28]~q\,
	datad => \Mux3~14_combout\,
	combout => \Mux3~15_combout\);

-- Location: LCCOMB_X38_Y33_N4
\Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~16_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux3~13_combout\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((!\reg_read_addr[2]~input_o\ & \Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux3~13_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux3~15_combout\,
	combout => \Mux3~16_combout\);

-- Location: FF_X39_Y32_N25
\reg_file[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][28]~q\);

-- Location: FF_X39_Y32_N3
\reg_file[54][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][28]~q\);

-- Location: FF_X40_Y35_N31
\reg_file[38][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][28]~q\);

-- Location: FF_X40_Y35_N17
\reg_file[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][28]~q\);

-- Location: LCCOMB_X40_Y35_N16
\Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~10_combout\ = (\reg_read_addr[4]~input_o\ & (((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & (\reg_file[38][28]~q\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_file[6][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[38][28]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[6][28]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux3~10_combout\);

-- Location: LCCOMB_X39_Y32_N2
\Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~11_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux3~10_combout\ & ((\reg_file[54][28]~q\))) # (!\Mux3~10_combout\ & (\reg_file[22][28]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[22][28]~q\,
	datac => \reg_file[54][28]~q\,
	datad => \Mux3~10_combout\,
	combout => \Mux3~11_combout\);

-- Location: LCCOMB_X38_Y33_N22
\Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~19_combout\ = (\Mux3~16_combout\ & ((\Mux3~18_combout\) # ((!\reg_read_addr[2]~input_o\)))) # (!\Mux3~16_combout\ & (((\reg_read_addr[2]~input_o\ & \Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~18_combout\,
	datab => \Mux3~16_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux3~11_combout\,
	combout => \Mux3~19_combout\);

-- Location: FF_X41_Y35_N31
\reg_file[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][28]~q\);

-- Location: FF_X45_Y35_N1
\reg_file[36][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][28]~q\);

-- Location: LCCOMB_X41_Y35_N30
\Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~20_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[36][28]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[4][28]~q\,
	datad => \reg_file[36][28]~q\,
	combout => \Mux3~20_combout\);

-- Location: FF_X38_Y33_N11
\reg_file[52][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][28]~q\);

-- Location: FF_X38_Y33_N25
\reg_file[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][28]~q\);

-- Location: LCCOMB_X38_Y33_N10
\Mux3~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~21_combout\ = (\Mux3~20_combout\ & (((\reg_file[52][28]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux3~20_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[20][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~20_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[52][28]~q\,
	datad => \reg_file[20][28]~q\,
	combout => \Mux3~21_combout\);

-- Location: FF_X44_Y35_N27
\reg_file[44][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][28]~q\);

-- Location: FF_X44_Y36_N27
\reg_file[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][28]~q\);

-- Location: LCCOMB_X44_Y36_N26
\Mux3~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~27_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[44][28]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[12][28]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[44][28]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][28]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux3~27_combout\);

-- Location: FF_X45_Y36_N3
\reg_file[60][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][28]~q\);

-- Location: LCCOMB_X45_Y36_N0
\reg_file[28][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[28][28]~feeder_combout\ = \reg_write_data[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[28]~input_o\,
	combout => \reg_file[28][28]~feeder_combout\);

-- Location: FF_X45_Y36_N1
\reg_file[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[28][28]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][28]~q\);

-- Location: LCCOMB_X45_Y36_N2
\Mux3~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~28_combout\ = (\Mux3~27_combout\ & (((\reg_file[60][28]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux3~27_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[28][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~27_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[60][28]~q\,
	datad => \reg_file[28][28]~q\,
	combout => \Mux3~28_combout\);

-- Location: FF_X45_Y34_N7
\reg_file[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][28]~q\);

-- Location: FF_X45_Y34_N13
\reg_file[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][28]~q\);

-- Location: LCCOMB_X45_Y34_N6
\Mux3~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~24_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[16][28]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[0][28]~q\,
	datad => \reg_file[16][28]~q\,
	combout => \Mux3~24_combout\);

-- Location: FF_X42_Y34_N27
\reg_file[48][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][28]~q\);

-- Location: FF_X42_Y34_N17
\reg_file[32][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][28]~q\);

-- Location: LCCOMB_X42_Y34_N26
\Mux3~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~25_combout\ = (\Mux3~24_combout\ & (((\reg_file[48][28]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux3~24_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[32][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~24_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[48][28]~q\,
	datad => \reg_file[32][28]~q\,
	combout => \Mux3~25_combout\);

-- Location: FF_X36_Y35_N17
\reg_file[40][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][28]~q\);

-- Location: FF_X39_Y35_N23
\reg_file[56][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][28]~q\);

-- Location: LCCOMB_X36_Y31_N22
\reg_file[24][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[24][28]~feeder_combout\ = \reg_write_data[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[28]~input_o\,
	combout => \reg_file[24][28]~feeder_combout\);

-- Location: FF_X36_Y31_N23
\reg_file[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[24][28]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][28]~q\);

-- Location: FF_X39_Y35_N21
\reg_file[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][28]~q\);

-- Location: LCCOMB_X39_Y35_N20
\Mux3~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~22_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[24][28]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][28]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[8][28]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux3~22_combout\);

-- Location: LCCOMB_X39_Y35_N22
\Mux3~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~23_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux3~22_combout\ & ((\reg_file[56][28]~q\))) # (!\Mux3~22_combout\ & (\reg_file[40][28]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[40][28]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[56][28]~q\,
	datad => \Mux3~22_combout\,
	combout => \Mux3~23_combout\);

-- Location: LCCOMB_X38_Y33_N12
\Mux3~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~26_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\Mux3~23_combout\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\Mux3~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux3~25_combout\,
	datad => \Mux3~23_combout\,
	combout => \Mux3~26_combout\);

-- Location: LCCOMB_X38_Y33_N30
\Mux3~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~29_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux3~26_combout\ & ((\Mux3~28_combout\))) # (!\Mux3~26_combout\ & (\Mux3~21_combout\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~21_combout\,
	datab => \Mux3~28_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux3~26_combout\,
	combout => \Mux3~29_combout\);

-- Location: LCCOMB_X46_Y30_N28
\Mux3~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~30_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux3~19_combout\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((!\reg_read_addr[0]~input_o\ & \Mux3~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~19_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux3~29_combout\,
	combout => \Mux3~30_combout\);

-- Location: FF_X50_Y32_N11
\reg_file[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][28]~q\);

-- Location: FF_X50_Y32_N1
\reg_file[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][28]~q\);

-- Location: LCCOMB_X50_Y32_N10
\Mux3~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[7][28]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[3][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][28]~q\,
	datad => \reg_file[7][28]~q\,
	combout => \Mux3~35_combout\);

-- Location: FF_X49_Y32_N21
\reg_file[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][28]~q\);

-- Location: FF_X49_Y32_N31
\reg_file[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][28]~q\);

-- Location: LCCOMB_X49_Y32_N30
\Mux3~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~36_combout\ = (\Mux3~35_combout\ & (((\reg_file[15][28]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux3~35_combout\ & (\reg_file[11][28]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~35_combout\,
	datab => \reg_file[11][28]~q\,
	datac => \reg_file[15][28]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux3~36_combout\);

-- Location: FF_X47_Y30_N25
\reg_file[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][28]~q\);

-- Location: FF_X47_Y30_N19
\reg_file[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][28]~q\);

-- Location: FF_X49_Y36_N27
\reg_file[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][28]~q\);

-- Location: FF_X49_Y36_N21
\reg_file[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][28]~q\);

-- Location: LCCOMB_X49_Y36_N20
\Mux3~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~33_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[27][28]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[19][28]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[27][28]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][28]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux3~33_combout\);

-- Location: LCCOMB_X47_Y30_N18
\Mux3~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~34_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux3~33_combout\ & ((\reg_file[31][28]~q\))) # (!\Mux3~33_combout\ & (\reg_file[23][28]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux3~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[23][28]~q\,
	datac => \reg_file[31][28]~q\,
	datad => \Mux3~33_combout\,
	combout => \Mux3~34_combout\);

-- Location: LCCOMB_X46_Y30_N22
\Mux3~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~37_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux3~34_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux3~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~36_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux3~34_combout\,
	combout => \Mux3~37_combout\);

-- Location: FF_X46_Y33_N3
\reg_file[43][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][28]~q\);

-- Location: FF_X46_Y33_N13
\reg_file[47][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][28]~q\);

-- Location: FF_X49_Y33_N11
\reg_file[35][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][28]~q\);

-- Location: LCCOMB_X52_Y31_N4
\reg_file[39][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[39][28]~feeder_combout\ = \reg_write_data[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[28]~input_o\,
	combout => \reg_file[39][28]~feeder_combout\);

-- Location: FF_X52_Y31_N5
\reg_file[39][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[39][28]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][28]~q\);

-- Location: LCCOMB_X49_Y33_N10
\Mux3~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~31_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[39][28]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[35][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[35][28]~q\,
	datad => \reg_file[39][28]~q\,
	combout => \Mux3~31_combout\);

-- Location: LCCOMB_X46_Y33_N12
\Mux3~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~32_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux3~31_combout\ & ((\reg_file[47][28]~q\))) # (!\Mux3~31_combout\ & (\reg_file[43][28]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux3~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_file[43][28]~q\,
	datac => \reg_file[47][28]~q\,
	datad => \Mux3~31_combout\,
	combout => \Mux3~32_combout\);

-- Location: FF_X41_Y28_N13
\reg_file[59][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][28]~q\);

-- Location: FF_X41_Y28_N15
\reg_file[51][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][28]~q\);

-- Location: LCCOMB_X41_Y28_N14
\Mux3~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~38_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_file[59][28]~q\) # ((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & (((\reg_file[51][28]~q\ & !\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[59][28]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][28]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux3~38_combout\);

-- Location: FF_X43_Y27_N23
\reg_file[63][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][28]~q\);

-- Location: FF_X43_Y27_N21
\reg_file[55][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][28]~q\);

-- Location: LCCOMB_X43_Y27_N22
\Mux3~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~39_combout\ = (\Mux3~38_combout\ & (((\reg_file[63][28]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux3~38_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[55][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~38_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][28]~q\,
	datad => \reg_file[55][28]~q\,
	combout => \Mux3~39_combout\);

-- Location: LCCOMB_X46_Y30_N8
\Mux3~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~40_combout\ = (\Mux3~37_combout\ & (((\Mux3~39_combout\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux3~37_combout\ & (\reg_read_addr[5]~input_o\ & (\Mux3~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~37_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux3~32_combout\,
	datad => \Mux3~39_combout\,
	combout => \Mux3~40_combout\);

-- Location: LCCOMB_X36_Y31_N20
\reg_file[41][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[41][28]~feeder_combout\ = \reg_write_data[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[28]~input_o\,
	combout => \reg_file[41][28]~feeder_combout\);

-- Location: FF_X36_Y31_N21
\reg_file[41][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[41][28]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][28]~q\);

-- Location: FF_X41_Y31_N7
\reg_file[57][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][28]~q\);

-- Location: FF_X41_Y31_N29
\reg_file[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][28]~q\);

-- Location: FF_X41_Y34_N17
\reg_file[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][28]~q\);

-- Location: LCCOMB_X41_Y31_N28
\Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[25][28]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[9][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[9][28]~q\,
	datad => \reg_file[25][28]~q\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X41_Y31_N6
\Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux3~0_combout\ & ((\reg_file[57][28]~q\))) # (!\Mux3~0_combout\ & (\reg_file[41][28]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[41][28]~q\,
	datac => \reg_file[57][28]~q\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~1_combout\);

-- Location: FF_X45_Y30_N31
\reg_file[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][28]~q\);

-- Location: FF_X45_Y30_N9
\reg_file[61][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][28]~q\);

-- Location: FF_X46_Y30_N27
\reg_file[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][28]~q\);

-- Location: FF_X46_Y30_N1
\reg_file[45][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][28]~q\);

-- Location: LCCOMB_X46_Y30_N26
\Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~7_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][28]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][28]~q\,
	datad => \reg_file[45][28]~q\,
	combout => \Mux3~7_combout\);

-- Location: LCCOMB_X45_Y30_N8
\Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~8_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux3~7_combout\ & ((\reg_file[61][28]~q\))) # (!\Mux3~7_combout\ & (\reg_file[29][28]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[29][28]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[61][28]~q\,
	datad => \Mux3~7_combout\,
	combout => \Mux3~8_combout\);

-- Location: FF_X50_Y26_N15
\reg_file[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][28]~q\);

-- Location: FF_X50_Y26_N21
\reg_file[37][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][28]~q\);

-- Location: LCCOMB_X50_Y26_N14
\Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[37][28]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[5][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[5][28]~q\,
	datad => \reg_file[37][28]~q\,
	combout => \Mux3~2_combout\);

-- Location: FF_X46_Y25_N3
\reg_file[53][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][28]~q\);

-- Location: FF_X46_Y25_N25
\reg_file[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][28]~q\);

-- Location: LCCOMB_X46_Y25_N2
\Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = (\Mux3~2_combout\ & (((\reg_file[53][28]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux3~2_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[21][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~2_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[53][28]~q\,
	datad => \reg_file[21][28]~q\,
	combout => \Mux3~3_combout\);

-- Location: FF_X51_Y30_N23
\reg_file[33][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][28]~q\);

-- Location: FF_X51_Y34_N15
\reg_file[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][28]~q\);

-- Location: FF_X51_Y34_N29
\reg_file[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][28]~q\);

-- Location: LCCOMB_X51_Y34_N14
\Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[17][28]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[1][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[1][28]~q\,
	datad => \reg_file[17][28]~q\,
	combout => \Mux3~4_combout\);

-- Location: FF_X51_Y30_N17
\reg_file[49][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[28]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][28]~q\);

-- Location: LCCOMB_X51_Y30_N16
\Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = (\Mux3~4_combout\ & (((\reg_file[49][28]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux3~4_combout\ & (\reg_file[33][28]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[33][28]~q\,
	datab => \Mux3~4_combout\,
	datac => \reg_file[49][28]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux3~5_combout\);

-- Location: LCCOMB_X45_Y30_N28
\Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\Mux3~3_combout\)) # (!\reg_read_addr[2]~input_o\ & ((\Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux3~3_combout\,
	datad => \Mux3~5_combout\,
	combout => \Mux3~6_combout\);

-- Location: LCCOMB_X45_Y30_N10
\Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~9_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux3~6_combout\ & ((\Mux3~8_combout\))) # (!\Mux3~6_combout\ & (\Mux3~1_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux3~8_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux3~6_combout\,
	combout => \Mux3~9_combout\);

-- Location: LCCOMB_X46_Y30_N10
\Mux3~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux3~41_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux3~30_combout\ & (\Mux3~40_combout\)) # (!\Mux3~30_combout\ & ((\Mux3~9_combout\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux3~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux3~30_combout\,
	datac => \Mux3~40_combout\,
	datad => \Mux3~9_combout\,
	combout => \Mux3~41_combout\);

-- Location: IOIBUF_X49_Y54_N22
\reg_write_data[29]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(29),
	o => \reg_write_data[29]~input_o\);

-- Location: FF_X50_Y33_N31
\reg_file[32][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][29]~q\);

-- Location: FF_X50_Y33_N29
\reg_file[34][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][29]~q\);

-- Location: LCCOMB_X50_Y33_N30
\Mux2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~22_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[34][29]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[32][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[32][29]~q\,
	datad => \reg_file[34][29]~q\,
	combout => \Mux2~22_combout\);

-- Location: FF_X49_Y33_N31
\reg_file[35][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][29]~q\);

-- Location: FF_X49_Y33_N13
\reg_file[33][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][29]~q\);

-- Location: LCCOMB_X49_Y33_N30
\Mux2~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~23_combout\ = (\Mux2~22_combout\ & (((\reg_file[35][29]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux2~22_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[33][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~22_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[35][29]~q\,
	datad => \reg_file[33][29]~q\,
	combout => \Mux2~23_combout\);

-- Location: FF_X52_Y32_N23
\reg_file[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][29]~q\);

-- Location: FF_X52_Y32_N21
\reg_file[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][29]~q\);

-- Location: LCCOMB_X52_Y32_N22
\Mux2~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~24_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[2][29]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[0][29]~q\,
	datad => \reg_file[2][29]~q\,
	combout => \Mux2~24_combout\);

-- Location: FF_X52_Y33_N23
\reg_file[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][29]~q\);

-- Location: FF_X52_Y33_N29
\reg_file[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][29]~q\);

-- Location: LCCOMB_X52_Y33_N22
\Mux2~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~25_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux2~24_combout\ & (\reg_file[3][29]~q\)) # (!\Mux2~24_combout\ & ((\reg_file[1][29]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux2~24_combout\,
	datac => \reg_file[3][29]~q\,
	datad => \reg_file[1][29]~q\,
	combout => \Mux2~25_combout\);

-- Location: LCCOMB_X46_Y32_N4
\Mux2~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~26_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux2~23_combout\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((!\reg_read_addr[4]~input_o\ & \Mux2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~23_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux2~25_combout\,
	combout => \Mux2~26_combout\);

-- Location: FF_X35_Y33_N3
\reg_file[48][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][29]~q\);

-- Location: FF_X35_Y33_N17
\reg_file[49][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][29]~q\);

-- Location: LCCOMB_X35_Y33_N2
\Mux2~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~27_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[49][29]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[48][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[48][29]~q\,
	datad => \reg_file[49][29]~q\,
	combout => \Mux2~27_combout\);

-- Location: LCCOMB_X39_Y33_N20
\reg_file[50][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[50][29]~feeder_combout\ = \reg_write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[29]~input_o\,
	combout => \reg_file[50][29]~feeder_combout\);

-- Location: FF_X39_Y33_N21
\reg_file[50][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[50][29]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][29]~q\);

-- Location: FF_X39_Y33_N31
\reg_file[51][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][29]~q\);

-- Location: LCCOMB_X39_Y33_N30
\Mux2~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~28_combout\ = (\Mux2~27_combout\ & (((\reg_file[51][29]~q\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux2~27_combout\ & (\reg_file[50][29]~q\ & ((\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~27_combout\,
	datab => \reg_file[50][29]~q\,
	datac => \reg_file[51][29]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux2~28_combout\);

-- Location: FF_X50_Y27_N13
\reg_file[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][29]~q\);

-- Location: FF_X50_Y27_N31
\reg_file[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][29]~q\);

-- Location: FF_X49_Y27_N31
\reg_file[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][29]~q\);

-- Location: LCCOMB_X49_Y27_N28
\reg_file[17][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[17][29]~feeder_combout\ = \reg_write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[29]~input_o\,
	combout => \reg_file[17][29]~feeder_combout\);

-- Location: FF_X49_Y27_N29
\reg_file[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[17][29]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][29]~q\);

-- Location: LCCOMB_X49_Y27_N30
\Mux2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~20_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[17][29]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[16][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[16][29]~q\,
	datad => \reg_file[17][29]~q\,
	combout => \Mux2~20_combout\);

-- Location: LCCOMB_X50_Y27_N30
\Mux2~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~21_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux2~20_combout\ & ((\reg_file[19][29]~q\))) # (!\Mux2~20_combout\ & (\reg_file[18][29]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[18][29]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[19][29]~q\,
	datad => \Mux2~20_combout\,
	combout => \Mux2~21_combout\);

-- Location: LCCOMB_X46_Y32_N30
\Mux2~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~29_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux2~26_combout\ & (\Mux2~28_combout\)) # (!\Mux2~26_combout\ & ((\Mux2~21_combout\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux2~26_combout\,
	datac => \Mux2~28_combout\,
	datad => \Mux2~21_combout\,
	combout => \Mux2~29_combout\);

-- Location: FF_X42_Y36_N11
\reg_file[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][29]~q\);

-- Location: FF_X42_Y36_N9
\reg_file[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][29]~q\);

-- Location: LCCOMB_X42_Y36_N10
\Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~10_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[25][29]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[24][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[24][29]~q\,
	datad => \reg_file[25][29]~q\,
	combout => \Mux2~10_combout\);

-- Location: FF_X41_Y36_N23
\reg_file[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][29]~q\);

-- Location: LCCOMB_X41_Y36_N12
\reg_file[26][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][29]~feeder_combout\ = \reg_write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[29]~input_o\,
	combout => \reg_file[26][29]~feeder_combout\);

-- Location: FF_X41_Y36_N13
\reg_file[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][29]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][29]~q\);

-- Location: LCCOMB_X41_Y36_N22
\Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~11_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux2~10_combout\ & (\reg_file[27][29]~q\)) # (!\Mux2~10_combout\ & ((\reg_file[26][29]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux2~10_combout\,
	datac => \reg_file[27][29]~q\,
	datad => \reg_file[26][29]~q\,
	combout => \Mux2~11_combout\);

-- Location: FF_X38_Y34_N25
\reg_file[56][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][29]~q\);

-- Location: FF_X38_Y34_N23
\reg_file[57][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][29]~q\);

-- Location: LCCOMB_X38_Y34_N24
\Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~17_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[57][29]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[56][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[56][29]~q\,
	datad => \reg_file[57][29]~q\,
	combout => \Mux2~17_combout\);

-- Location: FF_X37_Y34_N13
\reg_file[59][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][29]~q\);

-- Location: LCCOMB_X37_Y34_N10
\reg_file[58][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[58][29]~feeder_combout\ = \reg_write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[29]~input_o\,
	combout => \reg_file[58][29]~feeder_combout\);

-- Location: FF_X37_Y34_N11
\reg_file[58][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[58][29]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][29]~q\);

-- Location: LCCOMB_X37_Y34_N12
\Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~18_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux2~17_combout\ & (\reg_file[59][29]~q\)) # (!\Mux2~17_combout\ & ((\reg_file[58][29]~q\))))) # (!\reg_read_addr[1]~input_o\ & (\Mux2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux2~17_combout\,
	datac => \reg_file[59][29]~q\,
	datad => \reg_file[58][29]~q\,
	combout => \Mux2~18_combout\);

-- Location: FF_X52_Y28_N31
\reg_file[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][29]~q\);

-- Location: FF_X52_Y28_N29
\reg_file[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][29]~q\);

-- Location: LCCOMB_X52_Y28_N30
\Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~14_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[10][29]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[8][29]~q\,
	datad => \reg_file[10][29]~q\,
	combout => \Mux2~14_combout\);

-- Location: FF_X51_Y32_N29
\reg_file[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][29]~q\);

-- Location: FF_X51_Y32_N15
\reg_file[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][29]~q\);

-- Location: LCCOMB_X51_Y32_N14
\Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~15_combout\ = (\Mux2~14_combout\ & (((\reg_file[11][29]~q\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux2~14_combout\ & (\reg_file[9][29]~q\ & ((\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~14_combout\,
	datab => \reg_file[9][29]~q\,
	datac => \reg_file[11][29]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux2~15_combout\);

-- Location: FF_X36_Y35_N27
\reg_file[42][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][29]~q\);

-- Location: FF_X36_Y35_N5
\reg_file[40][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][29]~q\);

-- Location: LCCOMB_X36_Y35_N4
\Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~12_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_file[42][29]~q\) # ((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & (((\reg_file[40][29]~q\ & !\reg_read_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[42][29]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][29]~q\,
	datad => \reg_read_addr[0]~input_o\,
	combout => \Mux2~12_combout\);

-- Location: FF_X38_Y32_N23
\reg_file[43][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][29]~q\);

-- Location: FF_X38_Y32_N13
\reg_file[41][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][29]~q\);

-- Location: LCCOMB_X38_Y32_N22
\Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~13_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux2~12_combout\ & (\reg_file[43][29]~q\)) # (!\Mux2~12_combout\ & ((\reg_file[41][29]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux2~12_combout\,
	datac => \reg_file[43][29]~q\,
	datad => \reg_file[41][29]~q\,
	combout => \Mux2~13_combout\);

-- Location: LCCOMB_X46_Y32_N16
\Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~16_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\Mux2~13_combout\))) # (!\reg_read_addr[5]~input_o\ & (\Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux2~15_combout\,
	datad => \Mux2~13_combout\,
	combout => \Mux2~16_combout\);

-- Location: LCCOMB_X46_Y32_N2
\Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~19_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux2~16_combout\ & ((\Mux2~18_combout\))) # (!\Mux2~16_combout\ & (\Mux2~11_combout\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~11_combout\,
	datab => \Mux2~18_combout\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux2~16_combout\,
	combout => \Mux2~19_combout\);

-- Location: LCCOMB_X46_Y32_N8
\Mux2~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~30_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\Mux2~19_combout\))) # (!\reg_read_addr[3]~input_o\ & (\Mux2~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \Mux2~29_combout\,
	datad => \Mux2~19_combout\,
	combout => \Mux2~30_combout\);

-- Location: FF_X51_Y29_N15
\reg_file[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][29]~q\);

-- Location: FF_X51_Y29_N29
\reg_file[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][29]~q\);

-- Location: LCCOMB_X51_Y29_N14
\Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[6][29]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[4][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[4][29]~q\,
	datad => \reg_file[6][29]~q\,
	combout => \Mux2~4_combout\);

-- Location: FF_X50_Y29_N15
\reg_file[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][29]~q\);

-- Location: FF_X50_Y29_N29
\reg_file[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][29]~q\);

-- Location: LCCOMB_X50_Y29_N14
\Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux2~4_combout\ & (\reg_file[7][29]~q\)) # (!\Mux2~4_combout\ & ((\reg_file[5][29]~q\))))) # (!\reg_read_addr[0]~input_o\ & (\Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \Mux2~4_combout\,
	datac => \reg_file[7][29]~q\,
	datad => \reg_file[5][29]~q\,
	combout => \Mux2~5_combout\);

-- Location: FF_X50_Y35_N31
\reg_file[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][29]~q\);

-- Location: FF_X50_Y35_N29
\reg_file[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][29]~q\);

-- Location: LCCOMB_X50_Y35_N30
\Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[21][29]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[20][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[20][29]~q\,
	datad => \reg_file[21][29]~q\,
	combout => \Mux2~2_combout\);

-- Location: FF_X49_Y35_N19
\reg_file[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][29]~q\);

-- Location: FF_X49_Y35_N17
\reg_file[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][29]~q\);

-- Location: LCCOMB_X49_Y35_N18
\Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = (\Mux2~2_combout\ & (((\reg_file[23][29]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux2~2_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[22][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~2_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[23][29]~q\,
	datad => \reg_file[22][29]~q\,
	combout => \Mux2~3_combout\);

-- Location: LCCOMB_X46_Y32_N12
\Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux2~3_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~5_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_read_addr[4]~input_o\,
	datad => \Mux2~3_combout\,
	combout => \Mux2~6_combout\);

-- Location: LCCOMB_X45_Y29_N26
\reg_file[54][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][29]~feeder_combout\ = \reg_write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[29]~input_o\,
	combout => \reg_file[54][29]~feeder_combout\);

-- Location: FF_X45_Y29_N27
\reg_file[54][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][29]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][29]~q\);

-- Location: FF_X45_Y29_N21
\reg_file[55][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][29]~q\);

-- Location: FF_X49_Y29_N27
\reg_file[53][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][29]~q\);

-- Location: FF_X49_Y29_N21
\reg_file[52][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][29]~q\);

-- Location: LCCOMB_X49_Y29_N20
\Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~7_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_file[53][29]~q\) # ((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & (((\reg_file[52][29]~q\ & !\reg_read_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[53][29]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[52][29]~q\,
	datad => \reg_read_addr[1]~input_o\,
	combout => \Mux2~7_combout\);

-- Location: LCCOMB_X45_Y29_N20
\Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~8_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux2~7_combout\ & ((\reg_file[55][29]~q\))) # (!\Mux2~7_combout\ & (\reg_file[54][29]~q\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[54][29]~q\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[55][29]~q\,
	datad => \Mux2~7_combout\,
	combout => \Mux2~8_combout\);

-- Location: FF_X45_Y35_N21
\reg_file[36][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][29]~q\);

-- Location: FF_X45_Y35_N11
\reg_file[38][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][29]~q\);

-- Location: LCCOMB_X45_Y35_N20
\Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\) # ((\reg_file[38][29]~q\)))) # (!\reg_read_addr[1]~input_o\ & (!\reg_read_addr[0]~input_o\ & (\reg_file[36][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[36][29]~q\,
	datad => \reg_file[38][29]~q\,
	combout => \Mux2~0_combout\);

-- Location: FF_X46_Y32_N11
\reg_file[39][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][29]~q\);

-- Location: LCCOMB_X46_Y32_N24
\reg_file[37][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][29]~feeder_combout\ = \reg_write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[29]~input_o\,
	combout => \reg_file[37][29]~feeder_combout\);

-- Location: FF_X46_Y32_N25
\reg_file[37][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][29]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][29]~q\);

-- Location: LCCOMB_X46_Y32_N10
\Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\Mux2~0_combout\ & (((\reg_file[39][29]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux2~0_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~0_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][29]~q\,
	datad => \reg_file[37][29]~q\,
	combout => \Mux2~1_combout\);

-- Location: LCCOMB_X46_Y32_N14
\Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~9_combout\ = (\Mux2~6_combout\ & (((\Mux2~8_combout\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux2~6_combout\ & (\reg_read_addr[5]~input_o\ & ((\Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~6_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux2~8_combout\,
	datad => \Mux2~1_combout\,
	combout => \Mux2~9_combout\);

-- Location: FF_X45_Y30_N13
\reg_file[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][29]~q\);

-- Location: FF_X45_Y30_N23
\reg_file[61][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][29]~q\);

-- Location: FF_X46_Y30_N7
\reg_file[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][29]~q\);

-- Location: FF_X46_Y30_N21
\reg_file[45][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][29]~q\);

-- Location: LCCOMB_X46_Y30_N6
\Mux2~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~31_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][29]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][29]~q\,
	datad => \reg_file[45][29]~q\,
	combout => \Mux2~31_combout\);

-- Location: LCCOMB_X45_Y30_N22
\Mux2~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~32_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux2~31_combout\ & ((\reg_file[61][29]~q\))) # (!\Mux2~31_combout\ & (\reg_file[29][29]~q\)))) # (!\reg_read_addr[4]~input_o\ & (((\Mux2~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[29][29]~q\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[61][29]~q\,
	datad => \Mux2~31_combout\,
	combout => \Mux2~32_combout\);

-- Location: FF_X43_Y32_N21
\reg_file[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][29]~q\);

-- Location: LCCOMB_X43_Y32_N10
\reg_file[30][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[30][29]~feeder_combout\ = \reg_write_data[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[29]~input_o\,
	combout => \reg_file[30][29]~feeder_combout\);

-- Location: FF_X43_Y32_N11
\reg_file[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[30][29]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][29]~q\);

-- Location: LCCOMB_X43_Y32_N20
\Mux2~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~33_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[30][29]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[14][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[14][29]~q\,
	datad => \reg_file[30][29]~q\,
	combout => \Mux2~33_combout\);

-- Location: FF_X44_Y32_N29
\reg_file[46][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][29]~q\);

-- Location: FF_X44_Y32_N23
\reg_file[62][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][29]~q\);

-- Location: LCCOMB_X44_Y32_N22
\Mux2~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~34_combout\ = (\Mux2~33_combout\ & (((\reg_file[62][29]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux2~33_combout\ & (\reg_file[46][29]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~33_combout\,
	datab => \reg_file[46][29]~q\,
	datac => \reg_file[62][29]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux2~34_combout\);

-- Location: FF_X47_Y36_N5
\reg_file[44][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][29]~q\);

-- Location: FF_X47_Y36_N23
\reg_file[60][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][29]~q\);

-- Location: FF_X44_Y36_N5
\reg_file[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][29]~q\);

-- Location: FF_X44_Y36_N31
\reg_file[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][29]~q\);

-- Location: LCCOMB_X44_Y36_N30
\Mux2~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~35_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[28][29]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[12][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[28][29]~q\,
	datac => \reg_file[12][29]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux2~35_combout\);

-- Location: LCCOMB_X47_Y36_N22
\Mux2~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~36_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux2~35_combout\ & ((\reg_file[60][29]~q\))) # (!\Mux2~35_combout\ & (\reg_file[44][29]~q\)))) # (!\reg_read_addr[5]~input_o\ & (((\Mux2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_file[44][29]~q\,
	datac => \reg_file[60][29]~q\,
	datad => \Mux2~35_combout\,
	combout => \Mux2~36_combout\);

-- Location: LCCOMB_X46_Y32_N18
\Mux2~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~37_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & (\Mux2~34_combout\)) # (!\reg_read_addr[1]~input_o\ & ((\Mux2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~34_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux2~36_combout\,
	combout => \Mux2~37_combout\);

-- Location: FF_X46_Y31_N29
\reg_file[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][29]~q\);

-- Location: FF_X45_Y32_N31
\reg_file[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][29]~q\);

-- Location: FF_X45_Y32_N13
\reg_file[47][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][29]~q\);

-- Location: LCCOMB_X45_Y32_N30
\Mux2~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~38_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[47][29]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[15][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[15][29]~q\,
	datad => \reg_file[47][29]~q\,
	combout => \Mux2~38_combout\);

-- Location: FF_X46_Y31_N23
\reg_file[63][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[29]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][29]~q\);

-- Location: LCCOMB_X46_Y31_N22
\Mux2~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~39_combout\ = (\Mux2~38_combout\ & (((\reg_file[63][29]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux2~38_combout\ & (\reg_file[31][29]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[31][29]~q\,
	datab => \Mux2~38_combout\,
	datac => \reg_file[63][29]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux2~39_combout\);

-- Location: LCCOMB_X46_Y32_N20
\Mux2~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~40_combout\ = (\Mux2~37_combout\ & (((\Mux2~39_combout\) # (!\reg_read_addr[0]~input_o\)))) # (!\Mux2~37_combout\ & (\Mux2~32_combout\ & (\reg_read_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~32_combout\,
	datab => \Mux2~37_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux2~39_combout\,
	combout => \Mux2~40_combout\);

-- Location: LCCOMB_X46_Y32_N22
\Mux2~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux2~41_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux2~30_combout\ & ((\Mux2~40_combout\))) # (!\Mux2~30_combout\ & (\Mux2~9_combout\)))) # (!\reg_read_addr[2]~input_o\ & (\Mux2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux2~30_combout\,
	datac => \Mux2~9_combout\,
	datad => \Mux2~40_combout\,
	combout => \Mux2~41_combout\);

-- Location: IOIBUF_X26_Y39_N29
\reg_write_data[30]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(30),
	o => \reg_write_data[30]~input_o\);

-- Location: FF_X37_Y32_N23
\reg_file[40][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][30]~q\);

-- Location: FF_X37_Y32_N29
\reg_file[41][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][30]~q\);

-- Location: LCCOMB_X37_Y32_N22
\Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\) # ((\reg_file[41][30]~q\)))) # (!\reg_read_addr[0]~input_o\ & (!\reg_read_addr[1]~input_o\ & (\reg_file[40][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[40][30]~q\,
	datad => \reg_file[41][30]~q\,
	combout => \Mux1~0_combout\);

-- Location: FF_X37_Y28_N31
\reg_file[43][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][30]~q\);

-- Location: FF_X37_Y28_N5
\reg_file[42][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][30]~q\);

-- Location: LCCOMB_X37_Y28_N30
\Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\Mux1~0_combout\ & (((\reg_file[43][30]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux1~0_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[42][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~0_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[43][30]~q\,
	datad => \reg_file[42][30]~q\,
	combout => \Mux1~1_combout\);

-- Location: LCCOMB_X38_Y27_N26
\reg_file[45][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[45][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[45][30]~feeder_combout\);

-- Location: FF_X38_Y27_N27
\reg_file[45][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[45][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][30]~q\);

-- Location: FF_X38_Y27_N29
\reg_file[47][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][30]~q\);

-- Location: FF_X37_Y27_N15
\reg_file[44][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][30]~q\);

-- Location: FF_X37_Y27_N29
\reg_file[46][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][30]~q\);

-- Location: LCCOMB_X37_Y27_N14
\Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[46][30]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[44][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[44][30]~q\,
	datad => \reg_file[46][30]~q\,
	combout => \Mux1~7_combout\);

-- Location: LCCOMB_X38_Y27_N28
\Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~8_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux1~7_combout\ & ((\reg_file[47][30]~q\))) # (!\Mux1~7_combout\ & (\reg_file[45][30]~q\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[45][30]~q\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[47][30]~q\,
	datad => \Mux1~7_combout\,
	combout => \Mux1~8_combout\);

-- Location: FF_X47_Y26_N7
\reg_file[32][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][30]~q\);

-- Location: FF_X47_Y26_N13
\reg_file[33][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][30]~q\);

-- Location: LCCOMB_X47_Y26_N6
\Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = (\reg_read_addr[1]~input_o\ & (\reg_read_addr[0]~input_o\)) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & ((\reg_file[33][30]~q\))) # (!\reg_read_addr[0]~input_o\ & (\reg_file[32][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[32][30]~q\,
	datad => \reg_file[33][30]~q\,
	combout => \Mux1~4_combout\);

-- Location: FF_X46_Y26_N23
\reg_file[35][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][30]~q\);

-- Location: FF_X46_Y26_N21
\reg_file[34][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][30]~q\);

-- Location: LCCOMB_X46_Y26_N22
\Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = (\Mux1~4_combout\ & (((\reg_file[35][30]~q\)) # (!\reg_read_addr[1]~input_o\))) # (!\Mux1~4_combout\ & (\reg_read_addr[1]~input_o\ & ((\reg_file[34][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~4_combout\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[35][30]~q\,
	datad => \reg_file[34][30]~q\,
	combout => \Mux1~5_combout\);

-- Location: FF_X52_Y29_N7
\reg_file[36][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][30]~q\);

-- Location: LCCOMB_X52_Y29_N28
\reg_file[38][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[38][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[38][30]~feeder_combout\);

-- Location: FF_X52_Y29_N29
\reg_file[38][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[38][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][30]~q\);

-- Location: LCCOMB_X52_Y29_N6
\Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = (\reg_read_addr[0]~input_o\ & (\reg_read_addr[1]~input_o\)) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\reg_file[38][30]~q\))) # (!\reg_read_addr[1]~input_o\ & (\reg_file[36][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[0]~input_o\,
	datab => \reg_read_addr[1]~input_o\,
	datac => \reg_file[36][30]~q\,
	datad => \reg_file[38][30]~q\,
	combout => \Mux1~2_combout\);

-- Location: FF_X52_Y27_N7
\reg_file[39][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][30]~q\);

-- Location: LCCOMB_X52_Y27_N28
\reg_file[37][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[37][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[37][30]~feeder_combout\);

-- Location: FF_X52_Y27_N29
\reg_file[37][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[37][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][30]~q\);

-- Location: LCCOMB_X52_Y27_N6
\Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = (\Mux1~2_combout\ & (((\reg_file[39][30]~q\)) # (!\reg_read_addr[0]~input_o\))) # (!\Mux1~2_combout\ & (\reg_read_addr[0]~input_o\ & ((\reg_file[37][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~2_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_file[39][30]~q\,
	datad => \reg_file[37][30]~q\,
	combout => \Mux1~3_combout\);

-- Location: LCCOMB_X40_Y27_N24
\Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\Mux1~3_combout\))) # (!\reg_read_addr[2]~input_o\ & (\Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux1~5_combout\,
	datad => \Mux1~3_combout\,
	combout => \Mux1~6_combout\);

-- Location: LCCOMB_X40_Y27_N10
\Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~9_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux1~6_combout\ & ((\Mux1~8_combout\))) # (!\Mux1~6_combout\ & (\Mux1~1_combout\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux1~1_combout\,
	datac => \Mux1~8_combout\,
	datad => \Mux1~6_combout\,
	combout => \Mux1~9_combout\);

-- Location: FF_X37_Y29_N23
\reg_file[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][30]~q\);

-- Location: FF_X37_Y29_N13
\reg_file[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][30]~q\);

-- Location: LCCOMB_X37_Y29_N22
\Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~10_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[25][30]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[17][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[17][30]~q\,
	datad => \reg_file[25][30]~q\,
	combout => \Mux1~10_combout\);

-- Location: FF_X43_Y29_N7
\reg_file[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][30]~q\);

-- Location: FF_X43_Y29_N29
\reg_file[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][30]~q\);

-- Location: LCCOMB_X43_Y29_N6
\Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~11_combout\ = (\Mux1~10_combout\ & (((\reg_file[29][30]~q\)) # (!\reg_read_addr[2]~input_o\))) # (!\Mux1~10_combout\ & (\reg_read_addr[2]~input_o\ & ((\reg_file[21][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~10_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[29][30]~q\,
	datad => \reg_file[21][30]~q\,
	combout => \Mux1~11_combout\);

-- Location: FF_X49_Y26_N31
\reg_file[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][30]~q\);

-- Location: FF_X49_Y26_N29
\reg_file[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][30]~q\);

-- Location: LCCOMB_X49_Y26_N30
\Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~17_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[27][30]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[19][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[19][30]~q\,
	datad => \reg_file[27][30]~q\,
	combout => \Mux1~17_combout\);

-- Location: FF_X49_Y28_N15
\reg_file[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][30]~q\);

-- Location: FF_X49_Y28_N29
\reg_file[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][30]~q\);

-- Location: LCCOMB_X49_Y28_N14
\Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~18_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux1~17_combout\ & (\reg_file[31][30]~q\)) # (!\Mux1~17_combout\ & ((\reg_file[23][30]~q\))))) # (!\reg_read_addr[2]~input_o\ & (\Mux1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \Mux1~17_combout\,
	datac => \reg_file[31][30]~q\,
	datad => \reg_file[23][30]~q\,
	combout => \Mux1~18_combout\);

-- Location: FF_X45_Y24_N27
\reg_file[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][30]~q\);

-- Location: FF_X45_Y24_N21
\reg_file[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][30]~q\);

-- Location: LCCOMB_X46_Y24_N28
\reg_file[20][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[20][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[20][30]~feeder_combout\);

-- Location: FF_X46_Y24_N29
\reg_file[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[20][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][30]~q\);

-- Location: FF_X46_Y24_N7
\reg_file[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][30]~q\);

-- Location: LCCOMB_X46_Y24_N6
\Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~14_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[20][30]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[16][30]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[20][30]~q\,
	datac => \reg_file[16][30]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux1~14_combout\);

-- Location: LCCOMB_X45_Y24_N20
\Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~15_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux1~14_combout\ & ((\reg_file[28][30]~q\))) # (!\Mux1~14_combout\ & (\reg_file[24][30]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][30]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[28][30]~q\,
	datad => \Mux1~14_combout\,
	combout => \Mux1~15_combout\);

-- Location: FF_X37_Y26_N31
\reg_file[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][30]~q\);

-- Location: LCCOMB_X37_Y26_N12
\reg_file[22][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[22][30]~feeder_combout\);

-- Location: FF_X37_Y26_N13
\reg_file[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][30]~q\);

-- Location: LCCOMB_X37_Y26_N30
\Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~12_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[22][30]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[18][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[18][30]~q\,
	datad => \reg_file[22][30]~q\,
	combout => \Mux1~12_combout\);

-- Location: FF_X38_Y26_N23
\reg_file[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][30]~q\);

-- Location: LCCOMB_X41_Y34_N12
\reg_file[26][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[26][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[26][30]~feeder_combout\);

-- Location: FF_X41_Y34_N13
\reg_file[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[26][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][30]~q\);

-- Location: LCCOMB_X38_Y26_N22
\Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~13_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux1~12_combout\ & (\reg_file[30][30]~q\)) # (!\Mux1~12_combout\ & ((\reg_file[26][30]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux1~12_combout\,
	datac => \reg_file[30][30]~q\,
	datad => \reg_file[26][30]~q\,
	combout => \Mux1~13_combout\);

-- Location: LCCOMB_X43_Y26_N28
\Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~16_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\)))) # (!\reg_read_addr[0]~input_o\ & ((\reg_read_addr[1]~input_o\ & ((\Mux1~13_combout\))) # (!\reg_read_addr[1]~input_o\ & (\Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~15_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux1~13_combout\,
	combout => \Mux1~16_combout\);

-- Location: LCCOMB_X43_Y26_N22
\Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~19_combout\ = (\reg_read_addr[0]~input_o\ & ((\Mux1~16_combout\ & ((\Mux1~18_combout\))) # (!\Mux1~16_combout\ & (\Mux1~11_combout\)))) # (!\reg_read_addr[0]~input_o\ & (((\Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~11_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \Mux1~18_combout\,
	datad => \Mux1~16_combout\,
	combout => \Mux1~19_combout\);

-- Location: FF_X39_Y26_N15
\reg_file[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][30]~q\);

-- Location: FF_X39_Y26_N29
\reg_file[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][30]~q\);

-- Location: LCCOMB_X39_Y26_N14
\Mux1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~20_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\) # ((\reg_file[6][30]~q\)))) # (!\reg_read_addr[2]~input_o\ & (!\reg_read_addr[3]~input_o\ & (\reg_file[2][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[2][30]~q\,
	datad => \reg_file[6][30]~q\,
	combout => \Mux1~20_combout\);

-- Location: FF_X40_Y26_N13
\reg_file[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][30]~q\);

-- Location: FF_X40_Y26_N11
\reg_file[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][30]~q\);

-- Location: LCCOMB_X40_Y26_N12
\Mux1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~21_combout\ = (\Mux1~20_combout\ & (((\reg_file[14][30]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux1~20_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[10][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~20_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[14][30]~q\,
	datad => \reg_file[10][30]~q\,
	combout => \Mux1~21_combout\);

-- Location: FF_X47_Y25_N13
\reg_file[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][30]~q\);

-- Location: FF_X47_Y25_N15
\reg_file[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][30]~q\);

-- Location: FF_X49_Y25_N31
\reg_file[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][30]~q\);

-- Location: FF_X49_Y25_N13
\reg_file[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][30]~q\);

-- Location: LCCOMB_X49_Y25_N30
\Mux1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~27_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[11][30]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[3][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[3][30]~q\,
	datad => \reg_file[11][30]~q\,
	combout => \Mux1~27_combout\);

-- Location: LCCOMB_X47_Y25_N14
\Mux1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~28_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux1~27_combout\ & ((\reg_file[15][30]~q\))) # (!\Mux1~27_combout\ & (\reg_file[7][30]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[7][30]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[15][30]~q\,
	datad => \Mux1~27_combout\,
	combout => \Mux1~28_combout\);

-- Location: FF_X44_Y25_N23
\reg_file[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][30]~q\);

-- Location: FF_X44_Y25_N13
\reg_file[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][30]~q\);

-- Location: LCCOMB_X44_Y25_N22
\Mux1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~24_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[4][30]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[0][30]~q\,
	datad => \reg_file[4][30]~q\,
	combout => \Mux1~24_combout\);

-- Location: FF_X45_Y25_N5
\reg_file[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][30]~q\);

-- Location: FF_X45_Y25_N3
\reg_file[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][30]~q\);

-- Location: LCCOMB_X45_Y25_N4
\Mux1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~25_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux1~24_combout\ & (\reg_file[12][30]~q\)) # (!\Mux1~24_combout\ & ((\reg_file[8][30]~q\))))) # (!\reg_read_addr[3]~input_o\ & (\Mux1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \Mux1~24_combout\,
	datac => \reg_file[12][30]~q\,
	datad => \reg_file[8][30]~q\,
	combout => \Mux1~25_combout\);

-- Location: FF_X43_Y25_N31
\reg_file[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][30]~q\);

-- Location: FF_X43_Y25_N13
\reg_file[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][30]~q\);

-- Location: LCCOMB_X43_Y25_N30
\Mux1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~22_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[9][30]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[1][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[1][30]~q\,
	datad => \reg_file[9][30]~q\,
	combout => \Mux1~22_combout\);

-- Location: FF_X42_Y25_N29
\reg_file[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][30]~q\);

-- Location: FF_X42_Y25_N31
\reg_file[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][30]~q\);

-- Location: LCCOMB_X42_Y25_N30
\Mux1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~23_combout\ = (\Mux1~22_combout\ & (((\reg_file[13][30]~q\) # (!\reg_read_addr[2]~input_o\)))) # (!\Mux1~22_combout\ & (\reg_file[5][30]~q\ & ((\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~22_combout\,
	datab => \reg_file[5][30]~q\,
	datac => \reg_file[13][30]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux1~23_combout\);

-- Location: LCCOMB_X43_Y26_N0
\Mux1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~26_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\) # (\Mux1~23_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux1~25_combout\ & (!\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~25_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux1~23_combout\,
	combout => \Mux1~26_combout\);

-- Location: LCCOMB_X43_Y26_N10
\Mux1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~29_combout\ = (\reg_read_addr[1]~input_o\ & ((\Mux1~26_combout\ & ((\Mux1~28_combout\))) # (!\Mux1~26_combout\ & (\Mux1~21_combout\)))) # (!\reg_read_addr[1]~input_o\ & (((\Mux1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~21_combout\,
	datab => \Mux1~28_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux1~26_combout\,
	combout => \Mux1~29_combout\);

-- Location: LCCOMB_X43_Y26_N4
\Mux1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~30_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux1~19_combout\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((!\reg_read_addr[5]~input_o\ & \Mux1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~19_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux1~29_combout\,
	combout => \Mux1~30_combout\);

-- Location: LCCOMB_X49_Y31_N26
\reg_file[52][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[52][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[52][30]~feeder_combout\);

-- Location: FF_X49_Y31_N27
\reg_file[52][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[52][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][30]~q\);

-- Location: FF_X43_Y31_N23
\reg_file[60][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][30]~q\);

-- Location: FF_X42_Y31_N31
\reg_file[48][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][30]~q\);

-- Location: FF_X42_Y31_N21
\reg_file[56][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][30]~q\);

-- Location: LCCOMB_X42_Y31_N30
\Mux1~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~35_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[56][30]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[48][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[48][30]~q\,
	datad => \reg_file[56][30]~q\,
	combout => \Mux1~35_combout\);

-- Location: LCCOMB_X43_Y31_N22
\Mux1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~36_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux1~35_combout\ & ((\reg_file[60][30]~q\))) # (!\Mux1~35_combout\ & (\reg_file[52][30]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[52][30]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[60][30]~q\,
	datad => \Mux1~35_combout\,
	combout => \Mux1~36_combout\);

-- Location: LCCOMB_X49_Y30_N4
\reg_file[53][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[53][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[53][30]~feeder_combout\);

-- Location: FF_X49_Y30_N5
\reg_file[53][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[53][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][30]~q\);

-- Location: FF_X49_Y30_N23
\reg_file[49][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][30]~q\);

-- Location: LCCOMB_X49_Y30_N22
\Mux1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~33_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[53][30]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[49][30]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[53][30]~q\,
	datac => \reg_file[49][30]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux1~33_combout\);

-- Location: FF_X44_Y29_N21
\reg_file[61][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][30]~q\);

-- Location: FF_X44_Y29_N11
\reg_file[57][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][30]~q\);

-- Location: LCCOMB_X44_Y29_N20
\Mux1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~34_combout\ = (\Mux1~33_combout\ & (((\reg_file[61][30]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux1~33_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[57][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~33_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[61][30]~q\,
	datad => \reg_file[57][30]~q\,
	combout => \Mux1~34_combout\);

-- Location: LCCOMB_X43_Y26_N6
\Mux1~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~37_combout\ = (\reg_read_addr[0]~input_o\ & (((\reg_read_addr[1]~input_o\) # (\Mux1~34_combout\)))) # (!\reg_read_addr[0]~input_o\ & (\Mux1~36_combout\ & (!\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~36_combout\,
	datab => \reg_read_addr[0]~input_o\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux1~34_combout\,
	combout => \Mux1~37_combout\);

-- Location: FF_X42_Y29_N7
\reg_file[51][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][30]~q\);

-- Location: FF_X42_Y29_N29
\reg_file[55][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][30]~q\);

-- Location: LCCOMB_X42_Y29_N6
\Mux1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~38_combout\ = (\reg_read_addr[3]~input_o\ & (\reg_read_addr[2]~input_o\)) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & ((\reg_file[55][30]~q\))) # (!\reg_read_addr[2]~input_o\ & (\reg_file[51][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[51][30]~q\,
	datad => \reg_file[55][30]~q\,
	combout => \Mux1~38_combout\);

-- Location: LCCOMB_X43_Y26_N8
\reg_file[59][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[59][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[59][30]~feeder_combout\);

-- Location: FF_X43_Y26_N9
\reg_file[59][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[59][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][30]~q\);

-- Location: FF_X43_Y26_N3
\reg_file[63][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][30]~q\);

-- Location: LCCOMB_X43_Y26_N2
\Mux1~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~39_combout\ = (\Mux1~38_combout\ & (((\reg_file[63][30]~q\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux1~38_combout\ & (\reg_file[59][30]~q\ & ((\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~38_combout\,
	datab => \reg_file[59][30]~q\,
	datac => \reg_file[63][30]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux1~39_combout\);

-- Location: LCCOMB_X43_Y33_N18
\reg_file[54][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[54][30]~feeder_combout\ = \reg_write_data[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[30]~input_o\,
	combout => \reg_file[54][30]~feeder_combout\);

-- Location: FF_X43_Y33_N19
\reg_file[54][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[54][30]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][30]~q\);

-- Location: FF_X43_Y33_N29
\reg_file[62][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][30]~q\);

-- Location: FF_X42_Y33_N11
\reg_file[50][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][30]~q\);

-- Location: FF_X42_Y33_N17
\reg_file[58][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[30]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][30]~q\);

-- Location: LCCOMB_X42_Y33_N10
\Mux1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~31_combout\ = (\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\) # ((\reg_file[58][30]~q\)))) # (!\reg_read_addr[3]~input_o\ & (!\reg_read_addr[2]~input_o\ & (\reg_file[50][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[3]~input_o\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[50][30]~q\,
	datad => \reg_file[58][30]~q\,
	combout => \Mux1~31_combout\);

-- Location: LCCOMB_X43_Y33_N28
\Mux1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~32_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux1~31_combout\ & ((\reg_file[62][30]~q\))) # (!\Mux1~31_combout\ & (\reg_file[54][30]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_file[54][30]~q\,
	datac => \reg_file[62][30]~q\,
	datad => \Mux1~31_combout\,
	combout => \Mux1~32_combout\);

-- Location: LCCOMB_X43_Y26_N12
\Mux1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~40_combout\ = (\Mux1~37_combout\ & ((\Mux1~39_combout\) # ((!\reg_read_addr[1]~input_o\)))) # (!\Mux1~37_combout\ & (((\reg_read_addr[1]~input_o\ & \Mux1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~37_combout\,
	datab => \Mux1~39_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux1~32_combout\,
	combout => \Mux1~40_combout\);

-- Location: LCCOMB_X43_Y26_N30
\Mux1~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux1~41_combout\ = (\Mux1~30_combout\ & (((\Mux1~40_combout\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux1~30_combout\ & (\Mux1~9_combout\ & (\reg_read_addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~9_combout\,
	datab => \Mux1~30_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux1~40_combout\,
	combout => \Mux1~41_combout\);

-- Location: IOIBUF_X78_Y25_N15
\reg_write_data[31]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_write_data(31),
	o => \reg_write_data[31]~input_o\);

-- Location: FF_X40_Y32_N31
\reg_file[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[6][31]~q\);

-- Location: FF_X40_Y32_N29
\reg_file[38][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[38][31]~q\);

-- Location: LCCOMB_X40_Y32_N30
\Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[38][31]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[6][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[6][31]~q\,
	datad => \reg_file[38][31]~q\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X39_Y32_N28
\reg_file[22][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[22][31]~feeder_combout\ = \reg_write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[31]~input_o\,
	combout => \reg_file[22][31]~feeder_combout\);

-- Location: FF_X39_Y32_N29
\reg_file[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[22][31]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[22][31]~q\);

-- Location: FF_X39_Y32_N15
\reg_file[54][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[54][31]~q\);

-- Location: LCCOMB_X39_Y32_N14
\Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\Mux0~0_combout\ & (((\reg_file[54][31]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux0~0_combout\ & (\reg_file[22][31]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~0_combout\,
	datab => \reg_file[22][31]~q\,
	datac => \reg_file[54][31]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux0~1_combout\);

-- Location: FF_X39_Y29_N15
\reg_file[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[14][31]~q\);

-- Location: LCCOMB_X42_Y32_N22
\reg_file[46][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[46][31]~feeder_combout\ = \reg_write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[31]~input_o\,
	combout => \reg_file[46][31]~feeder_combout\);

-- Location: FF_X42_Y32_N23
\reg_file[46][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[46][31]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[46][31]~q\);

-- Location: LCCOMB_X39_Y29_N14
\Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[46][31]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[14][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[14][31]~q\,
	datad => \reg_file[46][31]~q\,
	combout => \Mux0~7_combout\);

-- Location: FF_X40_Y29_N7
\reg_file[62][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[62][31]~q\);

-- Location: FF_X40_Y29_N29
\reg_file[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[30][31]~q\);

-- Location: LCCOMB_X40_Y29_N6
\Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = (\Mux0~7_combout\ & (((\reg_file[62][31]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux0~7_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[30][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~7_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[62][31]~q\,
	datad => \reg_file[30][31]~q\,
	combout => \Mux0~8_combout\);

-- Location: FF_X38_Y28_N7
\reg_file[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[10][31]~q\);

-- Location: FF_X38_Y28_N29
\reg_file[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[26][31]~q\);

-- Location: LCCOMB_X38_Y28_N6
\Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\reg_read_addr[5]~input_o\ & (\reg_read_addr[4]~input_o\)) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\reg_file[26][31]~q\))) # (!\reg_read_addr[4]~input_o\ & (\reg_file[10][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[10][31]~q\,
	datad => \reg_file[26][31]~q\,
	combout => \Mux0~2_combout\);

-- Location: FF_X38_Y29_N9
\reg_file[58][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[58][31]~q\);

-- Location: FF_X38_Y29_N7
\reg_file[42][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[42][31]~q\);

-- Location: LCCOMB_X38_Y29_N8
\Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux0~2_combout\ & (\reg_file[58][31]~q\)) # (!\Mux0~2_combout\ & ((\reg_file[42][31]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux0~2_combout\,
	datac => \reg_file[58][31]~q\,
	datad => \reg_file[42][31]~q\,
	combout => \Mux0~3_combout\);

-- Location: FF_X39_Y27_N7
\reg_file[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[2][31]~q\);

-- Location: LCCOMB_X39_Y27_N20
\reg_file[18][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[18][31]~feeder_combout\ = \reg_write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[31]~input_o\,
	combout => \reg_file[18][31]~feeder_combout\);

-- Location: FF_X39_Y27_N21
\reg_file[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[18][31]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[18][31]~q\);

-- Location: LCCOMB_X39_Y27_N6
\Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[18][31]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[2][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[2][31]~q\,
	datad => \reg_file[18][31]~q\,
	combout => \Mux0~4_combout\);

-- Location: FF_X39_Y31_N31
\reg_file[50][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[50][31]~q\);

-- Location: FF_X39_Y31_N29
\reg_file[34][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[34][31]~q\);

-- Location: LCCOMB_X39_Y31_N30
\Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = (\Mux0~4_combout\ & (((\reg_file[50][31]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux0~4_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[34][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~4_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[50][31]~q\,
	datad => \reg_file[34][31]~q\,
	combout => \Mux0~5_combout\);

-- Location: LCCOMB_X44_Y31_N18
\Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & (\Mux0~3_combout\)) # (!\reg_read_addr[3]~input_o\ & ((\Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~3_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux0~5_combout\,
	combout => \Mux0~6_combout\);

-- Location: LCCOMB_X44_Y31_N12
\Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux0~6_combout\ & ((\Mux0~8_combout\))) # (!\Mux0~6_combout\ & (\Mux0~1_combout\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~1_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \Mux0~8_combout\,
	datad => \Mux0~6_combout\,
	combout => \Mux0~9_combout\);

-- Location: LCCOMB_X37_Y30_N4
\reg_file[25][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[25][31]~feeder_combout\ = \reg_write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[31]~input_o\,
	combout => \reg_file[25][31]~feeder_combout\);

-- Location: FF_X37_Y30_N5
\reg_file[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[25][31]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[25][31]~q\);

-- Location: FF_X37_Y30_N15
\reg_file[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[9][31]~q\);

-- Location: LCCOMB_X37_Y30_N14
\Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~10_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_file[25][31]~q\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((\reg_file[9][31]~q\ & !\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[25][31]~q\,
	datac => \reg_file[9][31]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux0~10_combout\);

-- Location: FF_X38_Y30_N29
\reg_file[57][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[57][31]~q\);

-- Location: FF_X38_Y30_N11
\reg_file[41][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[41][31]~q\);

-- Location: LCCOMB_X38_Y30_N28
\Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~11_combout\ = (\Mux0~10_combout\ & (((\reg_file[57][31]~q\)) # (!\reg_read_addr[5]~input_o\))) # (!\Mux0~10_combout\ & (\reg_read_addr[5]~input_o\ & ((\reg_file[41][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~10_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[57][31]~q\,
	datad => \reg_file[41][31]~q\,
	combout => \Mux0~11_combout\);

-- Location: FF_X41_Y25_N15
\reg_file[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[5][31]~q\);

-- Location: FF_X41_Y25_N13
\reg_file[37][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[37][31]~q\);

-- Location: LCCOMB_X41_Y25_N14
\Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~12_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\) # ((\reg_file[37][31]~q\)))) # (!\reg_read_addr[5]~input_o\ & (!\reg_read_addr[4]~input_o\ & (\reg_file[5][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[5][31]~q\,
	datad => \reg_file[37][31]~q\,
	combout => \Mux0~12_combout\);

-- Location: FF_X46_Y25_N7
\reg_file[53][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[53][31]~q\);

-- Location: FF_X46_Y25_N29
\reg_file[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[21][31]~q\);

-- Location: LCCOMB_X46_Y25_N6
\Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~13_combout\ = (\Mux0~12_combout\ & (((\reg_file[53][31]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux0~12_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[21][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~12_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[53][31]~q\,
	datad => \reg_file[21][31]~q\,
	combout => \Mux0~13_combout\);

-- Location: FF_X51_Y34_N9
\reg_file[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[17][31]~q\);

-- Location: FF_X51_Y34_N3
\reg_file[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[1][31]~q\);

-- Location: LCCOMB_X51_Y34_N2
\Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~14_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_file[17][31]~q\) # ((\reg_read_addr[5]~input_o\)))) # (!\reg_read_addr[4]~input_o\ & (((\reg_file[1][31]~q\ & !\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_file[17][31]~q\,
	datac => \reg_file[1][31]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux0~14_combout\);

-- Location: FF_X51_Y30_N19
\reg_file[33][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[33][31]~q\);

-- Location: FF_X51_Y30_N21
\reg_file[49][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[49][31]~q\);

-- Location: LCCOMB_X51_Y30_N20
\Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~15_combout\ = (\Mux0~14_combout\ & (((\reg_file[49][31]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux0~14_combout\ & (\reg_file[33][31]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~14_combout\,
	datab => \reg_file[33][31]~q\,
	datac => \reg_file[49][31]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux0~15_combout\);

-- Location: LCCOMB_X44_Y31_N14
\Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~16_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux0~13_combout\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((!\reg_read_addr[3]~input_o\ & \Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~13_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux0~15_combout\,
	combout => \Mux0~16_combout\);

-- Location: FF_X46_Y29_N11
\reg_file[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[29][31]~q\);

-- Location: FF_X47_Y29_N15
\reg_file[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[13][31]~q\);

-- Location: FF_X47_Y29_N21
\reg_file[45][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[45][31]~q\);

-- Location: LCCOMB_X47_Y29_N14
\Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~17_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[45][31]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[13][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[13][31]~q\,
	datad => \reg_file[45][31]~q\,
	combout => \Mux0~17_combout\);

-- Location: FF_X46_Y29_N5
\reg_file[61][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[61][31]~q\);

-- Location: LCCOMB_X46_Y29_N4
\Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~18_combout\ = (\Mux0~17_combout\ & (((\reg_file[61][31]~q\) # (!\reg_read_addr[4]~input_o\)))) # (!\Mux0~17_combout\ & (\reg_file[29][31]~q\ & ((\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[29][31]~q\,
	datab => \Mux0~17_combout\,
	datac => \reg_file[61][31]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux0~18_combout\);

-- Location: LCCOMB_X44_Y31_N24
\Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~19_combout\ = (\Mux0~16_combout\ & (((\Mux0~18_combout\) # (!\reg_read_addr[3]~input_o\)))) # (!\Mux0~16_combout\ & (\Mux0~11_combout\ & (\reg_read_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~11_combout\,
	datab => \Mux0~16_combout\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux0~18_combout\,
	combout => \Mux0~19_combout\);

-- Location: FF_X43_Y34_N31
\reg_file[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[0][31]~q\);

-- Location: LCCOMB_X43_Y34_N20
\reg_file[16][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[16][31]~feeder_combout\ = \reg_write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[31]~input_o\,
	combout => \reg_file[16][31]~feeder_combout\);

-- Location: FF_X43_Y34_N21
\reg_file[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[16][31]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[16][31]~q\);

-- Location: LCCOMB_X43_Y34_N30
\Mux0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~24_combout\ = (\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\) # ((\reg_file[16][31]~q\)))) # (!\reg_read_addr[4]~input_o\ & (!\reg_read_addr[5]~input_o\ & (\reg_file[0][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[0][31]~q\,
	datad => \reg_file[16][31]~q\,
	combout => \Mux0~24_combout\);

-- Location: FF_X42_Y34_N21
\reg_file[32][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[32][31]~q\);

-- Location: FF_X42_Y34_N7
\reg_file[48][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[48][31]~q\);

-- Location: LCCOMB_X42_Y34_N6
\Mux0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~25_combout\ = (\Mux0~24_combout\ & (((\reg_file[48][31]~q\) # (!\reg_read_addr[5]~input_o\)))) # (!\Mux0~24_combout\ & (\reg_file[32][31]~q\ & ((\reg_read_addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~24_combout\,
	datab => \reg_file[32][31]~q\,
	datac => \reg_file[48][31]~q\,
	datad => \reg_read_addr[5]~input_o\,
	combout => \Mux0~25_combout\);

-- Location: LCCOMB_X47_Y31_N22
\reg_file[24][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[24][31]~feeder_combout\ = \reg_write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[31]~input_o\,
	combout => \reg_file[24][31]~feeder_combout\);

-- Location: FF_X47_Y31_N23
\reg_file[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[24][31]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[24][31]~q\);

-- Location: FF_X47_Y31_N9
\reg_file[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[8][31]~q\);

-- Location: LCCOMB_X47_Y31_N8
\Mux0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~22_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & (\reg_file[24][31]~q\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_file[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[24][31]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[8][31]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux0~22_combout\);

-- Location: FF_X46_Y34_N29
\reg_file[56][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[56][31]~q\);

-- Location: FF_X46_Y34_N3
\reg_file[40][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[40][31]~q\);

-- Location: LCCOMB_X46_Y34_N28
\Mux0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~23_combout\ = (\reg_read_addr[5]~input_o\ & ((\Mux0~22_combout\ & (\reg_file[56][31]~q\)) # (!\Mux0~22_combout\ & ((\reg_file[40][31]~q\))))) # (!\reg_read_addr[5]~input_o\ & (\Mux0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[5]~input_o\,
	datab => \Mux0~22_combout\,
	datac => \reg_file[56][31]~q\,
	datad => \reg_file[40][31]~q\,
	combout => \Mux0~23_combout\);

-- Location: LCCOMB_X44_Y31_N26
\Mux0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~26_combout\ = (\reg_read_addr[2]~input_o\ & (((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\Mux0~23_combout\))) # (!\reg_read_addr[3]~input_o\ & (\Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~25_combout\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_read_addr[3]~input_o\,
	datad => \Mux0~23_combout\,
	combout => \Mux0~26_combout\);

-- Location: LCCOMB_X46_Y36_N26
\reg_file[44][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[44][31]~feeder_combout\ = \reg_write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[31]~input_o\,
	combout => \reg_file[44][31]~feeder_combout\);

-- Location: FF_X46_Y36_N27
\reg_file[44][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[44][31]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[44][31]~q\);

-- Location: FF_X46_Y36_N5
\reg_file[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[12][31]~q\);

-- Location: LCCOMB_X46_Y36_N4
\Mux0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~27_combout\ = (\reg_read_addr[5]~input_o\ & ((\reg_file[44][31]~q\) # ((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & (((\reg_file[12][31]~q\ & !\reg_read_addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[44][31]~q\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[12][31]~q\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux0~27_combout\);

-- Location: FF_X45_Y36_N31
\reg_file[60][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[60][31]~q\);

-- Location: FF_X45_Y36_N29
\reg_file[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[28][31]~q\);

-- Location: LCCOMB_X45_Y36_N30
\Mux0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~28_combout\ = (\Mux0~27_combout\ & (((\reg_file[60][31]~q\)) # (!\reg_read_addr[4]~input_o\))) # (!\Mux0~27_combout\ & (\reg_read_addr[4]~input_o\ & ((\reg_file[28][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~27_combout\,
	datab => \reg_read_addr[4]~input_o\,
	datac => \reg_file[60][31]~q\,
	datad => \reg_file[28][31]~q\,
	combout => \Mux0~28_combout\);

-- Location: FF_X47_Y32_N27
\reg_file[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[4][31]~q\);

-- Location: LCCOMB_X47_Y32_N24
\reg_file[36][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \reg_file[36][31]~feeder_combout\ = \reg_write_data[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg_write_data[31]~input_o\,
	combout => \reg_file[36][31]~feeder_combout\);

-- Location: FF_X47_Y32_N25
\reg_file[36][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \reg_file[36][31]~feeder_combout\,
	clrn => \rstb~inputclkctrl_outclk\,
	ena => \Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[36][31]~q\);

-- Location: LCCOMB_X47_Y32_N26
\Mux0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~20_combout\ = (\reg_read_addr[4]~input_o\ & (\reg_read_addr[5]~input_o\)) # (!\reg_read_addr[4]~input_o\ & ((\reg_read_addr[5]~input_o\ & ((\reg_file[36][31]~q\))) # (!\reg_read_addr[5]~input_o\ & (\reg_file[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \reg_file[4][31]~q\,
	datad => \reg_file[36][31]~q\,
	combout => \Mux0~20_combout\);

-- Location: FF_X49_Y31_N23
\reg_file[52][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[52][31]~q\);

-- Location: FF_X49_Y31_N13
\reg_file[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[20][31]~q\);

-- Location: LCCOMB_X49_Y31_N22
\Mux0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~21_combout\ = (\reg_read_addr[4]~input_o\ & ((\Mux0~20_combout\ & (\reg_file[52][31]~q\)) # (!\Mux0~20_combout\ & ((\reg_file[20][31]~q\))))) # (!\reg_read_addr[4]~input_o\ & (\Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[4]~input_o\,
	datab => \Mux0~20_combout\,
	datac => \reg_file[52][31]~q\,
	datad => \reg_file[20][31]~q\,
	combout => \Mux0~21_combout\);

-- Location: LCCOMB_X45_Y31_N22
\Mux0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~29_combout\ = (\Mux0~26_combout\ & ((\Mux0~28_combout\) # ((!\reg_read_addr[2]~input_o\)))) # (!\Mux0~26_combout\ & (((\reg_read_addr[2]~input_o\ & \Mux0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~26_combout\,
	datab => \Mux0~28_combout\,
	datac => \reg_read_addr[2]~input_o\,
	datad => \Mux0~21_combout\,
	combout => \Mux0~29_combout\);

-- Location: LCCOMB_X44_Y31_N28
\Mux0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~30_combout\ = (\reg_read_addr[1]~input_o\ & (((\reg_read_addr[0]~input_o\)))) # (!\reg_read_addr[1]~input_o\ & ((\reg_read_addr[0]~input_o\ & (\Mux0~19_combout\)) # (!\reg_read_addr[0]~input_o\ & ((\Mux0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[1]~input_o\,
	datab => \Mux0~19_combout\,
	datac => \reg_read_addr[0]~input_o\,
	datad => \Mux0~29_combout\,
	combout => \Mux0~30_combout\);

-- Location: FF_X50_Y32_N13
\reg_file[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[7][31]~q\);

-- Location: FF_X50_Y32_N23
\reg_file[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[3][31]~q\);

-- Location: LCCOMB_X50_Y32_N22
\Mux0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~35_combout\ = (\reg_read_addr[2]~input_o\ & ((\reg_file[7][31]~q\) # ((\reg_read_addr[3]~input_o\)))) # (!\reg_read_addr[2]~input_o\ & (((\reg_file[3][31]~q\ & !\reg_read_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[7][31]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[3][31]~q\,
	datad => \reg_read_addr[3]~input_o\,
	combout => \Mux0~35_combout\);

-- Location: FF_X45_Y31_N3
\reg_file[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[15][31]~q\);

-- Location: FF_X45_Y31_N25
\reg_file[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[11][31]~q\);

-- Location: LCCOMB_X45_Y31_N2
\Mux0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~36_combout\ = (\Mux0~35_combout\ & (((\reg_file[15][31]~q\)) # (!\reg_read_addr[3]~input_o\))) # (!\Mux0~35_combout\ & (\reg_read_addr[3]~input_o\ & ((\reg_file[11][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~35_combout\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[15][31]~q\,
	datad => \reg_file[11][31]~q\,
	combout => \Mux0~36_combout\);

-- Location: FF_X49_Y34_N23
\reg_file[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[19][31]~q\);

-- Location: FF_X49_Y34_N21
\reg_file[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[27][31]~q\);

-- Location: LCCOMB_X49_Y34_N22
\Mux0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~33_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[27][31]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[19][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[19][31]~q\,
	datad => \reg_file[27][31]~q\,
	combout => \Mux0~33_combout\);

-- Location: FF_X47_Y30_N21
\reg_file[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[23][31]~q\);

-- Location: FF_X47_Y30_N23
\reg_file[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[31][31]~q\);

-- Location: LCCOMB_X47_Y30_N22
\Mux0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~34_combout\ = (\Mux0~33_combout\ & (((\reg_file[31][31]~q\) # (!\reg_read_addr[2]~input_o\)))) # (!\Mux0~33_combout\ & (\reg_file[23][31]~q\ & ((\reg_read_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~33_combout\,
	datab => \reg_file[23][31]~q\,
	datac => \reg_file[31][31]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux0~34_combout\);

-- Location: LCCOMB_X44_Y31_N6
\Mux0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~37_combout\ = (\reg_read_addr[5]~input_o\ & (((\reg_read_addr[4]~input_o\)))) # (!\reg_read_addr[5]~input_o\ & ((\reg_read_addr[4]~input_o\ & ((\Mux0~34_combout\))) # (!\reg_read_addr[4]~input_o\ & (\Mux0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~36_combout\,
	datab => \reg_read_addr[5]~input_o\,
	datac => \Mux0~34_combout\,
	datad => \reg_read_addr[4]~input_o\,
	combout => \Mux0~37_combout\);

-- Location: FF_X44_Y27_N27
\reg_file[55][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[55][31]~q\);

-- Location: FF_X44_Y31_N9
\reg_file[63][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[63][31]~q\);

-- Location: FF_X42_Y27_N5
\reg_file[51][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[51][31]~q\);

-- Location: FF_X42_Y27_N19
\reg_file[59][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[59][31]~q\);

-- Location: LCCOMB_X42_Y27_N4
\Mux0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~38_combout\ = (\reg_read_addr[2]~input_o\ & (\reg_read_addr[3]~input_o\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_read_addr[3]~input_o\ & ((\reg_file[59][31]~q\))) # (!\reg_read_addr[3]~input_o\ & (\reg_file[51][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_read_addr[2]~input_o\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[51][31]~q\,
	datad => \reg_file[59][31]~q\,
	combout => \Mux0~38_combout\);

-- Location: LCCOMB_X44_Y31_N8
\Mux0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~39_combout\ = (\reg_read_addr[2]~input_o\ & ((\Mux0~38_combout\ & ((\reg_file[63][31]~q\))) # (!\Mux0~38_combout\ & (\reg_file[55][31]~q\)))) # (!\reg_read_addr[2]~input_o\ & (((\Mux0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[55][31]~q\,
	datab => \reg_read_addr[2]~input_o\,
	datac => \reg_file[63][31]~q\,
	datad => \Mux0~38_combout\,
	combout => \Mux0~39_combout\);

-- Location: FF_X47_Y33_N21
\reg_file[43][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[43][31]~q\);

-- Location: FF_X46_Y33_N15
\reg_file[47][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[47][31]~q\);

-- Location: FF_X44_Y27_N9
\reg_file[39][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[39][31]~q\);

-- Location: FF_X47_Y33_N7
\reg_file[35][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \reg_write_data[31]~input_o\,
	clrn => \rstb~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file[35][31]~q\);

-- Location: LCCOMB_X47_Y33_N6
\Mux0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~31_combout\ = (\reg_read_addr[3]~input_o\ & (((\reg_read_addr[2]~input_o\)))) # (!\reg_read_addr[3]~input_o\ & ((\reg_read_addr[2]~input_o\ & (\reg_file[39][31]~q\)) # (!\reg_read_addr[2]~input_o\ & ((\reg_file[35][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[39][31]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[35][31]~q\,
	datad => \reg_read_addr[2]~input_o\,
	combout => \Mux0~31_combout\);

-- Location: LCCOMB_X46_Y33_N14
\Mux0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~32_combout\ = (\reg_read_addr[3]~input_o\ & ((\Mux0~31_combout\ & ((\reg_file[47][31]~q\))) # (!\Mux0~31_combout\ & (\reg_file[43][31]~q\)))) # (!\reg_read_addr[3]~input_o\ & (((\Mux0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file[43][31]~q\,
	datab => \reg_read_addr[3]~input_o\,
	datac => \reg_file[47][31]~q\,
	datad => \Mux0~31_combout\,
	combout => \Mux0~32_combout\);

-- Location: LCCOMB_X44_Y31_N10
\Mux0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~40_combout\ = (\Mux0~37_combout\ & ((\Mux0~39_combout\) # ((!\reg_read_addr[5]~input_o\)))) # (!\Mux0~37_combout\ & (((\reg_read_addr[5]~input_o\ & \Mux0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~37_combout\,
	datab => \Mux0~39_combout\,
	datac => \reg_read_addr[5]~input_o\,
	datad => \Mux0~32_combout\,
	combout => \Mux0~40_combout\);

-- Location: LCCOMB_X44_Y31_N4
\Mux0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mux0~41_combout\ = (\Mux0~30_combout\ & (((\Mux0~40_combout\) # (!\reg_read_addr[1]~input_o\)))) # (!\Mux0~30_combout\ & (\Mux0~9_combout\ & (\reg_read_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~9_combout\,
	datab => \Mux0~30_combout\,
	datac => \reg_read_addr[1]~input_o\,
	datad => \Mux0~40_combout\,
	combout => \Mux0~41_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_reg_read_data(0) <= \reg_read_data[0]~output_o\;

ww_reg_read_data(1) <= \reg_read_data[1]~output_o\;

ww_reg_read_data(2) <= \reg_read_data[2]~output_o\;

ww_reg_read_data(3) <= \reg_read_data[3]~output_o\;

ww_reg_read_data(4) <= \reg_read_data[4]~output_o\;

ww_reg_read_data(5) <= \reg_read_data[5]~output_o\;

ww_reg_read_data(6) <= \reg_read_data[6]~output_o\;

ww_reg_read_data(7) <= \reg_read_data[7]~output_o\;

ww_reg_read_data(8) <= \reg_read_data[8]~output_o\;

ww_reg_read_data(9) <= \reg_read_data[9]~output_o\;

ww_reg_read_data(10) <= \reg_read_data[10]~output_o\;

ww_reg_read_data(11) <= \reg_read_data[11]~output_o\;

ww_reg_read_data(12) <= \reg_read_data[12]~output_o\;

ww_reg_read_data(13) <= \reg_read_data[13]~output_o\;

ww_reg_read_data(14) <= \reg_read_data[14]~output_o\;

ww_reg_read_data(15) <= \reg_read_data[15]~output_o\;

ww_reg_read_data(16) <= \reg_read_data[16]~output_o\;

ww_reg_read_data(17) <= \reg_read_data[17]~output_o\;

ww_reg_read_data(18) <= \reg_read_data[18]~output_o\;

ww_reg_read_data(19) <= \reg_read_data[19]~output_o\;

ww_reg_read_data(20) <= \reg_read_data[20]~output_o\;

ww_reg_read_data(21) <= \reg_read_data[21]~output_o\;

ww_reg_read_data(22) <= \reg_read_data[22]~output_o\;

ww_reg_read_data(23) <= \reg_read_data[23]~output_o\;

ww_reg_read_data(24) <= \reg_read_data[24]~output_o\;

ww_reg_read_data(25) <= \reg_read_data[25]~output_o\;

ww_reg_read_data(26) <= \reg_read_data[26]~output_o\;

ww_reg_read_data(27) <= \reg_read_data[27]~output_o\;

ww_reg_read_data(28) <= \reg_read_data[28]~output_o\;

ww_reg_read_data(29) <= \reg_read_data[29]~output_o\;

ww_reg_read_data(30) <= \reg_read_data[30]~output_o\;

ww_reg_read_data(31) <= \reg_read_data[31]~output_o\;
END structure;


