{"sha": "420938809a0ec729986e959a4c7bf8b1881f934a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDIwOTM4ODA5YTBlYzcyOTk4NmU5NTlhNGM3YmY4YjE4ODFmOTM0YQ==", "commit": {"author": {"name": "Richard Earnshaw", "email": "rearnsha@arm.com", "date": "2017-06-16T21:05:35Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2017-06-16T21:05:35Z"}, "message": "[arm] Rewrite t-rmprofile multilib specification\n\n\nThis is the R- & M-profile equivalent of the previous A-profile\nmultilib rewrite.  Additionally this patch adds some top-level rules\nto help find suitable multilibs for general cases when certain\nlibraries are not built, or when building for legacy cores.\n\ngcc:\n\n\t* config/arm/t-aprofile (v7_a_nosimd_variants, v7_a_simd_variants)\n\t(v7ve_nosimd_variatns, v7ve_vfpv3_simd_variants)\n\t(v7ve_vfpv4_simd_variants, v8_a_nosimd_variants, v8_a_simd_variants)\n\t(v8_1_a_simd_variants, v8_2_a_simd_variants): Move to ...\n\t* config/arm/t-multilib: ... here.\n\t(MULTILIB_OPTIONS): Add armv7 and armv7+fp architectures.\n\t(MULTILIB_MATCHES): Use armv7 libraries for armv7-r.  Also use for\n\tarmv7-a and armv8*-a when A-profile libraries have not been built.\n\t* config/arm/t-rmprofile: Rewrite.\n\ngcc/testsuite:\n\t* gcc.target/arm/multilib.exp (rmprofile): New tests when rm-profile\n\tmultilibs have been built.\n\nFrom-SVN: r249300", "tree": {"sha": "7ca6f4b482e8c39f4df3528edb801824fd18d131", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7ca6f4b482e8c39f4df3528edb801824fd18d131"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/420938809a0ec729986e959a4c7bf8b1881f934a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/420938809a0ec729986e959a4c7bf8b1881f934a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/420938809a0ec729986e959a4c7bf8b1881f934a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/420938809a0ec729986e959a4c7bf8b1881f934a/comments", "author": null, "committer": null, "parents": [{"sha": "c5742a17ac6d155f1f95b4685575b574eb09e8b4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c5742a17ac6d155f1f95b4685575b574eb09e8b4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c5742a17ac6d155f1f95b4685575b574eb09e8b4"}], "stats": {"total": 576, "additions": 438, "deletions": 138}, "files": [{"sha": "730d7e96d669de217955056a3c967068cc4998a2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=420938809a0ec729986e959a4c7bf8b1881f934a", "patch": "@@ -1,3 +1,15 @@\n+2017-06-16  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\t* config/arm/t-aprofile (v7_a_nosimd_variants, v7_a_simd_variants)\n+\t(v7ve_nosimd_variatns, v7ve_vfpv3_simd_variants)\n+\t(v7ve_vfpv4_simd_variants, v8_a_nosimd_variants, v8_a_simd_variants)\n+\t(v8_1_a_simd_variants, v8_2_a_simd_variants): Move to ...\n+\t* config/arm/t-multilib: ... here.\n+\t(MULTILIB_OPTIONS): Add armv7 and armv7+fp architectures.\n+\t(MULTILIB_MATCHES): Use armv7 libraries for armv7-r.  Also use for\n+\tarmv7-a and armv8*-a when A-profile libraries have not been built.\n+\t* config/arm/t-rmprofile: Rewrite.\n+\n 2017-06-16  Richard Earnshaw  <rearnsha@arm.com>\n \n \t* genmultilib (multilib_reuse): Allow an explicit period to be escaped"}, {"sha": "0a36d05911db6b0f5a6cc7f01304fca0337490d8", "filename": "gcc/config/arm/t-aprofile", "status": "modified", "additions": 0, "deletions": 13, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Fconfig%2Farm%2Ft-aprofile", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Fconfig%2Farm%2Ft-aprofile", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ft-aprofile?ref=420938809a0ec729986e959a4c7bf8b1881f934a", "patch": "@@ -24,19 +24,6 @@\n # have their default values during the configure step.  We enforce\n # this during the top-level configury.\n \n-# Variables used later in this file.\n-\n-v7_a_nosimd_variants\t:= +fp +vfpv3 +vfpv3-d16-fp16 +vfpv3-fp16 +vfpv4-d16 +vfpv4\n-v7_a_simd_variants\t:= +simd +neon-fp16 +neon-vfpv4\n-v7ve_nosimd_variants\t:= +vfpv3-d16 +vfpv3 +vfpv3-d16-fp16 +vfpv3-fp16 +fp +vfpv4\n-v7ve_vfpv3_simd_variants := +neon +neon-fp16\n-v7ve_vfpv4_simd_variants := +simd\n-v8_a_nosimd_variants\t:= +crc\n-v8_a_simd_variants\t:= $(call all_feat_combs, simd crypto)\n-v8_1_a_simd_variants\t:= $(call all_feat_combs, simd crypto)\n-v8_2_a_simd_variants\t:= $(call all_feat_combs, simd fp16 crypto)\n-\n-\n # Arch and FPU variants to build libraries with\n \n MULTI_ARCH_OPTS_A       = march=armv7-a/march=armv7-a+fp/march=armv7-a+simd/march=armv7ve+simd/march=armv8-a/march=armv8-a+simd"}, {"sha": "ec4b76dbc8fc56093c2b27c95e0947558496fe5a", "filename": "gcc/config/arm/t-multilib", "status": "modified", "additions": 88, "deletions": 8, "changes": 96, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Fconfig%2Farm%2Ft-multilib", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Fconfig%2Farm%2Ft-multilib", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ft-multilib?ref=420938809a0ec729986e959a4c7bf8b1881f934a", "patch": "@@ -57,6 +57,20 @@ all_feat_combs\t= +$(firstword $(1)) \\\n \t\t        $(wordlist 2, $(words $(1)), $(1))), \\\n \t\t      +$(firstword $(1))$(OPT) $(OPT)),)\n \n+# Variables used.\n+all_early_arch\t\t:= armv5e armv5tej armv6 armv6j armv6k armv6z armv6kz \\\n+\t\t\t   armv6zk armv6t2 iwmmxt iwmmxt2\n+v7_a_nosimd_variants\t:= +fp +vfpv3 +vfpv3-d16-fp16 +vfpv3-fp16 +vfpv4-d16 +vfpv4\n+v7_a_simd_variants\t:= +simd +neon-fp16 +neon-vfpv4\n+v7ve_nosimd_variants\t:= +vfpv3-d16 +vfpv3 +vfpv3-d16-fp16 +vfpv3-fp16 +fp +vfpv4\n+v7ve_vfpv3_simd_variants := +neon +neon-fp16\n+v7ve_vfpv4_simd_variants := +simd\n+v8_a_nosimd_variants\t:= +crc\n+v8_a_simd_variants\t:= $(call all_feat_combs, simd crypto)\n+v8_1_a_simd_variants\t:= $(call all_feat_combs, simd crypto)\n+v8_2_a_simd_variants\t:= $(call all_feat_combs, simd fp16 crypto)\n+\n+\n ifneq (,$(HAS_APROFILE))\n include $(srcdir)/config/arm/t-aprofile\n endif\n@@ -66,14 +80,80 @@ endif\n SEP := $(and $(HAS_APROFILE),$(HAS_RMPROFILE),/)\n \n \n-MULTILIB_OPTIONS       += marm/mthumb\n-MULTILIB_DIRNAMES      += arm thumb\n+MULTILIB_OPTIONS\t+= marm/mthumb\n+MULTILIB_DIRNAMES\t+= arm thumb\n+\n+MULTILIB_OPTIONS\t+= march=armv5te+fp/march=armv7/march=armv7+fp/$(MULTI_ARCH_OPTS_A)$(SEP)$(MULTI_ARCH_OPTS_RM)\n+MULTILIB_DIRNAMES\t+= v5te v7 v7+fp $(MULTI_ARCH_DIRS_A) $(MULTI_ARCH_DIRS_RM)\n+\n+MULTILIB_OPTIONS\t+= mfloat-abi=soft/mfloat-abi=softfp/mfloat-abi=hard\n+MULTILIB_DIRNAMES\t+= nofp softfp hard\n+\n+MULTILIB_REQUIRED\t+= mthumb/mfloat-abi=soft\n+MULTILIB_REQUIRED\t+= marm/march=armv5te+fp/mfloat-abi=softfp\n+MULTILIB_REQUIRED\t+= marm/march=armv5te+fp/mfloat-abi=hard\n+\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7/mfloat-abi=soft\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7+fp/mfloat-abi=softfp\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7+fp/mfloat-abi=hard\n+\n+# Map v7-r down onto common v7 code.\n+MULTILIB_MATCHES\t+= march?armv7=march?armv7-r\n+MULTILIB_MATCHES\t+= march?armv7=march?armv7-r+idiv\n+MULTILIB_MATCHES\t+= march?armv7+fp=march?armv7-r+fp\n+MULTILIB_MATCHES\t+= march?armv7+fp=march?armv7-r+fp+idiv\n+\n+MULTILIB_MATCHES\t+= $(foreach ARCH, $(all_early_arch), \\\n+\t\t\t     march?armv5te+fp=march?$(ARCH)+fp)\n+\n+ifeq (,$(HAS_APROFILE))\n+# Map all v7-a\n+MULTILIB_MATCHES\t+= march?armv7=march?armv7-a\n+MULTILIB_MATCHES\t+= $(foreach ARCH, $(v7_a_nosimd_variants) $(v7_a_simd_variants), \\\n+\t\t\t     march?armv7+fp=march?armv7-a$(ARCH))\n+\n+MULTILIB_MATCHES\t+= march?armv7=march?armv7ve\n+\n+# ARMv7ve FP/SIMD variants: map down to v7+fp\n+MULTILIB_MATCHES\t+= $(foreach ARCH, $(v7ve_nosimd_variants) $(v7ve_vfpv3_simd_variants) $(v7ve_vfpv4_simd_variants), \\\n+\t\t\t     march?armv7+fp=march?armv7ve$(ARCH))\n+\n+# ARMv8\n+MULTILIB_MATCHES\t+= march?armv7=march?armv8-a\n+MULTILIB_MATCHES\t+= $(foreach ARCH, $(v8_a_nosimd_variants), \\\n+\t\t\t     march?armv7=march?armv8-a$(ARCH))\n+\n+# ARMv8 with SIMD\n+MULTILIB_MATCHES\t+= march?armv7+fp=march?armv8-a+crc+simd \\\n+\t\t\t   $(foreach ARCH, $(v8_a_simd_variants), \\\n+\t\t\t     march?armv7+fp=march?armv8-a$(ARCH) \\\n+\t\t\t     march?armv7+fp=march?armv8-a+crc$(ARCH))\n+\n+# Baseline v8.1-a\n+MULTILIB_MATCHES\t+= march?armv7=march?armv8.1-a\n+\n+# Map all v8.1-a SIMD variants\n+MULTILIB_MATCHES\t+= $(foreach ARCH, $(v8_1_a_simd_variants), \\\n+\t\t\t     march?armv7+fp=march?armv8.1-a$(ARCH))\n+\n+# Baseline v8.2-a: map down to baseline v8-a\n+MULTILIB_MATCHES\t+= march?armv7=march?armv8.2-a\n+\n+# Map all v8.2-a SIMD variants\n+MULTILIB_MATCHES\t+= $(foreach ARCH, $(v8_2_a_simd_variants), \\\n+\t\t\t     march?armv7+fp=march?armv8.2-a$(ARCH))\n+\n+# Use Thumb libraries for everything.\n+\n+MULTILIB_REUSE\t\t+= mthumb/march.armv7/mfloat-abi.soft=marm/march.armv7/mfloat-abi.soft\n \n-MULTILIB_OPTIONS       += march=armv5te+fp/$(MULTI_ARCH_OPTS_A)$(SEP)$(MULTI_ARCH_OPTS_RM)\n-MULTILIB_DIRNAMES      += v5te $(MULTI_ARCH_DIRS_A) $(MULTI_ARCH_DIRS_RM)\n+MULTILIB_REUSE\t\t+= $(foreach ABI, hard softfp, \\\n+\t\t\t     $(foreach ARCH, armv7+fp, \\\n+\t\t\t       mthumb/march.$(ARCH)/mfloat-abi.$(ABI)=marm/march.$(ARCH)/mfloat-abi.$(ABI)))\n \n-MULTILIB_OPTIONS       += mfloat-abi=soft/mfloat-abi=softfp/mfloat-abi=hard\n-MULTILIB_DIRNAMES      += nofp softfp hard\n+# Softfp but no FP, use the soft-float libraries.\n+MULTILIB_REUSE\t\t+= $(foreach MODE, arm thumb, \\\n+\t\t\t     $(foreach ARCH, armv7, \\\n+\t\t\t       mthumb/march.$(ARCH)/mfloat-abi.soft=m$(MODE)/march.$(ARCH)/mfloat-abi.softfp))\n \n-MULTILIB_REQUIRED      += mthumb/mfloat-abi=soft\n-MULTILIB_REQUIRED      += marm/march=armv5te+fp/mfloat-abi=hard\n+endif\t\t# Not APROFILE.\n\\ No newline at end of file"}, {"sha": "1ad8eac3b34ee3ff6164841082e3cff82cf2a082", "filename": "gcc/config/arm/t-rmprofile", "status": "modified", "additions": 29, "deletions": 117, "changes": 146, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Fconfig%2Farm%2Ft-rmprofile", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Fconfig%2Farm%2Ft-rmprofile", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ft-rmprofile?ref=420938809a0ec729986e959a4c7bf8b1881f934a", "patch": "@@ -27,130 +27,42 @@\n \n # Arch and FPU variants to build libraries with\n \n-MULTI_ARCH_OPTS_RM      = march=armv6s-m/march=armv7-m/march=armv7e-m/march=armv7/march=armv8-m.base/march=armv8-m.main\n-MULTI_ARCH_DIRS_RM      = v6-m v7-m v7e-m v7-ar v8-m.base v8-m.main\n+MULTI_ARCH_OPTS_RM\t= march=armv6s-m/march=armv7-m/march=armv7e-m/march=armv7e-m+fp/march=armv7e-m+fp.dp/march=armv8-m.base/march=armv8-m.main/march=armv8-m.main+fp/march=armv8-m.main+fp.dp\n+MULTI_ARCH_DIRS_RM\t= v6-m v7-m v7e-m v7e-m+fp v7e-m+dp v8-m.base v8-m.main v8-m.main+fp v8-m.main+dp\n \n-MULTI_FPU_OPTS_RM       = mfpu=vfpv3-d16/mfpu=fpv4-sp-d16/mfpu=fpv5-sp-d16/mfpu=fpv5-d16\n-MULTI_FPU_DIRS_RM       = fpv3 fpv4-sp fpv5-sp fpv5\n+# Base M-profile (no fp)\n+MULTILIB_REQUIRED\t+= mthumb/march=armv6s-m/mfloat-abi=soft\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7-m/mfloat-abi=soft\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7e-m/mfloat-abi=soft\n+MULTILIB_REQUIRED\t+= mthumb/march=armv8-m.base/mfloat-abi=soft\n+MULTILIB_REQUIRED\t+= mthumb/march=armv8-m.main/mfloat-abi=soft\n \n+# ARMv7e-M with FP (single and double precision variants)\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7e-m+fp/mfloat-abi=hard\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7e-m+fp/mfloat-abi=softfp\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7e-m+fp.dp/mfloat-abi=hard\n+MULTILIB_REQUIRED\t+= mthumb/march=armv7e-m+fp.dp/mfloat-abi=softfp\n \n-# Option combinations to build library with\n+# ARMv8-M with FP (single and double precision variants)\n+MULTILIB_REQUIRED\t+= mthumb/march=armv8-m.main+fp/mfloat-abi=hard\n+MULTILIB_REQUIRED\t+= mthumb/march=armv8-m.main+fp/mfloat-abi=softfp\n+MULTILIB_REQUIRED\t+= mthumb/march=armv8-m.main+fp.dp/mfloat-abi=hard\n+MULTILIB_REQUIRED\t+= mthumb/march=armv8-m.main+fp.dp/mfloat-abi=softfp\n \n-# Default CPU/Arch\n-MULTILIB_REQUIRED      += mthumb\n-MULTILIB_REQUIRED      += mfloat-abi=hard\n \n-# ARMv6-M\n-MULTILIB_REQUIRED      += mthumb/march=armv6s-m\n-\n-# ARMv8-M Baseline\n-MULTILIB_REQUIRED      += mthumb/march=armv8-m.base\n-\n-# ARMv7-M\n-MULTILIB_REQUIRED      += mthumb/march=armv7-m\n-\n-# ARMv7E-M\n-MULTILIB_REQUIRED      += mthumb/march=armv7e-m\n-MULTILIB_REQUIRED      += mthumb/march=armv7e-m/mfpu=fpv4-sp-d16/mfloat-abi=softfp\n-MULTILIB_REQUIRED      += mthumb/march=armv7e-m/mfpu=fpv4-sp-d16/mfloat-abi=hard\n-MULTILIB_REQUIRED      += mthumb/march=armv7e-m/mfpu=fpv5-d16/mfloat-abi=softfp\n-MULTILIB_REQUIRED      += mthumb/march=armv7e-m/mfpu=fpv5-d16/mfloat-abi=hard\n-MULTILIB_REQUIRED      += mthumb/march=armv7e-m/mfpu=fpv5-sp-d16/mfloat-abi=softfp\n-MULTILIB_REQUIRED      += mthumb/march=armv7e-m/mfpu=fpv5-sp-d16/mfloat-abi=hard\n-\n-# ARMv8-M Mainline\n-MULTILIB_REQUIRED      += mthumb/march=armv8-m.main\n-MULTILIB_REQUIRED      += mthumb/march=armv8-m.main/mfpu=fpv5-d16/mfloat-abi=softfp\n-MULTILIB_REQUIRED      += mthumb/march=armv8-m.main/mfpu=fpv5-d16/mfloat-abi=hard\n-MULTILIB_REQUIRED      += mthumb/march=armv8-m.main/mfpu=fpv5-sp-d16/mfloat-abi=softfp\n-MULTILIB_REQUIRED      += mthumb/march=armv8-m.main/mfpu=fpv5-sp-d16/mfloat-abi=hard\n-\n-# ARMv7-R as well as ARMv7-A and ARMv8-A if aprofile was not specified\n-MULTILIB_REQUIRED      += mthumb/march=armv7\n-MULTILIB_REQUIRED      += mthumb/march=armv7/mfpu=vfpv3-d16/mfloat-abi=softfp\n-MULTILIB_REQUIRED      += mthumb/march=armv7/mfpu=vfpv3-d16/mfloat-abi=hard\n-\n-\n-# Matches\n-\n-# CPU Matches\n-MULTILIB_MATCHES       += march?armv6s-m=mcpu?cortex-m0\n-MULTILIB_MATCHES       += march?armv6s-m=mcpu?cortex-m0.small-multiply\n-MULTILIB_MATCHES       += march?armv6s-m=mcpu?cortex-m0plus\n-MULTILIB_MATCHES       += march?armv6s-m=mcpu?cortex-m0plus.small-multiply\n-MULTILIB_MATCHES       += march?armv6s-m=mcpu?cortex-m1\n-MULTILIB_MATCHES       += march?armv6s-m=mcpu?cortex-m1.small-multiply\n-MULTILIB_MATCHES       += march?armv7-m=mcpu?cortex-m3\n-MULTILIB_MATCHES       += march?armv7e-m=mcpu?cortex-m4\n-MULTILIB_MATCHES       += march?armv7e-m=mcpu?cortex-m7\n-MULTILIB_MATCHES       += march?armv8-m.base=mcpu?cortex-m23\n-MULTILIB_MATCHES       += march?armv8-m.main=mcpu?cortex-m33\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-r4\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-r4f\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-r5\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-r7\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-r8\n-MULTILIB_MATCHES       += march?armv7=mcpu?marvell-pj4\n-MULTILIB_MATCHES       += march?armv7=mcpu?generic-armv7-a\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a8\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a9\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a5\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a7\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a15\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a12\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a17\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a15.cortex-a7\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a17.cortex-a7\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a32\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a35\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a53\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a57\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a57.cortex-a53\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a72\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a72.cortex-a53\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a73\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a73.cortex-a35\n-MULTILIB_MATCHES       += march?armv7=mcpu?cortex-a73.cortex-a53\n-MULTILIB_MATCHES       += march?armv7=mcpu?exynos-m1\n-MULTILIB_MATCHES       += march?armv7=mcpu?xgene1\n \n # Arch Matches\n-MULTILIB_MATCHES       += march?armv6s-m=march?armv6-m\n-MULTILIB_MATCHES       += march?armv8-m.main=march?armv8-m.main+dsp\n-MULTILIB_MATCHES       += march?armv7=march?armv7-r\n-ifeq (,$(HAS_APROFILE))\n-MULTILIB_MATCHES       += march?armv7=march?armv7-a\n-MULTILIB_MATCHES       += march?armv7=march?armv7ve\n-MULTILIB_MATCHES       += march?armv7=march?armv8-a\n-MULTILIB_MATCHES       += march?armv7=march?armv8-a+crc\n-MULTILIB_MATCHES       += march?armv7=march?armv8.1-a\n-MULTILIB_MATCHES       += march?armv7=march?armv8.1-a+crc\n-MULTILIB_MATCHES       += march?armv7=march?armv8.2-a\n-MULTILIB_MATCHES       += march?armv7=march?armv8.2-a+fp16\n-endif\n+MULTILIB_MATCHES\t+= march?armv6s-m=march?armv6-m\n+\n+# Map all v8-m.main+dsp FP variants down the the variant without DSP.\n+MULTILIB_MATCHES\t+= march?armv8-m.main=march?armv8-m.main+dsp \\\n+\t\t\t   $(foreach FP, +fp +fp.dp, \\\n+\t\t\t     march?armv8-m.main$(FP)=march?armv8-m.main+dsp$(FP))\n \n-# FPU matches\n-ifeq (,$(HAS_APROFILE))\n-MULTILIB_MATCHES       += mfpu?vfpv3-d16=mfpu?vfpv3\n-MULTILIB_MATCHES       += mfpu?vfpv3-d16=mfpu?vfpv3-fp16\n-MULTILIB_MATCHES       += mfpu?vfpv3-d16=mfpu?vfpv3-d16-fp16\n-MULTILIB_MATCHES       += mfpu?vfpv3-d16=mfpu?neon\n-MULTILIB_MATCHES       += mfpu?vfpv3-d16=mfpu?neon-fp16\n-MULTILIB_MATCHES       += mfpu?vfpv3-d16=mfpu?vfpv4\n-MULTILIB_MATCHES       += mfpu?vfpv3-d16=mfpu?vfpv4-d16\n-MULTILIB_MATCHES       += mfpu?vfpv3-d16=mfpu?neon-vfpv4\n-MULTILIB_MATCHES       += mfpu?fpv5-d16=mfpu?fp-armv8\n-MULTILIB_MATCHES       += mfpu?fpv5-d16=mfpu?neon-fp-armv8\n-MULTILIB_MATCHES       += mfpu?fpv5-d16=mfpu?crypto-neon-fp-armv8\n-endif\n+# For single-precision only fpv5, use the base fp libraries\n+MULTILIB_MATCHES\t+= march?armv7e-m+fp=march?armv7e-m+fpv5\n \n+# Softfp but no FP.  Use the soft-float libraries.\n+MULTILIB_REUSE\t\t+= $(foreach ARCH, armv6s-m armv7-m armv7e-m armv8-m\\.base armv8-m\\.main, \\\n+\t\t\t     mthumb/march.$(ARCH)/mfloat-abi.soft=mthumb/march.$(ARCH)/mfloat-abi.softfp)\n \n-# We map all requests for ARMv7-R or ARMv7-A in ARM mode to Thumb mode and\n-# any FPU to VFPv3-d16 if possible.\n-MULTILIB_REUSE         += mthumb/march.armv7=march.armv7\n-MULTILIB_REUSE         += mthumb/march.armv7/mfpu.vfpv3-d16/mfloat-abi.softfp=march.armv7/mfpu.vfpv3-d16/mfloat-abi.softfp\n-MULTILIB_REUSE         += mthumb/march.armv7/mfpu.vfpv3-d16/mfloat-abi.hard=march.armv7/mfpu.vfpv3-d16/mfloat-abi.hard\n-MULTILIB_REUSE         += mthumb/march.armv7/mfpu.vfpv3-d16/mfloat-abi.softfp=march.armv7/mfpu.fpv5-d16/mfloat-abi.softfp\n-MULTILIB_REUSE         += mthumb/march.armv7/mfpu.vfpv3-d16/mfloat-abi.hard=march.armv7/mfpu.fpv5-d16/mfloat-abi.hard\n-MULTILIB_REUSE         += mthumb/march.armv7/mfpu.vfpv3-d16/mfloat-abi.softfp=mthumb/march.armv7/mfpu.fpv5-d16/mfloat-abi.softfp\n-MULTILIB_REUSE         += mthumb/march.armv7/mfpu.vfpv3-d16/mfloat-abi.hard=mthumb/march.armv7/mfpu.fpv5-d16/mfloat-abi.hard"}, {"sha": "53cd676f0c7d2ee8b10af62ff633cf6f7105e2eb", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=420938809a0ec729986e959a4c7bf8b1881f934a", "patch": "@@ -1,3 +1,8 @@\n+2017-06-16  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\t* gcc.target/arm/multilib.exp (rmprofile): New tests when rm-profile\n+\tmultilibs have been built.\n+\n 2017-06-16  Richard Earnshaw  <rearnsha@arm.com>\n \n \t* gcc.dg/pr59418.c: On ARM, change architecture to armv7-a+fp."}, {"sha": "8e9226afe87158d9ee4423e6dc421807a10a8bdc", "filename": "gcc/testsuite/gcc.target/arm/multilib.exp", "status": "modified", "additions": 304, "deletions": 0, "changes": 304, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fmultilib.exp", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/420938809a0ec729986e959a4c7bf8b1881f934a/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fmultilib.exp", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fmultilib.exp?ref=420938809a0ec729986e959a4c7bf8b1881f934a", "patch": "@@ -376,6 +376,310 @@ if {[multilib_config \"aprofile\"] } {\n \tcheck_multi_dir $opts $dir\n     }\n }\n+if {[multilib_config \"rmprofile\"] } {\n+    foreach {opts dir} {\n+\t{-mcpu=cortex-m0 -mfpu=auto -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=auto -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=auto -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=auto -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m7 -mfpu=auto -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m23 -mfpu=auto -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=auto -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=auto -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m0 -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m7 -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m23 -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m0 -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m7 -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m23 -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m0 -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m23 -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m0 -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m23 -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m0 -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m23 -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=auto -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m7 -mfpu=auto -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-mcpu=cortex-m33 -mfpu=auto -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=auto -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m4 -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m7 -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m33 -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m4 -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m7 -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m33 -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-mcpu=cortex-m0 -mfpu=auto -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=auto -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=auto -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=auto -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m7 -mfpu=auto -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-mcpu=cortex-m23 -mfpu=auto -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=auto -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=auto -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m0 -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m7 -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m23 -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m0 -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m7 -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m23 -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m0 -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m23 -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m0 -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m23 -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-mcpu=cortex-m0 -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m1 -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-mcpu=cortex-m3 -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-mcpu=cortex-m4 -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-mcpu=cortex-m7 -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-mcpu=cortex-m23 -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-mcpu=cortex-m33 -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-mcpu=cortex-m7+nofp.dp -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv6-m -mfpu=auto -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=auto -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=auto -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.base -mfpu=auto -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=auto -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv7e-m+fp -mfpu=auto -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=auto -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.main+fp -mfpu=auto -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=auto -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=auto -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=auto -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv6-m -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.base -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv7e-m+fp -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.main+fp -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=vfpv3xd -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv6-m -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.base -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv7e-m+fp -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.main+fp -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=vfpv3xd-fp16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv6-m -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.base -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv7e-m+fp -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv4-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv6-m -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.base -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv7e-m+fp -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv5-sp-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv6-m -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.base -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv7e-m+fp -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv5-d16 -mfloat-abi=soft} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv7e-m+fp -mfpu=auto -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv7e-m+fp.dp -mfpu=auto -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-march=armv8-m.main+fp -mfpu=auto -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=auto -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=auto -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=auto -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv7e-m -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv8-m.main -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv7e-m+fp -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv7e-m+fp.dp -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-march=armv8-m.main+fp -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=vfpv3xd -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv7e-m -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv8-m.main -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv7e-m+fp -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv7e-m+fp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-march=armv8-m.main+fp -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=vfpv3xd-fp16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv7e-m -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv8-m.main -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv7e-m+fp -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv4-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv7e-m -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv8-m.main -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv7e-m+fp -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+fp/hard\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+fp/hard\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv5-sp-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv7e-m -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-march=armv8-m.main -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv7e-m+fp -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v7e-m+dp/hard\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv5-d16 -mfloat-abi=hard} \"thumb/v8-m.main+dp/hard\"\n+\t{-march=armv6-m -mfpu=auto -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=auto -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=auto -mfloat-abi=softfp} \"thumb/v7e-m/nofp\"\n+\t{-march=armv8-m.base -mfpu=auto -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=auto -mfloat-abi=softfp} \"thumb/v8-m.main/nofp\"\n+\t{-march=armv7e-m+fp -mfpu=auto -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=auto -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv8-m.main+fp -mfpu=auto -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=auto -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=auto -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=auto -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv6-m -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv8-m.base -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv7e-m+fp -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv8-m.main+fp -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=vfpv3xd -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv6-m -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv8-m.base -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv7e-m+fp -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv8-m.main+fp -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=vfpv3xd-fp16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv6-m -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv8-m.base -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv7e-m+fp -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv4-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv6-m -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv8-m.base -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv7e-m+fp -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+fp/softfp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+fp/softfp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv5-sp-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv6-m -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v6-m/nofp\"\n+\t{-march=armv7-m -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v7-m/nofp\"\n+\t{-march=armv7e-m -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv8-m.base -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v8-m.base/nofp\"\n+\t{-march=armv8-m.main -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv7e-m+fp -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv7e-m+fp.dp -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v7e-m+dp/softfp\"\n+\t{-march=armv8-m.main+fp -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv8-m.main+fp.dp -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv8-m.main+fp+dsp -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+\t{-march=armv8-m.main+fp.dp+dsp -mfpu=fpv5-d16 -mfloat-abi=softfp} \"thumb/v8-m.main+dp/softfp\"\n+    } {\n+\tcheck_multi_dir $opts $dir\n+    }\n+}\n \n gcc_parallel_test_enable 1\n "}]}