ENOMEM	,	V_33
of_clk_add_provider	,	F_21
of_match_node	,	F_7
"pcm_bus"	,	L_20
reg_save	,	V_2
mout_audss_p	,	V_9
ASS_CLK_DIV	,	V_44
dev_info	,	F_24
exynos_audss_clk_resume	,	F_4
CLK_SET_RATE_NO_REPARENT	,	V_39
platform_driver_unregister	,	F_33
exynos_audss_clk_probe	,	F_6
ASS_CLK_GATE	,	V_49
dev	,	V_23
lock	,	V_41
ARRAY_SIZE	,	F_2
exynos_audss_clk_suspend	,	F_1
clk	,	V_12
"i2s_bus"	,	L_18
"failed to add clock provider\n"	,	L_25
EXYNOS_SCLK_PCM	,	V_53
TYPE_EXYNOS5420	,	V_36
clk_table	,	V_30
EXYNOS_MOUT_AUDSS	,	V_38
__clk_get_name	,	F_16
mout_i2s_p	,	V_10
of_node	,	V_24
GFP_KERNEL	,	V_32
EXYNOS_ADMA	,	V_54
sclk_audio	,	V_16
"dout_i2s"	,	L_16
ENODEV	,	V_29
epll	,	V_28
exynos_audss_clk_of_match	,	V_22
"cdclk0"	,	L_4
sclk_pcm_in	,	V_17
"dout_aud_bus"	,	L_15
EXYNOS_PCM_BUS	,	V_52
"sclk_audio"	,	L_12
exynos_audss_clk_driver	,	V_58
"mout_audss"	,	L_3
"failed to map audss registers\n"	,	L_7
clk_prepare_enable	,	F_17
devm_ioremap_resource	,	F_9
"pll_in"	,	L_9
i	,	V_1
"fin_pll"	,	L_1
EINVAL	,	V_25
EXYNOS_AUDSS_MAX_CLKS	,	V_31
of_clk_del_provider	,	F_29
exynos_audss_clk_syscore_ops	,	V_57
CLK_SET_RATE_PARENT	,	V_48
"pll_ref"	,	L_8
"failed to register clock %d\n"	,	L_24
__init	,	T_1
__exit	,	T_2
of_clk_src_onecell_get	,	V_56
platform_device	,	V_4
ERR_PTR	,	F_13
"failed to prepare the epll clock\n"	,	L_10
EXYNOS_DOUT_I2S	,	V_46
cdclk	,	V_15
data	,	V_26
"setup completed\n"	,	L_26
clk_unregister	,	F_25
"fout_epll"	,	L_2
"mout_i2s"	,	L_13
exynos_audss_clk_type	,	V_20
clk_num	,	V_37
pdev	,	V_5
clk_data	,	V_34
EXYNOS_SRP_CLK	,	V_47
CONFIG_PM_SLEEP	,	F_22
pll_in	,	V_14
variant	,	V_21
"sclk_audio0"	,	L_5
exynos_audss_clk_remove	,	F_27
"dout_srp"	,	L_14
ret	,	V_6
res	,	V_8
exynos_audss_clk_init	,	F_30
"adma"	,	L_23
resource	,	V_7
platform_driver_register	,	F_31
EXYNOS_MOUT_I2S	,	V_42
EXYNOS_DOUT_AUD_BUS	,	V_45
PTR_ERR	,	F_12
"sclk_pcm"	,	L_21
exynos_audss_clk_exit	,	F_32
clk_register_mux	,	F_18
platform_get_resource	,	F_8
"srp_clk"	,	L_17
clks	,	V_35
devm_kzalloc	,	F_14
unregister_syscore_ops	,	F_28
"sclk_pcm_in"	,	L_22
clk_register_divider	,	F_19
dev_err	,	F_11
clk_register_gate	,	F_20
reg_base	,	V_3
of_device_id	,	V_18
EXYNOS_I2S_BUS	,	V_50
IORESOURCE_MEM	,	V_27
pll_ref	,	V_13
readl	,	F_3
devm_clk_get	,	F_15
writel	,	F_5
EXYNOS_DOUT_SRP	,	V_43
match	,	V_19
unregister	,	V_55
clk_disable_unprepare	,	F_26
"cdclk"	,	L_11
"sclk_i2s"	,	L_19
ASS_CLK_SRC	,	V_40
sclk_pcm_p	,	V_11
EXYNOS_SCLK_I2S	,	V_51
"sclk_pcm0"	,	L_6
register_syscore_ops	,	F_23
IS_ERR	,	F_10
