Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 30 11:40:26 2024
| Host         : DESKTOP-1KKS4NE running 64-bit major release  (build 9200)
| Command      : report_drc -file ddr4_rw_top_drc_opted.rpt -pb ddr4_rw_top_drc_opted.pb -rpx ddr4_rw_top_drc_opted.rpx
| Design       : ddr4_rw_top
| Device       : xcku5p-ffvb676-1-e
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

