<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Elua-svn] r383 - trunk/src/platform/lm3s
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/elua-svn/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:elua-svn%40lists.berlios.de?Subject=Re%3A%20%5BElua-svn%5D%20r383%20-%20trunk/src/platform/lm3s&In-Reply-To=%3C200908031839.n73IdFgX011411%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000337.html">
   <LINK REL="Next"  HREF="000339.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Elua-svn] r383 - trunk/src/platform/lm3s</H1>
    <B>jbsnyder at BerliOS</B> 
    <A HREF="mailto:elua-svn%40lists.berlios.de?Subject=Re%3A%20%5BElua-svn%5D%20r383%20-%20trunk/src/platform/lm3s&In-Reply-To=%3C200908031839.n73IdFgX011411%40sheep.berlios.de%3E"
       TITLE="[Elua-svn] r383 - trunk/src/platform/lm3s">jbsnyder at mail.berlios.de
       </A><BR>
    <I>Mon Aug  3 20:39:15 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="000337.html">[Elua-svn] r382 - in trunk: . src/platform/lm3s
</A></li>
        <LI>Next message: <A HREF="000339.html">[Elua-svn] r384 - trunk/src/platform/lm3s
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#338">[ date ]</a>
              <a href="thread.html#338">[ thread ]</a>
              <a href="subject.html#338">[ subject ]</a>
              <a href="author.html#338">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: jbsnyder
Date: 2009-08-03 20:39:15 +0200 (Mon, 03 Aug 2009)
New Revision: 383

Modified:
   trunk/src/platform/lm3s/platform.c
Log:
Enable usage of ROM driver library.

Modified: trunk/src/platform/lm3s/platform.c
===================================================================
--- trunk/src/platform/lm3s/platform.c	2009-08-03 18:39:06 UTC (rev 382)
+++ trunk/src/platform/lm3s/platform.c	2009-08-03 18:39:15 UTC (rev 383)
@@ -43,7 +43,11 @@
 #include &quot;disp.h&quot;
 #include &quot;adc.h&quot;
 
+
 #ifdef FORLM3S9B92
+  #define TARGET_IS_TEMPEST_RB1
+  #include &quot;rom.h&quot;
+  #include &quot;rom_map.h&quot;
   #include &quot;lm3s9b92.h&quot;
 #elif FORLM3S8962
   #include &quot;lm3s8962.h&quot;
@@ -75,9 +79,9 @@
 {
   // Set the clocking to run from PLL
 #ifdef FORLM3S9B92
-  SysCtlClockSet(SYSCTL_SYSDIV_4 | SYSCTL_USE_PLL | SYSCTL_OSC_MAIN | SYSCTL_XTAL_16MHZ);
+  MAP_SysCtlClockSet(SYSCTL_SYSDIV_4 | SYSCTL_USE_PLL | SYSCTL_OSC_MAIN | SYSCTL_XTAL_16MHZ);
 #else
-  SysCtlClockSet(SYSCTL_SYSDIV_4 | SYSCTL_USE_PLL | SYSCTL_OSC_MAIN | SYSCTL_XTAL_8MHZ);
+  MAP_SysCtlClockSet(SYSCTL_SYSDIV_4 | SYSCTL_USE_PLL | SYSCTL_OSC_MAIN | SYSCTL_XTAL_8MHZ);
 #endif
 
   // Setup PIO
@@ -108,10 +112,10 @@
   // If the ethernet controller is used the timer is already initialized, so skip this sequence
 #if VTMR_NUM_TIMERS &gt; 0 &amp;&amp; !defined( BUILD_UIP )
   // Configure SysTick for a periodic interrupt.
-  SysTickPeriodSet( SysCtlClockGet() / SYSTICKHZ );
-  SysTickEnable();
-  SysTickIntEnable();
-  IntMasterEnable();
+  MAP_SysTickPeriodSet( MAP_SysCtlClockGet() / SYSTICKHZ );
+  MAP_SysTickEnable();
+  MAP_SysTickIntEnable();
+  MAP_IntMasterEnable();
 #endif
 
   // All done
@@ -148,7 +152,7 @@
   unsigned i;
 
   for( i = 0; i &lt; NUM_PIO; i ++ )
-    SysCtlPeripheralEnable(pio_sysctl[ i ]);
+    MAP_SysCtlPeripheralEnable(pio_sysctl[ i ]);
 }
 
 pio_type platform_pio_op( unsigned port, pio_type pinmask, int op )
@@ -158,44 +162,44 @@
   switch( op )
   {
     case PLATFORM_IO_PORT_SET_VALUE:
-      GPIOPinWrite( base, 0xFF, pinmask );
+      MAP_GPIOPinWrite( base, 0xFF, pinmask );
       break;
 
     case PLATFORM_IO_PIN_SET:
-      GPIOPinWrite( base, pinmask, pinmask );
+      MAP_GPIOPinWrite( base, pinmask, pinmask );
       break;
 
     case PLATFORM_IO_PIN_CLEAR:
-      GPIOPinWrite( base, pinmask, 0 );
+      MAP_GPIOPinWrite( base, pinmask, 0 );
       break;
 
     case PLATFORM_IO_PORT_DIR_INPUT:
       pinmask = 0xFF;
     case PLATFORM_IO_PIN_DIR_INPUT:
-      GPIOPinTypeGPIOInput( base, pinmask );
+      MAP_GPIOPinTypeGPIOInput( base, pinmask );
       break;
 
     case PLATFORM_IO_PORT_DIR_OUTPUT:
       pinmask = 0xFF;
     case PLATFORM_IO_PIN_DIR_OUTPUT:
-      GPIOPinTypeGPIOOutput( base, pinmask );
+      MAP_GPIOPinTypeGPIOOutput( base, pinmask );
       break;
 
     case PLATFORM_IO_PORT_GET_VALUE:
-      retval = GPIOPinRead( base, 0xFF );
+      retval = MAP_GPIOPinRead( base, 0xFF );
       break;
 
     case PLATFORM_IO_PIN_GET:
-      retval = GPIOPinRead( base, pinmask ) ? 1 : 0;
+      retval = MAP_GPIOPinRead( base, pinmask ) ? 1 : 0;
       break;
 
     case PLATFORM_IO_PIN_PULLUP:
     case PLATFORM_IO_PIN_PULLDOWN:
-      GPIOPadConfigSet( base, pinmask, GPIO_STRENGTH_8MA, op == PLATFORM_IO_PIN_PULLUP ? GPIO_PIN_TYPE_STD_WPU : GPIO_PIN_TYPE_STD_WPD );
+      MAP_GPIOPadConfigSet( base, pinmask, GPIO_STRENGTH_8MA, op == PLATFORM_IO_PIN_PULLUP ? GPIO_PIN_TYPE_STD_WPU : GPIO_PIN_TYPE_STD_WPD );
       break;
 
     case PLATFORM_IO_PIN_NOPULL:
-      GPIOPadConfigSet( base, pinmask, GPIO_STRENGTH_8MA, GPIO_PIN_TYPE_STD );
+      MAP_GPIOPadConfigSet( base, pinmask, GPIO_STRENGTH_8MA, GPIO_PIN_TYPE_STD );
       break;
 
     default:
@@ -225,7 +229,7 @@
   unsigned i;
 
   for( i = 0; i &lt; NUM_SPI; i ++ )
-    SysCtlPeripheralEnable(spi_sysctl[ i ]);
+    MAP_SysCtlPeripheralEnable(spi_sysctl[ i ]);
 }
 
 u32 platform_spi_setup( unsigned id, int mode, u32 clock, unsigned cpol, unsigned cpha, unsigned databits )
@@ -237,22 +241,22 @@
   else
     protocol = cpha ? SSI_FRF_MOTO_MODE_3 : SSI_FRF_MOTO_MODE_2;
   mode = mode == PLATFORM_SPI_MASTER ? SSI_MODE_MASTER : SSI_MODE_SLAVE;
-  SSIDisable( spi_base[ id ] );
+  MAP_SSIDisable( spi_base[ id ] );
 
-  GPIOPinTypeSSI( spi_gpio_base[ id ], spi_gpio_pins[ id ] );
+  MAP_GPIOPinTypeSSI( spi_gpio_base[ id ], spi_gpio_pins[ id ] );
 
   // FIXME: not sure this is always &quot;right&quot;
-  GPIOPadConfigSet(spi_gpio_base[ id ], spi_gpio_clk_pin[ id ], GPIO_STRENGTH_8MA, GPIO_PIN_TYPE_STD_WPU);
+  MAP_GPIOPadConfigSet(spi_gpio_base[ id ], spi_gpio_clk_pin[ id ], GPIO_STRENGTH_8MA, GPIO_PIN_TYPE_STD_WPU);
 
-  SSIConfigSetExpClk( spi_base[ id ], SysCtlClockGet(), protocol, mode, clock, databits );
-  SSIEnable( spi_base[ id ] );
+  MAP_SSIConfigSetExpClk( spi_base[ id ], MAP_SysCtlClockGet(), protocol, mode, clock, databits );
+  MAP_SSIEnable( spi_base[ id ] );
   return clock;
 }
 
 spi_data_type platform_spi_send_recv( unsigned id, spi_data_type data )
 {
-  SSIDataPut( spi_base[ id ], data );
-  SSIDataGet( spi_base[ id ], &amp;data );
+  MAP_SSIDataPut( spi_base[ id ], data );
+  MAP_SSIDataGet( spi_base[ id ], &amp;data );
   return data;
 }
 
@@ -279,11 +283,11 @@
   u32 temp;
   int c;
 
-  temp = UARTIntStatus(uart_base[ CON_UART_ID ], true);
-  UARTIntClear(uart_base[ CON_UART_ID ], temp);
-  while( UARTCharsAvail( uart_base[ CON_UART_ID ] ) )
+  temp = MAP_UARTIntStatus(uart_base[ CON_UART_ID ], true);
+  MAP_UARTIntClear(uart_base[ CON_UART_ID ], temp);
+  while( MAP_UARTCharsAvail( uart_base[ CON_UART_ID ] ) )
   {
-    c = UARTCharGetNonBlocking( uart_base[ CON_UART_ID ] );
+    c = MAP_UARTCharGetNonBlocking( uart_base[ CON_UART_ID ] );
     buf_write( BUF_ID_UART, CON_UART_ID, ( t_buf_data* )&amp;c );
   }
 }
@@ -295,12 +299,12 @@
   unsigned i;
 
   for( i = 0; i &lt; NUM_UART; i ++ )
-    SysCtlPeripheralEnable(uart_sysctl[ i ]);
+    MAP_SysCtlPeripheralEnable(uart_sysctl[ i ]);
 
   // Special case for UART 0
   // Configure the UART for 115,200, 8-N-1 operation.
-  GPIOPinTypeUART(GPIO_PORTA_BASE, GPIO_PIN_0 | GPIO_PIN_1);
-  UARTConfigSetExpClk(UART0_BASE, SysCtlClockGet(), CON_UART_SPEED,
+  MAP_GPIOPinTypeUART(GPIO_PORTA_BASE, GPIO_PIN_0 | GPIO_PIN_1);
+  MAP_UARTConfigSetExpClk(UART0_BASE, SysCtlClockGet(), CON_UART_SPEED,
                      (UART_CONFIG_WLEN_8 | UART_CONFIG_STOP_ONE |
                       UART_CONFIG_PAR_NONE));
                       
@@ -312,7 +316,7 @@
   
   IntEnable(INT_UART0);
 
-  UARTIntEnable( uart_base[ CON_UART_ID ], UART_INT_RX | UART_INT_RT );
+  MAP_UARTIntEnable( uart_base[ CON_UART_ID ], UART_INT_RX | UART_INT_RT );
 #endif
 }
 
@@ -320,7 +324,7 @@
 {
   u32 config;
 
-  GPIOPinTypeUART(uart_gpio_base [ id ], uart_gpio_pins[ id ]);
+  MAP_GPIOPinTypeUART(uart_gpio_base [ id ], uart_gpio_pins[ id ]);
 
   switch( databits )
   {
@@ -345,14 +349,14 @@
   else
     config |= UART_CONFIG_PAR_NONE;
 
-  UARTConfigSetExpClk( uart_base[ id ], SysCtlClockGet(), baud, config );
-  UARTConfigGetExpClk( uart_base[ id ], SysCtlClockGet(), &amp;baud, &amp;config );
+  MAP_UARTConfigSetExpClk( uart_base[ id ], MAP_SysCtlClockGet(), baud, config );
+  MAP_UARTConfigGetExpClk( uart_base[ id ], MAP_SysCtlClockGet(), &amp;baud, &amp;config );
   return baud;
 }
 
 void platform_uart_send( unsigned id, u8 data )
 {
-  UARTCharPut( uart_base[ id ], data );
+  MAP_UARTCharPut( uart_base[ id ], data );
 }
 
 int platform_s_uart_recv( unsigned id, s32 timeout )
@@ -360,8 +364,8 @@
   u32 base = uart_base[ id ];
 
   if( timeout == 0 )
-    return UARTCharGetNonBlocking( base );
-  return UARTCharGet( base );
+    return MAP_UARTCharGetNonBlocking( base );
+  return MAP_UARTCharGet( base );
 }
 
 // ****************************************************************************
@@ -378,9 +382,9 @@
 
   for( i = 0; i &lt; NUM_TIMER; i ++ )
   {
-    SysCtlPeripheralEnable(timer_sysctl[ i ]);
-    TimerConfigure(timer_base[ i ], TIMER_CFG_32_BIT_PER);
-    TimerEnable(timer_base[ i ], TIMER_A);
+    MAP_SysCtlPeripheralEnable(timer_sysctl[ i ]);
+    MAP_TimerConfigure(timer_base[ i ], TIMER_CFG_32_BIT_PER);
+    MAP_TimerEnable(timer_base[ i ], TIMER_A);
   }
 }
 
@@ -389,9 +393,9 @@
   timer_data_type final;
   u32 base = timer_base[ id ];
 
-  final = 0xFFFFFFFF - ( ( ( u64 )delay_us * SysCtlClockGet() ) / 1000000 );
-  TimerLoadSet( base, TIMER_A, 0xFFFFFFFF );
-  while( TimerValueGet( base, TIMER_A ) &gt; final );
+  final = 0xFFFFFFFF - ( ( ( u64 )delay_us * MAP_SysCtlClockGet() ) / 1000000 );
+  MAP_TimerLoadSet( base, TIMER_A, 0xFFFFFFFF );
+  while( MAP_TimerValueGet( base, TIMER_A ) &gt; final );
 }
 
 u32 platform_s_timer_op( unsigned id, int op, u32 data )
@@ -404,12 +408,12 @@
   {
     case PLATFORM_TIMER_OP_START:
       res = 0xFFFFFFFF;
-      TimerControlTrigger(base, TIMER_A, false);
-      TimerLoadSet( base, TIMER_A, 0xFFFFFFFF );
+      MAP_TimerControlTrigger(base, TIMER_A, false);
+      MAP_TimerLoadSet( base, TIMER_A, 0xFFFFFFFF );
       break;
 
     case PLATFORM_TIMER_OP_READ:
-      res = TimerValueGet( base, TIMER_A );
+      res = MAP_TimerValueGet( base, TIMER_A );
       break;
 
     case PLATFORM_TIMER_OP_GET_MAX_DELAY:
@@ -422,7 +426,7 @@
 
     case PLATFORM_TIMER_OP_SET_CLOCK:
     case PLATFORM_TIMER_OP_GET_CLOCK:
-      res = SysCtlClockGet();
+      res = MAP_SysCtlClockGet();
       break;
 
   }
@@ -460,8 +464,8 @@
 
 static void pwms_init()
 {
-  SysCtlPeripheralEnable( SYSCTL_PERIPH_PWM );
-  SysCtlPWMClockSet( SYSCTL_PWMDIV_1 );
+  MAP_SysCtlPeripheralEnable( SYSCTL_PERIPH_PWM );
+  MAP_SysCtlPWMClockSet( SYSCTL_PWMDIV_1 );
 }
 
 // Helper function: return the PWM clock
@@ -470,11 +474,11 @@
   unsigned i;
   u32 clk;
 
-  clk = SysCtlPWMClockGet();
+  clk = MAP_SysCtlPWMClockGet();
   for( i = 0; i &lt; sizeof( pwm_div_ctl ) / sizeof( u32 ); i ++ )
     if( clk == pwm_div_ctl[ i ] )
       break;
-  return SysCtlClockGet() / pwm_div_data[ i ];
+  return MAP_SysCtlClockGet() / pwm_div_data[ i ];
 }
 
 // Helper function: set the PWM clock
@@ -483,11 +487,11 @@
   unsigned i, min_i;
   u32 sysclk;
 
-  sysclk = SysCtlClockGet();
+  sysclk = MAP_SysCtlClockGet();
   for( i = min_i = 0; i &lt; sizeof( pwm_div_data ) / sizeof( u8 ); i ++ )
     if( ABSDIFF( clock, sysclk / pwm_div_data[ i ] ) &lt; ABSDIFF( clock, sysclk / pwm_div_data[ min_i ] ) )
       min_i = i;
-  SysCtlPWMClockSet( pwm_div_ctl[ min_i ] );
+  MAP_SysCtlPWMClockSet( pwm_div_ctl[ min_i ] );
   return sysclk / pwm_div_data[ min_i ];
 }
 
@@ -497,14 +501,14 @@
   u32 period;
 
   // Set pin as PWM
-  GPIOPinTypePWM( pwm_ports[ id ], pwm_pins[ id ] );
+  MAP_GPIOPinTypePWM( pwm_ports[ id ], pwm_pins[ id ] );
   // Compute period
   period = pwmclk / frequency;
   // Set the period
-  PWMGenConfigure( PWM_BASE, pwm_gens[ id &gt;&gt; 1 ], PWM_GEN_MODE_UP_DOWN | PWM_GEN_MODE_NO_SYNC );
-  PWMGenPeriodSet( PWM_BASE, pwm_gens[ id &gt;&gt; 1 ], period );
+  MAP_PWMGenConfigure( PWM_BASE, pwm_gens[ id &gt;&gt; 1 ], PWM_GEN_MODE_UP_DOWN | PWM_GEN_MODE_NO_SYNC );
+  MAP_PWMGenPeriodSet( PWM_BASE, pwm_gens[ id &gt;&gt; 1 ], period );
   // Set duty cycle
-  PWMPulseWidthSet( PWM_BASE, pwm_outs[ id ], ( period * duty ) / 100 );
+  MAP_PWMPulseWidthSet( PWM_BASE, pwm_outs[ id ], ( period * duty ) / 100 );
   // Return actual frequency
   return pwmclk / period;
 }
@@ -524,13 +528,13 @@
       break;
 
     case PLATFORM_PWM_OP_START:
-      PWMOutputState( PWM_BASE, 1 &lt;&lt; id, true );
-      PWMGenEnable( PWM_BASE, pwm_gens[ id &gt;&gt; 1 ] );
+      MAP_PWMOutputState( PWM_BASE, 1 &lt;&lt; id, true );
+      MAP_PWMGenEnable( PWM_BASE, pwm_gens[ id &gt;&gt; 1 ] );
       break;
 
     case PLATFORM_PWM_OP_STOP:
-      PWMOutputState( PWM_BASE, 1 &lt;&lt; id, false );
-      PWMGenDisable( PWM_BASE, pwm_gens[ id &gt;&gt; 1 ] );
+      MAP_PWMOutputState( PWM_BASE, 1 &lt;&lt; id, false );
+      MAP_PWMGenDisable( PWM_BASE, pwm_gens[ id &gt;&gt; 1 ] );
       break;
   }
 
@@ -542,12 +546,12 @@
 
 void platform_cpu_enable_interrupts()
 {
-  IntMasterEnable();
+  MAP_IntMasterEnable();
 }
 
 void platform_cpu_disable_interrupts()
 {
-  IntMasterDisable();
+  MAP_IntMasterDisable();
 }
 
 // *****************************************************************************
@@ -573,7 +577,7 @@
   // If there are no more active channels, stop the sequencer
   if( d-&gt;ch_active == 0 )
   {
-    ADCSequenceDisable( ADC_BASE, d-&gt;seq_id );
+    MAP_ADCSequenceDisable( ADC_BASE, d-&gt;seq_id );
     d-&gt;running = 0;
   }
 }
@@ -585,8 +589,8 @@
   elua_adc_dev_state *d = adc_get_dev_state( 0 );
   elua_adc_ch_state *s;
 
-  ADCIntClear( ADC_BASE, d-&gt;seq_id );
-  ADCSequenceDataGet( ADC_BASE, d-&gt;seq_id, tmpbuff );
+  MAP_ADCIntClear( ADC_BASE, d-&gt;seq_id );
+  MAP_ADCSequenceDataGet( ADC_BASE, d-&gt;seq_id, tmpbuff );
   
   d-&gt;seq_ctr = 0;
   
@@ -626,7 +630,7 @@
   if ( d-&gt;clocked == 0 &amp;&amp; d-&gt;running == 1 )
   {
     // Need to manually fire off sample request in single sample mode
-    ADCProcessorTrigger( ADC_BASE, d-&gt;seq_id );
+    MAP_ADCProcessorTrigger( ADC_BASE, d-&gt;seq_id );
   }
 }
 
@@ -635,11 +639,11 @@
   unsigned id;
   elua_adc_dev_state *d = adc_get_dev_state( 0 );
   
-	SysCtlPeripheralEnable(SYSCTL_PERIPH_ADC);
+	MAP_SysCtlPeripheralEnable(SYSCTL_PERIPH_ADC);
 	
 	// Try ramping up max sampling rate
-  SysCtlADCSpeedSet(SYSCTL_ADCSPEED_500KSPS);
-  SysCtlADCSpeedSet(SYSCTL_ADCSPEED_1MSPS);
+  MAP_SysCtlADCSpeedSet(SYSCTL_ADCSPEED_500KSPS);
+  MAP_SysCtlADCSpeedSet(SYSCTL_ADCSPEED_1MSPS);
   
 	for( id = 0; id &lt; NUM_ADC; id ++ )
 	{
@@ -648,8 +652,8 @@
 	
   // Perform sequencer setup
   platform_adc_setclock( 0, 0 );
-	ADCIntEnable( ADC_BASE, d-&gt;seq_id );
-  IntEnable( adc_ints[ d-&gt;seq_id ] );
+	MAP_ADCIntEnable( ADC_BASE, d-&gt;seq_id );
+  MAP_IntEnable( adc_ints[ d-&gt;seq_id ] );
 }
 
 u32 platform_adc_setclock( unsigned id, u32 frequency )
@@ -657,23 +661,23 @@
   elua_adc_dev_state *d = adc_get_dev_state( 0 );
   
   // Make sure sequencer is disabled before making changes
-  ADCSequenceDisable( ADC_BASE, d-&gt;seq_id );
+  MAP_ADCSequenceDisable( ADC_BASE, d-&gt;seq_id );
   
   if ( frequency &gt; 0 )
   {
     d-&gt;clocked = 1;
     // Set sequence id to be triggered repeatedly, with priority id
-    ADCSequenceConfigure( ADC_BASE, d-&gt;seq_id, ADC_TRIGGER_TIMER, d-&gt;seq_id );
+    MAP_ADCSequenceConfigure( ADC_BASE, d-&gt;seq_id, ADC_TRIGGER_TIMER, d-&gt;seq_id );
 
     // Set up timer trigger
-    TimerLoadSet( timer_base[ d-&gt;timer_id ], TIMER_A, SysCtlClockGet() / frequency );
-    frequency = SysCtlClockGet() / TimerLoadGet( timer_base[ d-&gt;timer_id ], TIMER_A );
+    MAP_TimerLoadSet( timer_base[ d-&gt;timer_id ], TIMER_A, MAP_SysCtlClockGet() / frequency );
+    frequency = MAP_SysCtlClockGet() / MAP_TimerLoadGet( timer_base[ d-&gt;timer_id ], TIMER_A );
   }
   else
   {
     d-&gt;clocked = 0;
     // Conversion will run back-to-back until required samples are acquired
-    ADCSequenceConfigure( ADC_BASE, d-&gt;seq_id, ADC_TRIGGER_PROCESSOR, d-&gt;seq_id ) ;
+    MAP_ADCSequenceConfigure( ADC_BASE, d-&gt;seq_id, ADC_TRIGGER_PROCESSOR, d-&gt;seq_id ) ;
   }
     
   return frequency;
@@ -682,19 +686,19 @@
 {  
   elua_adc_dev_state *d = adc_get_dev_state( 0 );
   
-  ADCSequenceDisable( ADC_BASE, d-&gt;seq_id );
+  MAP_ADCSequenceDisable( ADC_BASE, d-&gt;seq_id );
   
   // NOTE: seq ctr should have an incrementer that will wrap appropriately..
   d-&gt;seq_ctr = 0; 
   while( d-&gt;seq_ctr &lt; d-&gt;seq_len-1 )
   {
-    ADCSequenceStepConfigure( ADC_BASE, d-&gt;seq_id, d-&gt;seq_ctr, adc_ctls[ d-&gt;ch_state[ d-&gt;seq_ctr ]-&gt;id ] );
+    MAP_ADCSequenceStepConfigure( ADC_BASE, d-&gt;seq_id, d-&gt;seq_ctr, adc_ctls[ d-&gt;ch_state[ d-&gt;seq_ctr ]-&gt;id ] );
     d-&gt;seq_ctr++;
   }
-  ADCSequenceStepConfigure( ADC_BASE, d-&gt;seq_id, d-&gt;seq_ctr, ADC_CTL_IE | ADC_CTL_END | adc_ctls[ d-&gt;ch_state[ d-&gt;seq_ctr ]-&gt;id ] );
+  MAP_ADCSequenceStepConfigure( ADC_BASE, d-&gt;seq_id, d-&gt;seq_ctr, ADC_CTL_IE | ADC_CTL_END | adc_ctls[ d-&gt;ch_state[ d-&gt;seq_ctr ]-&gt;id ] );
   d-&gt;seq_ctr = 0;
   
-  ADCSequenceEnable( ADC_BASE, d-&gt;seq_id );
+  MAP_ADCSequenceEnable( ADC_BASE, d-&gt;seq_id );
       
   return PLATFORM_OK;
 }
@@ -708,17 +712,17 @@
   {
     adc_update_dev_sequence( 0 );
 
-    ADCSequenceEnable( ADC_BASE, d-&gt;seq_id );
+    MAP_ADCSequenceEnable( ADC_BASE, d-&gt;seq_id );
     d-&gt;running = 1;
 
     if( d-&gt;clocked == 1 )
     {
-      TimerControlTrigger(timer_base[d-&gt;timer_id], TIMER_A, true);
-      TimerEnable(timer_base[d-&gt;timer_id], TIMER_A);
+      MAP_TimerControlTrigger(timer_base[d-&gt;timer_id], TIMER_A, true);
+      MAP_TimerEnable(timer_base[d-&gt;timer_id], TIMER_A);
     }
     else
     {
-      ADCProcessorTrigger( ADC_BASE, d-&gt;seq_id );
+      MAP_ADCProcessorTrigger( ADC_BASE, d-&gt;seq_id );
     }
   }
   
@@ -783,45 +787,45 @@
   static struct uip_eth_addr sTempAddr;
 
   // Enable and reset the controller
-  SysCtlPeripheralEnable( SYSCTL_PERIPH_ETH );
-  SysCtlPeripheralReset( SYSCTL_PERIPH_ETH );
+  MAP_SysCtlPeripheralEnable( SYSCTL_PERIPH_ETH );
+  MAP_SysCtlPeripheralReset( SYSCTL_PERIPH_ETH );
 
   // Enable Ethernet LEDs
-  GPIODirModeSet( GPIO_PORTF_BASE, GPIO_PIN_2 | GPIO_PIN_3, GPIO_DIR_MODE_HW );
-  GPIOPadConfigSet( GPIO_PORTF_BASE, GPIO_PIN_2 | GPIO_PIN_3, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD );
+  MAP_GPIODirModeSet( GPIO_PORTF_BASE, GPIO_PIN_2 | GPIO_PIN_3, GPIO_DIR_MODE_HW );
+  MAP_GPIOPadConfigSet( GPIO_PORTF_BASE, GPIO_PIN_2 | GPIO_PIN_3, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD );
 
   // Configure SysTick for a periodic interrupt.
-  SysTickPeriodSet(SysCtlClockGet() / SYSTICKHZ);
-  SysTickEnable();
-  SysTickIntEnable();
+  MAP_SysTickPeriodSet( MAP_SysCtlClockGet() / SYSTICKHZ);
+  MAP_SysTickEnable();
+  MAP_SysTickIntEnable();
 
   // Intialize the Ethernet Controller and disable all Ethernet Controller interrupt sources.
-  EthernetIntDisable(ETH_BASE, (ETH_INT_PHY | ETH_INT_MDIO | ETH_INT_RXER |
+  MAP_EthernetIntDisable(ETH_BASE, (ETH_INT_PHY | ETH_INT_MDIO | ETH_INT_RXER |
                      ETH_INT_RXOF | ETH_INT_TX | ETH_INT_TXER | ETH_INT_RX));
-  temp = EthernetIntStatus(ETH_BASE, false);
-  EthernetIntClear(ETH_BASE, temp);
+  temp = MAP_EthernetIntStatus(ETH_BASE, false);
+  MAP_EthernetIntClear(ETH_BASE, temp);
 
   // Initialize the Ethernet Controller for operation.
-  EthernetInitExpClk(ETH_BASE, SysCtlClockGet());
+  MAP_EthernetInitExpClk(ETH_BASE, MAP_SysCtlClockGet());
 
   // Configure the Ethernet Controller for normal operation.
   // - Full Duplex
   // - TX CRC Auto Generation
   // - TX Padding Enabled
-  EthernetConfigSet(ETH_BASE, (ETH_CFG_TX_DPLXEN | ETH_CFG_TX_CRCEN |
+  MAP_EthernetConfigSet(ETH_BASE, (ETH_CFG_TX_DPLXEN | ETH_CFG_TX_CRCEN |
                                ETH_CFG_TX_PADEN));
 
   // Enable the Ethernet Controller.
-  EthernetEnable(ETH_BASE);
+  MAP_EthernetEnable(ETH_BASE);
 
   // Enable the Ethernet interrupt.
-  IntEnable(INT_ETH);
+  MAP_IntEnable(INT_ETH);
 
   // Enable the Ethernet RX Packet interrupt source.
-  EthernetIntEnable(ETH_BASE, ETH_INT_RX);
+  MAP_EthernetIntEnable(ETH_BASE, ETH_INT_RX);
 
   // Enable all processor interrupts.
-  IntMasterEnable();
+  MAP_IntMasterEnable();
 
   // Configure the hardware MAC address for Ethernet Controller filtering of
   // incoming packets.
@@ -829,7 +833,7 @@
   // For the Ethernet Eval Kits, the MAC address will be stored in the
   // non-volatile USER0 and USER1 registers.  These registers can be read
   // using the FlashUserGet function, as illustrated below.
-  FlashUserGet(&amp;user0, &amp;user1);
+  MAP_FlashUserGet(&amp;user0, &amp;user1);
 
   // Convert the 24/24 split MAC address from NV ram into a 32/16 split MAC
   // address needed to program the hardware registers, then program the MAC
@@ -842,7 +846,7 @@
   sTempAddr.addr[5] = ((user1 &gt;&gt; 16) &amp; 0xff);
 
   // Program the hardware with it's MAC address (for filtering).
-  EthernetMACAddrSet(ETH_BASE, (unsigned char *)&amp;sTempAddr);
+  MAP_EthernetMACAddrSet(ETH_BASE, (unsigned char *)&amp;sTempAddr);
 
   // Initialize the eLua uIP layer
   elua_uip_init( &amp;sTempAddr );
@@ -854,12 +858,12 @@
 
 void platform_eth_send_packet( const void* src, u32 size )
 {
-  EthernetPacketPut( ETH_BASE, uip_buf, uip_len );
+  MAP_EthernetPacketPut( ETH_BASE, uip_buf, uip_len );
 }
 
 u32 platform_eth_get_packet_nb( void* buf, u32 maxlen )
 {
-  return EthernetPacketGetNonBlocking( ETH_BASE, uip_buf, sizeof( uip_buf ) );
+  return MAP_EthernetPacketGetNonBlocking( ETH_BASE, uip_buf, sizeof( uip_buf ) );
 }
 
 void platform_eth_force_interrupt()


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000337.html">[Elua-svn] r382 - in trunk: . src/platform/lm3s
</A></li>
	<LI>Next message: <A HREF="000339.html">[Elua-svn] r384 - trunk/src/platform/lm3s
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#338">[ date ]</a>
              <a href="thread.html#338">[ thread ]</a>
              <a href="subject.html#338">[ subject ]</a>
              <a href="author.html#338">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/elua-svn">More information about the eLua-svn
mailing list</a><br>
</body></html>
