{"files":[{"patch":"@@ -204,2 +204,2 @@\n-  reg_def V8   ( SOC, SOC, Op_RegF,  8, v8->as_VMReg()          );\n-  reg_def V8_H ( SOC, SOC, Op_RegF,  8, v8->as_VMReg()->next()  );\n+  reg_def V8   ( SOC, SOE, Op_RegF,  8, v8->as_VMReg()          );\n+  reg_def V8_H ( SOC, SOE, Op_RegF,  8, v8->as_VMReg()->next()  );\n@@ -209,2 +209,2 @@\n-  reg_def V9   ( SOC, SOC, Op_RegF,  9, v9->as_VMReg()          );\n-  reg_def V9_H ( SOC, SOC, Op_RegF,  9, v9->as_VMReg()->next()  );\n+  reg_def V9   ( SOC, SOE, Op_RegF,  9, v9->as_VMReg()          );\n+  reg_def V9_H ( SOC, SOE, Op_RegF,  9, v9->as_VMReg()->next()  );\n@@ -214,2 +214,2 @@\n-  reg_def V10  ( SOC, SOC, Op_RegF, 10, v10->as_VMReg()         );\n-  reg_def V10_H( SOC, SOC, Op_RegF, 10, v10->as_VMReg()->next() );\n+  reg_def V10  ( SOC, SOE, Op_RegF, 10, v10->as_VMReg()         );\n+  reg_def V10_H( SOC, SOE, Op_RegF, 10, v10->as_VMReg()->next() );\n@@ -219,2 +219,2 @@\n-  reg_def V11  ( SOC, SOC, Op_RegF, 11, v11->as_VMReg()         );\n-  reg_def V11_H( SOC, SOC, Op_RegF, 11, v11->as_VMReg()->next() );\n+  reg_def V11  ( SOC, SOE, Op_RegF, 11, v11->as_VMReg()         );\n+  reg_def V11_H( SOC, SOE, Op_RegF, 11, v11->as_VMReg()->next() );\n@@ -224,2 +224,2 @@\n-  reg_def V12  ( SOC, SOC, Op_RegF, 12, v12->as_VMReg()         );\n-  reg_def V12_H( SOC, SOC, Op_RegF, 12, v12->as_VMReg()->next() );\n+  reg_def V12  ( SOC, SOE, Op_RegF, 12, v12->as_VMReg()         );\n+  reg_def V12_H( SOC, SOE, Op_RegF, 12, v12->as_VMReg()->next() );\n@@ -229,2 +229,2 @@\n-  reg_def V13  ( SOC, SOC, Op_RegF, 13, v13->as_VMReg()         );\n-  reg_def V13_H( SOC, SOC, Op_RegF, 13, v13->as_VMReg()->next() );\n+  reg_def V13  ( SOC, SOE, Op_RegF, 13, v13->as_VMReg()         );\n+  reg_def V13_H( SOC, SOE, Op_RegF, 13, v13->as_VMReg()->next() );\n@@ -234,2 +234,2 @@\n-  reg_def V14  ( SOC, SOC, Op_RegF, 14, v14->as_VMReg()         );\n-  reg_def V14_H( SOC, SOC, Op_RegF, 14, v14->as_VMReg()->next() );\n+  reg_def V14  ( SOC, SOE, Op_RegF, 14, v14->as_VMReg()         );\n+  reg_def V14_H( SOC, SOE, Op_RegF, 14, v14->as_VMReg()->next() );\n@@ -239,2 +239,2 @@\n-  reg_def V15  ( SOC, SOC, Op_RegF, 15, v15->as_VMReg()         );\n-  reg_def V15_H( SOC, SOC, Op_RegF, 15, v15->as_VMReg()->next() );\n+  reg_def V15  ( SOC, SOE, Op_RegF, 15, v15->as_VMReg()         );\n+  reg_def V15_H( SOC, SOE, Op_RegF, 15, v15->as_VMReg()->next() );\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad","additions":16,"deletions":16,"binary":false,"changes":32,"status":"modified"},{"patch":"@@ -363,1 +363,1 @@\n-      fmovd(v10, tmp5);                            \/\/ init two24A value\n+      fmovd(v24, tmp5);                            \/\/ init two24A value\n@@ -377,1 +377,1 @@\n-        fmuld(v26, v26, v10);\n+        fmuld(v26, v26, v24);\n@@ -386,1 +386,1 @@\n-        fmuld(v3, v26, v10);\n+        fmuld(v3, v26, v24);\n@@ -842,1 +842,1 @@\n-          fmsubd(v28, v10, v29, v18);                      \/\/ v28 = z-two24A*fw\n+          fmsubd(v28, v24, v29, v18);                      \/\/ v28 = z-two24A*fw\n@@ -1003,1 +1003,1 @@\n-          fcmpd(v18, v10);                                   \/\/ v10 is stil two24A\n+          fcmpd(v18, v24);                                   \/\/ v24 is stil two24A\n@@ -1007,1 +1007,1 @@\n-          fmaddd(v2, v10, v1, v18);\n+          fmaddd(v2, v24, v1, v18);\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64_trig.cpp","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"}]}