# Verilog 2

Okay, so I learned a bit more about how to write programs in Verilog, and wrote
most of a RSA encryption circuit, but couldn't figure out to get modular
exponentiation working. For testing, I used 128-bit keys and encrypted parts of my flag,
UMDCTF-{`465ea069316d0f4d57f4152c3abace94`\_`dbf62312ba954929e819d3503f1d46`}. Can
you get my flag back? Maybe running this would help...

* `Author` -- jsfleming
* `Flag` -- abb5cf08200f2f906c0f0e417db5de086a9d76542ea531fb10c1dc886c89bf43
* `Points` -- 60
