> 搭建BD工程

> 创建 Block Design

<img width="1064" height="445" alt="Image" src="https://github.com/user-attachments/assets/a5a64989-ff66-4831-99bc-554b10318c86" />

> 图形化BD 就是一个代码容器，接下来我们添加一些图形化的 IP

<img width="1056" height="430" alt="Image" src="https://github.com/user-attachments/assets/9ebb90ed-6f2c-4704-9ad3-32dc35c7dd66" />

<img width="1071" height="628" alt="Image" src="https://github.com/user-attachments/assets/e9db606a-cceb-47b1-83e0-e8def9f2dd8a" />

<img width="1061" height="259" alt="Image" src="https://github.com/user-attachments/assets/8db08f23-d289-4cfd-ab75-af8e1d9431d3" />

<img width="1081" height="275" alt="Image" src="https://github.com/user-attachments/assets/21e0755a-b2d2-48af-bb7f-cae8593cbcca" />

> IP 信号自动连线 可以自己删减

<!-- Failed to upload "image.png" -->

<img width="1074" height="304" alt="Image" src="https://github.com/user-attachments/assets/d812aeae-87b5-41b5-abdc-4da6cedf1734" />

> BRAM 参数设置

FDMA 设置

<img width="1071" height="250" alt="Image" src="https://github.com/user-attachments/assets/e8b52137-b7b1-4847-9a0b-9500fadccdf3" />


BRAM 设置

<img width="1059" height="571" alt="Image" src="https://github.com/user-attachments/assets/9371c32c-3694-4583-ae3d-de7df740890c" />

<img width="1063" height="564" alt="Image" src="https://github.com/user-attachments/assets/6a279802-c1ad-45a4-b9d6-65ed89f16d58" />

<img width="1067" height="561" alt="Image" src="https://github.com/user-attachments/assets/b91af88d-84fc-4773-aa64-78d3215c760c" />

<img width="1069" height="593" alt="Image" src="https://github.com/user-attachments/assets/88fc7fb7-1640-454a-91eb-f1590bfe1695" />

AXI BRAM Controller IP 设置

<!-- Failed to upload "image.png" -->

Clocking Wizard IP 设置






