
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     3    0.092320    0.215534    1.653386    2.001839 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.220821    0.027521    2.029359 v cell3/config_data_in (fpgacell)
                                              2.029359   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
                                  0.250000    0.596659   clock uncertainty
                                  0.000000    0.596659   clock reconvergence pessimism
                                  0.336310    0.932969   library hold time
                                              0.932969   data required time
---------------------------------------------------------------------------------------------
                                              0.932969   data required time
                                             -2.029359   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096391   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     3    0.123011    0.282475    1.690395    2.038029 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.290704    0.039395    2.077425 v cell1/config_data_in (fpgacell)
                                              2.077425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
                                  0.250000    0.612311   clock uncertainty
                                  0.000000    0.612311   clock reconvergence pessimism
                                  0.336310    0.948621   library hold time
                                              0.948621   data required time
---------------------------------------------------------------------------------------------
                                              0.948621   data required time
                                             -2.077425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.128804   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     3    0.111457    0.250623    1.697123    2.059434 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.251333    0.008167    2.067601 v cell2/config_data_in (fpgacell)
                                              2.067601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
                                  0.250000    0.598453   clock uncertainty
                                  0.000000    0.598453   clock reconvergence pessimism
                                  0.336310    0.934763   library hold time
                                              0.934763   data required time
---------------------------------------------------------------------------------------------
                                              0.934763   data required time
                                             -2.067601   data arrival time
---------------------------------------------------------------------------------------------
                                              1.132838   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003575    0.016698    0.009322 2000.009399 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.016698    0.000000 2000.009399 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038619    0.143355    0.142563 2000.151978 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.143415    0.002501 2000.154419 ^ cell0/config_data_in (fpgacell)
                                           2000.154419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
                                  0.250000    0.597635   clock uncertainty
                                  0.000000    0.597635   clock reconvergence pessimism
                                  0.438870    1.036505   library hold time
                                              1.036505   data required time
---------------------------------------------------------------------------------------------
                                              1.036505   data required time
                                           -2000.154419   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.117798   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108544    0.005230 2000.154907 ^ cell3/nrst (fpgacell)
                                           2000.154907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
                                  0.250000    0.596659   clock uncertainty
                                  0.000000    0.596659   clock reconvergence pessimism
                                  0.077920    0.674579   library hold time
                                              0.674579   data required time
---------------------------------------------------------------------------------------------
                                              0.674579   data required time
                                           -2000.154907   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.480225   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.112396    0.016826 2000.166504 ^ cell2/nrst (fpgacell)
                                           2000.166504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
                                  0.250000    0.598453   clock uncertainty
                                  0.000000    0.598453   clock reconvergence pessimism
                                  0.077920    0.676373   library hold time
                                              0.676373   data required time
---------------------------------------------------------------------------------------------
                                              0.676373   data required time
                                           -2000.166504   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.490112   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011113    0.018151    0.011141 2000.011230 v en (in)
                                                         en (net)
                      0.018157    0.000000 2000.011230 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124080    0.055183    0.102318 2000.113525 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.056552    0.006594 2000.120117 v cell3/en (fpgacell)
                                           2000.120117   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
                                  0.250000    0.596659   clock uncertainty
                                  0.000000    0.596659   clock reconvergence pessimism
                                 -0.070010    0.526649   library hold time
                                              0.526649   data required time
---------------------------------------------------------------------------------------------
                                              0.526649   data required time
                                           -2000.120117   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.593506   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011113    0.018151    0.011141 2000.011230 v en (in)
                                                         en (net)
                      0.018157    0.000000 2000.011230 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124080    0.055183    0.102318 2000.113525 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.065283    0.017963 2000.131470 v cell2/en (fpgacell)
                                           2000.131470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
                                  0.250000    0.598453   clock uncertainty
                                  0.000000    0.598453   clock reconvergence pessimism
                                 -0.070010    0.528443   library hold time
                                              0.528443   data required time
---------------------------------------------------------------------------------------------
                                              0.528443   data required time
                                           -2000.131470   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.603027   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.207757    0.074806 2000.349121 ^ cell1/nrst (fpgacell)
                                           2000.349121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
                                  0.250000    0.612311   clock uncertainty
                                  0.000000    0.612311   clock reconvergence pessimism
                                  0.077920    0.690231   library hold time
                                              0.690231   data required time
---------------------------------------------------------------------------------------------
                                              0.690231   data required time
                                           -2000.349121   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.658813   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011674    0.044190    0.029104 2000.029175 ^ nrst (in)
                                                         nrst (net)
                      0.044191    0.000000 2000.029175 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.119211    0.108181    0.120508 2000.149658 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.108353    0.003638 2000.153320 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.175884    0.144787    0.120963 2000.274292 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.220923    0.085038 2000.359253 ^ cell0/nrst (fpgacell)
                                           2000.359253   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
                                  0.250000    0.597635   clock uncertainty
                                  0.000000    0.597635   clock reconvergence pessimism
                                  0.077920    0.675555   library hold time
                                              0.675555   data required time
---------------------------------------------------------------------------------------------
                                              0.675555   data required time
                                           -2000.359253   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.683716   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011113    0.018151    0.011141 2000.011230 v en (in)
                                                         en (net)
                      0.018157    0.000000 2000.011230 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124080    0.055183    0.102318 2000.113525 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.055999    0.005230 2000.118774 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209123    0.058361    0.109594 2000.228394 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.184608    0.084583 2000.312866 v cell1/en (fpgacell)
                                           2000.312866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
                                  0.250000    0.612311   clock uncertainty
                                  0.000000    0.612311   clock reconvergence pessimism
                                 -0.070010    0.542301   library hold time
                                              0.542301   data required time
---------------------------------------------------------------------------------------------
                                              0.542301   data required time
                                           -2000.312866   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.770630   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011113    0.018151    0.011141 2000.011230 v en (in)
                                                         en (net)
                      0.018157    0.000000 2000.011230 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.124080    0.055183    0.102318 2000.113525 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.055999    0.005230 2000.118774 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.209123    0.058361    0.109594 2000.228394 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.202661    0.095497 2000.323853 v cell0/en (fpgacell)
                                           2000.323853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
                                  0.250000    0.597635   clock uncertainty
                                  0.000000    0.597635   clock reconvergence pessimism
                                 -0.070010    0.527625   library hold time
                                              0.527625   data required time
---------------------------------------------------------------------------------------------
                                              0.527625   data required time
                                           -2000.323853   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.796143   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011233    0.018347    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018353    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130237    0.057083    0.103000 2000.114380 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.058245    0.006139 2000.120605 v cell3/config_en (fpgacell)
                                           2000.120605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
                                  0.250000    0.596659   clock uncertainty
                                  0.000000    0.596659   clock reconvergence pessimism
                                 -1.064420   -0.467761   library hold time
                                             -0.467761   data required time
---------------------------------------------------------------------------------------------
                                             -0.467761   data required time
                                           -2000.120605   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.588257   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011233    0.018347    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018353    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130237    0.057083    0.103000 2000.114380 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.068874    0.019554 2000.134033 v cell2/config_en (fpgacell)
                                           2000.134033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
                                  0.250000    0.598453   clock uncertainty
                                  0.000000    0.598453   clock reconvergence pessimism
                                 -1.064420   -0.465967   library hold time
                                             -0.465967   data required time
---------------------------------------------------------------------------------------------
                                             -0.465967   data required time
                                           -2000.134033   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.599854   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011233    0.018347    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018353    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130237    0.057083    0.103000 2000.114380 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.057470    0.003865 2000.118286 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.203787    0.055232    0.110276 2000.228516 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.178884    0.081627 2000.310181 v cell1/config_en (fpgacell)
                                           2000.310181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
                                  0.250000    0.612311   clock uncertainty
                                  0.000000    0.612311   clock reconvergence pessimism
                                 -1.064420   -0.452109   library hold time
                                             -0.452109   data required time
---------------------------------------------------------------------------------------------
                                             -0.452109   data required time
                                           -2000.310181   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.762207   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011233    0.018347    0.011369 2000.011475 v config_en (in)
                                                         config_en (net)
                      0.018353    0.000000 2000.011475 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.130237    0.057083    0.103000 2000.114380 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.057470    0.003865 2000.118286 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.203787    0.055232    0.110276 2000.228516 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.198827    0.093678 2000.322266 v cell0/config_en (fpgacell)
                                           2000.322266   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
                                  0.250000    0.597635   clock uncertainty
                                  0.000000    0.597635   clock reconvergence pessimism
                                 -1.064420   -0.466785   library hold time
                                             -0.466785   data required time
---------------------------------------------------------------------------------------------
                                             -0.466785   data required time
                                           -2000.322266   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.789062   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     3    0.038510    0.096530    1.579434    1.926093 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.096841    0.005880    1.931973 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.063058    0.144265    2.076238 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.063067    0.000757    2.076996 v config_data_out (out)
                                              2.076996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.076996   data arrival time
---------------------------------------------------------------------------------------------
                                           2001.827026   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006375    0.021964   10.696783   11.044418 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.021964    0.000129   11.044547 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062976    0.114128   11.158675 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.062986    0.000747   11.159422 v io_south_out[13] (out)
                                             11.159422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.159422   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.909424   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006466    0.022065   10.703529   11.051164 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.022065    0.000171   11.051335 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034165    0.062637    0.113913   11.165249 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.062645    0.000705   11.165954 v io_west_out[13] (out)
                                             11.165954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.165954   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.915771   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006506    0.022091   10.703574   11.052028 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.022091    0.000174   11.052202 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034176    0.062653    0.113936   11.166139 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.062661    0.000706   11.166844 v io_west_out[29] (out)
                                             11.166844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.166844   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.916748   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006312    0.021923   10.696713   11.059024 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.021923    0.000126   11.059151 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062976    0.114113   11.173264 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.062985    0.000747   11.174010 v io_south_out[29] (out)
                                             11.174010   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.174010   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.923950   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.005794    0.021586   10.749109   11.096745 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021586    0.000124   11.096869 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062865    0.113915   11.210784 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.062874    0.000732   11.211515 v io_south_out[7] (out)
                                             11.211515   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.211515   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.961548   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005695    0.021520   10.748997   11.111308 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021520    0.000122   11.111429 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062864    0.113892   11.225322 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.062873    0.000732   11.226053 v io_south_out[23] (out)
                                             11.226053   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.226053   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.976074   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.005802    0.021606   10.788053   11.135688 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021606    0.000120   11.135807 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062974    0.114001   11.249808 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.062983    0.000747   11.250555 v io_south_out[11] (out)
                                             11.250555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.250555   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.000366   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005855    0.021642   10.788113   11.150424 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021642    0.000123   11.150547 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062865    0.113936   11.264483 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.062874    0.000732   11.265215 v io_south_out[27] (out)
                                             11.265215   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.265215   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.015137   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006747    0.022407   10.813270   11.161723 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022407    0.000174   11.161898 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.062527    0.113937   11.275835 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.062535    0.000705   11.276540 v io_west_out[23] (out)
                                             11.276540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.276540   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.026489   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006908    0.022513   10.813453   11.161087 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022513    0.000178   11.161265 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.062752    0.114146   11.275412 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.062761    0.000727   11.276137 v io_west_out[7] (out)
                                             11.276137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.276137   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.026123   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006375    0.021968   10.815954   11.163589 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.021968    0.000171   11.163760 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.062533    0.113790   11.277550 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.062541    0.000705   11.278255 v io_west_out[11] (out)
                                             11.278255   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.278255   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.028076   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006407    0.021989   10.815991   11.164445 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.021989    0.000173   11.164618 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034234    0.062746    0.113959   11.278577 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.062754    0.000727   11.279304 v io_west_out[27] (out)
                                             11.279304   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.279304   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.029297   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.005402    0.021345   10.846788   11.194424 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021345    0.000120   11.194544 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062972    0.113909   11.308453 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.062981    0.000747   11.309199 v io_south_out[4] (out)
                                             11.309199   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.309199   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.059082   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005455    0.021380   10.846849   11.209160 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021381    0.000123   11.209284 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062864    0.113842   11.323126 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.062872    0.000732   11.323857 v io_south_out[20] (out)
                                             11.323857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.323857   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.073853   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.005394    0.021340   10.867889   11.215524 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021340    0.000124   11.215649 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062972    0.113907   11.329556 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.062981    0.000747   11.330302 v io_south_out[5] (out)
                                             11.330302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.330302   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.080200   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005295    0.021273   10.867776   11.230087 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021274    0.000122   11.230209 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062972    0.113883   11.344092 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.062981    0.000747   11.344839 v io_south_out[21] (out)
                                             11.344839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.344839   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.094727   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006147    0.021830   10.880930   11.229384 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.021830    0.000090   11.229474 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.062882    0.113985   11.343459 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.062891    0.000759   11.344218 v io_west_out[20] (out)
                                             11.344218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.344218   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.094116   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006075    0.021788   10.880836   11.228470 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021788    0.000171   11.228641 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.062617    0.113801   11.342442 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.062625    0.000705   11.343146 v io_west_out[4] (out)
                                             11.343146   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.343146   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.093140   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006088    0.022581   10.891290   11.237948 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022581    0.000082   11.238030 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033971    0.062319    0.113917   11.351947 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.062324    0.000614   11.352561 v io_east_out[29] (out)
                                             11.352561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.352561   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.102539   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005877    0.022430   10.891054   11.253366 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022430    0.000083   11.253449 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034226    0.062727    0.114126   11.367576 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.062735    0.000698   11.368274 v io_east_out[13] (out)
                                             11.368274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.368274   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.118164   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.005454    0.021923   10.908410   11.256045 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.021923    0.000123   11.256167 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062867    0.114035   11.370203 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.062876    0.000732   11.370934 v io_south_out[3] (out)
                                             11.370934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.370934   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.120850   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.007454    0.022702   10.918892   11.266526 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022702    0.000123   11.266649 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062872    0.114310   11.380960 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.062881    0.000732   11.381692 v io_south_out[10] (out)
                                             11.381692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.381692   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.131592   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005570    0.022067   10.908590   11.270902 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.022067    0.000128   11.271029 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062977    0.114165   11.385195 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.062986    0.000747   11.385942 v io_south_out[19] (out)
                                             11.385942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.385942   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.135864   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.008471    0.023129   10.923566   11.272019 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023129    0.000173   11.272192 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.062647    0.114297   11.386490 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.062655    0.000706   11.387196 v io_west_out[24] (out)
                                             11.387196   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.387196   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.137085   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.008414    0.023105   10.923502   11.271137 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.023105    0.000170   11.271307 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.062634    0.114276   11.385583 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.062642    0.000705   11.386288 v io_west_out[8] (out)
                                             11.386288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.386288   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.136108   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005916    0.022445   10.932898   11.279556 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022445    0.000080   11.279636 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034113    0.062543    0.114018   11.393654 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.062549    0.000655   11.394310 v io_east_out[23] (out)
                                             11.394310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.394310   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.144287   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.005376    0.021834   10.930311   11.278765 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.021834    0.000099   11.278865 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062889    0.113985   11.392850 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.062898    0.000766   11.393616 v io_north_out[13] (out)
                                             11.393616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.393616   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.143677   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005331    0.021780   10.930242   11.276900 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021780    0.000099   11.276999 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.063265    0.114254   11.391253 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.063275    0.000801   11.392055 v io_north_out[29] (out)
                                             11.392055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.392055   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.142090   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.007570    0.022744   10.919024   11.281335 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022744    0.000128   11.281463 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.063001    0.114420   11.395883 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.063010    0.000747   11.396629 v io_south_out[26] (out)
                                             11.396629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.396629   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.146606   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006452    0.022014   10.934896   11.282530 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.022014    0.000091   11.282620 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.062623    0.113883   11.396503 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.062631    0.000705   11.397209 v io_west_out[5] (out)
                                             11.397209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.397209   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.147095   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006354    0.021963   10.936541   11.284176 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.021963    0.000123   11.284298 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062976    0.114127   11.398426 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.062986    0.000747   11.399173 v io_south_out[8] (out)
                                             11.399173   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.399173   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.149048   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006406    0.021990   10.934831   11.283284 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.021990    0.000174   11.283458 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034213    0.062712    0.113939   11.397397 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.062720    0.000717   11.398114 v io_west_out[21] (out)
                                             11.398114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.398114   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.147949   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005711    0.022241   10.932622   11.294933 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.022241    0.000071   11.295004 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034126    0.062565    0.113954   11.408958 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.062572    0.000666   11.409625 v io_east_out[7] (out)
                                             11.409625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.409625   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.159546   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006406    0.022320   10.947335   11.295789 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022320    0.000174   11.295962 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.062642    0.114007   11.409969 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.062650    0.000706   11.410675 v io_west_out[19] (out)
                                             11.410675   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.410675   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.160645   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006375    0.022299   10.947299   11.294934 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022299    0.000171   11.295105 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.062643    0.113999   11.409104 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.062651    0.000706   11.409810 v io_west_out[3] (out)
                                             11.409810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.409810   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.159790   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006295    0.021924   10.936474   11.298785 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.021924    0.000122   11.298907 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062976    0.114114   11.413021 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.062985    0.000747   11.413768 v io_south_out[24] (out)
                                             11.413768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.413768   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.163696   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006434    0.022001   10.983008   11.330644 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.022001    0.000091   11.330734 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.062644    0.113897   11.444632 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.062652    0.000705   11.445336 v io_west_out[10] (out)
                                             11.445336   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.445336   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.195190   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006406    0.021988   10.982965   11.331418 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.021988    0.000174   11.331592 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034211    0.062709    0.113937   11.445529 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.062717    0.000717   11.446246 v io_west_out[26] (out)
                                             11.446246   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.446246   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.196167   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006375    0.022784   10.991975   11.339609 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022784    0.000171   11.339780 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.062690    0.114198   11.453979 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.062698    0.000716   11.454695 v io_west_out[14] (out)
                                             11.454695   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.454695   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.204590   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006456    0.022843   10.992064   11.340518 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.022843    0.000174   11.340693 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.062628    0.114177   11.454869 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.062636    0.000705   11.455575 v io_west_out[30] (out)
                                             11.455575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.455575   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.205444   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006294    0.022730   10.996974   11.344609 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022730    0.000124   11.344733 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062982    0.114399   11.459132 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.062991    0.000747   11.459880 v io_south_out[12] (out)
                                             11.459880   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.459880   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.209839   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006249    0.022689   11.014317   11.362771 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022689    0.000106   11.362876 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062894    0.114288   11.477164 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.062904    0.000766   11.477931 v io_north_out[11] (out)
                                             11.477931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.477931   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.227783   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006110    0.022588   11.014163   11.360822 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022588    0.000102   11.360924 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062894    0.114253   11.475177 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.062903    0.000766   11.475944 v io_north_out[27] (out)
                                             11.475944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.475944   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.225952   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006195    0.022659   10.996865   11.359176 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022659    0.000122   11.359298 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062981    0.114374   11.473672 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.062990    0.000747   11.474419 v io_south_out[28] (out)
                                             11.474419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.474419   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.224365   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006594    0.022938   11.021528   11.369163 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.022938    0.000124   11.369287 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062874    0.114394   11.483681 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.062883    0.000732   11.484413 v io_south_out[14] (out)
                                             11.484413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.484413   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.234375   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005790    0.022341   11.026967   11.373626 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.022341    0.000070   11.373696 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033946    0.062281    0.113801   11.487496 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.062286    0.000613   11.488110 v io_east_out[27] (out)
                                             11.488110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.488110   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.238037   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006013    0.022527   11.025356   11.372015 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022527    0.000080   11.372095 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034192    0.062674    0.114124   11.486218 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.062681    0.000688   11.486907 v io_east_out[31] (out)
                                             11.486907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.486907   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.236816   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.005454    0.022597   11.028678   11.376312 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022597    0.000123   11.376435 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062981    0.114352   11.490788 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.062990    0.000747   11.491534 v io_south_out[15] (out)
                                             11.491534   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.491534   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.241455   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005370    0.021831   11.036104   11.382763 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.021831    0.000099   11.382862 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062889    0.113984   11.496846 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062898    0.000766   11.497613 v io_north_out[23] (out)
                                             11.497613   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.497613   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.247559   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.005517    0.022013   11.036333   11.384787 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.022013    0.000105   11.384892 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034576    0.063280    0.114347   11.499238 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.063290    0.000802   11.500040 v io_north_out[7] (out)
                                             11.500040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.500040   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.250000   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006495    0.022867   11.021419   11.383730 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022867    0.000122   11.383851 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062873    0.114369   11.498220 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.062882    0.000732   11.498952 v io_south_out[30] (out)
                                             11.498952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.498952   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.248901   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006834    0.022291   11.036055   11.383690 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022291    0.000127   11.383817 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062979    0.114244   11.498060 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.062988    0.000747   11.498808 v io_south_out[9] (out)
                                             11.498808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.498808   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.248657   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005877    0.022428   11.025206   11.387517 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022428    0.000071   11.387589 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.062252    0.113809   11.501396 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.062258    0.000612   11.502008 v io_east_out[15] (out)
                                             11.502008   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.502008   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.251831   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005985    0.022495   11.027195   11.389505 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022495    0.000086   11.389592 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.062407    0.113941   11.503532 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.062413    0.000634   11.504167 v io_east_out[11] (out)
                                             11.504167   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.504167   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.254150   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005395    0.022528   11.028584   11.390896 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022528    0.000122   11.391017 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062980    0.114327   11.505344 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.062989    0.000747   11.506091 v io_south_out[31] (out)
                                             11.506091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.506091   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.255981   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.005837    0.030972   11.041577   11.389213 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.030972    0.000131   11.389343 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.063002    0.117700   11.507043 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.063011    0.000747   11.507790 v io_south_out[6] (out)
                                             11.507790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.507790   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.257812   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006647    0.022973   11.046528   11.394981 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.022973    0.000174   11.395155 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.062739    0.114296   11.509452 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.062747    0.000727   11.510178 v io_west_out[22] (out)
                                             11.510178   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.510178   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.260010   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006519    0.022880   11.046387   11.394021 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.022880    0.000170   11.394191 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034094    0.062537    0.114111   11.508302 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.062545    0.000705   11.509007 v io_west_out[6] (out)
                                             11.509007   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.509007   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.258911   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.007220    0.022548   11.036494   11.398805 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022548    0.000142   11.398947 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034501    0.063184    0.114417   11.513364 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.063196    0.000834   11.514198 v io_south_out[25] (out)
                                             11.514198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.514198   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.264160   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005712    0.030823   11.041318   11.403629 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.030823    0.000126   11.403755 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062985    0.117627   11.521382 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.062994    0.000747   11.522129 v io_south_out[22] (out)
                                             11.522129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.522129   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.272095   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006154    0.022630   11.072168   11.419804 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022630    0.000123   11.419926 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062981    0.114364   11.534289 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.062990    0.000747   11.535036 v io_south_out[1] (out)
                                             11.535036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.535036   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.285034   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006456    0.022021   11.081536   11.429990 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.022021    0.000174   11.430163 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034170    0.062644    0.113904   11.544067 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.062652    0.000705   11.544772 v io_west_out[25] (out)
                                             11.544772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.544772   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.294556   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006335    0.021941   11.081399   11.429034 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.021941    0.000170   11.429204 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.062618    0.113855   11.543058 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.062626    0.000705   11.543763 v io_west_out[9] (out)
                                             11.543763   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.543763   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.293701   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006095    0.022588   11.072103   11.434414 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022588    0.000122   11.434535 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062981    0.114349   11.548884 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.062990    0.000747   11.549631 v io_south_out[17] (out)
                                             11.549631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.549631   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.299561   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006434    0.025108   11.113460   11.461095 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.025108    0.000091   11.461185 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.062639    0.115083   11.576268 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.062647    0.000705   11.576974 v io_west_out[15] (out)
                                             11.576974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.576974   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.326904   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006371    0.025069   11.113378   11.461831 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.025069    0.000173   11.462004 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.062704    0.115111   11.577116 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.062712    0.000716   11.577831 v io_west_out[31] (out)
                                             11.577831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.577831   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.327759   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006356    0.022779   11.121022   11.469476 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022779    0.000174   11.469649 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034225    0.062738    0.114227   11.583877 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.062746    0.000727   11.584603 v io_west_out[17] (out)
                                             11.584603   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.584603   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.334595   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.006235    0.022692   11.120890   11.468524 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022692    0.000171   11.468695 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.062525    0.114035   11.582729 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.062533    0.000705   11.583435 v io_west_out[1] (out)
                                             11.583435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.583435   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.333252   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006490    0.022867   11.124539   11.471198 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.022867    0.000070   11.471269 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.062351    0.114034   11.585302 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.062357    0.000624   11.585926 v io_east_out[20] (out)
                                             11.585926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.585926   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.335815   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006508    0.022880   11.137419   11.484077 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.022880    0.000079   11.484157 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034035    0.062423    0.114088   11.598245 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.062430    0.000635   11.598880 v io_east_out[21] (out)
                                             11.598880   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.598880   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.348755   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006577    0.022929   11.124636   11.486947 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.022929    0.000071   11.487018 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034013    0.062391    0.114079   11.601096 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.062398    0.000634   11.601730 v io_east_out[4] (out)
                                             11.601730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.601730   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.351685   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.007105    0.023296   11.149776   11.496434 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023296    0.000080   11.496514 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.062468    0.114273   11.610787 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.062475    0.000646   11.611433 v io_east_out[26] (out)
                                             11.611433   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.611433   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.361450   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005931    0.022468   11.149864   11.496523 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022468    0.000099   11.496622 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.062837    0.114176   11.610798 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.062846    0.000752   11.611550 v io_north_out[21] (out)
                                             11.611550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.611550   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.361450   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006377    0.022786   11.137274   11.499585 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022786    0.000071   11.499656 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033927    0.062255    0.113935   11.613590 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.062260    0.000612   11.614202 v io_east_out[5] (out)
                                             11.614202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.614202   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.364136   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005251    0.021687   11.152821   11.499479 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021687    0.000104   11.499583 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062888    0.113933   11.613516 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.062897    0.000766   11.614283 v io_north_out[24] (out)
                                             11.614283   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.614283   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.364136   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006016    0.022529   11.149959   11.498412 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022529    0.000101   11.498513 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.062830    0.114192   11.612706 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.062840    0.000752   11.613458 v io_north_out[5] (out)
                                             11.613458   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.613458   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.363525   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.005163    0.021583   11.152683   11.501138 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021583    0.000099   11.501237 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.062831    0.113863   11.615100 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.062840    0.000752   11.615851 v io_north_out[8] (out)
                                             11.615851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.615851   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.365723   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005995    0.022514   11.163405   11.510064 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022514    0.000079   11.510143 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033954    0.062293    0.113872   11.624015 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.062299    0.000614   11.624629 v io_east_out[24] (out)
                                             11.624629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.624629   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.374634   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006977    0.023205   11.149634   11.511946 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.023205    0.000071   11.512016 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.062269    0.114102   11.626118 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.062274    0.000612   11.626730 v io_east_out[10] (out)
                                             11.626730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.626730   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.376709   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.007516    0.023600   11.168718   11.517173 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023600    0.000101   11.517274 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062897    0.114636   11.631910 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.062906    0.000766   11.632676 v io_north_out[10] (out)
                                             11.632676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.632676   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.382568   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.007431    0.023540   11.168625   11.515284 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023540    0.000099   11.515382 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062897    0.114612   11.629994 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.062907    0.000766   11.630761 v io_north_out[26] (out)
                                             11.630761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.630761   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.380737   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005985    0.022507   11.163394   11.525705 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022507    0.000086   11.525791 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.062524    0.114023   11.639814 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.062531    0.000655   11.640471 v io_east_out[8] (out)
                                             11.640471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.640471   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.390381   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005531    0.022023   11.181917   11.528576 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.022023    0.000099   11.528674 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062890    0.114052   11.642726 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.062900    0.000766   11.643493 v io_north_out[19] (out)
                                             11.643493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.643493   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.393555   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005531    0.022030   11.184777   11.531436 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.022030    0.000099   11.531534 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062890    0.114055   11.645589 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.062900    0.000766   11.646356 v io_north_out[22] (out)
                                             11.646356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.646356   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.396240   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.005668    0.022192   11.182131   11.530585 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.022192    0.000103   11.530688 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034582    0.063290    0.114419   11.645106 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.063301    0.000802   11.645908 v io_north_out[3] (out)
                                             11.645908   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.645908   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.395752   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.005576    0.022086   11.184846   11.533300 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.022086    0.000099   11.533400 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062890    0.114074   11.647473 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.062900    0.000766   11.648240 v io_north_out[6] (out)
                                             11.648240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.648240   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.398071   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006460    0.022839   11.192622   11.539281 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022839    0.000103   11.539384 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034574    0.063282    0.114638   11.654022 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.063292    0.000802   11.654824 v io_north_out[20] (out)
                                             11.654824   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.654824   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.404663   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006554    0.022907   11.192726   11.541180 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.022907    0.000106   11.541286 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062896    0.114365   11.655651 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.062906    0.000766   11.656418 v io_north_out[4] (out)
                                             11.656418   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.656418   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.406250   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.008956    0.030658   11.189533   11.537987 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030658    0.000174   11.538161 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034089    0.062532    0.117213   11.655374 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.062540    0.000705   11.656079 v io_west_out[18] (out)
                                             11.656079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.656079   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.406006   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.008919    0.030683   11.189487   11.537122 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030683    0.000091   11.537212 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034280    0.062838    0.117419   11.654632 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.062848    0.000768   11.655399 v io_west_out[2] (out)
                                             11.655399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.655399   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.405396   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.013295    0.027341   11.199988   11.546647 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027341    0.000079   11.546726 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033951    0.062293    0.115777   11.662503 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.062299    0.000613   11.663116 v io_east_out[19] (out)
                                             11.663116   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.663116   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.413086   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006808    0.023096   11.199711   11.546370 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.023096    0.000081   11.546451 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.062572    0.114273   11.660724 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.062579    0.000655   11.661379 v io_east_out[28] (out)
                                             11.661379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.661379   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.411255   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006683    0.023006   11.201213   11.547872 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.023006    0.000072   11.547943 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.062344    0.114076   11.662019 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.062350    0.000624   11.662642 v io_east_out[30] (out)
                                             11.662642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.662642   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.412598   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006577    0.022930   11.199455   11.561766 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.022930    0.000071   11.561837 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.062296    0.114020   11.675857 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.062302    0.000614   11.676471 v io_east_out[12] (out)
                                             11.676471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.676471   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.426514   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.006686    0.023008   11.201217   11.563527 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.023008    0.000071   11.563599 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.062404    0.114117   11.677715 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.062410    0.000634   11.678349 v io_east_out[14] (out)
                                             11.678349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.678349   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.428345   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.013285    0.027324   11.199978   11.562289 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027324    0.000086   11.562375 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.062528    0.115928   11.678303 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.062535    0.000655   11.678959 v io_east_out[3] (out)
                                             11.678959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.678959   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.428955   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.007320    0.025907   11.215370   11.563005 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.025907    0.000179   11.563184 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034227    0.062744    0.115470   11.678654 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.062753    0.000727   11.679380 v io_west_out[12] (out)
                                             11.679380   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.679380   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.429199   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.007151    0.025787   11.215186   11.563641 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.025787    0.000090   11.563730 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.062545    0.115273   11.679003 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.062553    0.000705   11.679708 v io_west_out[28] (out)
                                             11.679708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.679708   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.429688   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.005976    0.022490   11.221474   11.569927 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022490    0.000099   11.570027 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.062830    0.114179   11.684206 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.062839    0.000752   11.684958 v io_north_out[15] (out)
                                             11.684958   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.684958   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.434937   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006051    0.022545   11.221557   11.568215 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022545    0.000104   11.568319 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.062991    0.114317   11.682635 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.063001    0.000772   11.683408 v io_north_out[31] (out)
                                             11.683408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.683408   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.433350   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005570    0.022080   11.227437   11.574096 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.022080    0.000099   11.574195 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.063044    0.114199   11.688395 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.063053    0.000772   11.689166 v io_north_out[30] (out)
                                             11.689166   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.689166   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.438965   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.005656    0.022187   11.227572   11.576026 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.022187    0.000103   11.576129 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062891    0.114110   11.690239 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.062901    0.000766   11.691006 v io_north_out[14] (out)
                                             11.691006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.691006   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.441040   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.007290    0.023437   11.244632   11.591290 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023437    0.000070   11.591360 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033984    0.062345    0.114247   11.705607 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.062351    0.000624   11.706231 v io_east_out[25] (out)
                                             11.706231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.706231   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.456299   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106054    0.008142    0.347635 ^ cell0/clk (fpgacell)
     1    0.008034    0.029817   11.241036   11.588671 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029817    0.000127   11.588798 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062985    0.117224   11.706021 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.062994    0.000747   11.706768 v io_south_out[2] (out)
                                             11.706768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.706768   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.456787   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.007377    0.023499   11.244728   11.607039 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023499    0.000071   11.607110 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.062405    0.114311   11.721421 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.062411    0.000634   11.722055 v io_east_out[9] (out)
                                             11.722055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.722055   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.471924   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.007955    0.029748   11.240905   11.603215 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029748    0.000123   11.603339 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062985    0.117196   11.720535 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.062994    0.000747   11.721282 v io_south_out[18] (out)
                                             11.721282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.721282   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.471313   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005570    0.022066   11.297646   11.644304 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.022066    0.000099   11.644404 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.062827    0.114028   11.758431 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.062837    0.000752   11.759184 v io_north_out[25] (out)
                                             11.759184   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.759184   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.509033   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006216    0.022665   11.298731   11.647185 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022665    0.000101   11.647286 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.062831    0.114240   11.761526 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.062840    0.000752   11.762279 v io_north_out[12] (out)
                                             11.762279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.762279   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.512207   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006131    0.022604   11.298638   11.645297 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022604    0.000099   11.645395 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.062831    0.114219   11.759614 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.062840    0.000752   11.760366 v io_north_out[28] (out)
                                             11.760366   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.760366   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.510376   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.005511    0.021994   11.297552   11.646006 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.021994    0.000097   11.646102 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062890    0.114042   11.760144 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.062899    0.000766   11.760911 v io_north_out[9] (out)
                                             11.760911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.760911   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.510864   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005051    0.021451   11.346864   11.693522 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021451    0.000104   11.693626 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062886    0.113849   11.807476 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.062896    0.000766   11.808243 v io_north_out[17] (out)
                                             11.808243   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.808243   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.558105   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.004976    0.021363   11.346747   11.695201 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021363    0.000099   11.695300 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.062823    0.113779   11.809079 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.062832    0.000752   11.809832 v io_north_out[1] (out)
                                             11.809832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.809832   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.559692   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.006370    0.022775   11.360373   11.707031 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022775    0.000099   11.707130 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.062832    0.114279   11.821410 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062841    0.000752   11.822163 v io_north_out[18] (out)
                                             11.822163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.822163   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.572021   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059171    0.006373    0.195098 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.120485    0.105078    0.144395    0.339493 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.106269    0.008960    0.348453 ^ cell2/clk (fpgacell)
     1    0.006323    0.022742   11.360321   11.708775 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022742    0.000097   11.708872 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062895    0.114307   11.823178 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.062904    0.000766   11.823945 v io_north_out[2] (out)
                                             11.823945   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.823945   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.573853   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.005590    0.029294   11.378466   11.725124 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.029294    0.000070   11.725195 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033955    0.062298    0.116564   11.841758 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.062304    0.000614   11.842372 v io_east_out[22] (out)
                                             11.842372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.842372   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.592285   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.005768    0.029614   11.378912   11.741223 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.029614    0.000086   11.741309 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034026    0.062412    0.116767   11.858077 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.062418    0.000634   11.858711 v io_east_out[6] (out)
                                             11.858711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.858711   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.608643   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.014290    0.028146   11.478454   11.825112 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.028146    0.000070   11.825183 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033952    0.062294    0.116100   11.941283 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.062299    0.000614   11.941896 v io_east_out[17] (out)
                                             11.941896   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.941896   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.691895   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.007807    0.022884   11.496120   11.842779 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022884    0.000080   11.842859 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.062542    0.114170   11.957029 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.062548    0.000655   11.957685 v io_east_out[18] (out)
                                             11.957685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.957685   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.707520   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.014485    0.028282   11.478669   11.840981 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028282    0.000086   11.841066 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.062399    0.116223   11.957290 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.062406    0.000634   11.957924 v io_east_out[1] (out)
                                             11.957924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.957924   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.708008   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.007680    0.022831   11.495976   11.858287 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022831    0.000071   11.858358 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.062549    0.114146   11.972505 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.062556    0.000666   11.973170 v io_east_out[2] (out)
                                             11.973170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.973170   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.723267   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.188654 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.188654 v cell0/CBeast_in[7] (fpgacell)
     1    0.007894    0.023869    9.438785   20.627438 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023869    0.000124   20.627562 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062875    0.114762   20.742325 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.062883    0.000732   20.743055 v io_south_out[0] (out)
                                             20.743055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.743055   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.493042   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.173001 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.173001 v cell2/CBeast_in[7] (fpgacell)
     1    0.006306    0.022726    9.486487   20.659489 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022726    0.000174   20.659662 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.062699    0.114186   20.773849 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.062708    0.000716   20.774565 v io_west_out[16] (out)
                                             20.774565   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.774565   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.524414   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.188654 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.188654 v cell0/CBeast_in[7] (fpgacell)
     1    0.006573    0.022921    9.486783   20.675438 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.022921    0.000179   20.675617 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.062629    0.114206   20.789822 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.062637    0.000705   20.790527 v io_west_out[0] (out)
                                             20.790527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.790527   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.540527   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.173001 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.173001 v cell2/CBeast_in[7] (fpgacell)
     1    0.005261    0.021702    9.821939   20.994940 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021702    0.000103   20.995043 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062888    0.113939   21.108982 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.062897    0.000767   21.109749 v io_north_out[0] (out)
                                             21.109749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.109749   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.859741   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.173001 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.173001 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726020   20.899021 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   20.899021 v cell3/SBwest_in[0] (fpgacell)
     1    0.013908    0.027824    2.137728   23.036751 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027824    0.000080   23.036831 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.062401    0.116041   23.152870 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.062407    0.000634   23.153505 v io_east_out[16] (out)
                                             23.153505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.153505   data arrival time
---------------------------------------------------------------------------------------------
                                           2022.903442   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.491536 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.491536 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735844   21.227379 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.227379 v cell1/SBwest_in[0] (fpgacell)
     1    0.007795    0.023799    1.817965   23.045343 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023799    0.000121   23.045465 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062875    0.114733   23.160198 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.062883    0.000732   23.160931 v io_south_out[16] (out)
                                             23.160931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.160931   data arrival time
---------------------------------------------------------------------------------------------
                                           2022.910889   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.119663    0.008646    0.346659 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.173001 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.173001 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726020   20.899021 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   20.899021 v cell3/SBwest_in[0] (fpgacell)
     1    0.005170    0.021592    2.250839   23.149862 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021592    0.000099   23.149961 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062887    0.113900   23.263861 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.062897    0.000767   23.264627 v io_north_out[16] (out)
                                             23.264627   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.264627   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.014648   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.026998    0.094644    0.066132    0.066132 ^ clk (in)
                                                         clk (net)
                      0.094730    0.000000    0.066132 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.057643    0.058025    0.122593    0.188725 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058068    0.001213    0.189938 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.141423    0.118719    0.148075    0.338013 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.127079    0.024298    0.362311 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.491536 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.491536 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735844   21.227379 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.227379 v cell1/SBwest_in[0] (fpgacell)
     1    0.013777    0.027730    2.137583   23.364962 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027730    0.000071   23.365034 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033936    0.062269    0.115914   23.480947 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.062275    0.000613   23.481560 v io_east_out[0] (out)
                                             23.481560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.481560   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.231445   slack (MET)



