

================================================================
== Vitis HLS Report for 'operator_1_s'
================================================================
* Date:           Tue Feb  8 15:34:52 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_sum_fu_132  |p_sum  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     196|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|    1440|    3952|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     285|    -|
|Register         |        -|     -|     342|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1782|    4433|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+------+------+-----+
    |             Instance             |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------+-----------------------------+---------+----+------+------+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U587  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|     0|     0|    0|
    |grp_p_sum_fu_132                  |p_sum                        |        0|   2|  1440|  3952|    0|
    +----------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                             |                             |        0|   2|  1440|  3952|    0|
    +----------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |diff_p_fu_336_p2                 |         -|   0|  0|  39|          32|          32|
    |sub_ln149_fu_364_p2              |         -|   0|  0|   9|           1|           2|
    |and_ln61_5_fu_330_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln61_fu_274_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln141_fu_344_p2             |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln144_fu_350_p2             |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln61_13_fu_256_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_14_fu_262_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_15_fu_312_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_16_fu_318_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_9_fu_283_p2            |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln61_fu_227_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op51_call_state5    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op57_call_state5    |        or|   0|  0|   2|           1|           1|
    |or_ln61_2_fu_324_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln61_fu_268_p2                |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 196|         230|          54|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |agg_result_01_0_reg_115                    |  20|          4|   32|        128|
    |agg_result_112_0_reg_81                    |  26|          5|   32|        160|
    |agg_result_12_0_reg_98                     |  26|          5|   32|        160|
    |agg_result_1_0_reg_64                      |  26|          5|   32|        160|
    |ap_NS_fsm                                  |  59|         11|    1|         11|
    |ap_phi_mux_agg_result_01_0_phi_fu_118_p12  |   9|          2|   32|         64|
    |ap_phi_mux_agg_result_112_0_phi_fu_84_p12  |   9|          2|   32|         64|
    |ap_phi_mux_agg_result_12_0_phi_fu_101_p12  |   9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_0_phi_fu_67_p12    |   9|          2|   32|         64|
    |ap_return_0                                |   9|          2|   32|         64|
    |ap_return_1                                |   9|          2|   32|         64|
    |ap_return_2                                |   9|          2|   32|         64|
    |ap_return_3                                |   9|          2|   32|         64|
    |grp_fu_139_p0                              |  14|          3|   32|         96|
    |grp_p_sum_fu_132_diff_p                    |  14|          3|    2|          6|
    |grp_p_sum_fu_132_p_read13                  |  14|          3|  128|        384|
    |grp_p_sum_fu_132_p_read24                  |  14|          3|  128|        384|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 285|         58|  675|       2001|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |agg_result_01_0_reg_115        |  32|   0|   32|          0|
    |agg_result_112_0_reg_81        |  32|   0|   32|          0|
    |agg_result_12_0_reg_98         |  32|   0|   32|          0|
    |agg_result_1_0_reg_64          |  32|   0|   32|          0|
    |and_ln61_5_reg_504             |   1|   0|    1|          0|
    |and_ln61_reg_485               |   1|   0|    1|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_return_0_preg               |  32|   0|   32|          0|
    |ap_return_1_preg               |  32|   0|   32|          0|
    |ap_return_2_preg               |  32|   0|   32|          0|
    |ap_return_3_preg               |  32|   0|   32|          0|
    |grp_p_sum_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln141_reg_513             |   1|   0|    1|          0|
    |icmp_ln144_reg_517             |   1|   0|    1|          0|
    |icmp_ln61_9_reg_495            |   1|   0|    1|          0|
    |icmp_ln61_reg_476              |   1|   0|    1|          0|
    |sub_ln149_reg_525              |   2|   0|    2|          0|
    |tmp_67_reg_521                 |   1|   0|    1|          0|
    |trunc_ln138_reg_508            |   2|   0|    2|          0|
    |trunc_ln61_2_reg_489           |  32|   0|   32|          0|
    |trunc_ln61_reg_469             |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 342|   0|  342|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   operator+.1|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|   operator+.1|  return value|
|p_read13     |   in|  128|     ap_none|      p_read13|        scalar|
|p_read12     |   in|  128|     ap_none|      p_read12|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

