// Seed: 19320100
module module_0 (
    output wor  id_0,
    input  tri1 id_1
);
  uwire [1 : 1] id_3 = 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd40
) (
    input wire id_0,
    output wire id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor _id_5
    , id_18,
    output wire id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    input tri1 id_13,
    output tri1 id_14,
    input supply1 id_15,
    output wor id_16
);
  initial begin : LABEL_0
    $signed(12);
    ;
  end
  wire id_19 = id_0;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  logic [1 : id_5] id_20, id_21;
endmodule
