{
  "module_name": "via_modesetting.c",
  "hash_id": "bf6cda757ba0c9999fb8870bf72781778f1514ab401ae83b3c94cc890f561f47",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/via/via_modesetting.c",
  "human_readable_source": "\n \n \n\n#include <linux/kernel.h>\n#include <linux/via-core.h>\n#include \"via_modesetting.h\"\n#include \"share.h\"\n#include \"debug.h\"\n\n\nvoid via_set_primary_timing(const struct via_display_timing *timing)\n{\n\tstruct via_display_timing raw;\n\n\traw.hor_total = timing->hor_total / 8 - 5;\n\traw.hor_addr = timing->hor_addr / 8 - 1;\n\traw.hor_blank_start = timing->hor_blank_start / 8 - 1;\n\traw.hor_blank_end = timing->hor_blank_end / 8 - 1;\n\traw.hor_sync_start = timing->hor_sync_start / 8;\n\traw.hor_sync_end = timing->hor_sync_end / 8;\n\traw.ver_total = timing->ver_total - 2;\n\traw.ver_addr = timing->ver_addr - 1;\n\traw.ver_blank_start = timing->ver_blank_start - 1;\n\traw.ver_blank_end = timing->ver_blank_end - 1;\n\traw.ver_sync_start = timing->ver_sync_start - 1;\n\traw.ver_sync_end = timing->ver_sync_end - 1;\n\n\t \n\tvia_write_reg_mask(VIACR, 0x11, 0x00, 0x80);\n\n\tvia_write_reg(VIACR, 0x00, raw.hor_total & 0xFF);\n\tvia_write_reg(VIACR, 0x01, raw.hor_addr & 0xFF);\n\tvia_write_reg(VIACR, 0x02, raw.hor_blank_start & 0xFF);\n\tvia_write_reg_mask(VIACR, 0x03, raw.hor_blank_end & 0x1F, 0x1F);\n\tvia_write_reg(VIACR, 0x04, raw.hor_sync_start & 0xFF);\n\tvia_write_reg_mask(VIACR, 0x05, (raw.hor_sync_end & 0x1F)\n\t\t| (raw.hor_blank_end << (7 - 5) & 0x80), 0x9F);\n\tvia_write_reg(VIACR, 0x06, raw.ver_total & 0xFF);\n\tvia_write_reg_mask(VIACR, 0x07, (raw.ver_total >> 8 & 0x01)\n\t\t| (raw.ver_addr >> (8 - 1) & 0x02)\n\t\t| (raw.ver_sync_start >> (8 - 2) & 0x04)\n\t\t| (raw.ver_blank_start >> (8 - 3) & 0x08)\n\t\t| (raw.ver_total >> (9 - 5) & 0x20)\n\t\t| (raw.ver_addr >> (9 - 6) & 0x40)\n\t\t| (raw.ver_sync_start >> (9 - 7) & 0x80), 0xEF);\n\tvia_write_reg_mask(VIACR, 0x09, raw.ver_blank_start >> (9 - 5) & 0x20,\n\t\t0x20);\n\tvia_write_reg(VIACR, 0x10, raw.ver_sync_start & 0xFF);\n\tvia_write_reg_mask(VIACR, 0x11, raw.ver_sync_end & 0x0F, 0x0F);\n\tvia_write_reg(VIACR, 0x12, raw.ver_addr & 0xFF);\n\tvia_write_reg(VIACR, 0x15, raw.ver_blank_start & 0xFF);\n\tvia_write_reg(VIACR, 0x16, raw.ver_blank_end & 0xFF);\n\tvia_write_reg_mask(VIACR, 0x33, (raw.hor_sync_start >> (8 - 4) & 0x10)\n\t\t| (raw.hor_blank_end >> (6 - 5) & 0x20), 0x30);\n\tvia_write_reg_mask(VIACR, 0x35, (raw.ver_total >> 10 & 0x01)\n\t\t| (raw.ver_sync_start >> (10 - 1) & 0x02)\n\t\t| (raw.ver_addr >> (10 - 2) & 0x04)\n\t\t| (raw.ver_blank_start >> (10 - 3) & 0x08), 0x0F);\n\tvia_write_reg_mask(VIACR, 0x36, raw.hor_total >> (8 - 3) & 0x08, 0x08);\n\n\t \n\tvia_write_reg_mask(VIACR, 0x11, 0x80, 0x80);\n\n\t \n\tvia_write_reg_mask(VIACR, 0x17, 0x00, 0x80);\n\tvia_write_reg_mask(VIACR, 0x17, 0x80, 0x80);\n}\n\nvoid via_set_secondary_timing(const struct via_display_timing *timing)\n{\n\tstruct via_display_timing raw;\n\n\traw.hor_total = timing->hor_total - 1;\n\traw.hor_addr = timing->hor_addr - 1;\n\traw.hor_blank_start = timing->hor_blank_start - 1;\n\traw.hor_blank_end = timing->hor_blank_end - 1;\n\traw.hor_sync_start = timing->hor_sync_start - 1;\n\traw.hor_sync_end = timing->hor_sync_end - 1;\n\traw.ver_total = timing->ver_total - 1;\n\traw.ver_addr = timing->ver_addr - 1;\n\traw.ver_blank_start = timing->ver_blank_start - 1;\n\traw.ver_blank_end = timing->ver_blank_end - 1;\n\traw.ver_sync_start = timing->ver_sync_start - 1;\n\traw.ver_sync_end = timing->ver_sync_end - 1;\n\n\tvia_write_reg(VIACR, 0x50, raw.hor_total & 0xFF);\n\tvia_write_reg(VIACR, 0x51, raw.hor_addr & 0xFF);\n\tvia_write_reg(VIACR, 0x52, raw.hor_blank_start & 0xFF);\n\tvia_write_reg(VIACR, 0x53, raw.hor_blank_end & 0xFF);\n\tvia_write_reg(VIACR, 0x54, (raw.hor_blank_start >> 8 & 0x07)\n\t\t| (raw.hor_blank_end >> (8 - 3) & 0x38)\n\t\t| (raw.hor_sync_start >> (8 - 6) & 0xC0));\n\tvia_write_reg_mask(VIACR, 0x55, (raw.hor_total >> 8 & 0x0F)\n\t\t| (raw.hor_addr >> (8 - 4) & 0x70), 0x7F);\n\tvia_write_reg(VIACR, 0x56, raw.hor_sync_start & 0xFF);\n\tvia_write_reg(VIACR, 0x57, raw.hor_sync_end & 0xFF);\n\tvia_write_reg(VIACR, 0x58, raw.ver_total & 0xFF);\n\tvia_write_reg(VIACR, 0x59, raw.ver_addr & 0xFF);\n\tvia_write_reg(VIACR, 0x5A, raw.ver_blank_start & 0xFF);\n\tvia_write_reg(VIACR, 0x5B, raw.ver_blank_end & 0xFF);\n\tvia_write_reg(VIACR, 0x5C, (raw.ver_blank_start >> 8 & 0x07)\n\t\t| (raw.ver_blank_end >> (8 - 3) & 0x38)\n\t\t| (raw.hor_sync_end >> (8 - 6) & 0x40)\n\t\t| (raw.hor_sync_start >> (10 - 7) & 0x80));\n\tvia_write_reg(VIACR, 0x5D, (raw.ver_total >> 8 & 0x07)\n\t\t| (raw.ver_addr >> (8 - 3) & 0x38)\n\t\t| (raw.hor_blank_end >> (11 - 6) & 0x40)\n\t\t| (raw.hor_sync_start >> (11 - 7) & 0x80));\n\tvia_write_reg(VIACR, 0x5E, raw.ver_sync_start & 0xFF);\n\tvia_write_reg(VIACR, 0x5F, (raw.ver_sync_end & 0x1F)\n\t\t| (raw.ver_sync_start >> (8 - 5) & 0xE0));\n}\n\nvoid via_set_primary_address(u32 addr)\n{\n\tDEBUG_MSG(KERN_DEBUG \"via_set_primary_address(0x%08X)\\n\", addr);\n\tvia_write_reg(VIACR, 0x0D, addr & 0xFF);\n\tvia_write_reg(VIACR, 0x0C, (addr >> 8) & 0xFF);\n\tvia_write_reg(VIACR, 0x34, (addr >> 16) & 0xFF);\n\tvia_write_reg_mask(VIACR, 0x48, (addr >> 24) & 0x1F, 0x1F);\n}\n\nvoid via_set_secondary_address(u32 addr)\n{\n\tDEBUG_MSG(KERN_DEBUG \"via_set_secondary_address(0x%08X)\\n\", addr);\n\t \n\tvia_write_reg_mask(VIACR, 0x62, (addr >> 2) & 0xFE, 0xFE);\n\tvia_write_reg(VIACR, 0x63, (addr >> 10) & 0xFF);\n\tvia_write_reg(VIACR, 0x64, (addr >> 18) & 0xFF);\n\tvia_write_reg_mask(VIACR, 0xA3, (addr >> 26) & 0x07, 0x07);\n}\n\nvoid via_set_primary_pitch(u32 pitch)\n{\n\tDEBUG_MSG(KERN_DEBUG \"via_set_primary_pitch(0x%08X)\\n\", pitch);\n\t \n\tpitch = pitch >> 3;\n\tvia_write_reg(VIACR, 0x13, pitch & 0xFF);\n\tvia_write_reg_mask(VIACR, 0x35, (pitch >> (8 - 5)) & 0xE0, 0xE0);\n}\n\nvoid via_set_secondary_pitch(u32 pitch)\n{\n\tDEBUG_MSG(KERN_DEBUG \"via_set_secondary_pitch(0x%08X)\\n\", pitch);\n\tpitch = pitch >> 3;\n\tvia_write_reg(VIACR, 0x66, pitch & 0xFF);\n\tvia_write_reg_mask(VIACR, 0x67, (pitch >> 8) & 0x03, 0x03);\n\tvia_write_reg_mask(VIACR, 0x71, (pitch >> (10 - 7)) & 0x80, 0x80);\n}\n\nvoid via_set_primary_color_depth(u8 depth)\n{\n\tu8 value;\n\n\tDEBUG_MSG(KERN_DEBUG \"via_set_primary_color_depth(%d)\\n\", depth);\n\tswitch (depth) {\n\tcase 8:\n\t\tvalue = 0x00;\n\t\tbreak;\n\tcase 15:\n\t\tvalue = 0x04;\n\t\tbreak;\n\tcase 16:\n\t\tvalue = 0x14;\n\t\tbreak;\n\tcase 24:\n\t\tvalue = 0x0C;\n\t\tbreak;\n\tcase 30:\n\t\tvalue = 0x08;\n\t\tbreak;\n\tdefault:\n\t\tprintk(KERN_WARNING \"via_set_primary_color_depth: \"\n\t\t\t\"Unsupported depth: %d\\n\", depth);\n\t\treturn;\n\t}\n\n\tvia_write_reg_mask(VIASR, 0x15, value, 0x1C);\n}\n\nvoid via_set_secondary_color_depth(u8 depth)\n{\n\tu8 value;\n\n\tDEBUG_MSG(KERN_DEBUG \"via_set_secondary_color_depth(%d)\\n\", depth);\n\tswitch (depth) {\n\tcase 8:\n\t\tvalue = 0x00;\n\t\tbreak;\n\tcase 16:\n\t\tvalue = 0x40;\n\t\tbreak;\n\tcase 24:\n\t\tvalue = 0xC0;\n\t\tbreak;\n\tcase 30:\n\t\tvalue = 0x80;\n\t\tbreak;\n\tdefault:\n\t\tprintk(KERN_WARNING \"via_set_secondary_color_depth: \"\n\t\t\t\"Unsupported depth: %d\\n\", depth);\n\t\treturn;\n\t}\n\n\tvia_write_reg_mask(VIACR, 0x67, value, 0xC0);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}