Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,460
design__inferred_latch__count,0
design__instance__count,6650
design__instance__area,17037.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,40
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,3.7315643567126244e-05
power__switching__total,1.601772237336263e-05
power__leakage__total,3.035145113017279e-08
power__total,5.336371759767644e-05
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.03038
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.03038
timing__hold__ws__corner:nom_tt_025C_1v80,0.376004
timing__setup__ws__corner:nom_tt_025C_1v80,57.050671
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.376004
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,98.023865
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,40
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.043435
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.043435
timing__hold__ws__corner:nom_ss_100C_1v60,0.982044
timing__setup__ws__corner:nom_ss_100C_1v60,53.935459
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.982044
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,96.160072
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,40
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.02311
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.02311
timing__hold__ws__corner:nom_ff_n40C_1v95,0.144817
timing__setup__ws__corner:nom_ff_n40C_1v95,58.089272
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.144817
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,98.629501
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,40
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.021748
clock__skew__worst_setup,-0.046817
timing__hold__ws,0.140564
timing__setup__ws,53.879745
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.140564
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,96.156029
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1200.0 300.0
design__core__bbox,5.52 10.88 1194.16 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,609
design__die__area,360000
design__core__area,329776
design__instance__count__stdcell,6650
design__instance__area__stdcell,17037.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0516641
design__instance__utilization__stdcell,0.0516641
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,607
design__io__hpwl,58611539
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28284.2
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,6
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1781
route__net__special,2
route__drc_errors__iter:1,483
route__wirelength__iter:1,30741
route__drc_errors__iter:2,301
route__wirelength__iter:2,30457
route__drc_errors__iter:3,253
route__wirelength__iter:3,30317
route__drc_errors__iter:4,1
route__wirelength__iter:4,30261
route__drc_errors__iter:5,0
route__wirelength__iter:5,30262
route__drc_errors,0
route__wirelength,30262
route__vias,8779
route__vias__singlecut,8779
route__vias__multicut,0
design__disconnected_pin__count,328
design__critical_disconnected_pin__count,0
route__wirelength__max,284.44
timing__unannotated_net__count__corner:nom_tt_025C_1v80,472
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,472
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,472
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,40
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.028833
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.028833
timing__hold__ws__corner:min_tt_025C_1v80,0.369804
timing__setup__ws__corner:min_tt_025C_1v80,57.087494
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.369804
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,98.027214
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,472
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,40
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.041489
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.041489
timing__hold__ws__corner:min_ss_100C_1v60,0.972018
timing__setup__ws__corner:min_ss_100C_1v60,54.001205
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.972018
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,96.163605
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,472
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,40
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.021748
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.021748
timing__hold__ws__corner:min_ff_n40C_1v95,0.140564
timing__setup__ws__corner:min_ff_n40C_1v95,58.11401
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.140564
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,98.631706
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,472
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,40
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.033004
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.033004
timing__hold__ws__corner:max_tt_025C_1v80,0.38113
timing__setup__ws__corner:max_tt_025C_1v80,57.021122
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.38113
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,98.022438
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,472
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,40
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.046817
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.046817
timing__hold__ws__corner:max_ss_100C_1v60,0.991028
timing__setup__ws__corner:max_ss_100C_1v60,53.879745
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.991028
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,96.156029
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,472
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,40
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.025501
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.025501
timing__hold__ws__corner:max_ff_n40C_1v95,0.148544
timing__setup__ws__corner:max_ff_n40C_1v95,58.067516
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.148544
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,98.628517
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,472
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,472
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000264911
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000293068
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,3.0743E-7
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000293068
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,3.230000000000000203237491940011505420216053607873618602752685546875E-7
ir__drop__worst,0.0000265000000000000003890117394877989909218740649521350860595703125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
