 input: /home/magnago/benchmarks/ltl_timed_automata/fddi/divine/fddi_0002.xml
 property { 0 }: (G F st0_y_async)
 ------------------- OWCTY -------------------
 initialise...		    |S| = 2409
 ---------------- iteration 1 ---------------- 
 reachability...	    |S| = 6461
 elimination & reset...	    |S| = 2270
 ---------------- iteration 2 ---------------- 
 reachability...	    |S| = 6225
 elimination & reset...	    |S| = 2270
 ============================================= 
           The property DOES NOT hold      
 ============================================= 
 obtaining counterexample...      done
 generating counterexample...      
===== Trace from initial =====

RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_z_idle, prop = 0
ST0.id = 0
ST1.id = 1
RING.counter = 0
ST0.z ≤ 0	ST1.z ≤ 0
_aux ≤ 0	0 ≤ RING.x-ST0.z
0 ≤ RING.x-ST1.z	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.z	0 ≤ ST0.x-ST1.z
0 ≤ ST0.x-_aux	0 ≤ ST0.y-ST0.z
0 ≤ ST0.y-ST1.z	0 ≤ ST0.y-_aux
ST0.z-ST1.x ≤ 0	ST0.z-ST1.y ≤ 0
0 ≤ ST0.z-ST1.z ≤ 0	0 ≤ ST0.z-_aux ≤ 0
0 ≤ ST1.x-ST1.z	0 ≤ ST1.x-_aux
0 ≤ ST1.y-ST1.z	0 ≤ ST1.y-_aux
0 ≤ ST1.z-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_sync, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
1 ≤ ST0.x ≤ 20	1 ≤ ST0.y ≤ 20
1 ≤ ST0.z ≤ 20	1 ≤ ST1.z ≤ 20
_aux ≤ 0	-20 ≤ RING.x-ST0.x
-20 ≤ RING.x-ST0.y	-20 ≤ RING.x-ST0.z
-20 ≤ RING.x-ST1.z	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.y ≤ 0	0 ≤ ST0.x-ST0.z ≤ 0
ST0.x-ST1.x ≤ 20	ST0.x-ST1.y ≤ 20
0 ≤ ST0.x-ST1.z ≤ 0	1 ≤ ST0.x-_aux ≤ 20
0 ≤ ST0.y-ST0.z ≤ 0	ST0.y-ST1.x ≤ 20
ST0.y-ST1.y ≤ 20	0 ≤ ST0.y-ST1.z ≤ 0
1 ≤ ST0.y-_aux ≤ 20	ST0.z-ST1.x ≤ 20
ST0.z-ST1.y ≤ 20	0 ≤ ST0.z-ST1.z ≤ 0
1 ≤ ST0.z-_aux ≤ 20	-20 ≤ ST1.x-ST1.z
0 ≤ ST1.x-_aux	-20 ≤ ST1.y-ST1.z
0 ≤ ST1.y-_aux	1 ≤ ST1.z-_aux ≤ 20

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_async, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
20 ≤ ST0.y < 21	20 ≤ ST0.z
20 ≤ ST1.z < 21	_aux < 1
-21 < RING.x-ST0.y	-21 < RING.x-ST1.z
-1 < RING.x-_aux	-21 < ST0.x-ST0.y
-21 < ST0.x-ST1.z	-1 < ST0.x-_aux
ST0.y-ST0.z ≤ 0	ST0.y-ST1.x < 21
ST0.y-ST1.y < 21	0 ≤ ST0.y-ST1.z ≤ 0
20 ≤ ST0.y-_aux ≤ 20	0 ≤ ST0.z-ST1.z
20 ≤ ST0.z-_aux	-21 < ST1.x-ST1.z
-1 < ST1.x-_aux	-21 < ST1.y-ST1.z
-1 < ST1.y-_aux	20 ≤ ST1.z-_aux ≤ 20

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
20 ≤ ST0.y < 21	20 ≤ ST1.z < 21
_aux < 1	-21 < RING.x-ST0.y
-21 < RING.x-ST1.z	-1 < RING.x-_aux
-21 < ST0.x-ST0.y	-21 < ST0.x-ST1.z
-1 < ST0.x-_aux	ST0.y-ST0.z < 21
ST0.y-ST1.x < 21	ST0.y-ST1.y < 21
0 ≤ ST0.y-ST1.z ≤ 0	20 ≤ ST0.y-_aux ≤ 20
-21 < ST0.z-ST1.z	-1 < ST0.z-_aux
-21 < ST1.x-ST1.z	-1 < ST1.x-_aux
-21 < ST1.y-ST1.z	-1 < ST1.y-_aux
20 ≤ ST1.z-_aux ≤ 20	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.y < 41	0 < ST1.x ≤ 20
0 < ST1.y ≤ 20	21 ≤ ST1.z < 41
_aux ≤ 0	-41 < RING.x-ST0.y
-20 ≤ RING.x-ST1.x	-20 ≤ RING.x-ST1.y
-41 < RING.x-ST1.z	0 ≤ RING.x-_aux
-41 < ST0.x-ST0.y	-20 ≤ ST0.x-ST1.x
-20 ≤ ST0.x-ST1.y	-41 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 41
20 ≤ ST0.y-ST1.x < 21	20 ≤ ST0.y-ST1.y < 21
0 ≤ ST0.y-ST1.z ≤ 0	21 ≤ ST0.y-_aux < 41
-20 ≤ ST0.z-ST1.x	-20 ≤ ST0.z-ST1.y
-41 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
0 ≤ ST1.x-ST1.y ≤ 0	-21 < ST1.x-ST1.z ≤ -20
0 < ST1.x-_aux ≤ 20	-21 < ST1.y-ST1.z ≤ -20
0 < ST1.y-_aux ≤ 20	21 ≤ ST1.z-_aux < 41

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
40 ≤ ST0.y < 42	20 ≤ ST1.y < 21
40 ≤ ST1.z	_aux < 1
-42 < RING.x-ST0.y	-21 < RING.x-ST1.y
-1 < RING.x-_aux	-42 < ST0.x-ST0.y
-21 < ST0.x-ST1.y	-1 < ST0.x-_aux
ST0.y-ST0.z < 42	ST0.y-ST1.x < 42
20 ≤ ST0.y-ST1.y < 21	ST0.y-ST1.z ≤ 0
40 ≤ ST0.y-_aux < 41	-21 < ST0.z-ST1.y
-1 < ST0.z-_aux	-21 < ST1.x-ST1.y
-1 < ST1.x-_aux	ST1.y-ST1.z ≤ -20
20 ≤ ST1.y-_aux ≤ 20	40 ≤ ST1.z-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
40 ≤ ST0.y < 42	20 ≤ ST1.y < 21
_aux < 1	-42 < RING.x-ST0.y
-21 < RING.x-ST1.y	-1 < RING.x-_aux
-42 < ST0.x-ST0.y	-21 < ST0.x-ST1.y
-1 < ST0.x-_aux	ST0.y-ST0.z < 42
ST0.y-ST1.x < 42	20 ≤ ST0.y-ST1.y < 21
ST0.y-ST1.z < 42	40 ≤ ST0.y-_aux < 41
-21 < ST0.z-ST1.y	-1 < ST0.z-_aux
-21 < ST1.x-ST1.y	-1 < ST1.x-_aux
ST1.y-ST1.z < 21	20 ≤ ST1.y-_aux ≤ 20
-1 < ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_sync, ST1 = station_y_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
41 ≤ ST0.y	0 < ST0.z
21 ≤ ST1.y	_aux ≤ 0
0 ≤ RING.x-_aux	ST0.x-ST0.y ≤ -40
ST0.x-ST0.z ≤ 0	ST0.x-ST1.y ≤ -20
0 ≤ ST0.x-_aux	40 ≤ ST0.y-ST0.z < 42
20 ≤ ST0.y-ST1.y < 21	41 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	0 < ST0.z-_aux
0 ≤ ST1.x-_aux	21 ≤ ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
78 < ST0.z	99 < ST1.y
_aux ≤ 0	0 ≤ RING.x-_aux
0 ≤ ST0.x-_aux	0 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	78 < ST0.z-_aux
0 ≤ ST1.x-_aux	99 < ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
79 < ST0.z	100 < ST1.y
1 ≤ ST1.z	_aux ≤ 0
0 ≤ RING.x-_aux	0 ≤ ST0.x-_aux
0 ≤ ST0.y-_aux	78 < ST0.z-ST1.x
-21 < ST0.z-ST1.y ≤ -20	78 < ST0.z-ST1.z
79 < ST0.z-_aux	ST1.x-ST1.y < -99
ST1.x-ST1.z ≤ 0	0 ≤ ST1.x-_aux
99 < ST1.y-ST1.z	100 < ST1.y-_aux
1 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
98 < ST0.z ≤ 100	119 < ST1.y
20 ≤ ST1.z < 21	_aux < 1
-100 ≤ RING.x-ST0.z	-21 < RING.x-ST1.z
-1 < RING.x-_aux	-100 ≤ ST0.x-ST0.z
-21 < ST0.x-ST1.z	-1 < ST0.x-_aux
-100 ≤ ST0.y-ST0.z	-21 < ST0.y-ST1.z
-1 < ST0.y-_aux	ST0.z-ST1.x ≤ 100
ST0.z-ST1.y ≤ -20	78 < ST0.z-ST1.z < 80
98 < ST0.z-_aux < 100	-21 < ST1.x-ST1.z
-1 < ST1.x-_aux	99 < ST1.y-ST1.z
119 < ST1.y-_aux	20 ≤ ST1.z-_aux < 21

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
98 < ST0.z ≤ 100	20 ≤ ST1.z < 21
_aux < 1	-100 ≤ RING.x-ST0.z
-21 < RING.x-ST1.z	-1 < RING.x-_aux
-100 ≤ ST0.x-ST0.z	-21 < ST0.x-ST1.z
-1 < ST0.x-_aux	-100 ≤ ST0.y-ST0.z
-21 < ST0.y-ST1.z	-1 < ST0.y-_aux
ST0.z-ST1.x ≤ 100	ST0.z-ST1.y ≤ 100
78 < ST0.z-ST1.z < 80	98 < ST0.z-_aux < 100
-21 < ST1.x-ST1.z	-1 < ST1.x-_aux
-21 < ST1.y-ST1.z	-1 < ST1.y-_aux
20 ≤ ST1.z-_aux < 21	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_sync, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
0 < ST0.x ≤ 20	0 < ST0.y ≤ 20
99 < ST0.z ≤ 120	21 ≤ ST1.z < 41
_aux ≤ 0	-20 ≤ RING.x-ST0.x
-20 ≤ RING.x-ST0.y	-120 ≤ RING.x-ST0.z
-41 < RING.x-ST1.z	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.y ≤ 0	-100 ≤ ST0.x-ST0.z < -98
ST0.x-ST1.x ≤ 20	ST0.x-ST1.y ≤ 20
-21 < ST0.x-ST1.z ≤ -20	0 < ST0.x-_aux ≤ 20
-100 ≤ ST0.y-ST0.z < -98	ST0.y-ST1.x ≤ 20
ST0.y-ST1.y ≤ 20	-21 < ST0.y-ST1.z ≤ -20
0 < ST0.y-_aux ≤ 20	ST0.z-ST1.x ≤ 120
ST0.z-ST1.y ≤ 120	78 < ST0.z-ST1.z < 80
99 < ST0.z-_aux ≤ 120	-41 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-41 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	21 ≤ ST1.z-_aux < 41

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_async, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
21 ≤ ST0.y < 22	119 < ST0.z
41 ≤ ST1.z < 42	_aux ≤ 0
-22 < RING.x-ST0.y	-42 < RING.x-ST1.z
0 ≤ RING.x-_aux	-22 < ST0.x-ST0.y
-42 < ST0.x-ST1.z	0 ≤ ST0.x-_aux
ST0.y-ST0.z < -98	ST0.y-ST1.x < 22
ST0.y-ST1.y < 22	-21 < ST0.y-ST1.z ≤ -20
21 ≤ ST0.y-_aux < 22	78 < ST0.z-ST1.z
119 < ST0.z-_aux	-42 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-42 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	41 ≤ ST1.z-_aux < 42

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.y < 22	41 ≤ ST1.z < 42
_aux ≤ 0	-22 < RING.x-ST0.y
-42 < RING.x-ST1.z	0 ≤ RING.x-_aux
-22 < ST0.x-ST0.y	-42 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 22
ST0.y-ST1.x < 22	ST0.y-ST1.y < 22
-21 < ST0.y-ST1.z ≤ -20	21 ≤ ST0.y-_aux < 22
-42 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
-42 < ST1.x-ST1.z	0 ≤ ST1.x-_aux
-42 < ST1.y-ST1.z	0 ≤ ST1.y-_aux
41 ≤ ST1.z-_aux < 42	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
22 ≤ ST0.y < 42	1 ≤ ST1.x ≤ 20
1 ≤ ST1.y ≤ 20	42 ≤ ST1.z < 62
_aux ≤ 0	-42 < RING.x-ST0.y
-20 ≤ RING.x-ST1.x	-20 ≤ RING.x-ST1.y
-62 < RING.x-ST1.z	0 ≤ RING.x-_aux
-42 < ST0.x-ST0.y	-20 ≤ ST0.x-ST1.x
-20 ≤ ST0.x-ST1.y	-62 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 42
21 ≤ ST0.y-ST1.x < 22	21 ≤ ST0.y-ST1.y < 22
-21 < ST0.y-ST1.z ≤ -20	22 ≤ ST0.y-_aux < 42
-20 ≤ ST0.z-ST1.x	-20 ≤ ST0.z-ST1.y
-62 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
0 ≤ ST1.x-ST1.y ≤ 0	-42 < ST1.x-ST1.z ≤ -41
1 ≤ ST1.x-_aux ≤ 20	-42 < ST1.y-ST1.z ≤ -41
1 ≤ ST1.y-_aux ≤ 20	42 ≤ ST1.z-_aux < 62

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
41 ≤ ST0.y < 43	20 ≤ ST1.y < 21
61 ≤ ST1.z	_aux < 1
-43 < RING.x-ST0.y	-21 < RING.x-ST1.y
-1 < RING.x-_aux	-43 < ST0.x-ST0.y
-21 < ST0.x-ST1.y	-1 < ST0.x-_aux
ST0.y-ST0.z < 43	ST0.y-ST1.x < 43
21 ≤ ST0.y-ST1.y < 22	ST0.y-ST1.z ≤ -20
41 ≤ ST0.y-_aux < 42	-21 < ST0.z-ST1.y
-1 < ST0.z-_aux	-21 < ST1.x-ST1.y
-1 < ST1.x-_aux	ST1.y-ST1.z ≤ -41
20 ≤ ST1.y-_aux ≤ 20	61 ≤ ST1.z-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
41 ≤ ST0.y < 43	20 ≤ ST1.y < 21
_aux < 1	-43 < RING.x-ST0.y
-21 < RING.x-ST1.y	-1 < RING.x-_aux
-43 < ST0.x-ST0.y	-21 < ST0.x-ST1.y
-1 < ST0.x-_aux	ST0.y-ST0.z < 43
ST0.y-ST1.x < 43	21 ≤ ST0.y-ST1.y < 22
ST0.y-ST1.z < 43	41 ≤ ST0.y-_aux < 42
-21 < ST0.z-ST1.y	-1 < ST0.z-_aux
-21 < ST1.x-ST1.y	-1 < ST1.x-_aux
ST1.y-ST1.z < 21	20 ≤ ST1.y-_aux ≤ 20
-1 < ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_sync, ST1 = station_y_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
42 ≤ ST0.y	0 < ST0.z
21 ≤ ST1.y	_aux ≤ 0
0 ≤ RING.x-_aux	ST0.x-ST0.y ≤ -41
ST0.x-ST0.z ≤ 0	ST0.x-ST1.y ≤ -20
0 ≤ ST0.x-_aux	41 ≤ ST0.y-ST0.z < 43
21 ≤ ST0.y-ST1.y < 22	42 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	0 < ST0.z-_aux
0 ≤ ST1.x-_aux	21 ≤ ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
77 < ST0.z	98 < ST1.y
_aux ≤ 0	0 ≤ RING.x-_aux
0 ≤ ST0.x-_aux	0 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	77 < ST0.z-_aux
0 ≤ ST1.x-_aux	98 < ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
78 < ST0.z	99 < ST1.y
1 ≤ ST1.z	_aux ≤ 0
0 ≤ RING.x-_aux	0 ≤ ST0.x-_aux
0 ≤ ST0.y-_aux	77 < ST0.z-ST1.x
-21 < ST0.z-ST1.y ≤ -20	77 < ST0.z-ST1.z
78 < ST0.z-_aux	ST1.x-ST1.y < -98
ST1.x-ST1.z ≤ 0	0 ≤ ST1.x-_aux
98 < ST1.y-ST1.z	99 < ST1.y-_aux
1 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
97 < ST0.z ≤ 100	118 < ST1.y
20 ≤ ST1.z < 22	_aux < 1
-100 ≤ RING.x-ST0.z	-22 < RING.x-ST1.z
-1 < RING.x-_aux	-100 ≤ ST0.x-ST0.z
-22 < ST0.x-ST1.z	-1 < ST0.x-_aux
-100 ≤ ST0.y-ST0.z	-22 < ST0.y-ST1.z
-1 < ST0.y-_aux	ST0.z-ST1.x ≤ 100
ST0.z-ST1.y ≤ -20	77 < ST0.z-ST1.z < 80
97 < ST0.z-_aux < 100	-22 < ST1.x-ST1.z
-1 < ST1.x-_aux	98 < ST1.y-ST1.z
118 < ST1.y-_aux	20 ≤ ST1.z-_aux < 22

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
97 < ST0.z ≤ 100	20 ≤ ST1.z < 22
_aux < 1	-100 ≤ RING.x-ST0.z
-22 < RING.x-ST1.z	-1 < RING.x-_aux
-100 ≤ ST0.x-ST0.z	-22 < ST0.x-ST1.z
-1 < ST0.x-_aux	-100 ≤ ST0.y-ST0.z
-22 < ST0.y-ST1.z	-1 < ST0.y-_aux
ST0.z-ST1.x ≤ 100	ST0.z-ST1.y ≤ 100
77 < ST0.z-ST1.z < 80	97 < ST0.z-_aux < 100
-22 < ST1.x-ST1.z	-1 < ST1.x-_aux
-22 < ST1.y-ST1.z	-1 < ST1.y-_aux
20 ≤ ST1.z-_aux < 22	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_sync, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
0 < ST0.x ≤ 20	0 < ST0.y ≤ 20
98 < ST0.z ≤ 120	21 ≤ ST1.z < 42
_aux ≤ 0	-20 ≤ RING.x-ST0.x
-20 ≤ RING.x-ST0.y	-120 ≤ RING.x-ST0.z
-42 < RING.x-ST1.z	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.y ≤ 0	-100 ≤ ST0.x-ST0.z < -97
ST0.x-ST1.x ≤ 20	ST0.x-ST1.y ≤ 20
-22 < ST0.x-ST1.z ≤ -20	0 < ST0.x-_aux ≤ 20
-100 ≤ ST0.y-ST0.z < -97	ST0.y-ST1.x ≤ 20
ST0.y-ST1.y ≤ 20	-22 < ST0.y-ST1.z ≤ -20
0 < ST0.y-_aux ≤ 20	ST0.z-ST1.x ≤ 120
ST0.z-ST1.y ≤ 120	77 < ST0.z-ST1.z < 80
98 < ST0.z-_aux ≤ 120	-42 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-42 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	21 ≤ ST1.z-_aux < 42

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_async, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
21 ≤ ST0.y < 23	118 < ST0.z
41 ≤ ST1.z < 43	_aux ≤ 0
-23 < RING.x-ST0.y	-43 < RING.x-ST1.z
0 ≤ RING.x-_aux	-23 < ST0.x-ST0.y
-43 < ST0.x-ST1.z	0 ≤ ST0.x-_aux
ST0.y-ST0.z < -97	ST0.y-ST1.x < 23
ST0.y-ST1.y < 23	-22 < ST0.y-ST1.z ≤ -20
21 ≤ ST0.y-_aux < 23	77 < ST0.z-ST1.z
118 < ST0.z-_aux	-43 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-43 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	41 ≤ ST1.z-_aux < 43

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.y < 23	41 ≤ ST1.z < 43
_aux ≤ 0	-23 < RING.x-ST0.y
-43 < RING.x-ST1.z	0 ≤ RING.x-_aux
-23 < ST0.x-ST0.y	-43 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 23
ST0.y-ST1.x < 23	ST0.y-ST1.y < 23
-22 < ST0.y-ST1.z ≤ -20	21 ≤ ST0.y-_aux < 23
-43 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
-43 < ST1.x-ST1.z	0 ≤ ST1.x-_aux
-43 < ST1.y-ST1.z	0 ≤ ST1.y-_aux
41 ≤ ST1.z-_aux < 43	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
22 ≤ ST0.y < 43	1 ≤ ST1.x ≤ 20
1 ≤ ST1.y ≤ 20	42 ≤ ST1.z < 63
_aux ≤ 0	-43 < RING.x-ST0.y
-20 ≤ RING.x-ST1.x	-20 ≤ RING.x-ST1.y
-63 < RING.x-ST1.z	0 ≤ RING.x-_aux
-43 < ST0.x-ST0.y	-20 ≤ ST0.x-ST1.x
-20 ≤ ST0.x-ST1.y	-63 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 43
21 ≤ ST0.y-ST1.x < 23	21 ≤ ST0.y-ST1.y < 23
-22 < ST0.y-ST1.z ≤ -20	22 ≤ ST0.y-_aux < 43
-20 ≤ ST0.z-ST1.x	-20 ≤ ST0.z-ST1.y
-63 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
0 ≤ ST1.x-ST1.y ≤ 0	-43 < ST1.x-ST1.z ≤ -41
1 ≤ ST1.x-_aux ≤ 20	-43 < ST1.y-ST1.z ≤ -41
1 ≤ ST1.y-_aux ≤ 20	42 ≤ ST1.z-_aux < 63

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
41 ≤ ST0.y < 44	20 ≤ ST1.y < 21
61 ≤ ST1.z	_aux < 1
-44 < RING.x-ST0.y	-21 < RING.x-ST1.y
-1 < RING.x-_aux	-44 < ST0.x-ST0.y
-21 < ST0.x-ST1.y	-1 < ST0.x-_aux
ST0.y-ST0.z < 44	ST0.y-ST1.x < 44
21 ≤ ST0.y-ST1.y < 23	ST0.y-ST1.z ≤ -20
41 ≤ ST0.y-_aux < 43	-21 < ST0.z-ST1.y
-1 < ST0.z-_aux	-21 < ST1.x-ST1.y
-1 < ST1.x-_aux	ST1.y-ST1.z ≤ -41
20 ≤ ST1.y-_aux ≤ 20	61 ≤ ST1.z-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
41 ≤ ST0.y < 44	20 ≤ ST1.y < 21
_aux < 1	-44 < RING.x-ST0.y
-21 < RING.x-ST1.y	-1 < RING.x-_aux
-44 < ST0.x-ST0.y	-21 < ST0.x-ST1.y
-1 < ST0.x-_aux	ST0.y-ST0.z < 44
ST0.y-ST1.x < 44	21 ≤ ST0.y-ST1.y < 23
ST0.y-ST1.z < 44	41 ≤ ST0.y-_aux < 43
-21 < ST0.z-ST1.y	-1 < ST0.z-_aux
-21 < ST1.x-ST1.y	-1 < ST1.x-_aux
ST1.y-ST1.z < 21	20 ≤ ST1.y-_aux ≤ 20
-1 < ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_sync, ST1 = station_y_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
42 ≤ ST0.y	0 < ST0.z
21 ≤ ST1.y	_aux ≤ 0
0 ≤ RING.x-_aux	ST0.x-ST0.y ≤ -41
ST0.x-ST0.z ≤ 0	ST0.x-ST1.y ≤ -20
0 ≤ ST0.x-_aux	41 ≤ ST0.y-ST0.z < 44
21 ≤ ST0.y-ST1.y < 23	42 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	0 < ST0.z-_aux
0 ≤ ST1.x-_aux	21 ≤ ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
76 < ST0.z	97 < ST1.y
_aux ≤ 0	0 ≤ RING.x-_aux
0 ≤ ST0.x-_aux	0 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	76 < ST0.z-_aux
0 ≤ ST1.x-_aux	97 < ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
77 < ST0.z	98 < ST1.y
1 ≤ ST1.z	_aux ≤ 0
0 ≤ RING.x-_aux	0 ≤ ST0.x-_aux
0 ≤ ST0.y-_aux	76 < ST0.z-ST1.x
-21 < ST0.z-ST1.y ≤ -20	76 < ST0.z-ST1.z
77 < ST0.z-_aux	ST1.x-ST1.y < -97
ST1.x-ST1.z ≤ 0	0 ≤ ST1.x-_aux
97 < ST1.y-ST1.z	98 < ST1.y-_aux
1 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_async, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
97 < ST0.z ≤ 100	118 < ST1.y
21 ≤ ST1.z < 23	_aux ≤ 0
-100 ≤ RING.x-ST0.z	-23 < RING.x-ST1.z
0 ≤ RING.x-_aux	-100 ≤ ST0.x-ST0.z
-23 < ST0.x-ST1.z	0 ≤ ST0.x-_aux
-100 ≤ ST0.y-ST0.z	-23 < ST0.y-ST1.z
0 ≤ ST0.y-_aux	ST0.z-ST1.x ≤ 100
ST0.z-ST1.y ≤ -20	76 < ST0.z-ST1.z ≤ 79
97 < ST0.z-_aux ≤ 100	-23 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	97 < ST1.y-ST1.z
118 < ST1.y-_aux	21 ≤ ST1.z-_aux < 23

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
97 < ST0.z ≤ 100	21 ≤ ST1.z < 23
_aux ≤ 0	-100 ≤ RING.x-ST0.z
-23 < RING.x-ST1.z	0 ≤ RING.x-_aux
-100 ≤ ST0.x-ST0.z	-23 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	-100 ≤ ST0.y-ST0.z
-23 < ST0.y-ST1.z	0 ≤ ST0.y-_aux
ST0.z-ST1.x ≤ 100	ST0.z-ST1.y ≤ 100
76 < ST0.z-ST1.z ≤ 79	97 < ST0.z-_aux ≤ 100
-23 < ST1.x-ST1.z	0 ≤ ST1.x-_aux
-23 < ST1.y-ST1.z	0 ≤ ST1.y-_aux
21 ≤ ST1.z-_aux < 23	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_sync, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
1 ≤ ST0.x ≤ 20	1 ≤ ST0.y ≤ 20
98 < ST0.z ≤ 120	22 ≤ ST1.z < 43
_aux ≤ 0	-20 ≤ RING.x-ST0.x
-20 ≤ RING.x-ST0.y	-120 ≤ RING.x-ST0.z
-43 < RING.x-ST1.z	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.y ≤ 0	-100 ≤ ST0.x-ST0.z < -97
ST0.x-ST1.x ≤ 20	ST0.x-ST1.y ≤ 20
-23 < ST0.x-ST1.z ≤ -21	1 ≤ ST0.x-_aux ≤ 20
-100 ≤ ST0.y-ST0.z < -97	ST0.y-ST1.x ≤ 20
ST0.y-ST1.y ≤ 20	-23 < ST0.y-ST1.z ≤ -21
1 ≤ ST0.y-_aux ≤ 20	ST0.z-ST1.x ≤ 120
ST0.z-ST1.y ≤ 120	76 < ST0.z-ST1.z ≤ 79
98 < ST0.z-_aux ≤ 120	-43 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-43 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	22 ≤ ST1.z-_aux < 43

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_async, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
21 ≤ ST0.y < 23	118 < ST0.z
42 ≤ ST1.z < 44	_aux ≤ 0
-23 < RING.x-ST0.y	-44 < RING.x-ST1.z
0 ≤ RING.x-_aux	-23 < ST0.x-ST0.y
-44 < ST0.x-ST1.z	0 ≤ ST0.x-_aux
ST0.y-ST0.z < -97	ST0.y-ST1.x < 23
ST0.y-ST1.y < 23	-23 < ST0.y-ST1.z ≤ -21
21 ≤ ST0.y-_aux < 23	76 < ST0.z-ST1.z
118 < ST0.z-_aux	-44 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-44 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	42 ≤ ST1.z-_aux < 44

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.y < 23	42 ≤ ST1.z < 44
_aux ≤ 0	-23 < RING.x-ST0.y
-44 < RING.x-ST1.z	0 ≤ RING.x-_aux
-23 < ST0.x-ST0.y	-44 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 23
ST0.y-ST1.x < 23	ST0.y-ST1.y < 23
-23 < ST0.y-ST1.z ≤ -21	21 ≤ ST0.y-_aux < 23
-44 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
-44 < ST1.x-ST1.z	0 ≤ ST1.x-_aux
-44 < ST1.y-ST1.z	0 ≤ ST1.y-_aux
42 ≤ ST1.z-_aux < 44	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
22 ≤ ST0.y < 43	1 ≤ ST1.x ≤ 20
1 ≤ ST1.y ≤ 20	43 ≤ ST1.z < 64
_aux ≤ 0	-43 < RING.x-ST0.y
-20 ≤ RING.x-ST1.x	-20 ≤ RING.x-ST1.y
-64 < RING.x-ST1.z	0 ≤ RING.x-_aux
-43 < ST0.x-ST0.y	-20 ≤ ST0.x-ST1.x
-20 ≤ ST0.x-ST1.y	-64 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 43
21 ≤ ST0.y-ST1.x < 23	21 ≤ ST0.y-ST1.y < 23
-23 < ST0.y-ST1.z ≤ -21	22 ≤ ST0.y-_aux < 43
-20 ≤ ST0.z-ST1.x	-20 ≤ ST0.z-ST1.y
-64 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
0 ≤ ST1.x-ST1.y ≤ 0	-44 < ST1.x-ST1.z ≤ -42
1 ≤ ST1.x-_aux ≤ 20	-44 < ST1.y-ST1.z ≤ -42
1 ≤ ST1.y-_aux ≤ 20	43 ≤ ST1.z-_aux < 64

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_async, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
42 ≤ ST0.y ≤ 99	21 ≤ ST1.y ≤ 78
63 ≤ ST1.z	_aux ≤ 0
-99 ≤ RING.x-ST0.y	-78 ≤ RING.x-ST1.y
0 ≤ RING.x-_aux	-99 ≤ ST0.x-ST0.y
-78 ≤ ST0.x-ST1.y	0 ≤ ST0.x-_aux
ST0.y-ST0.z ≤ 99	ST0.y-ST1.x ≤ 99
21 ≤ ST0.y-ST1.y < 23	ST0.y-ST1.z ≤ -21
42 ≤ ST0.y-_aux ≤ 99	-78 ≤ ST0.z-ST1.y
0 ≤ ST0.z-_aux	-78 ≤ ST1.x-ST1.y
0 ≤ ST1.x-_aux	ST1.y-ST1.z ≤ -42
21 ≤ ST1.y-_aux ≤ 78	63 ≤ ST1.z-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\



===== The cycle =====

RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
42 ≤ ST0.y ≤ 99	21 ≤ ST1.y ≤ 78
_aux ≤ 0	-99 ≤ RING.x-ST0.y
-78 ≤ RING.x-ST1.y	0 ≤ RING.x-_aux
-99 ≤ ST0.x-ST0.y	-78 ≤ ST0.x-ST1.y
0 ≤ ST0.x-_aux	ST0.y-ST0.z ≤ 99
ST0.y-ST1.x ≤ 99	21 ≤ ST0.y-ST1.y < 23
ST0.y-ST1.z ≤ 99	42 ≤ ST0.y-_aux ≤ 99
-78 ≤ ST0.z-ST1.y	0 ≤ ST0.z-_aux
-78 ≤ ST1.x-ST1.y	0 ≤ ST1.x-_aux
ST1.y-ST1.z ≤ 78	21 ≤ ST1.y-_aux ≤ 78
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_sync, ST1 = station_y_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
43 ≤ ST0.y	1 ≤ ST0.z
22 ≤ ST1.y	_aux ≤ 0
0 ≤ RING.x-_aux	ST0.x-ST0.y ≤ -42
ST0.x-ST0.z ≤ 0	ST0.x-ST1.y ≤ -21
0 ≤ ST0.x-_aux	42 ≤ ST0.y-ST0.z ≤ 99
21 ≤ ST0.y-ST1.y < 23	43 ≤ ST0.y-_aux
-78 ≤ ST0.z-ST1.y ≤ -21	1 ≤ ST0.z-_aux
0 ≤ ST1.x-_aux	22 ≤ ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.z	97 < ST1.y
_aux ≤ 0	0 ≤ RING.x-_aux
0 ≤ ST0.x-_aux	0 ≤ ST0.y-_aux
-78 ≤ ST0.z-ST1.y ≤ -21	21 ≤ ST0.z-_aux
0 ≤ ST1.x-_aux	97 < ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
22 ≤ ST0.z	98 < ST1.y
1 ≤ ST1.z	_aux ≤ 0
0 ≤ RING.x-_aux	0 ≤ ST0.x-_aux
0 ≤ ST0.y-_aux	21 ≤ ST0.z-ST1.x
-78 ≤ ST0.z-ST1.y ≤ -21	21 ≤ ST0.z-ST1.z
22 ≤ ST0.z-_aux	ST1.x-ST1.y < -97
ST1.x-ST1.z ≤ 0	0 ≤ ST1.x-_aux
97 < ST1.y-ST1.z	98 < ST1.y-_aux
1 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
42 ≤ ST0.z	20 ≤ ST1.z
_aux ≤ 0	0 ≤ RING.x-_aux
0 ≤ ST0.x-_aux	0 ≤ ST0.y-_aux
21 ≤ ST0.z-ST1.z	42 ≤ ST0.z-_aux
0 ≤ ST1.x-_aux	0 ≤ ST1.y-_aux
20 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_sync, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
1 ≤ ST0.x ≤ 20	1 ≤ ST0.y ≤ 20
43 ≤ ST0.z	21 ≤ ST1.z
_aux ≤ 0	-20 ≤ RING.x-ST0.x
-20 ≤ RING.x-ST0.y	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.y ≤ 0	ST0.x-ST0.z ≤ -42
ST0.x-ST1.x ≤ 20	ST0.x-ST1.y ≤ 20
ST0.x-ST1.z ≤ -20	1 ≤ ST0.x-_aux ≤ 20
ST0.y-ST0.z ≤ -42	ST0.y-ST1.x ≤ 20
ST0.y-ST1.y ≤ 20	ST0.y-ST1.z ≤ -20
1 ≤ ST0.y-_aux ≤ 20	21 ≤ ST0.z-ST1.z
43 ≤ ST0.z-_aux	0 ≤ ST1.x-_aux
0 ≤ ST1.y-_aux	21 ≤ ST1.z-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_async, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
20 ≤ ST0.y < 21	62 ≤ ST0.z
40 ≤ ST1.z ≤ 99	_aux < 1
-21 < RING.x-ST0.y	-99 ≤ RING.x-ST1.z
-1 < RING.x-_aux	-21 < ST0.x-ST0.y
-99 ≤ ST0.x-ST1.z	-1 < ST0.x-_aux
ST0.y-ST0.z ≤ -42	ST0.y-ST1.x < 21
ST0.y-ST1.y < 21	-79 < ST0.y-ST1.z ≤ -20
20 ≤ ST0.y-_aux ≤ 20	21 ≤ ST0.z-ST1.z
62 ≤ ST0.z-_aux	-99 ≤ ST1.x-ST1.z
-1 < ST1.x-_aux	-99 ≤ ST1.y-ST1.z
-1 < ST1.y-_aux	40 ≤ ST1.z-_aux < 99

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
20 ≤ ST0.y < 21	40 ≤ ST1.z ≤ 99
_aux < 1	-21 < RING.x-ST0.y
-99 ≤ RING.x-ST1.z	-1 < RING.x-_aux
-21 < ST0.x-ST0.y	-99 ≤ ST0.x-ST1.z
-1 < ST0.x-_aux	ST0.y-ST0.z < 21
ST0.y-ST1.x < 21	ST0.y-ST1.y < 21
-79 < ST0.y-ST1.z ≤ -20	20 ≤ ST0.y-_aux ≤ 20
-99 ≤ ST0.z-ST1.z	-1 < ST0.z-_aux
-99 ≤ ST1.x-ST1.z	-1 < ST1.x-_aux
-99 ≤ ST1.y-ST1.z	-1 < ST1.y-_aux
40 ≤ ST1.z-_aux < 99	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.y < 41	0 < ST1.x ≤ 20
0 < ST1.y ≤ 20	41 ≤ ST1.z ≤ 119
_aux ≤ 0	-41 < RING.x-ST0.y
-20 ≤ RING.x-ST1.x	-20 ≤ RING.x-ST1.y
-119 ≤ RING.x-ST1.z	0 ≤ RING.x-_aux
-41 < ST0.x-ST0.y	-20 ≤ ST0.x-ST1.x
-20 ≤ ST0.x-ST1.y	-119 ≤ ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 41
20 ≤ ST0.y-ST1.x < 21	20 ≤ ST0.y-ST1.y < 21
-79 < ST0.y-ST1.z ≤ -20	21 ≤ ST0.y-_aux < 41
-20 ≤ ST0.z-ST1.x	-20 ≤ ST0.z-ST1.y
-119 ≤ ST0.z-ST1.z	0 ≤ ST0.z-_aux
0 ≤ ST1.x-ST1.y ≤ 0	-99 ≤ ST1.x-ST1.z ≤ -40
0 < ST1.x-_aux ≤ 20	-99 ≤ ST1.y-ST1.z ≤ -40
0 < ST1.y-_aux ≤ 20	41 ≤ ST1.z-_aux ≤ 119

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
40 ≤ ST0.y < 42	20 ≤ ST1.y < 21
60 ≤ ST1.z	_aux < 1
-42 < RING.x-ST0.y	-21 < RING.x-ST1.y
-1 < RING.x-_aux	-42 < ST0.x-ST0.y
-21 < ST0.x-ST1.y	-1 < ST0.x-_aux
ST0.y-ST0.z < 42	ST0.y-ST1.x < 42
20 ≤ ST0.y-ST1.y < 21	ST0.y-ST1.z ≤ -20
40 ≤ ST0.y-_aux < 41	-21 < ST0.z-ST1.y
-1 < ST0.z-_aux	-21 < ST1.x-ST1.y
-1 < ST1.x-_aux	ST1.y-ST1.z ≤ -40
20 ≤ ST1.y-_aux ≤ 20	60 ≤ ST1.z-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
40 ≤ ST0.y < 42	20 ≤ ST1.y < 21
_aux < 1	-42 < RING.x-ST0.y
-21 < RING.x-ST1.y	-1 < RING.x-_aux
-42 < ST0.x-ST0.y	-21 < ST0.x-ST1.y
-1 < ST0.x-_aux	ST0.y-ST0.z < 42
ST0.y-ST1.x < 42	20 ≤ ST0.y-ST1.y < 21
ST0.y-ST1.z < 42	40 ≤ ST0.y-_aux < 41
-21 < ST0.z-ST1.y	-1 < ST0.z-_aux
-21 < ST1.x-ST1.y	-1 < ST1.x-_aux
ST1.y-ST1.z < 21	20 ≤ ST1.y-_aux ≤ 20
-1 < ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_sync, ST1 = station_y_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
41 ≤ ST0.y	0 < ST0.z
21 ≤ ST1.y	_aux ≤ 0
0 ≤ RING.x-_aux	ST0.x-ST0.y ≤ -40
ST0.x-ST0.z ≤ 0	ST0.x-ST1.y ≤ -20
0 ≤ ST0.x-_aux	40 ≤ ST0.y-ST0.z < 42
20 ≤ ST0.y-ST1.y < 21	41 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	0 < ST0.z-_aux
0 ≤ ST1.x-_aux	21 ≤ ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
78 < ST0.z	99 < ST1.y
_aux ≤ 0	0 ≤ RING.x-_aux
0 ≤ ST0.x-_aux	0 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	78 < ST0.z-_aux
0 ≤ ST1.x-_aux	99 < ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
79 < ST0.z	100 < ST1.y
1 ≤ ST1.z	_aux ≤ 0
0 ≤ RING.x-_aux	0 ≤ ST0.x-_aux
0 ≤ ST0.y-_aux	78 < ST0.z-ST1.x
-21 < ST0.z-ST1.y ≤ -20	78 < ST0.z-ST1.z
79 < ST0.z-_aux	ST1.x-ST1.y < -99
ST1.x-ST1.z ≤ 0	0 ≤ ST1.x-_aux
99 < ST1.y-ST1.z	100 < ST1.y-_aux
1 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
98 < ST0.z ≤ 100	119 < ST1.y
20 ≤ ST1.z < 21	_aux < 1
-100 ≤ RING.x-ST0.z	-21 < RING.x-ST1.z
-1 < RING.x-_aux	-100 ≤ ST0.x-ST0.z
-21 < ST0.x-ST1.z	-1 < ST0.x-_aux
-100 ≤ ST0.y-ST0.z	-21 < ST0.y-ST1.z
-1 < ST0.y-_aux	ST0.z-ST1.x ≤ 100
ST0.z-ST1.y ≤ -20	78 < ST0.z-ST1.z < 80
98 < ST0.z-_aux < 100	-21 < ST1.x-ST1.z
-1 < ST1.x-_aux	99 < ST1.y-ST1.z
119 < ST1.y-_aux	20 ≤ ST1.z-_aux < 21

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
98 < ST0.z ≤ 100	20 ≤ ST1.z < 21
_aux < 1	-100 ≤ RING.x-ST0.z
-21 < RING.x-ST1.z	-1 < RING.x-_aux
-100 ≤ ST0.x-ST0.z	-21 < ST0.x-ST1.z
-1 < ST0.x-_aux	-100 ≤ ST0.y-ST0.z
-21 < ST0.y-ST1.z	-1 < ST0.y-_aux
ST0.z-ST1.x ≤ 100	ST0.z-ST1.y ≤ 100
78 < ST0.z-ST1.z < 80	98 < ST0.z-_aux < 100
-21 < ST1.x-ST1.z	-1 < ST1.x-_aux
-21 < ST1.y-ST1.z	-1 < ST1.y-_aux
20 ≤ ST1.z-_aux < 21	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_sync, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
0 < ST0.x ≤ 20	0 < ST0.y ≤ 20
99 < ST0.z ≤ 120	21 ≤ ST1.z < 41
_aux ≤ 0	-20 ≤ RING.x-ST0.x
-20 ≤ RING.x-ST0.y	-120 ≤ RING.x-ST0.z
-41 < RING.x-ST1.z	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.y ≤ 0	-100 ≤ ST0.x-ST0.z < -98
ST0.x-ST1.x ≤ 20	ST0.x-ST1.y ≤ 20
-21 < ST0.x-ST1.z ≤ -20	0 < ST0.x-_aux ≤ 20
-100 ≤ ST0.y-ST0.z < -98	ST0.y-ST1.x ≤ 20
ST0.y-ST1.y ≤ 20	-21 < ST0.y-ST1.z ≤ -20
0 < ST0.y-_aux ≤ 20	ST0.z-ST1.x ≤ 120
ST0.z-ST1.y ≤ 120	78 < ST0.z-ST1.z < 80
99 < ST0.z-_aux ≤ 120	-41 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-41 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	21 ≤ ST1.z-_aux < 41

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_async, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
21 ≤ ST0.y < 22	119 < ST0.z
41 ≤ ST1.z < 42	_aux ≤ 0
-22 < RING.x-ST0.y	-42 < RING.x-ST1.z
0 ≤ RING.x-_aux	-22 < ST0.x-ST0.y
-42 < ST0.x-ST1.z	0 ≤ ST0.x-_aux
ST0.y-ST0.z < -98	ST0.y-ST1.x < 22
ST0.y-ST1.y < 22	-21 < ST0.y-ST1.z ≤ -20
21 ≤ ST0.y-_aux < 22	78 < ST0.z-ST1.z
119 < ST0.z-_aux	-42 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-42 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	41 ≤ ST1.z-_aux < 42

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.y < 22	41 ≤ ST1.z < 42
_aux ≤ 0	-22 < RING.x-ST0.y
-42 < RING.x-ST1.z	0 ≤ RING.x-_aux
-22 < ST0.x-ST0.y	-42 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 22
ST0.y-ST1.x < 22	ST0.y-ST1.y < 22
-21 < ST0.y-ST1.z ≤ -20	21 ≤ ST0.y-_aux < 22
-42 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
-42 < ST1.x-ST1.z	0 ≤ ST1.x-_aux
-42 < ST1.y-ST1.z	0 ≤ ST1.y-_aux
41 ≤ ST1.z-_aux < 42	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
22 ≤ ST0.y < 42	1 ≤ ST1.x ≤ 20
1 ≤ ST1.y ≤ 20	42 ≤ ST1.z < 62
_aux ≤ 0	-42 < RING.x-ST0.y
-20 ≤ RING.x-ST1.x	-20 ≤ RING.x-ST1.y
-62 < RING.x-ST1.z	0 ≤ RING.x-_aux
-42 < ST0.x-ST0.y	-20 ≤ ST0.x-ST1.x
-20 ≤ ST0.x-ST1.y	-62 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 42
21 ≤ ST0.y-ST1.x < 22	21 ≤ ST0.y-ST1.y < 22
-21 < ST0.y-ST1.z ≤ -20	22 ≤ ST0.y-_aux < 42
-20 ≤ ST0.z-ST1.x	-20 ≤ ST0.z-ST1.y
-62 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
0 ≤ ST1.x-ST1.y ≤ 0	-42 < ST1.x-ST1.z ≤ -41
1 ≤ ST1.x-_aux ≤ 20	-42 < ST1.y-ST1.z ≤ -41
1 ≤ ST1.y-_aux ≤ 20	42 ≤ ST1.z-_aux < 62

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
41 ≤ ST0.y < 43	20 ≤ ST1.y < 21
61 ≤ ST1.z	_aux < 1
-43 < RING.x-ST0.y	-21 < RING.x-ST1.y
-1 < RING.x-_aux	-43 < ST0.x-ST0.y
-21 < ST0.x-ST1.y	-1 < ST0.x-_aux
ST0.y-ST0.z < 43	ST0.y-ST1.x < 43
21 ≤ ST0.y-ST1.y < 22	ST0.y-ST1.z ≤ -20
41 ≤ ST0.y-_aux < 42	-21 < ST0.z-ST1.y
-1 < ST0.z-_aux	-21 < ST1.x-ST1.y
-1 < ST1.x-_aux	ST1.y-ST1.z ≤ -41
20 ≤ ST1.y-_aux ≤ 20	61 ≤ ST1.z-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
41 ≤ ST0.y < 43	20 ≤ ST1.y < 21
_aux < 1	-43 < RING.x-ST0.y
-21 < RING.x-ST1.y	-1 < RING.x-_aux
-43 < ST0.x-ST0.y	-21 < ST0.x-ST1.y
-1 < ST0.x-_aux	ST0.y-ST0.z < 43
ST0.y-ST1.x < 43	21 ≤ ST0.y-ST1.y < 22
ST0.y-ST1.z < 43	41 ≤ ST0.y-_aux < 42
-21 < ST0.z-ST1.y	-1 < ST0.z-_aux
-21 < ST1.x-ST1.y	-1 < ST1.x-_aux
ST1.y-ST1.z < 21	20 ≤ ST1.y-_aux ≤ 20
-1 < ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_sync, ST1 = station_y_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
42 ≤ ST0.y	0 < ST0.z
21 ≤ ST1.y	_aux ≤ 0
0 ≤ RING.x-_aux	ST0.x-ST0.y ≤ -41
ST0.x-ST0.z ≤ 0	ST0.x-ST1.y ≤ -20
0 ≤ ST0.x-_aux	41 ≤ ST0.y-ST0.z < 43
21 ≤ ST0.y-ST1.y < 22	42 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	0 < ST0.z-_aux
0 ≤ ST1.x-_aux	21 ≤ ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
77 < ST0.z	98 < ST1.y
_aux ≤ 0	0 ≤ RING.x-_aux
0 ≤ ST0.x-_aux	0 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	77 < ST0.z-_aux
0 ≤ ST1.x-_aux	98 < ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
78 < ST0.z	99 < ST1.y
1 ≤ ST1.z	_aux ≤ 0
0 ≤ RING.x-_aux	0 ≤ ST0.x-_aux
0 ≤ ST0.y-_aux	77 < ST0.z-ST1.x
-21 < ST0.z-ST1.y ≤ -20	77 < ST0.z-ST1.z
78 < ST0.z-_aux	ST1.x-ST1.y < -98
ST1.x-ST1.z ≤ 0	0 ≤ ST1.x-_aux
98 < ST1.y-ST1.z	99 < ST1.y-_aux
1 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
97 < ST0.z ≤ 100	118 < ST1.y
20 ≤ ST1.z < 22	_aux < 1
-100 ≤ RING.x-ST0.z	-22 < RING.x-ST1.z
-1 < RING.x-_aux	-100 ≤ ST0.x-ST0.z
-22 < ST0.x-ST1.z	-1 < ST0.x-_aux
-100 ≤ ST0.y-ST0.z	-22 < ST0.y-ST1.z
-1 < ST0.y-_aux	ST0.z-ST1.x ≤ 100
ST0.z-ST1.y ≤ -20	77 < ST0.z-ST1.z < 80
97 < ST0.z-_aux < 100	-22 < ST1.x-ST1.z
-1 < ST1.x-_aux	98 < ST1.y-ST1.z
118 < ST1.y-_aux	20 ≤ ST1.z-_aux < 22

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
97 < ST0.z ≤ 100	20 ≤ ST1.z < 22
_aux < 1	-100 ≤ RING.x-ST0.z
-22 < RING.x-ST1.z	-1 < RING.x-_aux
-100 ≤ ST0.x-ST0.z	-22 < ST0.x-ST1.z
-1 < ST0.x-_aux	-100 ≤ ST0.y-ST0.z
-22 < ST0.y-ST1.z	-1 < ST0.y-_aux
ST0.z-ST1.x ≤ 100	ST0.z-ST1.y ≤ 100
77 < ST0.z-ST1.z < 80	97 < ST0.z-_aux < 100
-22 < ST1.x-ST1.z	-1 < ST1.x-_aux
-22 < ST1.y-ST1.z	-1 < ST1.y-_aux
20 ≤ ST1.z-_aux < 22	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_sync, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
0 < ST0.x ≤ 20	0 < ST0.y ≤ 20
98 < ST0.z ≤ 120	21 ≤ ST1.z < 42
_aux ≤ 0	-20 ≤ RING.x-ST0.x
-20 ≤ RING.x-ST0.y	-120 ≤ RING.x-ST0.z
-42 < RING.x-ST1.z	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.y ≤ 0	-100 ≤ ST0.x-ST0.z < -97
ST0.x-ST1.x ≤ 20	ST0.x-ST1.y ≤ 20
-22 < ST0.x-ST1.z ≤ -20	0 < ST0.x-_aux ≤ 20
-100 ≤ ST0.y-ST0.z < -97	ST0.y-ST1.x ≤ 20
ST0.y-ST1.y ≤ 20	-22 < ST0.y-ST1.z ≤ -20
0 < ST0.y-_aux ≤ 20	ST0.z-ST1.x ≤ 120
ST0.z-ST1.y ≤ 120	77 < ST0.z-ST1.z < 80
98 < ST0.z-_aux ≤ 120	-42 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-42 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	21 ≤ ST1.z-_aux < 42

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_async, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
21 ≤ ST0.y < 23	118 < ST0.z
41 ≤ ST1.z < 43	_aux ≤ 0
-23 < RING.x-ST0.y	-43 < RING.x-ST1.z
0 ≤ RING.x-_aux	-23 < ST0.x-ST0.y
-43 < ST0.x-ST1.z	0 ≤ ST0.x-_aux
ST0.y-ST0.z < -97	ST0.y-ST1.x < 23
ST0.y-ST1.y < 23	-22 < ST0.y-ST1.z ≤ -20
21 ≤ ST0.y-_aux < 23	77 < ST0.z-ST1.z
118 < ST0.z-_aux	-43 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-43 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	41 ≤ ST1.z-_aux < 43

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.y < 23	41 ≤ ST1.z < 43
_aux ≤ 0	-23 < RING.x-ST0.y
-43 < RING.x-ST1.z	0 ≤ RING.x-_aux
-23 < ST0.x-ST0.y	-43 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 23
ST0.y-ST1.x < 23	ST0.y-ST1.y < 23
-22 < ST0.y-ST1.z ≤ -20	21 ≤ ST0.y-_aux < 23
-43 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
-43 < ST1.x-ST1.z	0 ≤ ST1.x-_aux
-43 < ST1.y-ST1.z	0 ≤ ST1.y-_aux
41 ≤ ST1.z-_aux < 43	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
22 ≤ ST0.y < 43	1 ≤ ST1.x ≤ 20
1 ≤ ST1.y ≤ 20	42 ≤ ST1.z < 63
_aux ≤ 0	-43 < RING.x-ST0.y
-20 ≤ RING.x-ST1.x	-20 ≤ RING.x-ST1.y
-63 < RING.x-ST1.z	0 ≤ RING.x-_aux
-43 < ST0.x-ST0.y	-20 ≤ ST0.x-ST1.x
-20 ≤ ST0.x-ST1.y	-63 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 43
21 ≤ ST0.y-ST1.x < 23	21 ≤ ST0.y-ST1.y < 23
-22 < ST0.y-ST1.z ≤ -20	22 ≤ ST0.y-_aux < 43
-20 ≤ ST0.z-ST1.x	-20 ≤ ST0.z-ST1.y
-63 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
0 ≤ ST1.x-ST1.y ≤ 0	-43 < ST1.x-ST1.z ≤ -41
1 ≤ ST1.x-_aux ≤ 20	-43 < ST1.y-ST1.z ≤ -41
1 ≤ ST1.y-_aux ≤ 20	42 ≤ ST1.z-_aux < 63

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_idle, ST1 = station_z_async, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
41 ≤ ST0.y < 44	20 ≤ ST1.y < 21
61 ≤ ST1.z	_aux < 1
-44 < RING.x-ST0.y	-21 < RING.x-ST1.y
-1 < RING.x-_aux	-44 < ST0.x-ST0.y
-21 < ST0.x-ST1.y	-1 < ST0.x-_aux
ST0.y-ST0.z < 44	ST0.y-ST1.x < 44
21 ≤ ST0.y-ST1.y < 23	ST0.y-ST1.z ≤ -20
41 ≤ ST0.y-_aux < 43	-21 < ST0.z-ST1.y
-1 < ST0.z-_aux	-21 < ST1.x-ST1.y
-1 < ST1.x-_aux	ST1.y-ST1.z ≤ -41
20 ≤ ST1.y-_aux ≤ 20	61 ≤ ST1.z-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
41 ≤ ST0.y < 44	20 ≤ ST1.y < 21
_aux < 1	-44 < RING.x-ST0.y
-21 < RING.x-ST1.y	-1 < RING.x-_aux
-44 < ST0.x-ST0.y	-21 < ST0.x-ST1.y
-1 < ST0.x-_aux	ST0.y-ST0.z < 44
ST0.y-ST1.x < 44	21 ≤ ST0.y-ST1.y < 23
ST0.y-ST1.z < 44	41 ≤ ST0.y-_aux < 43
-21 < ST0.z-ST1.y	-1 < ST0.z-_aux
-21 < ST1.x-ST1.y	-1 < ST1.x-_aux
ST1.y-ST1.z < 21	20 ≤ ST1.y-_aux ≤ 20
-1 < ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_y_sync, ST1 = station_y_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
42 ≤ ST0.y	0 < ST0.z
21 ≤ ST1.y	_aux ≤ 0
0 ≤ RING.x-_aux	ST0.x-ST0.y ≤ -41
ST0.x-ST0.z ≤ 0	ST0.x-ST1.y ≤ -20
0 ≤ ST0.x-_aux	41 ≤ ST0.y-ST0.z < 44
21 ≤ ST0.y-ST1.y < 23	42 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	0 < ST0.z-_aux
0 ≤ ST1.x-_aux	21 ≤ ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_y_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
76 < ST0.z	97 < ST1.y
_aux ≤ 0	0 ≤ RING.x-_aux
0 ≤ ST0.x-_aux	0 ≤ ST0.y-_aux
-21 < ST0.z-ST1.y ≤ -20	76 < ST0.z-_aux
0 ≤ ST1.x-_aux	97 < ST1.y-_aux
0 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_sync, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
77 < ST0.z	98 < ST1.y
1 ≤ ST1.z	_aux ≤ 0
0 ≤ RING.x-_aux	0 ≤ ST0.x-_aux
0 ≤ ST0.y-_aux	76 < ST0.z-ST1.x
-21 < ST0.z-ST1.y ≤ -20	76 < ST0.z-ST1.z
77 < ST0.z-_aux	ST1.x-ST1.y < -97
ST1.x-ST1.z ≤ 0	0 ≤ ST1.x-_aux
97 < ST1.y-ST1.z	98 < ST1.y-_aux
1 ≤ ST1.z-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_idle, ST1 = station_y_async, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 1
97 < ST0.z ≤ 100	118 < ST1.y
21 ≤ ST1.z < 23	_aux ≤ 0
-100 ≤ RING.x-ST0.z	-23 < RING.x-ST1.z
0 ≤ RING.x-_aux	-100 ≤ ST0.x-ST0.z
-23 < ST0.x-ST1.z	0 ≤ ST0.x-_aux
-100 ≤ ST0.y-ST0.z	-23 < ST0.y-ST1.z
0 ≤ ST0.y-_aux	ST0.z-ST1.x ≤ 100
ST0.z-ST1.y ≤ -20	76 < ST0.z-ST1.z ≤ 79
97 < ST0.z-_aux ≤ 100	-23 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	97 < ST1.y-ST1.z
118 < ST1.y-_aux	21 ≤ ST1.z-_aux < 23

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_z_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 0
97 < ST0.z ≤ 100	21 ≤ ST1.z < 23
_aux ≤ 0	-100 ≤ RING.x-ST0.z
-23 < RING.x-ST1.z	0 ≤ RING.x-_aux
-100 ≤ ST0.x-ST0.z	-23 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	-100 ≤ ST0.y-ST0.z
-23 < ST0.y-ST1.z	0 ≤ ST0.y-_aux
ST0.z-ST1.x ≤ 100	ST0.z-ST1.y ≤ 100
76 < ST0.z-ST1.z ≤ 79	97 < ST0.z-_aux ≤ 100
-23 < ST1.x-ST1.z	0 ≤ ST1.x-_aux
-23 < ST1.y-ST1.z	0 ≤ ST1.y-_aux
21 ≤ ST1.z-_aux < 23	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_sync, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
1 ≤ ST0.x ≤ 20	1 ≤ ST0.y ≤ 20
98 < ST0.z ≤ 120	22 ≤ ST1.z < 43
_aux ≤ 0	-20 ≤ RING.x-ST0.x
-20 ≤ RING.x-ST0.y	-120 ≤ RING.x-ST0.z
-43 < RING.x-ST1.z	0 ≤ RING.x-_aux
0 ≤ ST0.x-ST0.y ≤ 0	-100 ≤ ST0.x-ST0.z < -97
ST0.x-ST1.x ≤ 20	ST0.x-ST1.y ≤ 20
-23 < ST0.x-ST1.z ≤ -21	1 ≤ ST0.x-_aux ≤ 20
-100 ≤ ST0.y-ST0.z < -97	ST0.y-ST1.x ≤ 20
ST0.y-ST1.y ≤ 20	-23 < ST0.y-ST1.z ≤ -21
1 ≤ ST0.y-_aux ≤ 20	ST0.z-ST1.x ≤ 120
ST0.z-ST1.y ≤ 120	76 < ST0.z-ST1.z ≤ 79
98 < ST0.z-_aux ≤ 120	-43 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-43 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	22 ≤ ST1.z-_aux < 43

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_counter, ST0 = station_z_async, ST1 = station_z_idle, prop = 2
ST0.id = 0
ST1.id = 1
RING.counter = 0
21 ≤ ST0.y < 23	118 < ST0.z
42 ≤ ST1.z < 44	_aux ≤ 0
-23 < RING.x-ST0.y	-44 < RING.x-ST1.z
0 ≤ RING.x-_aux	-23 < ST0.x-ST0.y
-44 < ST0.x-ST1.z	0 ≤ ST0.x-_aux
ST0.y-ST0.z < -97	ST0.y-ST1.x < 23
ST0.y-ST1.y < 23	-23 < ST0.y-ST1.z ≤ -21
21 ≤ ST0.y-_aux < 23	76 < ST0.z-ST1.z
118 < ST0.z-_aux	-44 < ST1.x-ST1.z
0 ≤ ST1.x-_aux	-44 < ST1.y-ST1.z
0 ≤ ST1.y-_aux	42 ≤ ST1.z-_aux < 44

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


RING = ring_to_counter, ST0 = station_y_idle, ST1 = station_z_idle, prop = 1
ST0.id = 0
ST1.id = 1
RING.counter = 1
21 ≤ ST0.y < 23	42 ≤ ST1.z < 44
_aux ≤ 0	-23 < RING.x-ST0.y
-44 < RING.x-ST1.z	0 ≤ RING.x-_aux
-23 < ST0.x-ST0.y	-44 < ST0.x-ST1.z
0 ≤ ST0.x-_aux	ST0.y-ST0.z < 23
ST0.y-ST1.x < 23	ST0.y-ST1.y < 23
-23 < ST0.y-ST1.z ≤ -21	21 ≤ ST0.y-_aux < 23
-44 < ST0.z-ST1.z	0 ≤ ST0.z-_aux
-44 < ST1.x-ST1.z	0 ≤ ST1.x-_aux
-44 < ST1.y-ST1.z	0 ≤ ST1.y-_aux
42 ≤ ST1.z-_aux < 44	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<I