;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN -1, -900
	ADD #10, 10
	ADD #10, 10
	ADD #10, 10
	ADD 59, 27
	ADD 59, 27
	ADD 59, 27
	DAT <-100, #-109
	CMP <5, @1
	CMP <5, @1
	CMP @127, 106
	SUB @0, @2
	JMN -7, @-20
	SPL -100, -158
	MOV -1, <-20
	DAT #-101, #101
	SPL -100, -158
	MOV -1, <-22
	SUB @127, 106
	SUB @127, 106
	SPL 0, <332
	SPL 0, <332
	DAT <-100, #-109
	DAT <-100, #-109
	MOV -7, <-20
	SUB @0, @2
	MOV -7, <-20
	DAT <105, #-109
	ADD 0, 332
	CMP @127, 106
	SPL 0, <332
	SPL 0, <332
	CMP @127, 106
	CMP @127, 106
	ADD <-30, 9
	SUB @121, 106
	SUB #10, 10
	CMP #0, @90
	SLT <-30, -1
	CMP #0, @90
	MOV -7, <-20
	CMP #0, @90
	SLT <-30, 9
	ADD <-30, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
