.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001000111000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001000000000000100
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000011000000010
000100001000010000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000111000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000010000
000000111000000000
000000001000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000000110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000011000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000011010000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101011000010000010000000
000000000000000000000000000000001001000010000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000100000000000000000000011100000000
000000010000000000000011100101010000000000
111000000000001000000000000000011110000000
100000000000001011000000000101010000000000
010000000000001111000000000000011100000000
010000000000001111100010001111010000000000
000000000000000000000000000000011110000000
000000000000000000000000001111010000000000
000000000000000000000000000000011100000000
000000000000000000000010001011010000000000
000000000000000000000110100000011110000000
000000000000000000000000000111010000000000
000000000000000001000011110000011100000000
000000000000000111100111100111010000000000
010000000000000000000110100000011110000000
010000000000000000000000001101010000000000

.logic_tile 7 3
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000000010000000001
000000000000000000000000000011001010000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000111111100111111110000000000
000000000000000000000000000101010000101011110000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000111100000001011011000000000
000000001010000000100000000111110000000000
111000000000001000000110001011011010000000
100000000000001111000100001101110000000010
110000000000001111000011100011111000000001
110000000000001111000110010011110000000000
000000000000000000000110011011111010000000
000000000000000000000111100111010000010000
000000010000000000000011101001011000000001
000000011010001111000010001111010000000000
000000010000000101100011100111011010000001
000000010000001001100000001101010000000000
000000010000000001000111100011111000001000
000000010000000000000000001101010000000000
010000010000000011000111000101011010100000
010000010000001001000100000101010000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000001000001110000000
000000010000000000000000000011000000000000
111000000000000000000000000000001100000000
100000000000000000000000001011000000000000
010000000000000000000111100000001110000000
110000000010000111000110011011000000000000
000000000000000111100000001000001100000000
000000000000000000000000001111000000000000
000000010000001000000111100000001110000000
000000010000000101000011110111000000000000
000000010000001000000000000000001100000000
000000010000000011000010000101000000000000
000000010000001111100000001000001110000000
000000010000000101000000001011000000000000
010000010000000000000000000000001100000000
110000010000000000000011111101000000000000

.logic_tile 7 5
000000000000000000000000001011111100010111110000000000
000000000000000000000000000101100000111111110000000100
000000000000000000000000001101100001100000010000000001
000000000000000000000000001011001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011000111000000000000000000000000000000
000000010000000000110000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000010110001010000000000000000000000000000000000000000

.logic_tile 9 5
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000011010000000000000000111000000000000
111000000000000000000000011000000000000000
100000000000000000000011101111000000000000
110000000000000000000000001000000000001000
010000000000000000000000000111000000000000
000000000000001000000000001000000000000000
000000000000001111000000000101000000000000
000000010000000001000000011000000000000000
000000010000000000000011101011000000000000
000000010000000001000011101000000000000000
000000010000001001000011000011000000000000
000000010000000111100111000000000001000100
000000010000000000000100001111001001000000
110000010000000111000000001000000000000000
010000010000000000000010011011001100000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000011100001001010000000
000000000000000111000000001101100000000000
111000000000000000000111101011011110100000
100000000000000000000000000101100000000000
110000000000011011000111101011101010000001
110000000000001001000110000101100000000000
000000000000000111100111001011111110000001
000000000000001111100100000111100000000000
000100000000001000000000001001101010000000
000000000000001011000010011101100000010000
000000000000000101110011000001011110000001
000000000000001111100110001101000000000000
000000001110000000000111100111101010000010
000000000000000000000000000011100000000000
110000000000000001000000001101011110001000
010000000000000001000011100011000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000001000000000000000000000000000
000000000000000011000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 6
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000001000000000000001000001100000000
000000010100000000000010011001010000000000
111000000000001000000111101000001110000000
100000000000001011000011111001010000000000
010000000000000000000010001000001100000000
010000001010100000000110001111010000000000
000000000000000000000000000000001110000000
000000000000000000000000001111010000000000
000000100000000000000110100000001100000000
000010000000000000000000001101010000000000
000000000000000000000000000000001110000000
000000000000000000000000000111010000000000
000000000000000001000110110000001100000000
000000000000000111100011100111010000000000
010000000000000000000011100000001110000000
010000000000000000000100001101010000000000

.logic_tile 7 7
000000000001000000000000000000000000000000000000000000
000010000010101111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011101011111110000000000
000000000000000000000000000000011100011111110000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100001010111000000001001011100101000000000000000
000000000000000000000011100011010000000000000000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000001111111101001001000000000000
000010000000000000000000001011001110001010000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000000000000000000000000001111111001100110110000000000
000000000000000000000000001111011101100000110000100000
000000000000000000000000001111011101100000010000000000
000000000000000000000010100011101110010000010000000100
000000000000000011100110010000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000001000000000011011111010100110000000000
000000000000000001100010101101101100100100110000000000

.ramb_tile 19 7
000000000010000000000000001000000000000000
000000010000000000000000000001000000000000
111000000000001111100000001000000000000000
100000000000001111000000001111000000000000
110000000000000111000000001000000000000000
110000000000000000100010000101000000000000
000000000000000111000000011000000000000000
000000000000000000000011100001000000000000
000010000000000000000000000000000000000000
000001000000000000000011001011000000000000
000000000000000000010011011000000000000000
000000000000000001000111111101000000000000
000000000001000000000010000000000001000000
000000000000100000000000000101001101000000
110000000000000000000000001000000000000000
010000000000000000000010001011001011000000

.logic_tile 20 7
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000011000110000001001000000000
000000001100000111000100000111010000000000
111000000110000111100111101011101010000000
100000000000000000100100001001010000100000
110000000000001111100110000011001000000000
110000001010001111000100000011110000100000
000000000000000000000000000011101010000000
000000001110000000000010011111110000010000
000100000001000000000011000101001000000000
000000000000001111000111101011010000100000
000000000000001011000000001111101010100000
000000000000000111110010011101110000000000
000000000000000011100010000011101000000000
000000001000000000100110000101010000100000
110000100000000111000010001001001010001000
110001001100000000100000000001010000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000111
000010100000000000000000000000000000000000000011000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000001000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
110000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000011100000000000000000
000000000000000000000100000000000000000000
110000000000000111100000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000010000001110000000
000000010000000000000011110111000000000000
111000000000000000000000000000001100000000
100000000000000000000000001111000000000000
010000000001000000000010000000001110000000
010000000000000111000000001011000000000000
000000000000000000000000000000001100000000
000000000000000000000000001011000000000000
000000000000000000000011110000001110000000
000000000000000101000111101101000000000000
000000000000000111000000000000001100000000
000000000000001001100010000101000000000000
000000000000000011100000001000001110000000
000000000000000101000011111011000000000000
110000000000000000000000001000001100000000
010000000000000000000000000011000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000011000001100000000
000000010000000000000011111111000000000000
111000000000000000000011001000001110000000
100000000000000000000100000011000000000000
010000000000000000000000000000001100000000
010000000000000000000000001111000000000000
000000000000000000000000001000001110000000
000000000000000000000000001001000000000000
000000000000000101000000010000001100000000
000000000000000000100011011011000000000000
000000000000000111100000001000001110000000
000000000000000000100010001111000000000000
000000000000000101000111101000001100000000
000000000000000000100100001011000000000000
110000000000001111000011111000001110000000
110000000000001111000111110111000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000111000011001001001110000000
000000000000000000000011101001000000000000
111000000000000000000000010101101100000000
100000000000000000000011111001100000100000
110000000001000000000111100011101110000000
110000000000100000000110001101100000000010
000000000000000000000010011011101100100000
000000000000000000000011100111100000000000
000101000000001011000000010101101110000001
000000100000000101100011001001100000000000
000000000000001011000011000111001100000000
000000000000000011100010001101000000100000
000010000000001111000110100011001110000000
000000000000000101000000001011000000010000
110000000000000011100000001111101100001000
010000000000001001100000000011000000000000

.logic_tile 7 10
000010100000000000000000000101011000111111100000000000
000000000000100000000000000000111100111111100000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000011100000000000000000000000000000
000000000000000000000000000011000001001001000000000000
000000000000000000000000001101001001000000000000000000
000000000101000000000000000000000000000000000000000000
000001000110000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001011111100110111110000000000
000000000000000000000000001011101100111111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000111010000000000000000000000000000
000000000000001111000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111100001000000000000000
000000000000000000000000001011011100000000000010000000

.ramt_tile 19 10
000000000000000111100000010011111000000000
000000000000000111000011100111010000000000
111000000000001000000111101011101010001000
100000000000001011000000000101100000000000
110000000000000101100011100111111000000000
110000000000000000000011001001110000000100
000000000000001001000000001001001010000000
000000000000000111100000001011000000000100
000000000000010001000000000101011000100000
000000000000100111100011101101110000000000
000000000000000011110111010011001010001000
000000000000000000100111110001100000000000
000001000110000111100011111111011000000000
000010000000000000000111110001110000001000
010000000000000000000000000011001010001000
110000000000000000000011100011000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000010000011100000000
000000011010000001000011101001010000000000
111000000000000111100000001000011110000000
100000000000000000100000001101010000000000
010000000000000000000111100000011100000000
110000000010000000000100001011010000000000
000000000000000000000000011000011110000000
000000000000000001000011110001010000000000
000000000000000000000000010000011100000000
000000001000000000000011100001010000000000
000000000000000000000110100000011110000000
000000000000000001000000001111010000000000
000000000100000001000000000000011100000000
000000000000000000100011100111010000000000
110000000000000000000110101000011110000000
010000000000000000000000000101010000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000001111111100000000000000000
000001000110000000000000001011111011000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000001101101101011111110000000000
000000000000100000000010011001111111111111110000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000000000111100001111111110000000000
000000000000000000000000001011001001101111010000000000
000000000000000000000000001011011000000000000000000000
000000000000000000000000000111110000101000000000100000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000001000000010000011000000000
000000011110000000100011101001000000000000
111000000000000101100000000000011010000000
100000000000010000000000000001000000000000
010000000000010000000111100000011000000000
110000000000100000000000000011000000000000
000100000010000101100000001000011010000000
000000000000000000000000001111000000000000
000010000000010001000000001000011000000000
000000000000101001100000000011000000000000
000000000000000000000000001000011010000000
000000000000001011000010010111000000000000
000000000010000000000000001000011000000000
000000000001000000000000001011000000000000
110000000000001001000000010000011010000000
110000000000001111000011000011000000000000

.logic_tile 20 11
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000001000000000111111111011000000000
000000001010001001000110010111010000000000
111010100001011111100110000001011010100000
100000001010000011000100001001010000000000
010000000000000111100000001011011000000000
010000000000000111000000001011110000010000
000000000001010011100110001111011010100000
000000000100000000100110010111110000000000
000000000000000000000011000101011000000001
000000000000000000000011101011010000000000
000000000000000011000000001011111010000000
000000000000000001000011111101010000010000
000000000000000000000010000011111000000010
000000000000000001000100000101010000000000
010000000000000011000000001101111010000000
010000000000000001100000000001010000100000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100110000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000010000000000111000111110001111100000000
000001000000000111000111110011000000000000
111000000000000011100010000011111110100000
100000000000000111100100001001100000000000
010000000000000111100000000101111100100000
010000000000000000100000000111100000000000
000000000000001001000000000011011110100000
000000000110001011000011100001100000000000
000100000000000111100111001101111100000000
000000000000001001000011101111000000000010
000011100010010001100000010001111110000000
000000000000000000100011001011000000001000
000000000000000011100000000001111100001000
000000000000000000000000000101100000000000
010000000000000001100011100001011110000100
110000000000000000100000000011000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000100000000000000000000000011110000000
000000010000000000000000001011000000000000
111000000000001000000111000000011100000000
100000000000001111000100001111000000000000
010000000001000000000111100000011110000000
110000000100000000000100000011000000000000
000000000000000000000010000000011100000000
000000000000000000000000000111000000000000
000000000000001000000000011000011110000000
000000000000000111000011011101000000000000
000000000000000111000000001000011100000000
000000000000000101100000001001000000000000
000000000000000001000000000000011110000000
000000000000001111000011110111000000000000
010100000000000000000000001000011100000000
010000000000000101000000000011000000000000

.logic_tile 7 13
000110100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000100000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000010100001010000000000000000011110000000
000001011010100000000000001111010000000000
111000000000000000000000001000011100000000
100000000000000000000000001011010000000000
110000000001001000000000001000011110000000
010000001100100111000000001111010000000000
000000000000000000000000000000011100000000
000000000000000000000000000101010000000000
000010100000000000000000000000011110000000
000001001101011011000011110011010000000000
000000000000000111100111101000011100000000
000000000000000001000110110011010000000000
000010000001000000000111001000011110000000
000001000000100000000000000011010000000000
110000000000001111000111101000011100000000
110000000000001111000010110111010000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000001000111100000001111011110000000
000000000000100000000011100001000000000000
111000000000001000000000010101011100000001
100000000000001111000011010001100000000000
110000000000000000000010001011111110000001
010000000000000000000000001101100000000000
000000000000000111100111101111011100000000
000000000000000000000110001111100000100000
000000010000000011000111000011111110000100
000000010110000000000010001001000000000000
000000010000001111000110101111111100000100
000000010000000101000100001101000000000000
000000110000000000000010001011011110000000
000001010000001001000000001001000000100000
010000010000001001000010000111111100000100
110000010000000101100110011011100000000000

.logic_tile 7 14
000110100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000100001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000101000000011111100000000000
000001011000000000000000001001001111111111110000000000
000000010000000000000000000001001110101000000000000000
000000010000000000000000000101110000000000000000100000
000000010001000000000010000000000000000000000000000000
000000010000100000000100000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110100000000000000000000000000000000000000000000

.logic_tile 11 14
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010101000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000010110100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010110100000000000000000000000000000000000000000000
000000010100000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000010010000000000000111100000011000110111110000000000
000000110000000000000100001111011100111011110000000000
000000010000000000000000000011001111010000000000000000
000000010000000000000000000000011001010000000010000000

.ramt_tile 19 14
000001000000000001000000001111111010000000
000010001110000000000011100101110000000000
111010100000001000000000011011111000001000
100000000000001011000010100101110000000000
110010100000000000000011100011111010000000
110011100000001111000100001101010000000100
000000000000001111100011110001011000100000
000000000000001111000010101011110000000000
000010010000000000000011101011111010001000
000000010000000000000000001101110000000000
000000010000001111000011110111011000001000
000000010000000011000011110101010000000000
000000010000000111000011111111011010000000
000000010000000000000111110001110000010000
110000010000000000000111010111111000000010
010000010000000000000111010001110000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000011100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000001000001110000000
000000010000000000000000001101010000000000
111000000000000000000000000000001100000000
100000000000001001000000001011010000000000
010010100000000000000011100000001110000000
110000000000000000000000000011010000000000
000000000000000011100011111000001100000000
000000000000000000100111111101010000000000
000000010010001000000111011000001110000000
000000010010000111000010100001010000000000
000000010000000000000111001000001100000000
000000010000000000000100001011010000000000
000000010000001001000000010000001110000000
000000010110001111100010100111010000000000
010000010000000000000000000000001100000000
110000010000000000000000000111010000000000

.logic_tile 7 15
000000000000000000000000001011100000000000000000000000
000000000000000000000000001101101010010000100000100000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000011100001111111110000000000
000000000000000000000000000101101011101111010000000000
000000100000100000000010000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000100010001000000000000000000000000000000000000000000
000001011010100000000000000000000000000000000000000000
000000110000000000000011100000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010011000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 10 15
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000011110001010000000000000000000000000000000000000000
000011010000100000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 15 15
000000100010000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011110100000000000000000
000000000000000000000000001001001110010000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010110001111000000000000000000000000000000000000
000000010000000011100000000000011110011111110000000000
000000010000000000000000000111001001101111110000000000

.ramb_tile 19 15
000000000000000000000000001000011000000000
000000011100000000000010000101010000000000
111000000000000000000110100000011010000000
100000000000010000000000001011010000000000
010010000001010000000111100000011000000000
110000000000100000000100001001010000000000
000000000010000011100110101000011010000000
000000000000000000000000001011010000000000
000010110000000000000011101000011000000000
000000011100000000000100000011010000000000
000000010000000000000111001000011010000000
000000010000000011000011100111010000000000
000000010000001000000000001000011000000000
000000010100000011000000001011010000000000
110000010000001001000000000000011010000000
110000010000001011000000000111010000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000010111001010000000
000000000000000000000010010011010000000000
111000000000011111000000001001101000100000
100000000100000011000010010101110000000000
110000100000000000000011110011101010001000
010000000000000000000110010111110000000000
000000000000011000000000011111101000000001
000000001010000111000011101111010000000000
000000100000001001000000001001101010000100
000001000000000011100010001011010000000000
000000000000000101100011110011101000000000
000000000000000001100011010011010000010000
000000000000000111000000000011101010000010
000000000100000001100000001101010000000000
010010100000000001000010001111101000000100
010000000000000000100010001101110000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000110000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100111100000000000001000000000
000000000000000000000110110000101101000000000000000000
000000000001000101000000000111100000000000001000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010110000101011000000000000000000
000000000000000000000011100111000000000000001000000000
000000000010000000000100000000101111000000000000000000
000000000000000000000010010111000001000000001000000000
000000000000000000000110110000101111000000000000000000
000000000001010001000010000011000001000000001000000000
000000001000000000100110100000101101000000000000000000

.logic_tile 9 16
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000101110000011100011100101100001000000001000000000
000001000110000000100100000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000011100010000101100001000000001000000000
000010000100000000100010110000001001000000000000000000
000001000010000000000111000001100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001010101000000000111100001000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000011100000000000001111000100000000
110000000000000000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000111000000000000000000000000000000
100000100000000111000000000000000000000000000000000000
000000100000110000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001001111010110110010100000000
000000000000000000000000000001111011110110100000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 18 16
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000011110101111100000000
000000000000000000000011111011110000000000
111000000000100111000011101011111110100000
100100000000000111000000000101110000000000
010000000000000111100000001001111100001000
010000000000001001100000000111010000000000
000000000000001001000111010011111110000000
000000000000010111000111011001010000000100
000000000000000000000111100001111100000100
000000000000000000000010010111110000000000
000000000000010000000110010001111110000001
000000000000000111000111001111010000000000
000000000000000111000000010101011100000001
000000000000000000000011000101010000000000
010000100000000111000110000101111110100000
110001000100000000100100001011110000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000100000000000000000000000000011110000000
000000010000000000000000000101010000000000
111000000000000000000111000000011100000000
100000000000000000000100001111010000000000
110010000000100111100000000000011110000000
010000000101010000100000000011010000000000
000000000000000111100000000000011100000000
000000000000000000000000000111010000000000
000000001101001000000111100000011110000000
000000000000000111000011101111010000000000
000000000000000000000000011000011100000000
000000000000000000000010101001010000000000
000000000100100001000011100000011110000000
000000000001011111000111110111010000000000
010000000000000000000000010000011100000000
110000000000000000000010101011010000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000001000000000000001001111010010111110000000000
000000000010000000000000000011100000111111110000000000
000000100000000000000000001011100001100000010000000000
000001000000000000000000001001001010000000000000100000

.logic_tile 8 17
000010000000010000000011100001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000001000000100000000000000000001000111100001000000000
000000100001000000000000000000000000111100000000000000
000001000010000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000001111000000000000
000000000001000000000010110000001111001111000000000000
000110000000010000000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 9 17
000000000100000101100010101001001001011100000000000100
000000000000000000000100001011001100000100000000010000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000010000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011001100000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000001000000000111100011100000000000000000000100000000
000000000000000000100000000011000000000010000000000000
111000000000000000000000000001100000000000000100000000
100000000000000111000000000000000000000001000000000000
110000001000000000000000000001000000000000000100000000
110000001100000000000000000000100000000001000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000001001010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000000000101100000000000000100000000
000010100000000000000000000000100000000001000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000001000000110110000011011101011000100000100
000000000000000101000010100001001010010111000000000000
101000000000000101100010101101000001110110110100000100
000000000000001101000100000101101110010000100000000000
000000000000000101100010100001111010101010100100000000
000000000000001101000100001001100000010110100000000010
000000000001001101000000001011000000110110110100000001
000000000000101001100000000101101001010000100000000000
000011000000000000000000001001111010101010100100000000
000010000000000000000010110001000000101001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000101101010100010110100000000
000010100001010000000000000000001010100010110000100000
110000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000001000011010101011000100000100
000000000000000000000000001101001101010111000000000000
101001000000000101000000000000000000000000000000000000
000010100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000010101011111000101010100100000000
000000000000000101100100000001100000010110100000100000
000010000000000000000000010000000000000000000000000000
000000101110000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 16 17
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001001011110100000000000000000
000000000000000000000000000111111110000000000000000000
000010000000000000000000001111011110011111110000000000
000001000000000000000000001111001001111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramb_tile 19 17
000010000001001000000000001000011010000000
000000010000100111000000001011000000000000
111000000000001111000000001000011000000000
100000000000000101000000001111000000000000
110010000000000000000000001000011010000000
010001001010000000000000001111000000000000
000000000000001000000000001000011000000000
000000000000000101000000000011000000000000
000010100001110111100000010000011010000000
000001001100100000100011100001000000000000
000000000000000111000000001000011000000000
000000000000000000100011110001000000000000
000010000000000000000010000000011010000000
000001000100000000000000001111000000000000
110000000000100111000111110000011000000000
110000000000000000000011100011000000000000

.logic_tile 20 17
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000010100001000000000011101001111010000000
000000000000100000000111100001110000000000
111000000000001000000011110011011000000001
100000000000001111000110011001010000000000
010000000000000011000010001011111010000000
110000000000000000000010001101110000000100
000000000000000111000111111111111000000000
000000000000000000000010011111110000010000
000110000000000101100111001111011010000000
000000100000000001100100000101010000010000
000001000000001000010011000111011000000001
000010100000000011000100001101010000000000
000000000000010111000000000011011010000100
000000000000000111000000001001010000000000
110000000000000000000011100101011000001000
010000000000000000000111111011010000000000

.logic_tile 7 18
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000001001001100000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
010001000000000000000111100000000000000000000000000000
110000001010000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000010100000010000000000000001100000000000000111000000
000010000000000000000000000000000000000001000010000000
000000000000000000000000000001100000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000100000000000000000011011001100110100000000
000001000011010000000000000000011000110011000010100010
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000011000000000000000000000000000001000000001000000000
000000000000000000000010100000001010000000000000001000
000000000001010101000010110001000000000000001000000000
000000000000000000000110010000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001000101100010000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000001000000101000000000101100001000000001000000000
000010100000000101000000000000101001000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000001010000000000000101100001000000001000000000
000000001010000000000000000000101100000000000000000000

.logic_tile 9 18
000000000000000000000110000000000000000000001000000000
000000000001010000000011110000001100000000000000001000
101000000000100000000000000000000001000000001000000000
000000000001000000000000000000001110000000000000000000
010010100000000000000000000111001000001100111110000001
010000000000000000000000000000100000110011000000000000
000100000001001011100000010000001000001100111100000000
000100000000000001100010000000001001110011000000000101
000000000000001000000000000101101000001100111100000101
000000000000000111000000000000000000110011000000000000
000000000000000001100110000000001001001100111100000101
000000000000000000000000000000001100110011000000000001
000000000000000000000000010101101000001100111100000000
000000000110000000000010000000100000110011000000000001
010001100000001000000000000000001001001100111100000000
110011000000100111000000000000001101110011000000000001

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000100011010000000000000000000000000000000000000000
000001000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 12 18
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110011100000000000000000000011000000010110100100000000
110011000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010101110000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000

.logic_tile 13 18
000000000000000000000000000000000000010110100100000000
000000000000000000000000000011000000101001010000000000
111010000000001000000000000000000000000000000000000000
100001000000001111000000000000000000000000000000000000
110010100000000000000000000000000000001111000000000000
110000000000000000000000000000001101001111000001000001
000000000000001000000000000001100000000000000100000000
000000000000000111000010000000000000000001000000000000
000010000000000000000000010000011010000011110100000000
000000000000001111000011010000010000000011110000000000
000001000001000000000010001000000000010110100100000000
000000100000100000000100001011000000101001010000000000
000000000000000000000011100111000000010110100100000000
000000000000000000000010010000100000010110100000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001010001111000000000000

.logic_tile 14 18
000000000100000000000000000000000000000000000000000000
000000001100000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100100000000000000000000000000000000000100000000
000001000000000000000000000111000000000010000000000000
000100001110000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000010100000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000001000000000111000000000010000000000000

.logic_tile 15 18
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000111000000000000000000010110100000000000
000000000100000000000000000111000000101001010001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000001010001000111101011011110000000
000100001110100000000000001001100000000000
111000000000000000000000011111111100000001
100000000000000000000011100101100000000000
110001000000000111000011100111011110000001
110000000000000000000100001101000000000000
000000000000001000000111001111011100000010
000000000000001111000100001111000000000000
000010000001010000000011100011111110000000
000001000000100000000011100101100000010000
000000000001011111100011100011011100001000
000000000000001001000011101001100000000000
000010100001110001000110001011111110000000
000001001100110111000100001101000000001000
110000000000001111000111110011111100001000
110000000000001001100111010001100000000000

.logic_tile 20 18
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000001101010000010000000000001110000000
000000010000000000000000001101010000000000
111000000001000000000000000000001010000000
100000000000100111000000001011000000000000
110000000000000111100111101000001110000000
010001000000000000000000001011010000000000
000000000000000000000000000000001010000000
000000000000000000000000000111000000000000
000000000001000111100111000000001110000000
000000001000001001000011100011010000000000
000000000001000000000000001000001010000000
000000000000101001000011111111000000000000
000000000000001000000000011000001110000000
000000000000011011000010100011010000000000
010010000000000000000000000000001010000000
010000000000000000000011100011000000000000

.logic_tile 7 19
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001000011100100000000000000001
000000000000000000000000000101001001010000000000000000
000000000001000000000000001001011010010111110010000000
000000000010100000000000000011100000111111110000000000
000010000001000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000010000000000000000000000000000000000000000
000101000000100000000000000000000000000000000000000000

.logic_tile 8 19
000001000000000000000000010011000001000000001000000000
000000101100000000000010010000101110000000000000010000
000000000110000001100000000101100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000100000000110000000001001111100001000000000
000000000110001001000100000000001110111100000011000100
000000000000001101000010100101101000111000000000000001
000000000000001001100100000000001010111000000001000000
000000000001010101100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000001000000000001000001001001000000000000000
000011100000001001000000000101011000000100000000000000
000000000000000000000000000111101101000000010000000000
000000000000000000000000001101101100000000000000000000
000001000000000101100000010000000001001111000000000000
000010101110000000100010010000001000001111000000100010

.logic_tile 9 19
000000100001000000000010100101001000001100111100000000
000000000000100000000010100000000000110011000000010000
101000000000001000000000010000001000001100110100000000
000000000000001111000010000000001100110011000000000000
010010100001011000000111001101101010101000000000000000
110001000000000001000000001101100000000000000000000000
000000000000000101000010100000000001001111000000100000
000000000000000101000010100000001011001111000000000000
000000000000000001100000010101100000010110100000000000
000000000000000000000010000000000000010110100000100000
000000000001000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000100000
000000000000000000000000001101101110000000000000000000
000000000000000111000000000101001001000100000000000000
010000000000000000000000000001101100000000000000000000
010000000000000000000000000011111001100000000000100000

.logic_tile 10 19
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001011101100000000000010000000
000000000000000000000100000101001001000000100001000000
000000000000001101100010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000001000000000000111101101000100000000000000
000000100000000001000000000101111111000000000000000000
000000000000000000000000010011111110000000000000000000
000000000000001111000010010101001111000000100000000000
000000101000000001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000001000000110010000001011110000000011000000
000000000000001001000110010000011001110000000011000001

.logic_tile 11 19
000000000000000000000010010101000000000000001000000000
000000000000000000000011100000000000000000000000001000
000010100000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000001000000001000000000000000000000000000001000000000
000000000000000111000000000000001001000000000000000000
000001000000001000000010100000000000000000001000000000
000010000110001111000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000001000000000000000001000000001000000000
000000001100000000000000000000001110000000000000000000
000000000011010000000000000011100000000000001000000000
000000000100000000000000000000000000000000000000000000
000000100001011000000000000000000001000000001000000000
000001000000100011000000000000001010000000000000000000

.logic_tile 12 19
000000001010000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000010100111100001000000001000000000
000000000000001001000000000000001001000000000000000000
000001000000000000000011100101000001000000001000000000
000000000000001001000100000000001011000000000000000000
000000000000000011100111100101000000000000001000000000
000000000000000000100100000000101101000000000000000000
000000000000000000000111000011100001000000001000000000
000010100000000000000000000000101111000000000000000000
000000000000000111000010100011100001000000001000000000
000000000000000000000111110000101100000000000000000000
000000000000001001000000000111100001000000001000000000
000000000000010101100000000000101010000000000000000000
000001000000001111000010000001100001000000001000000000
000010000000000011100110100000001110000000000000000000

.logic_tile 13 19
000010000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111001010010111110000000000
000000000000000000000000001111010000111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000111000000100000010000000000
000000000000000000100011111101101110000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000100000001010000000110101000001000000000
000000010000100000000000001001010000000000
111000000000000000000000001000001010000000
100000000100000000000011111101010000000000
110000100000000000000110100000001000000000
110001000110000000000000000011010000000000
000000000000100000000000001000001010000000
000000000000000000000010010111010000000000
000000000000000000000000010000001000000000
000000100000001001000011001011010000000000
000000000000001000000000001000001010000000
000000000000000111000000001111010000000000
000010100000001000000010001000001000000000
000001000110000011000000000011010000000000
110000000000101001000000000000001010000000
110000000001010011000011100111010000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000101000010100011100000000000001000000000
000000000000001101100100000000100000000000000000001000
000000000000000101000111110001100000000000001000000000
000000000000000000100111100000101011000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000010110000101010000000000000000000
000000000000000111100010100001100001000000001000000000
000000000000000000100110110000101000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110001000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000001101101001111011110000000000
000000000000000000000000001101101101101011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110000101000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000110110000001110000000000000000000
000000100000000101000000000101000000000000001000000000
000001000000000000100000000000001110000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000001101100000000000000000111100000000000000
000000000000001000000000001000000000010110100000000000
000000000000000011000000000111000000101001010000000000

.ramt_tile 6 20
000000000000000101100000011001101010000000
000000000000001111100010011011110000000000
111010000000001011100111000011001000100000
100000001100000011100100000101110000000000
110010000000001111000000011011001010000000
110000000000001111000010010011110000000001
000000000001010000000000000111101000000010
000000000000000000000011100111010000000000
000101000000000000000011001001101010000000
000100101010000000000110011111010000010000
000000000001000011000000011101001000000001
000000000000101111100011001101010000000000
000000000000000011100111100011101010000001
000000001010100001100000000001010000000000
010110000000010011100011100111001000000010
010100000110100000000000000001010000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
101000000001000000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000110001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000000000110001000011110001100110110000001
010000000110000000000000001001010000110011000000000000

.logic_tile 8 20
000000000000000000000110010001100000000000001000000000
000000000000000000000110010000100000000000000000001000
000000000000000101000010100111100000000000001000000000
000000000110000000000000000000001001000000000000000000
000000000000000001100000000111000001000000001000000000
000000000000000000100000000000101010000000000000000000
000010101001000001100110000111100000000000001000000000
000000000000000000100010100000001101000000000000000000
000000000010000000000110100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010100000000000000000001001001001000011100000000100
000000000110000000000000001101101000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010000000000001000000000101000000010110100000000001
000001001000010000000000000000000000010110100000100000

.logic_tile 9 20
000000000000000000000000010011101100000001010000000000
000000000000000000000010000000010000000001010000000000
000010000000000101100000000001011111101101110000000000
000000000000000000000000000101101101000100100000000000
000000000000000000000010000001100001000110000010000000
000000000000000101000000000000001010000110000011100101
000110100000100011100000010000000000010110100000000000
000101000100010000100011010101000000101001010000000010
000010000000000000000110101011001010101111100000000000
000001000010000000000000000111101001100000100000000000
000000000000000101000110100001001011100000000000000000
000000000000000000100000001111111011100110000000000000
000000000000000000000000010011011100101010100000000000
000000000000000000000010100000100000101010100000000000
000010100001000101100000000001011110010100000000000000
000000000100100000000000001011101010100000010000000000

.logic_tile 10 20
000000000000010000000111010001100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000100000000000000111000101000000000000001000000000
000011100000000000000100000000000000000000000000000000
000000000000000011100000010001001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000111000011100101101000000010101000000000
000000000000000000000010001101000000111110100000000000
000000000000001000000000000000001001011011001000000000
000000000000001001000000001001001011100111000000000000
000000000000010000000000000011001000001100111000000000
000001000000000000000000000000000000110011000000000000
000000000000000001100000000000001000100100111000000000
000000000000000000100000001001001110011000110000000000
000010100000000000000000000000001001111100001000000000
000001000101010000000000000000001011111100000000000000

.logic_tile 11 20
000001000000100000000000000000000001000000001000000000
000000000000001111000000000000001010000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010000000000000000010000000000001000000001000000000
000000000000001101000011110000001011000000000000000000
000000000000010101000010010001000000000000001000000000
000000000000100000100011110000001101000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000011000000000010111100000000000001000000000
000000001010100111000011100000100000000000000000000000
000000000000000000000000001101101001011100000000000010
000000000000000000000000000011101101111100000000000000
000000100000000000000010000000000000001111000000000000
000001001100000000000010010000001010001111000000000100

.logic_tile 12 20
000010000100000111000000000000000001000000001000000000
000000000000001001100000000000001110000000000000010000
000000001110000000000011100011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000010100000000000000101100000000000001000000000
000010100101000000000000000000000000000000000000000000
000011101101010000000111100000000000000000001000000000
000011100000101111000000000000001000000000000000000000
000010000000000101000000000000000001000000001000000000
000000000110000000000000000000001011000000000000000000
000000000001001001000010100000000001000000001000000000
000000000000100101000111100000001001000000000000000000
000000000100000000000000001011001000000011100000000010
000000000000000000000000000011001000000011110000000001
000000000000000101000000001000000001100110010000000000
000000000000000000100000001011001100011001100000000000

.logic_tile 13 20
000000000000000000000110000000001111110000000000000000
000000000000000000000000000000001111110000000000000000
111010100000100000000000001011111011110000100000000000
100001001111011001000011101101011101010000000000000000
110000000000101000000010001111011010100001010000000000
010000000000001111000100001011111111010000000000000100
000000000000000000000110010101011000111001010111100000
000000001000000000000010101011111100110101010011000110
000000000000000001100011110001000001011001100000000000
000000000000000000000011110000101000011001100000000000
000000000000001000000010000000011111000000110000000000
000000000000000001000111110000001111000000110000000000
000000000000000000000110100000000001001111000000000100
000000001110000111000010110000001111001111000000000000
000000000000000001000010110000011000001100110000000000
000000100000000000000011001001001010110011000000000000

.logic_tile 14 20
000010100000000111000000000001100000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000001000010100001101001001100111010000000
000000000000001111100100000000001110110011000000000000
000000000101011000000110100111001001001100111000000000
000000000000001111000000000000101111110011000000100000
000000001100000111100000000011101000001100111000000000
000000000000000000000000000000001000110011000000000000
000100000000001000000000010011101000001100111000000000
000000000000001011000011010000001100110011000001000000
000000001110000001000111000011001000001100111000000000
000000000000001001010000000000101010110011000000000000
000001000000000011100000010001101000001100111000000000
000000000000000000000011100000101110110011000000000000
000000000000100000000110100101101001001100111000000000
000000000001011101000000000000001101110011000000000000

.logic_tile 15 20
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010000000010101101000000000000000000000000
000000000000000000000100000111101100010000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000001111011110101001010000000000
000001000000001101000000001111001001010110000000000000
000000000000000101100000000001100000010110100010000000
000000000000000000000000000000100000010110100000000000
000001000001110000000000001000011110001000000000000000
000000100000100000000000001111001001000100000000000000
000010100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110011101000000000000000001001111000000000000
000000001100000101000010100000001010001111000000000000

.logic_tile 16 20
000000000000000001100111000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000100001010101000000000101011100001100111000000000
000001000000100000100000000000011001110011000000000000
000000000000000101000111000001101000001100111000000000
000000000000000000100000000000001011110011000000000000
000010000000010000000000000101001001001100111000000000
000001000000000000000010110000101011110011000000000000
000001001010000000000010100001001000111100001000000000
000010000000000000000100000000100000111100000000000000
000000000000000000000000010000001000100000000000000000
000000000110000000000010000001001101010000000000000000
000001001000000000000000000011000000010110100000000000
000010100000000000000000000000100000010110100000000000
000000000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000

.logic_tile 18 20
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000001000011110001001100000000
000000000000000000000011110011110000000000
111000000000001111100011101111001110000000
100000000001001011000011100001010000100000
010000000000000111100000001101001100100000
010000000000000111100000000111010000000000
000000000000000000000000011011101110100000
000000000110000000000011011101110000000000
000000000000000000000110001001101100000100
000000000000001001000100001111110000000000
000000000010011000000111101001101110001000
000000000000001111000110011011010000000000
000000000000000011100110000001001100000000
000000000000000000000100000101010000001000
110001100100000111000111001001101110000100
010001000000000000100111111111110000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000011100000000000010110100000000000
000000000000000000000100000111000000101001010000000000
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001101001111000000000000
000000000000000101000000000000011100101000000000000000
000000000000000000000000000111010000010100000000000000
000000000000000000000010100111000000010110100000000000
000000000000000000000010100000100000010110100000000000
000000000000000101000010101101100000100000010000000000
000000000000000101000000001111001011000000000000000000
000000000000000000000110101101011110000000000000000000
000000000000000000000000001011111100001000000000000000

.logic_tile 5 21
000000000000100101100010100000000001000000001000000000
000000000000001101000100000000001010000000000000001000
000000000000001000000010100000000000000000001000000000
000000000000000101000110110000001000000000000000000000
000000100000001101000011100101000000000000001000000000
000001000110000101100010110000001011000000000000000000
000010100000001101100000011001101001000011100010000000
000001000000000001000011101101001010000011110010000000
000000000000000000000000000101001001000001000000000000
000000001010000000000000000001111001000000000000000000
000000000000000000000000000001011000000000000000000000
000000000000000000000000001001011011100000000000000000
000000000000000000000000000101111001000000000000000000
000000000000000000000000000101111110000000010010100110
000010000000000001100000000001011000000000000000000000
000001000000000000000000001101011001000000010000000000

.ramb_tile 6 21
000000100000010000000000001000001110000000
000001010000001111000000000001000000000000
111010000000001000000000000000001100000000
100001001100000111000000001101000000000000
110000100001011000000000010000001110000000
110000001000000111000011100001000000000000
000010000001010111100000000000001100000000
000001001110100000100000000101000000000000
000000000000001000000000001000001110000000
000000000000100101000000000011000000000000
000000000000011101000011111000001100000000
000000000000100101100110100011000000000000
000001000000001000000111001000001110000000
000000101010100101000000001011000000000000
010000000001010000000000001000001100000000
110000001100100000000000001011000000000000

.logic_tile 7 21
000000000000000000000010101011000001111111110000000000
000000000000000000000100000001101001011111100000100000
101000000000000000000110000001111000010000000000000001
000000001010000111000011100000011101010000000000000000
000000100001000000000000000001000000000000000100000000
000001000000000000000010110000100000000001000000000000
000000100001000001100010100011011011100000000000000000
000001000000101101100010111101111001000000000001000000
000000000000000000000111011101100001000000000001000111
000000000000000000000110001011101010001001000010100010
000010000000001000000000000101111100000000100000000001
000000000100000111000011110000011001000000100011000110
000000000000000000000000001101100001000000000010000001
000000000000000000000000000101001101001001000010100011
110010000000000000000000000000000001001111000100000000
010000000000000000000000000000001001001111000000100000

.logic_tile 8 21
000000000000000000000110000101011011110100010010100101
000000001100000000000010111101101011100000010001000011
000000000000001101000000010001101001101000000000100001
000000001110001011000010001101011111110100010011000001
000000000000000101000010011011011001000000000000000001
000000000000000000100010011011101111000010000000000000
000000000000001001000110000000001010110011000000000000
000000000000001011000000000000011011110011000000000000
000000000000000000000111101101101010110001010011000000
000000000000000000000100001001011010110000000010100100
000000000000000000000010100101111000101100010000000000
000000000000000000000110110000011011101100010000000000
000000000000000000000000001000000000001100110000000000
000000000000000000000000000101001011110011000000000000
000000000000000000000011111000000000001100110000000000
000000000000100000000110101011001001110011000000000000

.logic_tile 9 21
000010100000010101010111000001100001000000001000000000
000001000000100000000010100000001001000000000000000000
000000101110000101000010100011001000001100111010000000
000001000000000101000010100000101010110011000000000100
000000000000000000000000010111101001001100111000000000
000000000000000101000010010000001000110011000000000100
000000000000000000000111010111001001001100111000000000
000000000000000000000010010000001001110011000001000000
000000000110001000000000010001001001001100111000000000
000000000000000101000010100000001110110011000001000000
000000000000110000000000001011001000001100110000000000
000000000000000000000000001101000000110011000000000100
000000000000010101100000001101001000011010010000000000
000000001010000000000000001101111001101010100000000000
000001000000001101100000000000011001001100110000000000
000000000000000101000000000000011000110011000000000100

.logic_tile 10 21
000000000000000000000000000001101000000000000000000000
000000001010000000000010101011000000101000000000010000
000000000000000101000000011000000001100110010000000000
000000000110000000000011001101001010011001100000000000
000000000110000000000000001101101110111110010000000000
000000000000000000000000001001011001000010010000000000
000000100111000000000000001000001100000100000000000000
000001000100000101000010101111001100001000000010100010
000000000000000001000000011101101110000000100000000000
000000000000001111000010011001011001010100100000000000
000000001000000000000000001000000001001001000000000000
000000000000000000000000001101001010000110000000000000
000000100000000000000000010000000001001111000000000001
000001000000000000000010010000001111001111000000000000
000000000000000000000110100000000000000000000000000000
000001000001010000000010000000000000000000000000000000

.logic_tile 11 21
000000000100000000000010001001001111101100010100100111
000000000000000000000100001011111110111100110010100101
111000000001010111000111111111011001100000010000000000
100000100000001001100110010101011001010000010000000000
110000100000000001100000000000011110000011110000100001
110001000000000000000011110000010000000011110000000000
000000100000001111100111101001111011101000000000000000
000000001100001111100110001001101101010000100000000001
000000000000100111000010101011011001100000000000000010
000010100000010000000000001001101011110000010000000000
000000000000000111000110110000000000010110100000000000
000000000000100000100010000011000000101001010010000000
000000100001110101100111101101101111101001000000000000
000001000000110111000010001101101001010000000000000000
000000000000000111000000000101011001111001010100000110
000000000000000000100010101101001100110110010010100011

.logic_tile 12 21
000010100010001111100000000011100000000000001000000000
000000000000001001000000000000101011000000000000000000
000001000000000001100010110011101001001100111000000000
000010100000000000100011010000001001110011000000000000
000010100000000000000011100101101001001100111000000000
000010000010000000000000000000101010110011000000000000
000000000000000101000111110001101001001100111000100000
000000000000001111100111100000101100110011000000000000
000001000000000000000000000111101000001100111000000000
000000000001000000000000000000101110110011000000000000
000000000000000111000010100111001001001100111000000000
000000000000000101100000000000101010110011000000000000
000000001010000101000110100001001000001100111000000000
000000000110000000000000000000001000110011000000000000
000000000000010000000000010101101001001100111000000000
000000000000100000000010100000101000110011000000000000

.logic_tile 13 21
000000000000100111100000001101111000110000010000000000
000001000000000000100010001011101001100000000000000000
000000000000000101100110010111111111001000010000000000
000000000000000000000110100001101111000000000000000000
000000000000000000000000001011101011111000000000000000
000000000100010000000010011011011100100000000000100000
000000000000101001100000011000011110101000000000000000
000000000001010101100010011111000000010100000000000000
000000100010000000000000000111000000010110100000000000
000001000000001111000000000000000000010110100000000000
000010100000000101100000011011111010100000000000000000
000001000000001101000010010101101011110000100000000000
000000000110110000000000000000011110101000000000000000
000000000001010101000000000011000000010100000000000000
000010000000100101000010101001111100100000010000000000
000001000001010101000010111001111011010000010000000000

.logic_tile 14 21
000000000001011001100000000101101000001100111000000000
000000000000011111100000000000101110110011000010010000
000000001110000000000000010001001001001100111000000000
000000000000000000000011110000001011110011000000000100
000000001000000000000000000111101001001100111010000000
000000001010000000000011110000001001110011000000000000
000000000000100000000000010001101001001100111000000000
000000000001010000000011110000101111110011000000000100
000011000001000000000011100101001001001100111000000000
000000001010000000000100000000101001110011000001000000
000000001111000000000000000001101000001100110000000000
000000000001010000000000001011100000110011000000000000
000001000000000111000000001001001111111010000010000000
000010000000001101100000000111001111110011000000000000
000001001100001101100010100111111110010110100000000000
000000000000000111000011110001100000000010100000000000

.logic_tile 15 21
000010000011110101000110010101001000000010100000000000
000011000000010000000110011101110000000000000000000000
111000000000100000000000000111001011000000000000000000
100000000001010000000000001011101010000000100000000000
110001001011010001100010110011011010010100000000000000
010010000110010000100010010101100000000000000000000000
000001000010001101000000000011000000000000000100000000
000000100000001001000000000000000000000001000000000000
000100000000010000000110000001001000000000000010000000
000000100001010001000011111101011001000001000000000100
000000000000000000000000000000001010000001000000000000
000000000000000000000000001101011001000010000000000000
000010000000100000000110111111011110001010110000000000
000000001010010000000010100101111111001100110001000000
000000000000000000000000000101101110000001010000000000
000000000000000000000010001111010000000011110011000000

.logic_tile 16 21
000000000001010000000010100000000000000000000000000000
000000000000100000000010100000000000000000000000000000
111010000000000000000000001000000000000000000100000000
100001000000000000000000001111000000000010000000000000
110000000100001001100000000001001101000000000000000000
010000000000001111000000001001111010000000100000000000
000000000000000101000000011101000001000110000000000000
000000000000000000000010000011001011000000000000000000
000000000000000000000110010000000000000000000000000000
000010100001000000000111110000000000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000100000000110010000001010000100000100000000
000000000000010000000011010000000000000000000000000000
000000000000000000000000000101101110000001010000000000
000000000000000000000011110000010000000001010000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000010000000000000011111111001000000000000001
000000000000100000000000001111001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001101101111111111110000000000
000000000000000000000000000111011100101111110000000000
000010000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramb_tile 19 21
000010100000010000000111100000011000000000
000101011101100000000011110011000000000000
111000000000000101100000000000011010000000
100000000010000000000000001011000000000000
110010000000010000000000001000011000000000
110001001100100111000000001011000000000000
000000000000000101100000000000011010000000
000101000000000000000011111001000000000000
000010100001011000000111110000011000000000
000001101110100011000111101001000000000000
000000000000000000000000010000011010000000
000000000010000000000011110101000000000000
000000000001000000000111000000011000000000
000000000101100000000000001011000000000000
110000100001000111000000001000011010000000
110000000000000000000000001101000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000001000000000001100000000000000100000001
000000000000000000000000000000100000000001000000000000
101000000000001111000011100000000000000000000100000000
000000000000001111000000001101000000000010000010000000
000000000000001000000000010000001010000100000100100000
000000000000001111000011110000000000000000000010000000
000010100001010000000000000000000001000000100100000000
000001000000100000000000000000001111000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000100000010011000000
000000000000000000000000000001001011010000100010000011
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000100000
110000100000000111100000010000011000000100000100000000
110001000000000000000011110000000000000000000010000000

.ramt_tile 6 22
000001000000001000000000010001101010000000
000000100000001111000011110101100000000000
111001000000000111100011111011011010000001
100000000000001111100111100001100000000000
110000000000001101100000000011101010100000
110000000010101001100000000001100000000000
000000000000000001000000001001111010000001
000000000000000000000000000111100000000000
000100000000000011000111000111101010000010
000101000100000000100110001001100000000000
000010000000000000000011000111011010100000
000001000000000001000000000111000000000000
000000100000000001000111101011001010000000
000000000000000111100000000011000000100000
110100000000000011100000000001111010000010
110100000001011111000010011011000000000000

.logic_tile 7 22
000000000000000000000000010001100000000000001000000000
000000000001000000000010000000100000000000000000001000
101010100000010000000010100101100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000010100000001001110011000000000000
000010100000000111100010000000001000001100111000000000
000000001100000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000100000000000000000001100110011000001000000
000000100000000000000000010000001000001100111000000000
000000001000001111000011100000001111110011000001000000
000000000001000000000000000000001001001100111000000000
000001000010000000000011110000001101110011000001000000
010010100000000000000000000000001001001100111000000000
110001001110000000000011110000001111110011000010000000

.logic_tile 8 22
000001000000000000000110000001100000000000001000000000
000000100000000000000100000000101011000000000000000000
000000000000001000000110110101101000001100111000000000
000000001010001001000010010000001110110011000000000000
000000000000000001100010110011001001001100111000000000
000000000000000000100010010000001001110011000000000000
000000001000000101000110000101101000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001010110011000000000000
000000000001000000000000000000001000001100111000000000
000000000110100000000000000000001011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000001101000000000000100000110011000001000000
000010100000000000000000000001101000001100111000000000
000000000110010000000000000000000000110011000001000000

.logic_tile 9 22
100000000001000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
011000100000000101000000000000011010001100111100000000
100001001000000000100000000000001100110011000000000000
000000001100000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000100000000101000000000000001000001100111100000000
000011100001010000100010110000001001110011000000000000
000001000000100001100000000000001001001100111100000000
000000100001000000000000000000001100110011000000000000
000000001010001001100000010000001001001100111100000000
000000000111010001000010000000001100110011000000000000
000000001000000000000000001000001000001100110100000000
000000000000000000000000001011000000110011000000000000
000000000001010000000000001011111101000000100000000000
000000000000100000000000000011101011000000000010000000

.logic_tile 10 22
100000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100111110111000000010110100100000000
100000000000000000100110000000000000010110100000000000
110010100000001111100111100101101001100000000000000000
110001000000001001100100001101011010001000000000000000
000010000111011111100110010101011110000100000000000000
000001001011010001000111111011011010100000000000000000
000000000000000011100010100011111001000000000000000000
000000000000001101100100000011011011100001000000000000
000011101010000001100111000011111001001100000000000000
000010000000000001000110010111011000000000000000000000
000000000000000001100011100011100000010000100000000000
000000000000001111000100000000101110010000100000000000
000000100001010001000110001011111110100110000000000000
000001001011110000100000001101101100100100010000000000

.logic_tile 11 22
000010000000010000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000001000
000000001000000101000000000101100000000000001000000000
000000001100000000100010110000101100000000000000000000
000000000000100000000000000101100000000000001000000000
000000000001000000000010100000100000000000000000000000
000001001010100101000010110000000000000000001000000000
000000000101010000000111000000001011000000000000000000
000000000000000011100000000011000001000000001000000000
000000000000000000100000000000001001000000000000000000
000001000000010000000000010111000000000000001000000000
000000101101110000000010010000100000000000000000000000
000000001101010000000011100011000001000000001000000000
000000000000000000000100000000001010000000000000000000
000011000000000000000000000000000001000000001000000000
000011100000000000000000000000001000000000000000000000

.logic_tile 12 22
000000100000000000000000000011101001001100111000000000
000001000000000000000010010000001110110011000000010000
111000100000000101000011100001101000001100111000000000
100001000000001111100011110000001101110011000010000000
010000100100000111100000000111001001001100111000000000
010000000000000000000000000000101001110011000000000100
000000000101010001100000000011001001001100111000000000
000000000000100000100000000000001001110011000000000000
000000100000101000000111001000001000001100110000000000
000010000101011011000100001111001100110011000000000000
000000000001010111000110010000001111000000110000000000
000000000000100000000111010000011101000000110000000000
000000000000000000000010001111111001101000010100000101
000000000000000000000110011011101010111110110011000100
000000000000010101000111000101000000010110100000000000
000000000000100000100110010000000000010110100000100000

.logic_tile 13 22
000000000000000000000000000111101111111101010100000101
000000000000000101000000000001101101110100010011100111
111000100000010000000000011111100000000000000000000000
100001100000100000000011011101000000111111110000000000
110000000000100000000000010000001110000011110000100000
110000000000001101000011110000010000000011110000000000
000001000000000000000010110101111111111001010111100000
000010100110010000000010101101111111110110010011100010
000000000000001000000000000000001010001100000000000000
000000000100000101000000000000001100001100000000000000
000000001100001000000000000011100000010110100000000000
000000000000000101000010110000000000010110100000100000
000000000000000000000111010000000001001111000000000000
000000000000101001000110100000001110001111000000000010
000000000000100101100010100000011000111100110000000000
000000000001010000000111100000011111111100110000000000

.logic_tile 14 22
000000000000000001100000010001001010101111000000000001
000000000000000000100010010000001100101111000000100000
000000001110000000000000011000011100101000000000000000
000000000000000000000010010111010000010100000001000000
000010100000001000000000000000001011000111000000100000
000000000000001001000010111001001100001011000000000010
000000000000001001100000000001101101100000000010000000
000000000001011001100000001011111111000000000000000000
000100000100001101100110111000011100000011100000000000
000000000000000101000010100101011001000011010000100000
000000000000001000000110110000011010000110100000000000
000000000000000101000010100011001000001001010000100000
000000000000011000000000000101011011100001000000000000
000000000000001111000000000000101110100001000000000000
000001000000100111000000011101101000100110010000000100
000010100001001101000010001011011110110001100000000000

.logic_tile 15 22
000000000000010101000000000001111010111011110000000000
000010000001100101000000001101011010101111110000000000
000001000000000001100110001101001011100000010000000000
000010100000000000100100000001011011000000110000000000
000000000110100001100010101001001110110101010000000001
000000000000010000100000000101001000001010100001000000
000000000000000111000000011001011111101010100000000000
000000000000000000000010010011001001110101000000000100
000010000000000000000000000101111000000000000000000000
000010101110000000000000000101101011000001000000000000
000000001000000001100000001101001011101000000000000000
000000000000000000000000001101101000000100000000000000
000000000000001000000000000011111000000110100000000000
000010101010000001000000000000011000000110100001100000
000000000000000111000000001101001011100000010000000000
000010100000000000100000000001011011010000000000000000

.logic_tile 16 22
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100110000000000000000000000000000000000000000
000000000100110000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.ramt_tile 19 22
000011000000000000000000010011011100000000
000011000110001111000011100111100000000000
111000000010000000000000010111111110000000
100000000000100000000011100111100000000100
010010100000010000000111100011111100000000
010001000000101001000100000001100000000100
000000000000000111000011101101011110100000
000000001000000000000000000111100000000000
000010000000000111000011101011011100100000
000001000000000111000000000101000000000000
000000000010001001100111001011011110000010
000000000010000011100100001111000000000000
000000001111010111100000011111011100000000
000000000000101111000011111101100000100000
110000000001001001100111110001111110000000
010000000000001011100111110101100000010000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000001010000000000000000000001100000010000000001
000000000000000111000000001111001100010000100000000000
000000000000000000000000000001011111010111100010000000
000000001100000000000000001101011010000111010000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100100001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000010001101101101000110100000000000
000000000000000101000000000111101010001111110000000010

.ramb_tile 6 23
000000000000000111100000001000001110000000
000000010000000000100000001001010000000000
111010100001010000000000000000001100000000
100001000000100111000011110001010000000000
010010001100000000000111000000001110000000
110001000000000000000110000011010000000000
000001000000011000000000001000001100000000
000010100000101111000000000101010000000000
000000000000001000000000010000001110000000
000001000000000011000010100111010000000000
000010100000000001100000001000001100000000
000001000000000000100000000011010000000000
000001000101000111000000011000001110000000
000000100010100000100010100111010000000000
010000000000000111000000000000001100000000
010000000000000000100000001101010000000000

.logic_tile 7 23
000000000000000111100111000011101000001100111000000000
000000000010000000100000000000100000110011000001010000
000000000000010011100111010000001000001100110000000000
000000000000000000100011010001000000110011000001000000
000000000000000011100111001101101010111111110000000000
000000000000001001100100000111001011101111110000000000
000000100000010011100111100101011111010111100000000000
000001001100001001100100001011011111001011100000000000
000000000000000000000111101001111110010111100000000000
000000000000000000000110111101111101000111010000000000
000010100000000111100011100101011111001000000000000000
000000001110000000000110000101101010000000000000100000
000000000000000000000010000001111101000110100000000000
000000000000000000010000001111001001001111110000000010
000000100001000111000111001101111100010111100000000001
000001000000100000000010001111011001000111010000000000

.logic_tile 8 23
000000000000001111000010110101001000001100110000000000
000000100000001111000011010000100000110011000001010100
000000100101010000000000000101011101010111100000000000
000000000000000101000011100011111010001011100000000010
000000000000100001000111001011000001000000000000000000
000000000000010000000110000101101011000110000010000000
000000000000111101000111000101111000010100000000000000
000000000000001111000010001011100000000000000000000000
000000000001000111100111010111101111010111100000000100
000000000000000000000111100001111111000111010000000000
000000000000000000000000010011001110010111100000000000
000000000000000000000011100001111110001011100000000000
000000000001100000000010001111100001010000100000000000
000000000001110001000110011001001110110000110000000000
000000000001010001100010011101001000100000010010000001
000000000000000001000111101101011001110100010010000100

.logic_tile 9 23
100000000000001111100110110011101000010101000000000000
000000000000001011100011011001111000010101110000000000
011000000100101001100011111011011100100000000000000000
100000000100001011000011010011111101000000000000000000
000000000000100101000010100101111011010111100000000000
000000000001010000000010101111101010001011100000000000
000010000011011111000111001101111000010000100000000000
000000000000001111000110001001101000010100100000000000
000000000000000000000110111111101111010111100000000000
000000000000000111000010001111111001001011100000000000
000000000000000101000011101000000000010110100100000000
000000000000000000100111110001000000101001010000000000
000000000000000000000011110101011000000010000000000000
000000000001010000000011000101101011000000000000000000
000011100000010101100010010011011110101000000000000000
000000000000000000000111000000000000101000000010000000

.logic_tile 10 23
000000000110000111000011101000001010100000000000000000
000000000000001101000011100011011000010000000000000100
000001000000001001000110010111101011010111100000000000
000000000000001111100011100001101100001011100000000000
000000000000001111000110100101001100000110100000000000
000010000000000111100110101011011100001111110000000000
000000000000000111100010011111001010010100000000000000
000000000001000001100011110101110000111100000000000000
000000000000000000000111011001101110001001010000000000
000000000000011111000010110001101110000000000000000000
000000100001010111000000000101100000000110000000000000
000000000000001101100000000000001111000110000010000000
000000000000000011100111001111111000010111100000000000
000001000110001111000110101101001100001011100000000000
000000000000001000000010000001011001001000000000000000
000000000000000011000000001001111011101000000000000000

.logic_tile 11 23
000000000000100101000000000101100001000000001000000000
000000000011011101100000000000001010000000000000010000
000010000011010000000010100001000001000000001000000000
000001000000100000000100000000001010000000000000000000
000010000000000111100010110001000001000000001000000000
000001000000001111100111100000001110000000000000000000
000000001011010101000000000000000001000000001000000000
000000000000010111100000000000001001000000000000000000
000001000000000000000000010101001000011100000000000000
000010000000000000000011011101101101111100000000000100
000001001110010000000000001000000000010110100000000000
000010000111000000000000001111000000101001010000000010
000001000000000000000000000000000000001111000000000000
000000000100000000000000000000001010001111000000000010
000000000000000001000000000000000000001111000000000001
000010100000000000000010100000001010001111000000000000

.logic_tile 12 23
000000000000001111100110010101000000000000001000000000
000000000000001001100111100000101011000000000000000000
000000000000000001100010110011001000000100101000000000
000000000000000000100010011111001000100001000000000000
000000000000001011100010010101001001000100101000100000
000000000000001111100010011001001011100001000000000000
000000000000000000000011100011101001000100101000000000
000000000000000000000010101111001001100001000000000000
000010100000001001000000000001101000000100101000000000
000000000000000101000000001001001010100001000000100000
000010100000001000000000000001101001000100101000000000
000001000000000101000000001111101011100001000000000000
000001000000000000000111000011001000000100101000000000
000000001011000000000111111001001000100001000000000000
000001000000000000000000000111001000000100101000000000
000010000000000000000000001111101001100001000000000000

.logic_tile 13 23
000000000000000101100110100001011101111101010110100001
000000000000000101000011101111011110111000100001000110
111000000000001011100010101001001101100000000000000000
100000001110001011100010010001001110000000000001000000
010001000000001011100010100111001010100001010000000000
010000000001001011000010100111001101010000000000000000
000001000000001000000000001111000000010000100000100000
000010000000000111000000000001001011000110000000000000
000000000000001101100111000001001101101000110110000101
000000000000000001000110000101111001111100110001000011
000000000000100000000011100111111000101001000000000000
000000000001000000000000000011101010010000000000000000
000000000010001101100111000000000000001111000000000100
000000000000011001000100000000001011001111000001000100
000001000000011001100110001000000001001100110000000000
000010000000000001000000000101001001110011000000000000

.logic_tile 14 23
000000000000000000000000000101001101001000000000000000
000000000000000000000011100000111011001000000010100000
111000000000001000000000000011100000000000000110100001
100000000001000001000000000000100000000001000011000100
010000001010000000000000010101101101000000100000000000
010000000000000000000011100000101000000000100000000000
000000000100000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000001000000000011100010001111001100000010000000000000
000010000000000000100100001101111110000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000111101101111110010100000000000001
000000000000000000000100000111110000111100000000000000
000000001000000011100111011011111010010111100000000001
000000000000000000100011010111101100001011100000000000
000010001010100000000111101001101010010111100001000000
000000000000011111000011110101111110001011100000000000
000000000101000011100111001111011000010111100000000000
000010100000110111100111100001011010000111010000000000
000000100000010011100010000011001111000110100010000000
000001100001110000000000001101011100001111110000000000
000000000000001011100010001111011100000110100000000000
000000000000001111000010000101001101001111110000000100
000000000000000111000000001111001001010111100000000000
000000100000001001000010001111011010001011100000000000
000000000001000011100010011101101111010111100010000000
000000000000001001000010001011101100000111010000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000101111100010111100010000000
000010000000000000000000000111001100000111010000000000
000000000000000011100000001101001100000110100000000000
000010000001000111100000000011001010001111110000100000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001111000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000111000011000000000000000000000000000000000000
000000000000000000000010001111111101000110100000000000
000000000000001111000011110111111111001111110000000000

.logic_tile 17 23
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101011101111111100000000000
000000000000000000000000001101111001111111110010000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011100000000010000000000
000000000000000000000000001001111011000000000000000001

.ramb_tile 19 23
000010100001010000000000001000011000000000
000001010000100000000000001001010000000000
111000000100000000000111101000001010000000
100110000010010000000011111101000000000000
110010100000000101100000000000011000000000
110001000000000000000000000011010000000000
000000000000000000000000000000001010000000
000000000000000000000010010011000000000000
000000000000010011100111001000011000000000
000000100000101001100100001111010000000000
000000000000000000000111011000001010000000
000000000000000000000111111011000000000000
000000000000000000000011101000011000000000
000000001110000000000000001011010000000000
110000000000100001000111000000001010000000
110000000010000000000000001011000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000101000001100000010000000001
000000000000000000000000000000001101100000010000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010100011100000101001010000000000
000000000000000000000100000011000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000100
000000000000000101000010000000100000000001000011000000
000000000000000000000000001000000001100000010000000000
000000000000000000000000001011001011010000100000000010
000000000000000000000000000001111100101000000000000000
000000000000000000000000000000110000101000000000000010

.logic_tile 5 24
000000000010000000000110100011000000000000000110000000
000000000000001101000000000000100000000001000010000000
111000000000000000000000010001001010101000000000000000
100000000000000000000011000000000000101000000000000010
010000000000010001000000000011000000101001010000000000
000000000000010000000000000101100000000000000001000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001001000000000010100100
000000001000000000000010100000000000000000000110000001
000000000000000001000100000001000000000010000010000000
000000000000000000000011101001101100000110100000000001
000000000000001101000000001011101111001111110000000000
000000000010000000000000000000000001100000010000000000
000000000000000000000010110101001100010000100000000001
000010100000000000000000000000011100000100000100000000
000001000000000000000000000000000000000000000010000101

.ramt_tile 6 24
000001000000000000000111011001101010000000
000000100000001001000110011011110000000000
111000000000010000000111001001001000000000
100000000000100000000100000101010000000000
110000000000100001000000010011001010000000
110000000000010111100010010101110000000000
000000000001010011100011100111101000000000
000000001010001001000100001111110000010000
000000000000100000000011000111101010000000
000000001111010111000000000011110000000000
000000000001000011000000010111001000000000
000000000110100000000011000101010000100000
000000000000000001000010001011101010001000
000000000000000000000110011101010000000000
010000000000000001000010000111101000000000
110000000000000000000110001001010000000000

.logic_tile 7 24
000010000000000101100010110111111000010111100000000000
000001000000000111000011000001011111000111010010000000
000000000000000111000111011101001101010111100000000000
000000000110000000100111001011001100001011100010000000
000000000010101001000000011001000001100000010000000000
000000000001011011000011010111101010000000000000000000
000000000001001111100110110111101111010111100010000000
000000000000001011100011010101101011001011100000000000
000000000000000000000010001111111000010111100000000000
000000000000001011000110000011101001001011100010000000
000000000000001111000111010101111100010111100000000000
000000001010001111000011100111111011000111010000000000
000000000000000111000111101011111010000110100000000000
000000000000001111100100001001001110001111110000000000
000010100000001011100111110011011100000110100000000000
000000001010001111100111111011111000001111110010000000

.logic_tile 8 24
000001000010101011100010111101111100100000000000000000
000000100001010111100111101001101001000000000000000000
000000000000001111000011100011100000100000010000100000
000000000110001111100010100000001000100000010000000000
000000000000000001000010101011001111000000010000000000
000000000010001101000010100001101110010000100000000000
000000000000001000000111011011001010000010100000000000
000000000000001011000010100101110000000011110001000000
000000000000000000000111100001111001010111100000000000
000000000000001111000110000111101011000111010000000000
000000000000000001000111111011101110100000000000000000
000000001100001101100110000111111010000000000000000000
000000000001011001000111100011101000000110100000000000
000000000000101011100000000011111000001111110000000000
000001000000001011000000000011001010010110100000000000
000000100000001001100000001101100000000001010000100100

.logic_tile 9 24
000000001011001101000010011101011110111111100100000100
000000000000000101000010100011011001101111011000000000
111000000000001000000110111011011000101111110101000001
100000000000000011000010001111111100001111110000000000
000000000001010111100111000001101001010010000000000000
000000000000100001000100000101111111110011000000000000
000000000001000111100010111001001011111111100101000000
000000000000000101000111101111011101011111100000100000
000000000000010101000000001111001110001000000000000000
000000000000100001100010001101011111010000000000000000
000000000001010001000011111111001100111111100101000000
000000001000001111100111101111001000011111100000000000
000000000000001001000111111101111011100000000000000000
000000000000001011100010000101011101000000000000000000
110000000001010001000110001000011001110110100101000000
110000000000100000000110010011001111111001010000000000

.logic_tile 10 24
000000000001010101000010100101001010000000000000000000
000000000000000111100110101111101000110011000000000000
111000000000001011100010101011011011110110100100000000
100000000001000111100110111001111111111111110000000010
000000000000001101000000000111001101100000000000000000
000000001110001111000011100101101001000000000000000000
000000000000000111000010001000001000011100000000000000
000000000000100101000010100111011101101100000000000000
000000000000000111000111110011111101010111100000000000
000000000100000001100110000011101000001011100000000000
000000000110000101000010000111111100100000000000000000
000000000000001101100011110001011001000000000001000000
000000000000100111100010000001111010100000000000000000
000000000000000000000010000000011110100000000001000000
010000000000000111100000001000011100010111110101000000
110000000000001111000011100101000000101011110000000000

.logic_tile 11 24
000001000000000000000000000000001100000011110000100000
000000000000000000000000000000010000000011110000000010
111000000001000001000010110000000001001111000000100000
100000000000100111100110000000001001001111000000000000
110001000000100000000111000101011011101000110100100001
010010100001010000000110000011111000111100110010000100
000000000000001001000111111111101111000000000000000000
000000001110001111000011111001011110000010000000000010
000000000000001000000010101001100000000000000000000000
000000000001000101000011111001001011000110000000000010
000001000000000011100000000011100000010110100000000000
000010100010000000100010100000100000010110100000000010
000001000000000000000011001011111011000010000000000000
000000100000000000000000001101001010000000000000000000
000000000000100101000000000111100000010110100000000000
000000000001000001000000000000000000010110100000000010

.logic_tile 12 24
000000000000000000000111111101001000010100001000000000
000000000000000000000110011001100000000001010000010000
111000000000000101000000010011101000010100001000000000
100000000110000000100011111001100000000001010000000000
110000000000000000000010111101101000010100001000000000
110000000000000111000110101001100000000001010000000000
000000001000001000000000000101001000001100111000000000
000000100101001011000010110000100000110011000000000000
000010000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001000001000000010110000001001001100110000000000
000000100000011101000110000000001000110011000000000000
000000001010001001100011100111101010111101010100000000
000000000000000111000100001001101110110100010011000111
000000001010000000000000000001111101101000010000000000
000000100101000000000010000111101010000000010000000000

.logic_tile 13 24
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000000000001000000001000000000
000000001010000000000010010000001100000000000000000000
000000000000000101000000000000000001000000001000000000
000000001010000101000000000000001100000000000000000000
000010000001100000000010100111100000000000001000000000
000000000001110000000010100000100000000000000000000000
000000000000000000000010100111100000000000001000000000
000000001100000000000010100000100000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 24
000010001010001000000000000000000000000000000000000000
000001000110000111000000000000000000000000000000000000
000000000001000000000110000000000001100000010000000000
000000000000001111000100000101001010010000100000000000
000000001010001000000010110000000000000000000000000000
000000001100001011000011010000000000000000000000000000
000000000000001000000011100001011010010111100000000000
000000000000001011000000001101011111001011100001000000
000000000000000001100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000001000000000000001101011000001000000000000000
000000000000000000000000001001101100000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000001000000000000000000000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000111000011100001001100000000
000000000000000111000010001001100000000000
111000000000001111100111001111101110100000
100000000000010011000100000001000000000000
110000000110000111100000000001101100000001
010000000000000001100000001111100000000000
000000000000000111000000011111101110100000
000000000000001111000011011101100000000000
000000000000000001100111111001001100100000
000100000000000000100111010011000000000000
000000100000101000000000001001001110000000
000000000001011011000000000101000000010000
000000000000000001100111100011001100000000
000000000000000000100000000101100000000001
010000000000000011100111000101101110000010
010000000000000000000100000101000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000010101001011110000001010000000000
000000000000001101000100000011100000000000000000000000
111000000000000000000000001011000000100000010000000000
100000000000000000000000000111101001000000000000000000
010000000000000000000010100000000000000000000100000000
000000000000000000000100000011000000000010000011000101
000000000000000000000000010000011101100000000000000000
000000000000000000000010001001001110010000000000000000
000000000000001000000000000111101110101000000000000000
000000000000000001000010100001010000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000001101000000000010000010000101
000001000000000101100000000111101110010000000000000000
000000000000000000000010100000011011010000000000000000
000000000000000000000000000000001110110000000000000000
000000000000000101000000000000001111110000000000000000

.logic_tile 5 25
000000000000000101100111000101101111100000000000000000
000000000000000000000000000000001011100000000000000000
111000000000000000000010111011011110000001010000000000
100000000000000000000111010101100000000000000010000000
010000000000000011100010001001011100000110100000000000
000000000000000111100000001001111011101111110001000000
000000000000000111100011100000000001100000010000000000
000000000000001101100100001001001001010000100000000010
000000000001110000000010011000000001001001000000000000
000000000000000000000010000011001010000110000000000100
000000000000000000000111000111101010010111100000000000
000000001100000111000000000101101101101011100010000000
000000000000100000000000000001001000101000000010000000
000010100001001101000000000000010000101000000000000000
000000000000000001100111000000000000000000100110000001
000000000000000000000000000000001000000000000010000000

.ramb_tile 6 25
000000001001001000000000001000001100000000
000000010000000011000000001011010000000000
111000000000001000000000001000001110000000
100000000100000111000000000101010000000000
110000000000001011100000000000001100000000
010000000000001011000010010001010000000000
000000100000011000000000010000001110000000
000001000000000011000011000101010000000000
000000000000000000000110101000001100000000
000000000000000000000010000011010000000000
000010000000010000000000001000001110000000
000000001100001001000011111101010000000000
000100100000000000000110100000001100000000
000100000000000000000000000101010000000000
010000100000000000000000000000001110000000
010001000100000000000000001101010000000000

.logic_tile 7 25
000000000000000111100000000011101111100000000000100000
000000000000000000000010000011001010000000000000000000
000000000000000000000110010001101000000000000010000000
000000000000000000000111110101111000010000000000000000
000000000000000000000110000011011111010111100000000000
000000001010000111000110100111011111001011100000000000
000010000000000001100000010001101000111111110000000000
000001000000000000000011000001111010101111110000000000
000000000001000111100000001000001110101000000000000000
000000000000000001100000000101010000010100000000000000
000000000000000001000000000000001011000011000000000001
000001001100001101000000000000011001000011000000000000
000000000101000101000111101101111110010111100000000000
000000001110101111100011110111111111001011100000000001
000010000000000101000010011000011100010000110000000100
000000000000000000100011101111001011100000110000000000

.logic_tile 8 25
000000101110000000000010100001111111010111100000000000
000000000000000000000000001101101010001011100000000000
111000000000001101100111000011111110100000000000000000
100000000000000101100100001111111011000000000000000000
010000000010000000000011110101000001100000010000000000
000000100011011111000110100011001110000000000000000000
000000100001010101000010110000011000000100000110000000
000000000000100101100010000000000000000000000000000000
000000000000001000000000000011111100101000000000000000
000000000000000011000000000000010000101000000000000000
000001000000000001100111100101100000100000010000000000
000000000000010000000011100000101001100000010001000000
000000001000000001000000000111011000101000000000000000
000000001100001001000011100000000000101000000000000000
000000100000000001100110001101101111010000100000000000
000000000000000001100000001101001010000000010000000000

.logic_tile 9 25
000000000111110111000110101111011000000110100000000000
000000000000111001100011110101101011001111110000000000
111001000010001111100011110111101000000010000000000000
100000000000001011100011011111011001000000000000000100
010000000100001000000010111001111101010111100000000000
000000000000000011000110100001101001001011100000000000
000000000000001011100111100000000001100000010000000000
000000000000000101100000000101001010010000100010000000
000010001100000000000000000111001010001000000000000000
000000000000000111000000000001011111101000000000000000
000000000000000011100000001000000000000000000110000000
000000000000000000100000000101000000000010000000000010
000000000000001000000010000111101001000110100000000000
000000000000001011000011100011011111001111110000000000
000000000000000001100011000101100000000000000000000000
000001001010000001000000000001100000111111110000000000

.logic_tile 10 25
000000000000000011100010011001011011000110100000000000
000001000000100111100010011101011100001111110000000000
000000000000000111000000011001001100010111100000000000
000000000000000101000011110001001110000111010000000000
000000000000001111000010101111001011100000000000000000
000000000000001111000010111001111000000000000000000000
000000001000000011100111100101111111000110100000000000
000000000000000001100011101011011010001111110000000000
000000000010000111000011110011111111000010000010000000
000000001110000111100110001111111110000011000000000000
000000000000001111000111110001000000000000000000000000
000000000000001011100110110101100000010110100001100000
000000000000000000000011100011101001000110100000000000
000000000000000001000110010101011101001111110000000000
000001000000000101000111010011001011100000000000000000
000010000001011111000110100011111110000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001011000000000000001000
111010000000001000000111100001101010001100111000000000
100000000000001001000111100000010000110011000000000000
110000000001110001100110001011001001001011000000000000
110000000000110000000100000101101011000100000000000000
000000000000001001100111100101011010000010010000000000
000000100010000001100100000000111101000010010000000000
000000101010001111100110101001101100000000100000000000
000000000010001101000100000001111010010100100000000000
000000000000000000000010011111011100000000000000000000
000000000000000000000010111111011111000000010000100000
000000101010000101000011110000011101110000000000000000
000001000000000000000010100000011111110000000000000000
000000000000000000000010001011011000101100010100000101
000000100000000000000010000101011100111100110011100000

.logic_tile 12 25
000000000110000000000110100011001101101000000000000000
000000000000000000000010100101101010010000100000000000
111000000000000011100011110000000001100000010000000000
100000000001010000100011011111001011010000100010000100
110001100001001001000000010111011010000001010010100000
010011100000100001100010100000110000000001010010000000
000000000000000111000010100011111010101000010110100000
000000000000000000000010100111011001111110110010000010
000000000000000001000110100001111001010111100010000000
000000000000000000000110011111101110001011100000000000
000000000110001001000011101011111100111001010110000001
000000000001001111000111110011101011110101010000100000
000000000000001000000010011111101010101000010100000001
000000000000000111000010010011101001111101110010100000
000000000000000001000010001111111001010111100000000000
000000000000000000000110001001111101001011100001000000

.logic_tile 13 25
000000000001000000000000000111000000000000001000000000
000010100000100000000000000000000000000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000100000000000000000000000001110000000000000000000
000000000000010000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000111010101000000000000000000000000001000000000
000000000000000101000000000000001110000000000000000000
000001000000000000000000000111000000000000001000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000001001000010000111100001000000001000000000
000000000000000111100110000000101110000000000000001000
000000000000000000000000000011001000110011001000000000
000000000000000000000010010000101101001100110000000000
000000000001000111100000000001001000110011001000000000
000000000110100000000000000000001010001100110000000000
000000001110000000000000000111001000110011001000000000
000000000000000000000000000000101001001100110000000000
000011100000000111100011100111101001110011001000000000
000010001010010000000010100000001001001100110000000000
000001000000100101100110100001001001110011001000000000
000000100001000000000010010000001100001100110000000000
000010100000000000000110100011001000110011001000000000
000001000000000000000000000000001001001100110000000000
000000000100001101000000000011101001110011001000000000
000000000000000101000010100000101101001100110000000000

.logic_tile 15 25
100000100000000000000000000001100000000000001000000000
000011001110010000000010110000000000000000000000001000
001000000000100101000000010001000000000000001000000000
000000000000000000100010000000100000000000000000000000
000000000010110000000000000000001000001100111110000000
000000000000100000000000000000001101110011000000000001
000001000000000011100000000000001000001100111100000000
000000100000000000100000000000001101110011000000000001
000000100001000000000110010000001001001100111100000000
000001000100110000000010000000001100110011000000000001
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000010000000
000010000000010000000000000000001001001100111100000000
000000001100100000000000000000001001110011000001000001
010000000000000001100110000111101000001100111100000000
110000000010000000000000000000100000110011000000000001

.logic_tile 16 25
000000000000000000000010100011100000000000001000000000
000000001101000000000100000000100000000000000000001000
000000000000000101000000000001100001000000001000000000
000000000000001101100000000000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000001100000000000010110000101010000000000000000000
000000000000000101000010100101100001000000001000000000
000000000000000000000110110000101111000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000010100011100001000000001000000000
000000000001010000000111100000101000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000001010000000000000000101101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000101011000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001111101110110111110000000000
000001000000000000000000001011111010111111110000000000
000000000000000000000000000101011101000000000000000000
000000000000000000000010001111011111010000000001000000
000001000000000000000000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 19 25
000000000000010011100111000000011010000000
000000010000100000100100001011000000000000
111000100000001000000111010000011000000000
100001000100000101000111101011000000000000
110000000000010001000000000000011010000000
110000001100100000000000000101000000000000
000000000000001000000111000000011000000000
000000000000000101000000000001000000000000
000010100000010000000010011000011010000000
000001000000100000000011101101000000000000
000000000000000000000000001000011000000000
000000001000000000000000001001000000000000
000000000000000000000011101000011010000000
000000001110000000000100001001000000000000
110000000000000001000000000000011000000000
110000001000000000100000001001000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000001000001010000001010000000000
000000000000000000000000000101010000000010100010000000
111000000000001000000110000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000000000001000000000011001100000101001010000000000
000000000000000001000010010011100000000000000000000001
000000000000000001100000000101100000100000010010000000
000000000000000000100000000000001011100000010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000011000000100000110000101
000000010000000000000000000000010000000000000010100001
000000010000001000000000001000011000100000000000000000
000000010000000101000000000111001010010000000000000000

.logic_tile 5 26
000000000000000000000111100000000000000000000110000001
000000000000000000000110100111000000000010000010000100
111000100000000101000111101000001100010000000000000000
100001000000000101000000000101011010100000000000000000
010000000000001000000000000001001100000001010000000000
000000000000000101000000000000100000000001010000000000
000000000000001111000110000111001110101000000000000000
000000000000000001000000000000100000101000000000000010
000001010000000011100000000011111001000110100000000000
000000110000000000100011101111111010011111110010000000
000000010000000000000010010000011010000100000110000000
000000010000000000000010000000010000000000000010000000
000000010000000001100010000001111010010100000000000000
000000010000000000000000001001000000000000000010000000
000000010000000000000000000011111000101000000000000000
000000010000000000000000000000100000101000000000000000

.ramt_tile 6 26
000000001100001000000110001001101000000000
000010100000001111000100001001110000000000
111000000000000000000011111111001010000000
100000000000001111000111000101110000000000
110000000000000001000110000111001000000000
010000000000000000000100000101010000010000
000000000000000000000000000111101010000000
000000000000000001000000001111110000100000
000000010000000001000011100011101000000000
000000010000010000000111100001010000000000
000000010000000001000111000011101010000000
000000010000001001100000000011010000000000
000001011110000001000111100011001000000000
000010110000001001000010000111110000000000
110000010001010011100010001001101010000001
110000010000100000000000001011010000000000

.logic_tile 7 26
000000000000000000000000010000000000100000010000000110
000000000000000111000010111111001101010000100000000000
000000000001010101000000010001001100101000000000000100
000000000000001111000010100000110000101000000000000000
000000000110001001000111010011001110010111100000000000
000000000000100011000011000011011011000111010000000000
000000000000000111000000001011100000101001010000000000
000000000000001111000011100001000000000000000000000000
000000011010000001000011101101011100000110100000000000
000000010000101111100011100001101000001111110000000000
000010110000001011100000000111100001100000010000000000
000000011110000111000000000111001000000000000000000000
000000011011101000000011110101011011010111100000000000
000000010000000111000111010011011010001011100000000000
000000010000000111100000000101011001010111100000000000
000000010000000000000000001011011010001011100010000000

.logic_tile 8 26
000011000001001111000110110011101011010000000000000000
000001000000000111100010100000011010010000000000000000
111000000000001011100111101111001011100000000000000000
100000000000010101000011111101111001000000000000000000
010000000110000000000010110011001100001000000000000000
000000000000001111000111111001011000000000000000000000
000010100000000101000000010011111000010111100000000000
000010100000001111000010100101111110000111010000000000
000000010000000111100110000111101000101000000000000000
000000010000000000000000000000010000101000000000000001
000001010000000111100000000000000000000000100110000000
000000010000000000100010010000001001000000000010000000
000000010001011000000010101001011001100000000000000000
000000010000100111000100000001001111000000000000000010
000000010000100000000111001101100000101001010000000000
000000010001000001000100000101000000000000000000000000

.logic_tile 9 26
000000000000001111100000001001011110000010000000000000
000000000000000101000010100111001101000000000000000000
111000000000000001100110100101011111100000000000000000
100000000000000111000010100000111100100000000000000000
010000000001000101100111101001011101000001000000000000
000000001000000101000000001001011100000110000000000000
000001000001000000000000001000000000000000000100100001
000010000001000000000000001001000000000010000000000101
000000010000010000000000001000011000101000000010000000
000010110000100000000010110001010000010100000000000000
000000010000001001100111110011101001000000000000000000
000000010000000101100110100101111111010000000000000000
000011010000100101100000010111011000100000000000000000
000011011100010000000010000101101110000000000000000010
000000010000011111100011110001011000101000000000000000
000000010000000111000111100000000000101000000000000010

.logic_tile 10 26
000010100000000011100110101101000000101001010000000000
000001001100000101000000001001100000000000000001000000
111000000000001000000110001001011110000001000000000000
100000000000000111000010110101011000000001010000000000
010000000000101101100111110101011111010111100000000000
000000000000010111000111110111011011000111010000000000
000000000110000111000010000101101010101000000000000001
000000000001010001000010110000000000101000000000000000
000000010001010001000000010011011000101000000000000000
000000010001100000000011100000010000101000000000000000
000000011010000001100000001101001100000010000000000000
000000010000000000100000001101111001000000000000000000
000000010000000001000000001011100000101001010000000000
000000010000000000100000000001000000000000000000000000
000000010000000000000010110000001010000100000100000000
000000010000000000000011110000000000000000000000100000

.logic_tile 11 26
000000000000001000000110001000000000100000010000100001
000000000000001011000100000001001010010000100000000000
000000000100101001100110101000000000000110000001100000
000000000000010001100000001101001001001001000010000000
000001000000000001100000001001111010000000000000000000
000010000000100111100000001101001000010000000000000000
000000000000101000000010110101001110101000000000100000
000000000000011111000010010000000000101000000000100000
000000010000000000000000000001011010010100000010000000
000000010000000000000000000000110000010100000010000010
000000010000000000000000000000000001100000010000000000
000000110001000000000000000101001001010000100000000000
000000011001000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000111100011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000000000101011000101000000010000001
000000000000000111000010100000110000101000000000000000
000000100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111000000110100010000000
000000000000000000000000000001001001001111110000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000001011010000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000010110000000000100000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000001010000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000110100000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000001000000000
000001010110100000000000000000001110000000000000000000
000000010010000000000000000111000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000010101100000000000000000000000001000000000
000000011010000000000000000000001110000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000111100000000111001000110011001000000000
000000000000000000100000000000101100001100110000010000
000000001110000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100001000000000000000000000000000000000000000
000000010100000101000000000000000000000000000000000000
000000010000000000000000001000011110110011000000000000
000000010000000000000000001111001000001100110000100000
000000010000110000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000100101100000010000000000000000000000000000
000010010001000000000010100000000000000000000000000000

.logic_tile 15 26
100000100000000000000000000000001000001100110100000000
000000000000001101000000000000001100110011000000010000
001000000000001001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000001100000001100110100000000
000010101110000000000100000000001101110011000010000000
000000000000100000000110000011000000010110100000000000
000000000000010000000010000000000000010110100000000000
000011010000101000000000011111011010010111100000000000
000010011100000001000010001111111011001011100001000000
000001010000000000000000000000011010000100000100000000
000000110000000000000000000000010000000000000010000000
000000010000000000000000000000000000010110100000000000
000000010000010000000010000001000000101001010000000000
010000010000000000000011101000000000010110100000000000
010000010000000000000000000001000000101001010000000000

.logic_tile 16 26
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000001000100000000000000000001000000011110010000000
000000000000010000000000000000000000000011110001000000
000000000010000000000000010000011100000011110000000000
000000000000000000000010100000010000000011110000000000
000001000000000000000000000000011100000011110000000000
000010000000000000000000000000010000000011110000000000
000000010000000000000110000101000000010110100000000000
000000010110000000000100000000100000010110100000000000
000000010000000001100110011000000000010110100000000000
000000010000000000100110010011000000101001010000000000
000000010000000000000000000000011110000011110000000000
000000011010000000000000000000000000000011110000000000
000000010110101000000000000000000000001111000000000000
000000110001001001000000000000001101001111000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000111000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000001000000000000000000011101111110000000
000000000000001111000011110111100000000000
111000000000001000000011110001011100100000
100000000001010011000011101011000000000000
110010000001010111100111101011111110100000
010001000000101001100000000001100000000000
000010100000000001000000011001111100000000
000000001000000000000011111001100000100000
000010010000000111100111100111011110000000
000001010000000000100011100101000000010000
000000010000001000000111001101011100100000
000000010000001001000100001111100000000000
000000010000100000000000001011011110100000
000000010000010111000000001111000000000000
010000010000001111000010010001011100100000
110000011000001001100011000101100000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000001101001010010000100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000110100101101010000000000000000000
000000000000000000000000000011000000010100000000000000
111000000000000000000000001111000000101001010000000001
100000000000000000000010101011000000000000000000000000
010000000000001000000000000101000001100000010000000000
000000000000000011000010100000101001100000010010000000
000000000000000111100000010000001110110000000000100000
000000000000000101100010000000001001110000000000000000
000000010000001000000110000101100000100000010000000000
000000010000001001000100000000101110100000010000000010
000000010000000000000110000000000000000000100110000000
000000010000000000000000000000001001000000000010100010
000000010000000001000000000011011011100000000000000000
000000010000000000000000000000101010100000000000000010
000000010000000000000000000000011011001000000000000000
000000010000000000000000001011001010000100000000000000

.ramb_tile 6 27
000000001110001000000000000000011110000000
000000010000000011000000000001010000000000
111000000000000000000000001000011100000000
100000000000000000000000001101010000000000
010000000000001000000011100000011110000000
110000000000001111000010001111010000000000
000000000000000111000000010000011100000000
000000000000000000000011110101010000000000
000000010000000011100000001000011110000000
000000010000000000100000000011010000000000
000000010000000000000000010000011100000000
000000010000000001000010100011010000000000
000000011110100000000111001000011110000000
000000010001000000000000000111010000000000
010000010000000111000000010000011100000000
110000010000000000100010101101010000000000

.logic_tile 7 27
000001000000000011100111101111101101010111100000100000
000000000000001111100011101001011011001011100000000000
000000000001010111000111111111111100010111100000000000
000000001110100111000111101001011000000111010000000001
000000000000000111000111001011111010000110000000000000
000000000000000000100010000001001010000010000000000000
000000000001000001000111010001001001010111100000000000
000000000000101101100111110011011000001011100000000000
000000010001010001000110101101001000101000000000000100
000000010000100000100100000101110000000000000000000000
000000010000000001100000000000001011110000000000000000
000000010000000000000010000000011011110000000000000000
000000010000000011100000001101001000010111110000000000
000000010010000000100010110101110000111111110000000000
000000010000000101000000000011101110010111100000000000
000000010000000111100000000011101111001011100000000000

.logic_tile 8 27
000000000000000000000111111001001111010111100000000000
000000000000000000000010000111111111000111010000000000
111000000000001000000110100101000001100000010000000000
100000000000001011000000000000001100100000010010000000
010000000000100001000010010000011100000100000110000000
000000000001010000000010100000000000000000000010000000
000000000000101001100011111111011011010111100000000000
000000000000000001000011011101111101001011100000000000
000000010001001101000010110111111110010111100000000000
000000010000000001100111101001101110001011100000000000
000000010000000001100010000001101100000110000000000000
000000010000010000100000000111011100000001000000000000
000000011010001011100111010001101100100000000010000000
000000010000000101100010001101111100000000000000000000
000000010000000001000111111101100000100000010000000010
000000010000000001000111010101001011000000000000000000

.logic_tile 9 27
000000000110000111000011110111101000101000000000000000
000000000000000111100011010000110000101000000000000000
111000000000000001110110011001011011000010000000000000
100000000000000000100111010111001001000000000000000000
010000000000000001100000011001011010000100000000000000
000000001110000101000010101101011100000000000000000000
000000000000100011100011111000001000100000000000000000
000000000000000000100010000001011111010000000000000000
000000010110000000000110011101000000010000100000000000
000000010000000111000010011001101101110000110000100000
000000010000000000000110000000001010100000000000000000
000000010000000000000000000101001101010000000000000010
000000010000001011100000011011101000000010000000000000
000000010000001001100010000111111110000000000000000000
000000010000101001000000000000000000000000100100000000
000000010000000111000011100000001110000000000010000110

.logic_tile 10 27
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000001010000000110101011001110010111100000000000
100000000000000000000000000111101110000111010000100000
010000000000000000000000010001100001100000010000000000
000000001100000000000011110000101011100000010001000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000001010110000000000000000
000000010000000000000011100000011000110000000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000101000000000000000100000000
000000010000000001000000000000100000000001000000100010
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000111100000100000010000000000
000001000000000000000000001001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000111110111011110100000000000000000
000000010000000001000010111111101110000000000000000000
000000010000101000000000010000000000100000010000000000
000000010000001101000010000011001110010000100000000000

.logic_tile 12 27
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010111010000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000001100000000001000000000000001000000000
000000000000000000100000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000001000000000000001000000000
000000010010000000000000000000000000000000000000000000
000000010000100000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000

.logic_tile 14 27
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001001000000000000001000
000000000000000000000000010111100000000000001000000000
000000000000000000000010010000001001000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000000000000100000000001110000000000000000000
000000010000000000000110100011000001000000001000000000
000000010000000000000000000000101110000000000000000000
000000010000000101100010000101100001000000001000000000
000000010000000000000000000000101101000000000000000000
000000010000000101100000000011100000000000001000000000
000000010000000000000000000000101110000000000000000000
000000010000001001000110100111100001000000001000000000
000000010000000101000000000000101101000000000000000000

.logic_tile 15 27
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000010000000
111010000000000000000010101000000000010110100000100000
100001000110001101000110101101000000101001010000000000
110010000000000000000010100000000000000000000000000000
010000000000000000000110110000000000000000000000000000
000000000000000000000000000000011000000011110000100000
000000000000000000000010110000000000000011110000000000
000000010000000000000000010000000000001111000000000000
000000010000010000000011000000001011001111000000100000
000000010000000000000000000000000000001111000000000000
000000010000000001000000000000001011001111000000100000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
110001010000000000000000001000000000010110100000000000
010010110000000000000000001001000000101001010000100000

.logic_tile 16 27
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
000010111100010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100111000001000000000000000000
000000010000000000000100001001001101010000100001000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000111000001111111110000000000
000000010000000000000000001001001101101111010000000000

.ramb_tile 19 27
000000000001110000000000000000011000000000
000000010000111001000011111001010000000000
111000000000000000000110100000011010000000
100001000000000000000000001111010000000000
110000000000000000000000000000011000000000
110000000000000000000000000001010000000000
000000000000000000000110100000011010000000
000000000000000000000000000111010000000000
000000010000000000000000001000011000000000
000000010000000000000000000011010000000000
000000010000000111100000001000011010000000
000000011000000011100010001111010000000000
000000010000001000000111111000011000000000
000000010000000011000111101011010000000000
110010110000000001000000011000011010000000
110000010000000000000011010011010000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000011010110000000000000001
000000000000000101000000000000001000110000000000000000
111000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000001
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001001000000000011000000

.ramt_tile 6 28
000001000000101000000000001111111010000000
000000100000010111000000000111110000000000
111000000000000000000111010001111000000000
100000000000001001000010011101010000000000
110000000000000111100000010111011010000000
010000000000000111100011000101010000000000
000000000000010011100000011011011000000000
000000000000000001000010011011010000000000
000000000000001000000000000011111010000000
000000000000000011000010011111010000000000
000000000001000001000010000011111000000000
000000000000100001000110000101010000000000
000000000000000000000111000101111010000000
000000000000000001000100000001010000010000
010000000000000011000000001011111000100000
110000000000000000000010001001110000000000

.logic_tile 7 28
000000000000010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000111100000001000000001100000010000000000
100000000100000000000000001111001010010000100000000000
010000000000000000000110100101100000010110100000000000
000000001000000000000000000000100000010110100001000000
000000000000001000000000010111101101010111100000000000
000000000000000101000011101111011110000111010000000000
000000000001010000000000010001100000000000000110000010
000000000000100000000011100000000000000001000000000010
000000000000000000000011100011001111010111100000000000
000000001100000000000000000001111111000111010000000010
000001000000000000000111010000000000000000000000000000
000010000001000000000011000000000000000000000000000000
000000000000001111000000011011001011010111100000000000
000000000000000001000011101111111101001011100000000010

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100100001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000111100000000000000001000000100110000000
100000100000000000000000000000001111000000000000000000
010000000001010000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000001010000011100000010001000001100000010000000000
000000000000000000100010000000101000100000010000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000101100000010001000000000000000000000000
000001000000000000000010100111100000010110100010000000
000000000000000000000000001101100000110000110000000000
000000000000000000000010001101001111100000010010000000

.logic_tile 12 28
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001111011011000000000000000000
000000000000000000100000000001111100000000010000000000
000000001111000011100000000011011010000000000000000000
000000000000000000000000000111110000000010100000000000
000000000000000000000010010111101010100000000010100000
000000000000000000000010001111001100000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010110001001100001000000000000000
000000000000000000000010010000101010001000000000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000101100000000000001000111100001000000000
000000000000000000000011100000000000111100000000010000
111000000000000101000000000000011000101000110000000000
100000000000000000100010110111011000010100110000000000
010000000000000111000010101111011111010000100000100000
010000000000000000000100001011111010011000100010100010
000000001010000101000000011011101010000000000000000000
000000000000000000100010001101010000101000000000100010
000000000000000000000000001001101111000001010010000100
000000000000000000000000000011011101010001010000100010
000000000000001000000000011000000001100000010000000000
000000000100000101000010001111001011010000100000000000
000000100000001000000000010000000000000000100100000000
000000000000000001000011010000001010000000000000000000
000000001010000000000000010000000001010000100000000000
000000000000000000000010101111001000100000010001100000

.logic_tile 14 28
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000010000
111001000000000001100000000000001000000011110000100000
100000000000000000000000000000000000000011110001100000
110000000000000000000000010101100000000000000100000000
110000000000000000000010000000100000000001000000000000
000000000000000000000010100111000000010110100000100000
000000000000000000000111100000000000010110100000000000
000001000000100000000000000000001011000011000000000000
000010000001010101000000000000011011000011000000000000
000000000000000101100000000011000000010110100000000000
000000100000000000000000000000000000010110100000100000
000000000000000101100110100000001011001100000000000000
000000000000000000000100000000011011001100000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000100000

.logic_tile 15 28
000000000000000000000000010101000000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000000000000000000000011110001100111100000000
100000000000000000000000000000001100110011000010000000
110000000001010000000110000000001000001100111100000000
110000000000100101000000000000001001110011000010000000
000000000000000111100000000101001000001100111100000000
000000000000000000100000000000100000110011000010000000
000000000010000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000101001100110010000001001001100111100000000
000000000001010001000010000000001100110011000010000000
000000000000000000000010000000001001001100111100000000
000000000000000000000000000000001101110011000000000010
010000000000000011100000000000001001001100111100000000
110000000000000000100000000000001101110011000000000010

.logic_tile 16 28
000000000110100000000000000000000000000000000000000000
000010001001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100110100000000000000000000000000000000000000000
000011100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000111000011100001011100000000
000000000000000000000010001001110000000000
111000000000000000000011111011011110000000
100000000000100111000111011101010000001000
110000000000000111100000000011111100000001
010000000000000001100000000111010000000000
000000100000001001000000011111111110100000
000000001000001011000011100101010000000000
000000001000001000000000001001011100000000
000000000000000011000011100011010000010000
000000000000000001000110000001111110000000
000001000000100111000100001111110000001000
000000000000000001000000010001111100100000
000000000000000000000011110101110000000000
010000000000000111100110000001111110000000
110000000000000000000100000101010000010000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000100000000000000000000011000001100000000
000100010000000000000011101101000000000000
111000000000000001000000000000001110000000
100000000000000000100000001101000000000000
010000000000001011100111010000001100000000
010000000000001011000011011101000000000000
000000000000000011000111110000001110000000
000000000000000000100111000101000000000000
000000000000000101100000001000001100000000
000000000000000000000000000011000000000000
000000000000000000000000001000001110000000
000000001100001001000000001101000000000000
000000001110000101100000000000001100000000
000000000000000000000000000101000000000000
010000000000000000000000001000001110000000
110000000000000000000000000001000000000000

.logic_tile 7 29
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000011011011111110010000000
000000000000000000000000001011001100101111110000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010001000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000011011100000000000000000
000001000000100000000000001011001100010000000000000100

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000001100000000000000001000000001000000000
000001000000100000000000000000001101000000000000001000
111000000000000000000000000000011100001100111100000000
100000000000000000000000000000011000110011000000000000
110000000000000000000110010101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000000000000000001100000000101001000001100110100000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010011101010000000000000000000
000000000000000000000010001101111000000010000010000000
000000000000000000000110100000000001001111000100000000
000000100000100000000010010000001101001111000000000000
110000000000000001100000000101101110000000000010000000
110000000000000000000000001111010000101000000000000000

.logic_tile 13 29
000000000000000000000000001000000001100000010010000000
000000000000000000000000000101001110010000100001000010
111000001010001101000111110000000000000000000000000000
100000000000000111000110000000000000000000000000000000
110000000000000000000000000111011000010111110000000000
010000001000000101000000001111100000111111110000000000
000000000000000101000111100101111110000001010010000000
000000000000000000100100000000000000000001010000000000
000000000000000000000000010101000001010000100010000000
000000001110000000000010000000001001010000100000000000
000000000000000000000000001111111011010101010100000000
000000000000000000000000000001001001010001010000000000
000000000000000000000110001000000001000110000000000000
000000100000000000000011100101001110001001000010000000
010000000000000001100000000000011011110000000000000000
010000000000000000000000000000011000110000000000000000

.logic_tile 14 29
000000001110000000000011101101100000101001010010000101
000000000001010111000010010001000000000000000000000001
111000000000000000000011100000000000000000000100100100
100000000000001101000000001001000000000010000000100010
010000000000000000000000000000011010000100000100100101
010000000000000000000000000000010000000000000001000010
000000000000001000000111100000000001000000100100100100
000000000000000101000110000000001001000000000001100010
000000001110000000000000000000000000000000100110100000
000000000000000000000000000000001000000000000001100010
000000000000000000000000000011100000000000000110100010
000000000000000001000000000000000000000001000001100010
000000000001000000000000001000011010010100000010000000
000000000000000000000000000001000000101000000000000000
000000001010000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 15 29
000000000001011000000000010000001000001100110100000000
000000100000100001000011110001000000110011000000010000
111000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
010000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100110100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
100000000001010000000000001000000000000000
000000010000100000000000000111000000000000
111000001110000000000000000000000000000000
100000000000000000000000001011000000000000
110010100000010000000000001000000000000000
010001001110100000000000001011000000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
000010000000001111000111110000000000000000
000001000000001111000111111111000000000000
000000000000000111000000010011000000000000
000000000000000001000011010011000000010000
000010100000001111100011101111100000000000
000001000000000011000000001111000000010000
110000000000000111100111000111000000000000
010000000100000001100100000111000000100000

.logic_tile 20 29
000010000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000001100111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000100000001101100000000111101110000000
000000000000000111100000000111110000000000
111000000000000000000010001111101010000000
100000000000000000000100001101100000000001
110000000000000001100111001111001110000010
110000000000000000100100001101010000000000
000000000000000101100010001101101010000010
000000000000000000100010001011000000000000
000100000000000000000000000111101110000000
000100000000000000000000001101010000000001
000000000000000101100010001011101010000000
000000000000000001100010011001100000000001
000000000000000011000010001001001110000000
000000000000001001000011100011010000000001
110000000000000011100011101001001010000000
110000000000001001000110010011000000010000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000001011000000101001010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 13 30
000000000000001000000000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001100000001001011011111001110100000000
000000000000000000000000000011011000101011010000100000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000001000000000000101011110001100111100000000
100010000000000001000000000000000000110011000000000000
110000000001000001100110010101001000001100111100000000
110001000000000000000010000000100000110011000000000000
000000000000000000000000000101001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101010000100000000000000
000001000000000000000000000101011011000000000000000000
000000000000000001100000000000000001001111000100000000
000000000000000000000000000000001100001111000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000010000000000000000000000000000
000000000010000000000011100000000000000000000000000000
111000000000001000000000010000000000000000000000000000
100000000000001111000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111100000011010000100000100100100
000000000000000000000100000000010000000000000011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110100001
000000000000000000000000000000000000000000000000000110
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110100001
000000000000010000000000000000100000000001000011100010

.logic_tile 16 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011110000011110100000000
000010000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000001100000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000

.ramt_tile 19 30
000010100000000001000000000111100000000000
000001000000000000100010011001000000010000
001000000000001000000010001011100000000000
000000000000000011000100001001100000010000
110000000000000001000000011101100000000000
110000000000001001100011011111000000010000
000000000000001000000000000011000000000000
000000000000001011000000000001100000010000
000000000000001000000010010111000000000000
000000000000000111000111100101000000100000
000000000000001000000000000111000000000100
000000000001000111000010111011000000000000
000000000000001111000111101101000000000000
000000000000000011100100000001000000100000
110000000000000000000011100011000000000000
010000000000001101000000001101000000100000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000001010000000000
000000000000000001
000000000000111110
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000001100
000000000000001000
001100000000000100
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000001110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000100
000000000000001000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000001110000000000

.io_tile 17 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000001000
000100000000000001
000000000000000000
000000000000000001
000000011000000100
000000000000000100
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
1111a8c400ccecc42044aac46640640000004440004440445155d1559955dd51
1111dfb117f922ee02ecaae6066046201111d5dd0cc00cc0ccc00cc00ee04eec
1111ddf717f9bfd975d98ce2046244441111ffd537fb15d9aee004622660e644
999955119dd111dd11dd99f7177146201111fffd1df33df3fff93fd10ee0ee44
1111dff1ff11fd11fd11fd917711df71111139dd3bd51bf5dff51bf53bd539dd
11111ddd3fd1bfd17ff33fd13fd11ddd999155d913fd33553333331113315111
011101dd81ddc9ddefff45dd055501551331ffd5bf519d519d519d519d51ddd5
0001cc8304eb02ed22cda8c504414401001122dd22dd00dd40ddccdd04550055
80007232eec063cd22ccbad42264674188886ee48ee22ee26ce284ea04626664
0101fff91076d99167c99dd5107677711010afef1cf20fe1fed085c914726765
0000eee400ee00cc00cc22ee006622660000e440cc00ee22cc22cea0ee04f555
00002ac4aecceecce0cc00cc006622661111ff31ddf311ff22ee00ee02642244
99997771fd91559977f911ff11773375000022ec0ce2cc227fb115fb11773375
1331f751bf519d511dd9bf51bf51d5510000eecc2ec0cc00d119bb9d33555555
00004cc8ea22c800c000ea22c8004cc80000a000a20082205133d731b751b155
55553311111133112000000000222220111113313311311100442440e688caa0

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 5
111108c600cc00ce00ce006e0026000200000004000004441555155d15511155
1111117f15fb022200aa022a04620066111111dd0cc00cc000cc044004620066
1111177d1731119d119f002e062004441111199511df15fb04ca04c800ee008c
111915dd15d915dd119919911551004411111331113311371335111704aa044e
0111011d011101130113011301110115111119d719d519d519d511dd11551157
00010cc104c9004d00af08c5044104410019009d02fd00ff22ff00ff027504dd
00000cc00cc00cc80cee04cc044404400000044c044004000000000000000000
0000000c00cc04c804c8044a00660224000004c804c804cc04cc044804400440
088810fe008c01cd00cc18d4004401051111113313b91bb11bf717fb17711177
0101111f10fe117f010311bb1076111710100563147209c518d605eb14720147
100018c610ee10ee10ee10ce104410660000022e00a20222002200aa00621177
111115d91ddd1ddd0cc20ce20462046200000002002e00ee00ce00cc00440046
1119119d119b11bb00ae00ee0066004600000cc200ee002e008e08e604620442
0000008c00000000111111111111119d111115dd15d11511000c00cc04400444
0000000400260004119d1137111511151111151b1559115d111511191119111b
55551111111111111113113311331113000000000000000215731157119d1991

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.extra_bit 0 691 335
.sym 5 writing_$glb_clk
.sym 6 DE_$glb_ce
.sym 7 CLK_PIX_$glb_clk
.sym 8 fast_counter_$glb_clk
.sym 10 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 12 CLK_FAST
.sym 6328 $PACKER_VCC_NET
.sym 8192 address_reg[6]
.sym 10263 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 10402 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 11035 locked
.sym 11054 locked
.sym 11117 locked
.sym 12017 command_data[0]
.sym 12263 command_data[7]
.sym 12267 $PACKER_VCC_NET
.sym 13493 command_data[0]
.sym 13504 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13988 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 13991 char[4]
.sym 14116 fb0.0.3.0_RCLKE
.sym 14231 cur_char[4]
.sym 14235 fb0.0.2.0_RCLKE
.sym 14238 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 14358 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14486 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 14729 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 15608 fb0.0.0.0_RDATA[32]
.sym 16098 command_data[6]
.sym 16106 fb0_char_SB_LUT4_O_4_I2[0]
.sym 16348 fb0.0.0.0_RDATA[100]
.sym 16594 fb0.0.0.0_RDATA[340]
.sym 16965 ram_add[0]
.sym 17444 HSYNC$SB_IO_OUT
.sym 17561 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17562 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17563 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17564 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17565 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17566 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 17567 HSYNC_SB_LUT4_O_I1[2]
.sym 17568 HSYNC_SB_LUT4_O_I1[1]
.sym 17574 HSYNC$SB_IO_OUT
.sym 17575 $PACKER_VCC_NET
.sym 17578 $PACKER_VCC_NET
.sym 17583 $PACKER_VCC_NET
.sym 17820 fb0.0.0.0_RDATA[53]
.sym 17823 ram_add[2]
.sym 17828 fb0.0.0.0_RDATA[50]
.sym 17930 fb0.0.18.0_RCLKE
.sym 17933 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 17935 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 17936 fb0.0.9.0_RCLKE
.sym 17937 fb0.0.17.0_RCLKE
.sym 18053 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 18054 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 18055 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 18056 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 18057 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 18058 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 18059 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 18060 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 18065 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18077 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 18080 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 18083 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 18176 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 18178 fb0.0.6.0_RCLKE
.sym 18179 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18182 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 18183 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 18194 fb0.0.1.0_RCLKE
.sym 18196 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 18200 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 18302 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 18312 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 18314 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18315 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 18331 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 18438 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 18560 fb0.0.0.0_RDATA[304]
.sym 18561 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 18565 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 18698 led[1]$SB_IO_OUT
.sym 19315 ram_add[4]
.sym 19318 ram_add[5]
.sym 19436 address_reg[5]
.sym 19439 fb0.0.2.0_WCLKE
.sym 19562 ram_add[6]
.sym 19563 ram_add[5]
.sym 19567 ram_add[4]
.sym 19570 ram_add[3]
.sym 19581 command_data[3]
.sym 19682 fb0.0.0.0_RDATA[291]
.sym 19684 fb0.0.0.0_RDATA[294]
.sym 19685 fb0.0.18.0_WCLKE
.sym 19688 $PACKER_VCC_NET
.sym 19701 fb0.0.18.0_RCLKE
.sym 19807 ram_add[4]
.sym 19814 ram_add[5]
.sym 19825 command_data[3]
.sym 19928 address_reg[5]
.sym 19935 $PACKER_VCC_NET
.sym 20053 ram_add[5]
.sym 20055 ram_add[6]
.sym 20056 ram_add[4]
.sym 20058 ram_add[0]
.sym 20180 fb0.0.0.0_RDATA[97]
.sym 20192 fb0.0.6.0_RCLKE
.sym 20197 fb0.0.18.0_RCLKE
.sym 20299 ram_add[5]
.sym 20320 $PACKER_VCC_NET
.sym 20422 fb0.0.0.0_RDATA[342]
.sym 20424 fb0.0.0.0_RDATA[338]
.sym 20428 address_reg[5]
.sym 20432 fb0.0.21.0_RCLKE
.sym 20543 ram_add[4]
.sym 20547 ram_add[6]
.sym 20550 ram_add[0]
.sym 20553 ram_add[5]
.sym 20557 fb0.0.0.0_RDATA[336]
.sym 20683 fb0.0.6.0_RCLKE
.sym 20685 fb0.0.9.0_RCLKE
.sym 20689 fb0.0.18.0_RCLKE
.sym 20799 ram_add[5]
.sym 20808 $PACKER_VCC_NET
.sym 20913 address_reg[5]
.sym 20914 fb0.0.0.0_RDATA[70]
.sym 20916 fb0.0.0.0_RDATA[66]
.sym 20935 fb0.0.21.0_RCLKE
.sym 21035 ram_add[4]
.sym 21038 ram_add[0]
.sym 21039 ram_add[6]
.sym 21040 ram_add[3]
.sym 21045 ram_add[5]
.sym 21049 fb0.0.0.0_RDATA[336]
.sym 21158 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 21166 address_reg[4]
.sym 21167 command_data[4]
.sym 21172 fb0.0.9.0_RCLKE
.sym 21175 fb0.0.6.0_RCLKE
.sym 21176 fb0.0.18.0_RCLKE
.sym 21275 HSYNC_SB_LUT4_O_I0[5]
.sym 21276 HSYNC_SB_LUT4_O_I0[0]
.sym 21282 timings.sy_SB_DFFESR_Q_R
.sym 21289 ram_add[5]
.sym 21292 ram_add[0]
.sym 21293 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21298 XPOS[4]
.sym 21300 $PACKER_VCC_NET
.sym 21310 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21311 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21313 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21315 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 21316 $PACKER_VCC_NET
.sym 21317 $PACKER_VCC_NET
.sym 21320 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21323 $PACKER_VCC_NET
.sym 21324 HSYNC_SB_LUT4_O_I1[2]
.sym 21325 HSYNC_SB_LUT4_O_I1[1]
.sym 21332 HSYNC_SB_LUT4_O_I0[5]
.sym 21333 HSYNC_SB_LUT4_O_I0[0]
.sym 21342 $nextpnr_ICESTORM_LC_22$O
.sym 21344 HSYNC_SB_LUT4_O_I0[0]
.sym 21348 HSYNC_SB_LUT4_O_I3[1]
.sym 21350 $PACKER_VCC_NET
.sym 21351 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21354 HSYNC_SB_LUT4_O_I3[2]
.sym 21356 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21357 $PACKER_VCC_NET
.sym 21360 HSYNC_SB_LUT4_O_I3[3]
.sym 21362 $PACKER_VCC_NET
.sym 21363 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 21366 HSYNC_SB_LUT4_O_I3[4]
.sym 21368 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21372 HSYNC_SB_LUT4_O_I1[3]
.sym 21374 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21375 $PACKER_VCC_NET
.sym 21379 HSYNC_SB_LUT4_O_I1[1]
.sym 21380 HSYNC_SB_LUT4_O_I1[2]
.sym 21381 HSYNC_SB_LUT4_O_I0[5]
.sym 21382 HSYNC_SB_LUT4_O_I1[3]
.sym 21395 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 21396 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 21397 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 21398 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21399 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21404 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 21406 fb0.0.0.0_RDATA[326]
.sym 21407 fb0.0.20.0_WCLKE
.sym 21410 address_reg[5]
.sym 21416 XPOS[8]
.sym 21419 fb0.0.21.0_RCLKE
.sym 21421 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21422 ram_add_SB_LUT4_O_I0[9]
.sym 21425 char[5]
.sym 21427 char[6]
.sym 21444 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21445 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21450 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 21455 XPOS[8]
.sym 21456 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 21457 XPOS[9]
.sym 21458 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 21460 XPOS[7]
.sym 21464 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21469 XPOS[9]
.sym 21473 XPOS[8]
.sym 21478 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 21486 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 21490 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 21493 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 21497 XPOS[7]
.sym 21502 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21503 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21504 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21508 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 21509 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21510 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 21511 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 21515 XPOS[9]
.sym 21516 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 21517 XPOS[4]
.sym 21518 XPOS[7]
.sym 21520 ram_add[2]
.sym 21521 XPOS[8]
.sym 21522 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 21528 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 21530 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 21532 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21536 ram_add[0]
.sym 21543 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 21546 fb0.0.0.0_RDATA[336]
.sym 21638 fb0.0.10.0_RCLKE
.sym 21639 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21645 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 21647 ram_add[2]
.sym 21653 fb0.0.3.0_WCLKE
.sym 21655 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 21656 address_reg[4]
.sym 21657 char[1]
.sym 21659 char[2]
.sym 21661 char[3]
.sym 21663 fb0.0.9.0_RCLKE
.sym 21664 DE
.sym 21665 fb0.0.17.0_RCLKE
.sym 21667 fb0.0.18.0_RCLKE
.sym 21670 DE
.sym 21671 fb0.0.6.0_RCLKE
.sym 21672 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 21761 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21762 fb0.0.4.0_RCLKE
.sym 21763 fb0.0.2.0_RCLKE
.sym 21764 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 21765 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21766 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 21767 fb0.0.5.0_RCLKE
.sym 21768 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21773 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 21774 ram_add[3]
.sym 21777 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 21780 ram_add[1]
.sym 21781 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 21782 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21787 this_line_addr[10]
.sym 21789 this_line_addr[11]
.sym 21792 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21793 $PACKER_VCC_NET
.sym 21808 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21810 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21817 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21819 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21822 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21824 DE
.sym 21836 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21837 DE
.sym 21853 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21854 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21866 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21871 DE
.sym 21873 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21878 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21880 DE
.sym 21881 DE_$glb_ce
.sym 21882 CLK_FAST
.sym 21884 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21885 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21886 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 21887 fb0.0.14.0_RCLKE
.sym 21888 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21889 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21890 fb0.0.1.0_RCLKE
.sym 21891 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 21893 cur_char[6]
.sym 21898 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 21899 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 21901 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 21903 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21904 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 21907 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 21908 DE
.sym 21909 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21910 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 21914 ram_add_SB_LUT4_O_I0[9]
.sym 21915 fb0.0.21.0_RCLKE
.sym 21917 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 21919 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 21925 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 21928 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21936 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21939 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21941 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21943 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21945 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21950 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21951 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21953 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 21958 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21959 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21961 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 21964 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 21965 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21966 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21970 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21976 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21978 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 21979 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21982 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 21983 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 21985 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21988 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 21995 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 21996 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21997 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22002 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22003 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22004 DE_$glb_ce
.sym 22005 CLK_FAST
.sym 22007 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 22008 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22009 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22010 fb0.0.20.0_RCLKE
.sym 22011 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 22012 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 22013 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22014 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22021 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 22024 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 22025 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 22027 ram_add[7]
.sym 22029 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 22030 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 22032 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 22035 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 22038 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 22039 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22040 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 22052 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 22055 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22056 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 22058 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22061 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22068 DE
.sym 22076 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 22081 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22084 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22093 DE
.sym 22094 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22100 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22101 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22120 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22123 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 22125 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 22126 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 22127 DE_$glb_ce
.sym 22128 CLK_FAST
.sym 22130 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22131 fb0.0.19.0_RCLKE
.sym 22132 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22133 fb0.0.21.0_RCLKE
.sym 22134 fb0.0.3.0_RCLKE
.sym 22135 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 22136 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22137 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 22142 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 22143 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22145 command_data[6]
.sym 22146 ram_add_SB_LUT4_O_I0[9]
.sym 22147 command_data[1]
.sym 22149 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 22150 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 22155 fb0.0.6.0_RCLKE
.sym 22160 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22163 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 22175 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 22179 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 22181 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22222 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22223 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 22224 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 22253 fb0.0.22.0_RCLKE
.sym 22258 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 22260 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 22269 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 22272 ram_add[1]
.sym 22275 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 22278 $PACKER_VCC_NET
.sym 22389 led[1]$SB_IO_OUT
.sym 22393 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 22394 fb0.0.0.0_RDATA[305]
.sym 22627 command_data[4]
.sym 22638 fb0.0.0.0_RDATA[352]
.sym 22639 command_data[6]
.sym 22667 led[1]$SB_IO_OUT
.sym 22678 led[1]$SB_IO_OUT
.sym 22904 $PACKER_VCC_NET
.sym 22911 fb0.0.2.0_RCLKE
.sym 22919 blue[1]$SB_IO_OUT
.sym 23038 command_data[0]
.sym 23133 fb0.0.0.0_RDATA[38]
.sym 23134 fb0.0.0.0_RDATA[37]
.sym 23135 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 23136 fb0.0.0.0_RDATA[35]
.sym 23137 fb0.0.0.0_RDATA[34]
.sym 23138 fb0.0.0.0_RDATA[33]
.sym 23139 fb0.0.0.0_RDATA[32]
.sym 23151 ram_add[6]
.sym 23160 ram_add[2]
.sym 23161 fb0.0.0.0_RDATA[33]
.sym 23270 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 23272 address_reg[6]
.sym 23273 command_data[3]
.sym 23274 address_reg[0]
.sym 23278 $PACKER_VCC_NET
.sym 23279 ram_add[7]
.sym 23282 address_reg[3]
.sym 23283 command_data[2]
.sym 23284 ram_add[7]
.sym 23286 command_data[7]
.sym 23290 command_data[5]
.sym 23379 fb0.0.0.0_RDATA[294]
.sym 23380 fb0.0.0.0_RDATA[293]
.sym 23381 fb0.0.0.0_RDATA[292]
.sym 23382 fb0.0.0.0_RDATA[291]
.sym 23383 fb0.0.0.0_RDATA[290]
.sym 23384 fb0.0.0.0_RDATA[289]
.sym 23385 fb0.0.0.0_RDATA[288]
.sym 23388 command_data[3]
.sym 23390 $PACKER_VCC_NET
.sym 23398 fb0.0.18.0_RCLKE
.sym 23402 $PACKER_VCC_NET
.sym 23407 fb0.0.2.0_RCLKE
.sym 23409 fb0.0.0.0_RDATA[288]
.sym 23411 address_reg[1]
.sym 23413 $PACKER_VCC_NET
.sym 23517 command_data[3]
.sym 23521 address_reg[7]
.sym 23523 address_reg[5]
.sym 23529 command_data[0]
.sym 23535 command_data[1]
.sym 23625 fb0_char_SB_LUT4_O_I2[0]
.sym 23626 fb0_char_SB_LUT4_O_1_I2[0]
.sym 23627 fb0_char_SB_LUT4_O_2_I2[0]
.sym 23628 fb0_char_SB_LUT4_O_3_I2[0]
.sym 23629 fb0_char_SB_LUT4_O_4_I2[0]
.sym 23630 fb0_char_SB_LUT4_O_5_I3[1]
.sym 23631 fb0_char_SB_LUT4_O_I1[0]
.sym 23640 ram_add[6]
.sym 23652 ram_add[2]
.sym 23655 fb0_char_SB_LUT4_O_I1[0]
.sym 23656 address_reg[7]
.sym 23760 fb0_char_SB_LUT4_O_5_I3[1]
.sym 23761 address_reg[6]
.sym 23762 fb0_char_SB_LUT4_O_2_I2[0]
.sym 23766 command_data[3]
.sym 23769 address_reg[0]
.sym 23771 ram_add[7]
.sym 23776 command_data[7]
.sym 23777 address_reg[3]
.sym 23871 fb0.0.0.0_RDATA[102]
.sym 23872 fb0.0.0.0_RDATA[101]
.sym 23873 fb0.0.0.0_RDATA[100]
.sym 23874 fb0.0.0.0_RDATA[99]
.sym 23875 fb0.0.0.0_RDATA[98]
.sym 23876 fb0.0.0.0_RDATA[97]
.sym 23877 fb0.0.0.0_RDATA[96]
.sym 23891 fb0.0.6.0_RCLKE
.sym 23894 fb0.0.2.0_RCLKE
.sym 23897 address_reg[1]
.sym 23899 $PACKER_VCC_NET
.sym 23901 fb0.0.0.0_RDATA[96]
.sym 23902 fb0.0.0.0_RDATA[288]
.sym 23905 $PACKER_VCC_NET
.sym 24008 address_reg[7]
.sym 24010 command_data[3]
.sym 24011 $PACKER_VCC_NET
.sym 24013 address_reg[5]
.sym 24018 command_data[0]
.sym 24021 command_data[3]
.sym 24022 command_data[2]
.sym 24117 fb0.0.0.0_RDATA[342]
.sym 24118 fb0.0.0.0_RDATA[341]
.sym 24119 fb0.0.0.0_RDATA[340]
.sym 24120 fb0.0.0.0_RDATA[339]
.sym 24121 fb0.0.0.0_RDATA[338]
.sym 24122 fb0.0.0.0_RDATA[337]
.sym 24123 fb0.0.0.0_RDATA[336]
.sym 24131 ram_add[6]
.sym 24136 fb0.0.21.0_RCLKE
.sym 24138 ram_add[4]
.sym 24143 ram_add[2]
.sym 24146 ram_add[2]
.sym 24148 address_reg[7]
.sym 24251 address_reg[0]
.sym 24256 fb0.0.0.0_RDATA[336]
.sym 24259 address_reg[6]
.sym 24262 fb0.0.0.0_RDATA[341]
.sym 24265 address_reg[1]
.sym 24269 address_reg[3]
.sym 24274 ram_add[7]
.sym 24363 fb0.0.0.0_RDATA[150]
.sym 24364 fb0.0.0.0_RDATA[149]
.sym 24365 fb0.0.0.0_RDATA[148]
.sym 24366 fb0.0.0.0_RDATA[147]
.sym 24367 fb0.0.0.0_RDATA[146]
.sym 24368 fb0.0.0.0_RDATA[145]
.sym 24369 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 24382 fb0.0.9.0_RCLKE
.sym 24385 $PACKER_VCC_NET
.sym 24386 $PACKER_VCC_NET
.sym 24387 $PACKER_VCC_NET
.sym 24388 address_reg[0]
.sym 24389 fb0.0.0.0_RDATA[96]
.sym 24390 fb0.0.0.0_RDATA[288]
.sym 24391 $PACKER_VCC_NET
.sym 24393 fb0.0.4.0_RCLKE
.sym 24397 fb0.0.2.0_RCLKE
.sym 24497 $PACKER_VCC_NET
.sym 24498 fb0.0.0.0_RDATA[145]
.sym 24499 address_reg[5]
.sym 24508 address_reg[7]
.sym 24511 ram_add[6]
.sym 24513 fb0.0.0.0_RDATA[147]
.sym 24514 command_data[2]
.sym 24515 fb0.0.0.0_RDATA[146]
.sym 24518 command_data[3]
.sym 24519 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 24609 fb0.0.0.0_RDATA[70]
.sym 24610 fb0.0.0.0_RDATA[69]
.sym 24611 fb0.0.0.0_RDATA[68]
.sym 24612 fb0.0.0.0_RDATA[67]
.sym 24613 fb0.0.0.0_RDATA[66]
.sym 24614 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 24615 fb0.0.0.0_RDATA[64]
.sym 24623 ram_add[4]
.sym 24633 address_reg[7]
.sym 24635 ram_add[2]
.sym 24639 address_reg[7]
.sym 24642 ram_add[2]
.sym 24744 address_reg[6]
.sym 24748 address_reg[0]
.sym 24755 fb0.0.0.0_RDATA[69]
.sym 24757 address_reg[3]
.sym 24758 ram_add[7]
.sym 24759 fb0.0.0.0_RDATA[67]
.sym 24761 address_reg[1]
.sym 24763 fb0.0.0.0_RDATA[165]
.sym 24764 address_reg[3]
.sym 24765 fb0.0.0.0_RDATA[64]
.sym 24766 command_data[5]
.sym 24855 fb0.0.0.0_RDATA[166]
.sym 24856 fb0.0.0.0_RDATA[165]
.sym 24857 fb0.0.0.0_RDATA[164]
.sym 24858 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 24859 fb0.0.0.0_RDATA[162]
.sym 24860 fb0.0.0.0_RDATA[161]
.sym 24861 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24864 command_data[3]
.sym 24866 $PACKER_VCC_NET
.sym 24872 ram_add[7]
.sym 24878 $PACKER_VCC_NET
.sym 24879 fb0.0.0.0_RDATA[101]
.sym 24880 fb0.0.4.0_RCLKE
.sym 24881 fb0.0.0.0_RDATA[96]
.sym 24882 fb0.0.0.0_RDATA[288]
.sym 24883 $PACKER_VCC_NET
.sym 24884 fb0.0.10.0_RCLKE
.sym 24885 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 24886 $PACKER_VCC_NET
.sym 24888 address_reg[0]
.sym 24889 fb0.0.2.0_RCLKE
.sym 24989 YPOS[0]
.sym 24992 fb0.0.0.0_RDATA[164]
.sym 24993 address_reg[5]
.sym 24997 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25000 address_reg[7]
.sym 25002 command_data[3]
.sym 25003 ram_add[6]
.sym 25004 command_data[7]
.sym 25005 command_data[3]
.sym 25006 command_data[2]
.sym 25009 fb0.0.0.0_RDATA[161]
.sym 25010 ram_add[4]
.sym 25011 address_reg[2]
.sym 25012 fb0.0.14.0_RCLKE
.sym 25101 fb0.0.0.0_RDATA[326]
.sym 25102 fb0.0.0.0_RDATA[325]
.sym 25103 fb0.0.0.0_RDATA[324]
.sym 25104 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 25105 fb0.0.0.0_RDATA[322]
.sym 25106 fb0.0.0.0_RDATA[321]
.sym 25107 fb0.0.0.0_RDATA[320]
.sym 25113 ram_add_SB_LUT4_O_I0[9]
.sym 25117 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 25123 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25125 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25128 command_data[4]
.sym 25129 address_reg[7]
.sym 25130 fb0.0.20.0_RCLKE
.sym 25131 address_reg[7]
.sym 25132 command_data[0]
.sym 25134 ram_add[2]
.sym 25150 $PACKER_VCC_NET
.sym 25156 HSYNC_SB_LUT4_O_I0[0]
.sym 25159 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25160 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25162 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 25165 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25166 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25169 XPOS[4]
.sym 25173 $nextpnr_ICESTORM_LC_26$O
.sym 25176 HSYNC_SB_LUT4_O_I0[0]
.sym 25179 HSYNC_SB_LUT4_O_I0[1]
.sym 25181 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25185 HSYNC_SB_LUT4_O_I0[2]
.sym 25187 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25191 HSYNC_SB_LUT4_O_I0[3]
.sym 25193 $PACKER_VCC_NET
.sym 25194 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 25197 HSYNC_SB_LUT4_O_I0[4]
.sym 25200 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25203 $nextpnr_ICESTORM_LC_27$I3
.sym 25205 $PACKER_VCC_NET
.sym 25206 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25213 $nextpnr_ICESTORM_LC_27$I3
.sym 25216 XPOS[4]
.sym 25242 address_reg[6]
.sym 25243 XPOS[1]
.sym 25249 fb0.0.3.0_RCLKE
.sym 25250 fb0.0.0.0_RDATA[64]
.sym 25252 XPOS[9]
.sym 25254 ram_add[7]
.sym 25255 fb0.0.0.0_RDATA[165]
.sym 25256 fb0.0.0.0_RDATA[67]
.sym 25257 fb0.0.5.0_RCLKE
.sym 25258 address_reg[3]
.sym 25264 XPOS[9]
.sym 25265 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25267 XPOS[7]
.sym 25268 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25270 XPOS[8]
.sym 25271 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 25272 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25273 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 25274 XPOS[4]
.sym 25275 $PACKER_VCC_NET
.sym 25276 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 25277 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 25278 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25293 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 25296 $nextpnr_ICESTORM_LC_24$O
.sym 25299 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 25302 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 25305 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 25308 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 25310 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 25311 $PACKER_VCC_NET
.sym 25315 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25316 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 25317 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 25318 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 25321 XPOS[9]
.sym 25322 XPOS[4]
.sym 25323 XPOS[8]
.sym 25324 XPOS[7]
.sym 25327 XPOS[7]
.sym 25328 XPOS[9]
.sym 25329 XPOS[4]
.sym 25330 XPOS[8]
.sym 25333 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 25334 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 25335 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 25336 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 25339 XPOS[4]
.sym 25340 XPOS[9]
.sym 25341 XPOS[7]
.sym 25342 XPOS[8]
.sym 25347 fb0.0.0.0_RDATA[54]
.sym 25348 fb0.0.0.0_RDATA[53]
.sym 25349 fb0.0.0.0_RDATA[52]
.sym 25350 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 25351 fb0.0.0.0_RDATA[50]
.sym 25352 fb0.0.0.0_RDATA[49]
.sym 25353 fb0.0.0.0_RDATA[48]
.sym 25359 ram_add[7]
.sym 25362 fb0.0.17.0_RCLKE
.sym 25364 ram_add[1]
.sym 25366 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 25368 $PACKER_VCC_NET
.sym 25369 DE
.sym 25370 DE
.sym 25371 fb0.0.0.0_RDATA[101]
.sym 25372 fb0.0.4.0_RCLKE
.sym 25373 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 25374 $PACKER_VCC_NET
.sym 25375 fb0.0.10.0_RCLKE
.sym 25376 fb0.0.2.0_RCLKE
.sym 25378 $PACKER_VCC_NET
.sym 25379 fb0.0.0.0_RDATA[288]
.sym 25380 address_reg[0]
.sym 25381 fb0.0.0.0_RDATA[96]
.sym 25388 DE
.sym 25391 char[3]
.sym 25392 char[5]
.sym 25394 char[6]
.sym 25395 char[1]
.sym 25397 char[2]
.sym 25416 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25417 char[4]
.sym 25421 char[6]
.sym 25426 char[2]
.sym 25435 char[1]
.sym 25440 char[4]
.sym 25450 DE
.sym 25452 char[2]
.sym 25457 char[5]
.sym 25465 char[3]
.sym 25467 CLK_PIX_$glb_clk
.sym 25468 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 25482 fb0.0.0.0_RDATA[49]
.sym 25483 ram_add[2]
.sym 25484 this_line_addr[11]
.sym 25485 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 25486 command_data[4]
.sym 25487 XPOS[4]
.sym 25488 address_reg[5]
.sym 25489 XPOS[7]
.sym 25490 address_reg[3]
.sym 25491 address_reg[6]
.sym 25492 this_line_addr[10]
.sym 25493 ram_add[1]
.sym 25494 ram_add[5]
.sym 25495 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 25496 command_data[7]
.sym 25497 address_reg[2]
.sym 25498 ram_add[6]
.sym 25499 fb0.0.14.0_RCLKE
.sym 25500 ram_add[2]
.sym 25501 command_data[3]
.sym 25502 ram_add[4]
.sym 25503 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 25504 ram_add[6]
.sym 25510 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 25520 fb0.0.0.0_RDATA[64]
.sym 25522 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25525 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25526 fb0.0.0.0_RDATA[67]
.sym 25530 DE
.sym 25537 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25538 fb0.0.0.0_RDATA[83]
.sym 25541 fb0.0.0.0_RDATA[96]
.sym 25543 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25545 DE
.sym 25549 fb0.0.0.0_RDATA[64]
.sym 25550 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 25551 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25552 fb0.0.0.0_RDATA[96]
.sym 25585 fb0.0.0.0_RDATA[83]
.sym 25586 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25587 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25588 fb0.0.0.0_RDATA[67]
.sym 25593 fb0.0.0.0_RDATA[86]
.sym 25594 fb0.0.0.0_RDATA[85]
.sym 25595 fb0.0.0.0_RDATA[84]
.sym 25596 fb0.0.0.0_RDATA[83]
.sym 25597 fb0.0.0.0_RDATA[82]
.sym 25598 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25599 fb0.0.0.0_RDATA[80]
.sym 25605 DE
.sym 25606 char[6]
.sym 25608 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 25609 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 25610 ram_add[6]
.sym 25613 XPOS[8]
.sym 25614 char[5]
.sym 25615 ram_add[4]
.sym 25616 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25618 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 25621 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 25622 fb0.0.20.0_RCLKE
.sym 25623 address_reg[7]
.sym 25633 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25636 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25639 fb0.0.0.0_RDATA[336]
.sym 25642 DE
.sym 25649 fb0.0.0.0_RDATA[288]
.sym 25652 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25653 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25656 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 25659 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 25667 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25673 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25675 DE
.sym 25678 DE
.sym 25679 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25686 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25690 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25696 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 25697 fb0.0.0.0_RDATA[336]
.sym 25698 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 25699 fb0.0.0.0_RDATA[288]
.sym 25702 DE
.sym 25704 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25711 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25712 DE_$glb_ce
.sym 25713 CLK_FAST
.sym 25727 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 25728 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 25729 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 25730 fb0.0.0.0_RDATA[84]
.sym 25732 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25734 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 25735 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 25736 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 25737 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 25740 ram_add[7]
.sym 25742 this_line_addr[12]
.sym 25743 address_reg[3]
.sym 25744 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 25745 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 25746 DE
.sym 25747 fb0.0.3.0_RCLKE
.sym 25748 fb0.0.5.0_RCLKE
.sym 25749 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 25750 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25757 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25759 DE
.sym 25762 this_line_addr[10]
.sym 25763 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25764 this_line_addr[11]
.sym 25765 DE
.sym 25767 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 25768 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 25769 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25771 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25774 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25775 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 25776 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25779 ram_add_SB_LUT4_O_I0[9]
.sym 25780 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 25785 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25787 ram_add_SB_LUT4_O_I0[9]
.sym 25790 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 25791 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25792 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 25795 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 25796 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25798 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25801 this_line_addr[10]
.sym 25802 DE
.sym 25803 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 25804 ram_add_SB_LUT4_O_I0[9]
.sym 25807 DE
.sym 25809 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25813 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25815 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25819 this_line_addr[11]
.sym 25820 ram_add_SB_LUT4_O_I0[9]
.sym 25821 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 25822 DE
.sym 25826 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25828 DE
.sym 25833 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25835 DE_$glb_ce
.sym 25836 CLK_FAST
.sym 25839 fb0.0.0.0_RDATA[22]
.sym 25840 fb0.0.0.0_RDATA[21]
.sym 25841 fb0.0.0.0_RDATA[20]
.sym 25842 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[0]
.sym 25843 fb0.0.0.0_RDATA[18]
.sym 25844 fb0.0.0.0_RDATA[17]
.sym 25845 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 25850 DE
.sym 25851 $PACKER_VCC_NET
.sym 25852 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25853 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 25854 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25859 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25860 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 25861 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 25863 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25865 address_reg[6]
.sym 25866 $PACKER_VCC_NET
.sym 25867 DE
.sym 25868 address_reg[0]
.sym 25869 fb0.0.19.0_RCLKE
.sym 25871 $PACKER_VCC_NET
.sym 25881 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25882 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25883 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25884 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25886 ram_add_SB_LUT4_O_I0[9]
.sym 25887 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 25891 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 25892 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 25894 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25896 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25897 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25901 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25902 this_line_addr[12]
.sym 25904 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25906 DE
.sym 25912 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25918 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 25920 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 25921 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25925 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25927 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25931 DE
.sym 25933 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25936 DE
.sym 25937 this_line_addr[12]
.sym 25938 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 25939 ram_add_SB_LUT4_O_I0[9]
.sym 25945 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 25948 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25949 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25951 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 25955 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25957 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25958 DE_$glb_ce
.sym 25959 CLK_FAST
.sym 25973 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 25975 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 25978 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 25980 address_reg[3]
.sym 25981 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 25983 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 25984 fb0.0.0.0_RDATA[21]
.sym 25985 ram_add[1]
.sym 25987 ram_add[5]
.sym 25989 address_reg[2]
.sym 25990 fb0.0.22.0_RCLKE
.sym 25991 fb0.0.1.0_WCLKE
.sym 25992 ram_add[2]
.sym 25993 ram_add[2]
.sym 25994 ram_add[4]
.sym 25996 ram_add[6]
.sym 26005 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26008 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26010 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 26012 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 26014 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 26015 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 26016 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26018 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 26021 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26025 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26027 DE
.sym 26035 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 26036 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 26038 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 26041 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26042 DE
.sym 26048 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 26049 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26055 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26056 DE
.sym 26060 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26061 DE
.sym 26067 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26072 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26073 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 26074 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 26077 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26079 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 26080 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 26081 DE_$glb_ce
.sym 26082 CLK_FAST
.sym 26085 fb0.0.0.0_RDATA[310]
.sym 26086 fb0.0.0.0_RDATA[309]
.sym 26087 fb0.0.0.0_RDATA[308]
.sym 26088 fb0.0.0.0_RDATA[307]
.sym 26089 fb0.0.0.0_RDATA[306]
.sym 26090 fb0.0.0.0_RDATA[305]
.sym 26091 fb0.0.0.0_RDATA[304]
.sym 26098 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 26099 ram_add[6]
.sym 26102 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26103 ram_add[4]
.sym 26109 command_data[4]
.sym 26110 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 26118 address_reg[3]
.sym 26125 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26132 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26137 DE
.sym 26160 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26161 DE
.sym 26189 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26202 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 26204 DE_$glb_ce
.sym 26205 CLK_FAST
.sym 26219 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 26221 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 26225 address_reg[5]
.sym 26227 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 26331 fb0.0.0.0_RDATA[358]
.sym 26332 fb0.0.0.0_RDATA[357]
.sym 26333 fb0.0.0.0_RDATA[356]
.sym 26334 fb0.0.0.0_RDATA[355]
.sym 26335 fb0.0.0.0_RDATA[354]
.sym 26336 fb0.0.0.0_RDATA[353]
.sym 26337 fb0.0.0.0_RDATA[352]
.sym 26339 command_data[3]
.sym 26344 ram_add[7]
.sym 26358 $PACKER_VCC_NET
.sym 26363 $PACKER_VCC_NET
.sym 26479 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26486 $PACKER_VCC_NET
.sym 26498 $PACKER_VCC_NET
.sym 26520 $PACKER_VCC_NET
.sym 26528 $PACKER_VCC_NET
.sym 26531 blue[1]$SB_IO_OUT
.sym 26541 $PACKER_VCC_NET
.sym 26544 blue[1]$SB_IO_OUT
.sym 26563 command_data[1]
.sym 26567 address_reg[0]
.sym 26571 address_reg[7]
.sym 26627 RW$SB_IO_IN
.sym 26669 fb0.0.0.0_RDATA[38]
.sym 26675 blue[1]$SB_IO_OUT
.sym 26702 ram_add[0]
.sym 26711 ram_add[3]
.sym 26722 HSYNC$SB_IO_OUT
.sym 26725 command_data[6]
.sym 26768 fb0.0.2.0_WCLKE
.sym 26774 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26826 command_data[2]
.sym 26839 fb0.0.2.0_RCLKE
.sym 26841 $PACKER_VCC_NET
.sym 26845 ram_add[6]
.sym 26846 ram_add[7]
.sym 26847 ram_add[0]
.sym 26855 ram_add[3]
.sym 26860 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26861 ram_add[2]
.sym 26862 ram_add[1]
.sym 26863 ram_add[4]
.sym 26864 ram_add[5]
.sym 26868 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26877 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26878 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26879 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26880 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26881 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26882 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26883 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26884 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26885 ram_add[0]
.sym 26886 ram_add[1]
.sym 26888 ram_add[2]
.sym 26889 ram_add[3]
.sym 26890 ram_add[4]
.sym 26891 ram_add[5]
.sym 26892 ram_add[6]
.sym 26893 ram_add[7]
.sym 26896 CLK_FAST
.sym 26897 fb0.0.2.0_RCLKE
.sym 26898 $PACKER_VCC_NET
.sym 26912 ram_add[7]
.sym 26925 ram_add[1]
.sym 26926 address_reg[2]
.sym 26928 ram_add[1]
.sym 26932 address_reg[12]
.sym 26933 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 26940 command_data[3]
.sym 26943 $PACKER_VCC_NET
.sym 26946 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26947 address_reg[0]
.sym 26948 command_data[0]
.sym 26949 address_reg[2]
.sym 26950 address_reg[1]
.sym 26953 address_reg[6]
.sym 26954 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26955 address_reg[5]
.sym 26957 command_data[6]
.sym 26958 command_data[7]
.sym 26959 command_data[4]
.sym 26960 command_data[1]
.sym 26962 command_data[5]
.sym 26964 command_data[2]
.sym 26966 fb0.0.2.0_WCLKE
.sym 26967 address_reg[4]
.sym 26968 address_reg[7]
.sym 26970 address_reg[3]
.sym 26971 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26972 fb0.0.18.0_WCLKE
.sym 26979 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26980 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26981 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26982 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26983 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26984 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26985 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26986 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26987 address_reg[0]
.sym 26988 address_reg[1]
.sym 26990 address_reg[2]
.sym 26991 address_reg[3]
.sym 26992 address_reg[4]
.sym 26993 address_reg[5]
.sym 26994 address_reg[6]
.sym 26995 address_reg[7]
.sym 26998 CLK_FAST
.sym 26999 fb0.0.2.0_WCLKE
.sym 27000 command_data[0]
.sym 27001 command_data[1]
.sym 27002 command_data[2]
.sym 27003 command_data[3]
.sym 27004 command_data[4]
.sym 27005 command_data[5]
.sym 27006 command_data[6]
.sym 27007 command_data[7]
.sym 27008 $PACKER_VCC_NET
.sym 27018 address_reg[1]
.sym 27025 command_data[4]
.sym 27026 fb0.0.0.0_RDATA[37]
.sym 27027 command_data[4]
.sym 27028 ram_add[0]
.sym 27030 fb0.0.0.0_RDATA[35]
.sym 27031 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 27032 fb0.0.0.0_RDATA[34]
.sym 27033 address_reg[4]
.sym 27034 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27036 fb0.0.23.0_WCLKE
.sym 27049 ram_add[2]
.sym 27051 ram_add[0]
.sym 27052 fb0.0.18.0_RCLKE
.sym 27054 $PACKER_VCC_NET
.sym 27057 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27059 ram_add[5]
.sym 27060 ram_add[6]
.sym 27061 ram_add[7]
.sym 27063 ram_add[1]
.sym 27065 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27066 ram_add[3]
.sym 27071 ram_add[4]
.sym 27081 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27082 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27083 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27084 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27085 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27086 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27087 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27088 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27089 ram_add[0]
.sym 27090 ram_add[1]
.sym 27092 ram_add[2]
.sym 27093 ram_add[3]
.sym 27094 ram_add[4]
.sym 27095 ram_add[5]
.sym 27096 ram_add[6]
.sym 27097 ram_add[7]
.sym 27100 CLK_FAST
.sym 27101 fb0.0.18.0_RCLKE
.sym 27102 $PACKER_VCC_NET
.sym 27114 command_data[5]
.sym 27118 command_data[0]
.sym 27131 fb0.0.0.0_RDATA[289]
.sym 27135 HSYNC$SB_IO_OUT
.sym 27137 fb0.0.0.0_RDATA[32]
.sym 27138 command_data[6]
.sym 27143 command_data[2]
.sym 27146 command_data[7]
.sym 27150 command_data[3]
.sym 27151 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27152 command_data[0]
.sym 27153 address_reg[2]
.sym 27154 address_reg[7]
.sym 27155 address_reg[6]
.sym 27156 address_reg[5]
.sym 27158 address_reg[3]
.sym 27159 address_reg[1]
.sym 27161 command_data[6]
.sym 27163 $PACKER_VCC_NET
.sym 27164 address_reg[0]
.sym 27165 command_data[4]
.sym 27166 command_data[5]
.sym 27170 fb0.0.18.0_WCLKE
.sym 27171 address_reg[4]
.sym 27172 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27173 command_data[1]
.sym 27178 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27180 fb0.0.23.0_WCLKE
.sym 27183 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27184 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27185 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27186 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27187 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27188 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27189 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27190 fb0.0.2.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27191 address_reg[0]
.sym 27192 address_reg[1]
.sym 27194 address_reg[2]
.sym 27195 address_reg[3]
.sym 27196 address_reg[4]
.sym 27197 address_reg[5]
.sym 27198 address_reg[6]
.sym 27199 address_reg[7]
.sym 27202 CLK_FAST
.sym 27203 fb0.0.18.0_WCLKE
.sym 27204 command_data[0]
.sym 27205 command_data[1]
.sym 27206 command_data[2]
.sym 27207 command_data[3]
.sym 27208 command_data[4]
.sym 27209 command_data[5]
.sym 27210 command_data[6]
.sym 27211 command_data[7]
.sym 27212 $PACKER_VCC_NET
.sym 27215 command_data[1]
.sym 27219 fb0.0.0.0_RDATA[33]
.sym 27223 address_reg[6]
.sym 27229 command_data[2]
.sym 27230 fb0.0.0.0_RDATA[293]
.sym 27231 ram_add[3]
.sym 27232 fb0.0.0.0_RDATA[292]
.sym 27235 address_reg[4]
.sym 27236 fb0.0.0.0_RDATA[290]
.sym 27237 fb0.0.23.0_RCLKE
.sym 27240 command_data[2]
.sym 27247 fb0.0.23.0_RCLKE
.sym 27249 $PACKER_VCC_NET
.sym 27251 ram_add[7]
.sym 27252 ram_add[6]
.sym 27255 ram_add[0]
.sym 27256 ram_add[3]
.sym 27264 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27269 ram_add[2]
.sym 27270 ram_add[1]
.sym 27271 ram_add[4]
.sym 27272 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27276 ram_add[5]
.sym 27285 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27286 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27287 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27288 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27289 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27290 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27291 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27292 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27293 ram_add[0]
.sym 27294 ram_add[1]
.sym 27296 ram_add[2]
.sym 27297 ram_add[3]
.sym 27298 ram_add[4]
.sym 27299 ram_add[5]
.sym 27300 ram_add[6]
.sym 27301 ram_add[7]
.sym 27304 CLK_FAST
.sym 27305 fb0.0.23.0_RCLKE
.sym 27306 $PACKER_VCC_NET
.sym 27320 command_data[7]
.sym 27326 command_data[2]
.sym 27327 ram_add[7]
.sym 27330 address_reg[3]
.sym 27332 ram_add[1]
.sym 27333 ram_add[1]
.sym 27334 address_reg[2]
.sym 27336 ram_add[1]
.sym 27337 command_data[6]
.sym 27338 address_reg[2]
.sym 27340 address_reg[12]
.sym 27341 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 27347 command_data[0]
.sym 27348 command_data[7]
.sym 27350 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27352 address_reg[0]
.sym 27354 address_reg[6]
.sym 27355 command_data[3]
.sym 27356 address_reg[1]
.sym 27358 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27361 address_reg[2]
.sym 27363 address_reg[5]
.sym 27365 address_reg[3]
.sym 27366 command_data[5]
.sym 27367 command_data[6]
.sym 27368 command_data[1]
.sym 27369 command_data[4]
.sym 27372 address_reg[7]
.sym 27373 address_reg[4]
.sym 27374 fb0.0.23.0_WCLKE
.sym 27376 $PACKER_VCC_NET
.sym 27378 command_data[2]
.sym 27387 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27388 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27389 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27390 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27391 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27392 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27393 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27394 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27395 address_reg[0]
.sym 27396 address_reg[1]
.sym 27398 address_reg[2]
.sym 27399 address_reg[3]
.sym 27400 address_reg[4]
.sym 27401 address_reg[5]
.sym 27402 address_reg[6]
.sym 27403 address_reg[7]
.sym 27406 CLK_FAST
.sym 27407 fb0.0.23.0_WCLKE
.sym 27408 command_data[0]
.sym 27409 command_data[1]
.sym 27410 command_data[2]
.sym 27411 command_data[3]
.sym 27412 command_data[4]
.sym 27413 command_data[5]
.sym 27414 command_data[6]
.sym 27415 command_data[7]
.sym 27416 $PACKER_VCC_NET
.sym 27419 address_reg[0]
.sym 27420 fb0.0.0.0_RDATA[101]
.sym 27423 $PACKER_VCC_NET
.sym 27425 fb0_char_SB_LUT4_O_I2[0]
.sym 27426 address_reg[1]
.sym 27427 fb0_char_SB_LUT4_O_1_I2[0]
.sym 27431 fb0_char_SB_LUT4_O_3_I2[0]
.sym 27432 address_reg[1]
.sym 27434 fb0.0.0.0_RDATA[35]
.sym 27435 command_data[4]
.sym 27438 ram_add[0]
.sym 27439 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 27440 fb0.0.23.0_WCLKE
.sym 27441 fb0.0.0.0_RDATA[34]
.sym 27442 fb0.0.0.0_RDATA[37]
.sym 27443 ram_add[0]
.sym 27451 fb0.0.6.0_RCLKE
.sym 27457 ram_add[2]
.sym 27460 ram_add[3]
.sym 27465 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27467 ram_add[5]
.sym 27468 ram_add[4]
.sym 27469 $PACKER_VCC_NET
.sym 27470 ram_add[0]
.sym 27471 ram_add[1]
.sym 27473 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27474 ram_add[7]
.sym 27475 ram_add[6]
.sym 27481 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27484 fb0.0.6.0_WCLKE
.sym 27489 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27490 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27491 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27492 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27493 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27494 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27495 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27496 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27497 ram_add[0]
.sym 27498 ram_add[1]
.sym 27500 ram_add[2]
.sym 27501 ram_add[3]
.sym 27502 ram_add[4]
.sym 27503 ram_add[5]
.sym 27504 ram_add[6]
.sym 27505 ram_add[7]
.sym 27508 CLK_FAST
.sym 27509 fb0.0.6.0_RCLKE
.sym 27510 $PACKER_VCC_NET
.sym 27523 command_data[0]
.sym 27535 $PACKER_VCC_NET
.sym 27541 $PACKER_VCC_NET
.sym 27543 HSYNC$SB_IO_OUT
.sym 27544 fb0.0.0.0_RDATA[289]
.sym 27545 fb0.0.0.0_RDATA[32]
.sym 27552 command_data[7]
.sym 27553 address_reg[3]
.sym 27554 address_reg[6]
.sym 27557 address_reg[7]
.sym 27561 address_reg[2]
.sym 27562 address_reg[5]
.sym 27565 command_data[3]
.sym 27566 command_data[6]
.sym 27567 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27568 command_data[1]
.sym 27569 address_reg[1]
.sym 27571 $PACKER_VCC_NET
.sym 27572 address_reg[0]
.sym 27573 command_data[4]
.sym 27574 command_data[5]
.sym 27575 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27576 command_data[2]
.sym 27578 fb0.0.6.0_WCLKE
.sym 27579 address_reg[4]
.sym 27580 command_data[0]
.sym 27585 fb0.0.21.0_WCLKE
.sym 27590 fb0.0.21.0_MASK
.sym 27591 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27592 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27593 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27594 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27595 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27596 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27597 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27598 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27599 address_reg[0]
.sym 27600 address_reg[1]
.sym 27602 address_reg[2]
.sym 27603 address_reg[3]
.sym 27604 address_reg[4]
.sym 27605 address_reg[5]
.sym 27606 address_reg[6]
.sym 27607 address_reg[7]
.sym 27610 CLK_FAST
.sym 27611 fb0.0.6.0_WCLKE
.sym 27612 command_data[0]
.sym 27613 command_data[1]
.sym 27614 command_data[2]
.sym 27615 command_data[3]
.sym 27616 command_data[4]
.sym 27617 command_data[5]
.sym 27618 command_data[6]
.sym 27619 command_data[7]
.sym 27620 $PACKER_VCC_NET
.sym 27623 address_reg[7]
.sym 27627 fb0.0.0.0_RDATA[98]
.sym 27629 fb0.0.0.0_RDATA[102]
.sym 27633 fb0_char_SB_LUT4_O_I1[0]
.sym 27637 command_data[2]
.sym 27638 ram_add[3]
.sym 27639 fb0.0.0.0_RDATA[293]
.sym 27640 fb0.0.0.0_RDATA[292]
.sym 27641 command_data[7]
.sym 27642 fb0.0.0.0_RDATA[99]
.sym 27643 ram_add[3]
.sym 27644 fb0.0.23.0_RCLKE
.sym 27645 address_reg[4]
.sym 27653 ram_add[3]
.sym 27655 ram_add[7]
.sym 27658 ram_add[4]
.sym 27664 fb0.0.21.0_RCLKE
.sym 27665 ram_add[0]
.sym 27667 ram_add[6]
.sym 27671 ram_add[5]
.sym 27673 $PACKER_VCC_NET
.sym 27676 fb0.0.21.0_MASK
.sym 27678 ram_add[1]
.sym 27679 ram_add[2]
.sym 27684 fb0.0.21.0_MASK
.sym 27693 fb0.0.21.0_MASK
.sym 27694 fb0.0.21.0_MASK
.sym 27695 fb0.0.21.0_MASK
.sym 27696 fb0.0.21.0_MASK
.sym 27697 fb0.0.21.0_MASK
.sym 27698 fb0.0.21.0_MASK
.sym 27699 fb0.0.21.0_MASK
.sym 27700 fb0.0.21.0_MASK
.sym 27701 ram_add[0]
.sym 27702 ram_add[1]
.sym 27704 ram_add[2]
.sym 27705 ram_add[3]
.sym 27706 ram_add[4]
.sym 27707 ram_add[5]
.sym 27708 ram_add[6]
.sym 27709 ram_add[7]
.sym 27712 CLK_FAST
.sym 27713 fb0.0.21.0_RCLKE
.sym 27714 $PACKER_VCC_NET
.sym 27729 ram_add[7]
.sym 27730 command_data[7]
.sym 27736 address_reg[3]
.sym 27740 ram_add[1]
.sym 27741 command_data[6]
.sym 27743 fb0.0.0.0_RDATA[337]
.sym 27744 ram_add[1]
.sym 27745 address_reg[12]
.sym 27746 address_reg[2]
.sym 27748 fb0.0.0.0_RDATA[100]
.sym 27749 command_data[6]
.sym 27750 fb0.0.9.0_WCLKE
.sym 27755 command_data[6]
.sym 27757 fb0.0.21.0_WCLKE
.sym 27758 address_reg[6]
.sym 27759 $PACKER_VCC_NET
.sym 27760 address_reg[0]
.sym 27762 fb0.0.21.0_MASK
.sym 27763 command_data[3]
.sym 27764 address_reg[1]
.sym 27768 command_data[0]
.sym 27769 address_reg[2]
.sym 27770 fb0.0.21.0_MASK
.sym 27773 address_reg[3]
.sym 27774 command_data[5]
.sym 27775 command_data[2]
.sym 27776 command_data[1]
.sym 27777 address_reg[5]
.sym 27779 command_data[7]
.sym 27782 command_data[4]
.sym 27783 address_reg[4]
.sym 27784 address_reg[7]
.sym 27795 fb0.0.21.0_MASK
.sym 27796 fb0.0.21.0_MASK
.sym 27797 fb0.0.21.0_MASK
.sym 27798 fb0.0.21.0_MASK
.sym 27799 fb0.0.21.0_MASK
.sym 27800 fb0.0.21.0_MASK
.sym 27801 fb0.0.21.0_MASK
.sym 27802 fb0.0.21.0_MASK
.sym 27803 address_reg[0]
.sym 27804 address_reg[1]
.sym 27806 address_reg[2]
.sym 27807 address_reg[3]
.sym 27808 address_reg[4]
.sym 27809 address_reg[5]
.sym 27810 address_reg[6]
.sym 27811 address_reg[7]
.sym 27814 CLK_FAST
.sym 27815 fb0.0.21.0_WCLKE
.sym 27816 command_data[0]
.sym 27817 command_data[1]
.sym 27818 command_data[2]
.sym 27819 command_data[3]
.sym 27820 command_data[4]
.sym 27821 command_data[5]
.sym 27822 command_data[6]
.sym 27823 command_data[7]
.sym 27824 $PACKER_VCC_NET
.sym 27840 address_reg[1]
.sym 27842 fb0.0.0.0_RDATA[34]
.sym 27843 fb0.0.0.0_RDATA[35]
.sym 27846 fb0.0.0.0_RDATA[339]
.sym 27847 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 27848 command_data[4]
.sym 27849 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 27850 ram_add[0]
.sym 27851 fb0.0.0.0_RDATA[37]
.sym 27861 $PACKER_VCC_NET
.sym 27864 ram_add[2]
.sym 27868 fb0.0.9.0_RCLKE
.sym 27872 ram_add[3]
.sym 27873 ram_add[5]
.sym 27875 ram_add[7]
.sym 27877 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27878 ram_add[0]
.sym 27881 ram_add[4]
.sym 27882 ram_add[1]
.sym 27883 ram_add[6]
.sym 27885 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27893 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27894 fb0.0.9.0_WCLKE
.sym 27897 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27898 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27899 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27900 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27901 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27902 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27903 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27904 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27905 ram_add[0]
.sym 27906 ram_add[1]
.sym 27908 ram_add[2]
.sym 27909 ram_add[3]
.sym 27910 ram_add[4]
.sym 27911 ram_add[5]
.sym 27912 ram_add[6]
.sym 27913 ram_add[7]
.sym 27916 CLK_FAST
.sym 27917 fb0.0.9.0_RCLKE
.sym 27918 $PACKER_VCC_NET
.sym 27929 fb0.0.0.0_RDATA[38]
.sym 27931 command_data[3]
.sym 27940 command_data[0]
.sym 27945 fb0.0.0.0_RDATA[340]
.sym 27946 fb0.0.0.0_RDATA[32]
.sym 27947 fb0.0.4.0_WCLKE
.sym 27949 $PACKER_VCC_NET
.sym 27951 HSYNC$SB_IO_OUT
.sym 27952 fb0.0.0.0_RDATA[289]
.sym 27953 fb0.0.0.0_RDATA[150]
.sym 27954 fb0.0.4.0_WCLKE
.sym 27960 address_reg[6]
.sym 27961 address_reg[3]
.sym 27963 address_reg[7]
.sym 27965 address_reg[1]
.sym 27970 command_data[6]
.sym 27972 $PACKER_VCC_NET
.sym 27973 address_reg[2]
.sym 27974 address_reg[5]
.sym 27976 command_data[1]
.sym 27977 fb0.0.9.0_WCLKE
.sym 27978 address_reg[0]
.sym 27979 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27980 command_data[3]
.sym 27982 command_data[5]
.sym 27983 command_data[7]
.sym 27986 command_data[4]
.sym 27987 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27988 command_data[2]
.sym 27989 address_reg[4]
.sym 27990 command_data[0]
.sym 27991 fb0.0.4.0_WCLKE
.sym 27993 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 27999 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 28000 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 28001 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 28002 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 28003 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 28004 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 28005 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 28006 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 28007 address_reg[0]
.sym 28008 address_reg[1]
.sym 28010 address_reg[2]
.sym 28011 address_reg[3]
.sym 28012 address_reg[4]
.sym 28013 address_reg[5]
.sym 28014 address_reg[6]
.sym 28015 address_reg[7]
.sym 28018 CLK_FAST
.sym 28019 fb0.0.9.0_WCLKE
.sym 28020 command_data[0]
.sym 28021 command_data[1]
.sym 28022 command_data[2]
.sym 28023 command_data[3]
.sym 28024 command_data[4]
.sym 28025 command_data[5]
.sym 28026 command_data[6]
.sym 28027 command_data[7]
.sym 28028 $PACKER_VCC_NET
.sym 28040 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 28041 fb0.0.0.0_RDATA[148]
.sym 28044 address_reg[6]
.sym 28045 command_data[2]
.sym 28046 fb0.0.0.0_RDATA[149]
.sym 28047 fb0.0.23.0_RCLKE
.sym 28048 fb0.0.0.0_RDATA[292]
.sym 28049 command_data[7]
.sym 28050 ram_add[3]
.sym 28051 fb0.0.0.0_RDATA[99]
.sym 28052 fb0.0.0.0_RDATA[293]
.sym 28054 command_data[2]
.sym 28055 address_reg[4]
.sym 28056 command_data[0]
.sym 28065 ram_add[3]
.sym 28072 fb0.0.4.0_RCLKE
.sym 28074 $PACKER_VCC_NET
.sym 28075 ram_add[4]
.sym 28076 ram_add[7]
.sym 28077 ram_add[5]
.sym 28079 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28080 ram_add[6]
.sym 28084 ram_add[2]
.sym 28085 ram_add[0]
.sym 28086 ram_add[1]
.sym 28087 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28101 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28102 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28103 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28104 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28105 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28106 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28107 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28108 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28109 ram_add[0]
.sym 28110 ram_add[1]
.sym 28112 ram_add[2]
.sym 28113 ram_add[3]
.sym 28114 ram_add[4]
.sym 28115 ram_add[5]
.sym 28116 ram_add[6]
.sym 28117 ram_add[7]
.sym 28120 CLK_FAST
.sym 28121 fb0.0.4.0_RCLKE
.sym 28122 $PACKER_VCC_NET
.sym 28139 address_reg[3]
.sym 28144 ram_add[7]
.sym 28147 fb0.0.0.0_RDATA[337]
.sym 28148 command_data[6]
.sym 28149 fb0.0.10.0_WCLKE
.sym 28150 address_reg[2]
.sym 28151 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28152 ram_add[1]
.sym 28154 command_data[6]
.sym 28155 address_reg[2]
.sym 28156 command_data[6]
.sym 28157 fb0.0.0.0_RDATA[100]
.sym 28158 address_reg[12]
.sym 28165 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28167 $PACKER_VCC_NET
.sym 28168 command_data[3]
.sym 28169 command_data[6]
.sym 28173 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28174 address_reg[1]
.sym 28175 address_reg[6]
.sym 28177 address_reg[0]
.sym 28179 address_reg[7]
.sym 28180 address_reg[2]
.sym 28181 fb0.0.4.0_WCLKE
.sym 28183 command_data[2]
.sym 28184 command_data[1]
.sym 28185 address_reg[3]
.sym 28186 command_data[5]
.sym 28187 command_data[7]
.sym 28188 address_reg[5]
.sym 28192 command_data[4]
.sym 28193 address_reg[4]
.sym 28194 command_data[0]
.sym 28201 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28202 fb0.0.10.0_WCLKE
.sym 28203 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28204 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28205 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28206 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28207 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28208 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28209 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28210 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28211 address_reg[0]
.sym 28212 address_reg[1]
.sym 28214 address_reg[2]
.sym 28215 address_reg[3]
.sym 28216 address_reg[4]
.sym 28217 address_reg[5]
.sym 28218 address_reg[6]
.sym 28219 address_reg[7]
.sym 28222 CLK_FAST
.sym 28223 fb0.0.4.0_WCLKE
.sym 28224 command_data[0]
.sym 28225 command_data[1]
.sym 28226 command_data[2]
.sym 28227 command_data[3]
.sym 28228 command_data[4]
.sym 28229 command_data[5]
.sym 28230 command_data[6]
.sym 28231 command_data[7]
.sym 28232 $PACKER_VCC_NET
.sym 28239 address_reg[0]
.sym 28242 address_reg[1]
.sym 28246 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 28249 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28250 fb0.0.0.0_RDATA[339]
.sym 28251 fb0.0.0.0_RDATA[34]
.sym 28252 fb0.0.0.0_RDATA[68]
.sym 28253 ram_add[0]
.sym 28254 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 28256 fb0.0.0.0_RDATA[35]
.sym 28258 command_data[4]
.sym 28259 fb0.0.0.0_RDATA[37]
.sym 28272 ram_add[2]
.sym 28274 ram_add[7]
.sym 28278 $PACKER_VCC_NET
.sym 28281 ram_add[5]
.sym 28283 fb0.0.10.0_RCLKE
.sym 28284 ram_add[0]
.sym 28287 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28289 ram_add[4]
.sym 28290 ram_add[1]
.sym 28291 ram_add[6]
.sym 28292 ram_add[3]
.sym 28295 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28301 YPOS[0]
.sym 28302 ram_add_SB_LUT4_O_I0[0]
.sym 28303 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28305 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28306 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28307 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28308 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28309 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28310 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28311 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28312 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28313 ram_add[0]
.sym 28314 ram_add[1]
.sym 28316 ram_add[2]
.sym 28317 ram_add[3]
.sym 28318 ram_add[4]
.sym 28319 ram_add[5]
.sym 28320 ram_add[6]
.sym 28321 ram_add[7]
.sym 28324 CLK_FAST
.sym 28325 fb0.0.10.0_RCLKE
.sym 28326 $PACKER_VCC_NET
.sym 28338 command_data[5]
.sym 28340 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 28341 fb0.0.14.0_RCLKE
.sym 28342 fb0.0.0.0_RDATA[147]
.sym 28344 command_data[3]
.sym 28346 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 28348 fb0.0.0.0_RDATA[146]
.sym 28351 HSYNC$SB_IO_OUT
.sym 28353 $PACKER_VCC_NET
.sym 28354 fb0.0.0.0_RDATA[32]
.sym 28355 fb0.0.0.0_RDATA[325]
.sym 28357 fb0.0.0.0_RDATA[150]
.sym 28358 fb0.0.0.0_RDATA[340]
.sym 28360 fb0.0.0.0_RDATA[289]
.sym 28361 fb0.0.0.0_RDATA[166]
.sym 28362 $PACKER_VCC_NET
.sym 28369 address_reg[1]
.sym 28370 address_reg[6]
.sym 28371 address_reg[7]
.sym 28373 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28374 command_data[7]
.sym 28376 command_data[0]
.sym 28377 address_reg[2]
.sym 28378 fb0.0.10.0_WCLKE
.sym 28380 address_reg[3]
.sym 28381 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28382 address_reg[5]
.sym 28383 command_data[6]
.sym 28384 command_data[1]
.sym 28386 address_reg[0]
.sym 28387 $PACKER_VCC_NET
.sym 28390 command_data[5]
.sym 28391 command_data[3]
.sym 28392 command_data[2]
.sym 28397 address_reg[4]
.sym 28398 command_data[4]
.sym 28400 fb0.0.20.0_WCLKE
.sym 28401 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28407 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28408 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28409 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28410 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28411 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28412 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28413 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28414 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O
.sym 28415 address_reg[0]
.sym 28416 address_reg[1]
.sym 28418 address_reg[2]
.sym 28419 address_reg[3]
.sym 28420 address_reg[4]
.sym 28421 address_reg[5]
.sym 28422 address_reg[6]
.sym 28423 address_reg[7]
.sym 28426 CLK_FAST
.sym 28427 fb0.0.10.0_WCLKE
.sym 28428 command_data[0]
.sym 28429 command_data[1]
.sym 28430 command_data[2]
.sym 28431 command_data[3]
.sym 28432 command_data[4]
.sym 28433 command_data[5]
.sym 28434 command_data[6]
.sym 28435 command_data[7]
.sym 28436 $PACKER_VCC_NET
.sym 28439 command_data[1]
.sym 28442 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28446 address_reg[6]
.sym 28449 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28450 command_data[7]
.sym 28454 fb0.0.0.0_RDATA[149]
.sym 28455 fb0.0.23.0_RCLKE
.sym 28456 fb0.0.0.0_RDATA[292]
.sym 28457 address_reg[4]
.sym 28459 fb0.0.0.0_RDATA[99]
.sym 28460 fb0.0.0.0_RDATA[162]
.sym 28461 fb0.0.0.0_RDATA[293]
.sym 28462 ram_add[3]
.sym 28464 fb0.0.0.0_RDATA[324]
.sym 28473 $PACKER_VCC_NET
.sym 28478 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28480 ram_add[7]
.sym 28485 ram_add[3]
.sym 28486 ram_add[0]
.sym 28487 fb0.0.20.0_RCLKE
.sym 28488 ram_add[6]
.sym 28489 ram_add[1]
.sym 28491 ram_add[5]
.sym 28493 ram_add[4]
.sym 28495 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28499 ram_add[2]
.sym 28508 XPOS[1]
.sym 28509 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28510 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28511 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28512 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28513 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28514 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28515 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28516 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28517 ram_add[0]
.sym 28518 ram_add[1]
.sym 28520 ram_add[2]
.sym 28521 ram_add[3]
.sym 28522 ram_add[4]
.sym 28523 ram_add[5]
.sym 28524 ram_add[6]
.sym 28525 ram_add[7]
.sym 28528 CLK_FAST
.sym 28529 fb0.0.20.0_RCLKE
.sym 28530 $PACKER_VCC_NET
.sym 28544 fb0.0.0.0_RDATA[69]
.sym 28546 ram_add[7]
.sym 28548 address_reg[3]
.sym 28552 address_reg[1]
.sym 28554 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28555 ram_add[1]
.sym 28557 XPOS[0]
.sym 28558 fb0.0.0.0_RDATA[100]
.sym 28559 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28560 fb0.0.0.0_RDATA[337]
.sym 28561 fb0.0.0.0_RDATA[320]
.sym 28563 address_reg[12]
.sym 28564 command_data[6]
.sym 28565 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 28566 command_data[6]
.sym 28571 address_reg[1]
.sym 28572 address_reg[0]
.sym 28573 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28575 $PACKER_VCC_NET
.sym 28576 command_data[3]
.sym 28578 command_data[7]
.sym 28579 address_reg[6]
.sym 28580 command_data[2]
.sym 28581 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28585 address_reg[2]
.sym 28589 command_data[6]
.sym 28590 command_data[5]
.sym 28591 address_reg[5]
.sym 28592 command_data[1]
.sym 28593 address_reg[7]
.sym 28595 address_reg[4]
.sym 28596 command_data[0]
.sym 28598 fb0.0.20.0_WCLKE
.sym 28600 command_data[4]
.sym 28602 address_reg[3]
.sym 28603 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28604 fb0.0.3.0_WCLKE
.sym 28605 XPOS[3]
.sym 28606 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 28607 ram_add[3]
.sym 28608 ram_add[0]
.sym 28609 ram_add[1]
.sym 28610 XPOS[0]
.sym 28611 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28612 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28613 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28614 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28615 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28616 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28617 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28618 fb0.0.4.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28619 address_reg[0]
.sym 28620 address_reg[1]
.sym 28622 address_reg[2]
.sym 28623 address_reg[3]
.sym 28624 address_reg[4]
.sym 28625 address_reg[5]
.sym 28626 address_reg[6]
.sym 28627 address_reg[7]
.sym 28630 CLK_FAST
.sym 28631 fb0.0.20.0_WCLKE
.sym 28632 command_data[0]
.sym 28633 command_data[1]
.sym 28634 command_data[2]
.sym 28635 command_data[3]
.sym 28636 command_data[4]
.sym 28637 command_data[5]
.sym 28638 command_data[6]
.sym 28639 command_data[7]
.sym 28640 $PACKER_VCC_NET
.sym 28642 address_reg[0]
.sym 28643 address_reg[0]
.sym 28645 address_reg[1]
.sym 28646 DE
.sym 28648 address_reg[0]
.sym 28653 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28657 address_reg[1]
.sym 28658 fb0.0.0.0_RDATA[339]
.sym 28659 fb0.0.0.0_RDATA[34]
.sym 28660 ram_add[0]
.sym 28661 fb0.0.0.0_RDATA[68]
.sym 28663 fb0.0.0.0_RDATA[37]
.sym 28664 fb0.0.0.0_RDATA[322]
.sym 28665 fb0.0.0.0_RDATA[35]
.sym 28666 fb0.0.0.0_RDATA[321]
.sym 28667 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 28668 fb0.0.5.0_WCLKE
.sym 28673 ram_add[5]
.sym 28677 ram_add[7]
.sym 28681 ram_add[4]
.sym 28683 ram_add[6]
.sym 28686 $PACKER_VCC_NET
.sym 28689 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28693 ram_add[3]
.sym 28694 ram_add[2]
.sym 28695 ram_add[1]
.sym 28696 ram_add[0]
.sym 28697 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28700 fb0.0.3.0_RCLKE
.sym 28707 XPOS[2]
.sym 28708 char[0]
.sym 28709 char[1]
.sym 28710 char[2]
.sym 28711 char[3]
.sym 28712 char[4]
.sym 28713 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28714 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28715 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28716 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28717 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28718 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28719 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28720 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28721 ram_add[0]
.sym 28722 ram_add[1]
.sym 28724 ram_add[2]
.sym 28725 ram_add[3]
.sym 28726 ram_add[4]
.sym 28727 ram_add[5]
.sym 28728 ram_add[6]
.sym 28729 ram_add[7]
.sym 28732 CLK_FAST
.sym 28733 fb0.0.3.0_RCLKE
.sym 28734 $PACKER_VCC_NET
.sym 28747 ram_add[5]
.sym 28748 ram_add[1]
.sym 28749 ram_add[6]
.sym 28750 address_reg[2]
.sym 28752 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 28753 command_data[2]
.sym 28754 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 28756 address_reg[3]
.sym 28757 ram_add[4]
.sym 28758 fb0.0.0.0_RDATA[161]
.sym 28759 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 28760 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28761 fb0.0.0.0_RDATA[150]
.sym 28762 fb0.0.0.0_RDATA[166]
.sym 28763 ram_add[3]
.sym 28764 fb0.0.0.0_RDATA[289]
.sym 28765 fb0.0.0.0_RDATA[48]
.sym 28766 fb0.0.0.0_RDATA[340]
.sym 28768 fb0.0.0.0_RDATA[325]
.sym 28769 fb0.0.0.0_RDATA[54]
.sym 28770 fb0.0.0.0_RDATA[32]
.sym 28775 address_reg[5]
.sym 28777 address_reg[3]
.sym 28779 command_data[0]
.sym 28780 address_reg[6]
.sym 28781 command_data[4]
.sym 28782 command_data[7]
.sym 28783 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28784 address_reg[7]
.sym 28788 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28792 command_data[1]
.sym 28793 command_data[6]
.sym 28794 address_reg[0]
.sym 28795 address_reg[1]
.sym 28798 command_data[5]
.sym 28799 address_reg[2]
.sym 28800 command_data[2]
.sym 28802 fb0.0.3.0_WCLKE
.sym 28803 address_reg[4]
.sym 28804 $PACKER_VCC_NET
.sym 28805 command_data[3]
.sym 28807 char[5]
.sym 28808 char[6]
.sym 28809 fb0.0.5.0_MASK
.sym 28810 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 28811 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 28812 fb0.0.5.0_WCLKE
.sym 28813 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28814 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 28815 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28816 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28817 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28818 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28819 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28820 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28821 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28822 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 28823 address_reg[0]
.sym 28824 address_reg[1]
.sym 28826 address_reg[2]
.sym 28827 address_reg[3]
.sym 28828 address_reg[4]
.sym 28829 address_reg[5]
.sym 28830 address_reg[6]
.sym 28831 address_reg[7]
.sym 28834 CLK_FAST
.sym 28835 fb0.0.3.0_WCLKE
.sym 28836 command_data[0]
.sym 28837 command_data[1]
.sym 28838 command_data[2]
.sym 28839 command_data[3]
.sym 28840 command_data[4]
.sym 28841 command_data[5]
.sym 28842 command_data[6]
.sym 28843 command_data[7]
.sym 28844 $PACKER_VCC_NET
.sym 28846 address_reg[7]
.sym 28847 address_reg[7]
.sym 28849 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28852 address_reg[7]
.sym 28854 char[4]
.sym 28855 command_data[0]
.sym 28856 command_data[4]
.sym 28857 address_reg[7]
.sym 28858 command_data[7]
.sym 28860 XPOS[2]
.sym 28861 fb0.0.0.0_RDATA[324]
.sym 28862 fb0.0.23.0_RCLKE
.sym 28863 fb0.0.0.0_RDATA[149]
.sym 28864 fb0.0.0.0_RDATA[52]
.sym 28865 fb0.0.0.0_RDATA[292]
.sym 28866 command_data[2]
.sym 28867 fb0.0.0.0_RDATA[99]
.sym 28868 fb0.0.0.0_RDATA[162]
.sym 28869 fb0.0.0.0_RDATA[293]
.sym 28870 command_data[0]
.sym 28871 command_data[3]
.sym 28872 fb0.0.1.0_RCLKE
.sym 28878 ram_add[6]
.sym 28881 $PACKER_VCC_NET
.sym 28883 ram_add[7]
.sym 28887 ram_add[0]
.sym 28888 fb0.0.5.0_RCLKE
.sym 28889 ram_add[4]
.sym 28893 ram_add[5]
.sym 28895 fb0.0.5.0_MASK
.sym 28898 ram_add[2]
.sym 28902 ram_add[3]
.sym 28903 fb0.0.5.0_MASK
.sym 28906 ram_add[1]
.sym 28909 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 28910 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 28911 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 28912 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 28913 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 28914 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28915 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 28916 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28917 fb0.0.5.0_MASK
.sym 28918 fb0.0.5.0_MASK
.sym 28919 fb0.0.5.0_MASK
.sym 28920 fb0.0.5.0_MASK
.sym 28921 fb0.0.5.0_MASK
.sym 28922 fb0.0.5.0_MASK
.sym 28923 fb0.0.5.0_MASK
.sym 28924 fb0.0.5.0_MASK
.sym 28925 ram_add[0]
.sym 28926 ram_add[1]
.sym 28928 ram_add[2]
.sym 28929 ram_add[3]
.sym 28930 ram_add[4]
.sym 28931 ram_add[5]
.sym 28932 ram_add[6]
.sym 28933 ram_add[7]
.sym 28936 CLK_FAST
.sym 28937 fb0.0.5.0_RCLKE
.sym 28938 $PACKER_VCC_NET
.sym 28951 DE
.sym 28952 CLK_12M$SB_IO_IN
.sym 28953 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28957 XPOS[9]
.sym 28958 address_reg[3]
.sym 28959 ram_add[7]
.sym 28961 this_line_addr[12]
.sym 28962 fb0.0.0.0_RDATA[165]
.sym 28963 address_reg[5]
.sym 28964 fb0.0.0.0_RDATA[337]
.sym 28965 fb0.0.0.0_RDATA[320]
.sym 28966 fb0.0.0.0_RDATA[100]
.sym 28967 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 28968 address_reg[6]
.sym 28969 fb0.0.0.0_RDATA[50]
.sym 28970 fb0.0.0.0_RDATA[53]
.sym 28971 address_reg[2]
.sym 28972 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 28973 command_data[6]
.sym 28974 address_reg[6]
.sym 28979 command_data[6]
.sym 28981 fb0.0.5.0_MASK
.sym 28982 address_reg[0]
.sym 28986 command_data[7]
.sym 28987 address_reg[2]
.sym 28988 address_reg[5]
.sym 28989 fb0.0.5.0_MASK
.sym 28991 address_reg[6]
.sym 28992 $PACKER_VCC_NET
.sym 28994 address_reg[1]
.sym 28995 address_reg[3]
.sym 28998 command_data[5]
.sym 29000 command_data[1]
.sym 29001 address_reg[7]
.sym 29004 command_data[2]
.sym 29005 address_reg[4]
.sym 29006 fb0.0.5.0_WCLKE
.sym 29008 command_data[0]
.sym 29009 command_data[3]
.sym 29010 command_data[4]
.sym 29011 fb0.0.23.0_RCLKE
.sym 29012 fb0.0.1.0_WCLKE
.sym 29013 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 29014 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29015 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 29016 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 29017 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 29018 fb0_char_SB_LUT4_O_3_I2[2]
.sym 29019 fb0.0.5.0_MASK
.sym 29020 fb0.0.5.0_MASK
.sym 29021 fb0.0.5.0_MASK
.sym 29022 fb0.0.5.0_MASK
.sym 29023 fb0.0.5.0_MASK
.sym 29024 fb0.0.5.0_MASK
.sym 29025 fb0.0.5.0_MASK
.sym 29026 fb0.0.5.0_MASK
.sym 29027 address_reg[0]
.sym 29028 address_reg[1]
.sym 29030 address_reg[2]
.sym 29031 address_reg[3]
.sym 29032 address_reg[4]
.sym 29033 address_reg[5]
.sym 29034 address_reg[6]
.sym 29035 address_reg[7]
.sym 29038 CLK_FAST
.sym 29039 fb0.0.5.0_WCLKE
.sym 29040 command_data[0]
.sym 29041 command_data[1]
.sym 29042 command_data[2]
.sym 29043 command_data[3]
.sym 29044 command_data[4]
.sym 29045 command_data[5]
.sym 29046 command_data[6]
.sym 29047 command_data[7]
.sym 29048 $PACKER_VCC_NET
.sym 29050 cur_char[1]
.sym 29053 fb0.0.0.0_RDATA[101]
.sym 29055 fb0.0.0.0_RDATA[82]
.sym 29056 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 29057 address_reg[6]
.sym 29058 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 29060 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 29062 address_reg[1]
.sym 29063 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 29066 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29067 fb0.0.0.0_RDATA[339]
.sym 29068 ram_add[0]
.sym 29069 fb0.0.0.0_RDATA[68]
.sym 29070 address_reg[1]
.sym 29071 address_reg[4]
.sym 29072 fb0.0.5.0_WCLKE
.sym 29073 fb0.0.0.0_RDATA[322]
.sym 29074 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 29075 fb0.0.0.0_RDATA[321]
.sym 29076 command_data[4]
.sym 29081 ram_add[5]
.sym 29085 $PACKER_VCC_NET
.sym 29089 ram_add[4]
.sym 29090 ram_add[1]
.sym 29091 ram_add[0]
.sym 29093 ram_add[6]
.sym 29095 ram_add[2]
.sym 29099 fb0.0.1.0_RCLKE
.sym 29100 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29101 ram_add[3]
.sym 29103 ram_add[7]
.sym 29108 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29113 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 29114 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 29115 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 29116 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 29117 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 29118 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 29119 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29120 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29121 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29122 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29123 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29124 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29125 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29126 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29127 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29128 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29129 ram_add[0]
.sym 29130 ram_add[1]
.sym 29132 ram_add[2]
.sym 29133 ram_add[3]
.sym 29134 ram_add[4]
.sym 29135 ram_add[5]
.sym 29136 ram_add[6]
.sym 29137 ram_add[7]
.sym 29140 CLK_FAST
.sym 29141 fb0.0.1.0_RCLKE
.sym 29142 $PACKER_VCC_NET
.sym 29152 fb0.0.0.0_RDATA[38]
.sym 29156 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29158 address_reg[12]
.sym 29161 command_data[3]
.sym 29164 fb0.0.1.0_WCLKE
.sym 29166 command_data[7]
.sym 29167 ram_add[3]
.sym 29170 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 29171 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29172 command_data[1]
.sym 29173 fb0.0.0.0_RDATA[289]
.sym 29175 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 29176 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 29177 fb0_char_SB_LUT4_O_3_I2[2]
.sym 29178 fb0.0.0.0_RDATA[48]
.sym 29183 address_reg[3]
.sym 29186 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29187 command_data[0]
.sym 29189 address_reg[7]
.sym 29190 command_data[7]
.sym 29192 address_reg[5]
.sym 29194 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29195 address_reg[6]
.sym 29200 address_reg[2]
.sym 29201 fb0.0.1.0_WCLKE
.sym 29202 command_data[1]
.sym 29203 command_data[2]
.sym 29204 command_data[3]
.sym 29206 address_reg[0]
.sym 29207 command_data[5]
.sym 29208 address_reg[1]
.sym 29209 address_reg[4]
.sym 29210 command_data[6]
.sym 29212 $PACKER_VCC_NET
.sym 29214 command_data[4]
.sym 29215 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29216 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 29217 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 29218 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29219 fb0.0.19.0_WCLKE
.sym 29220 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 29221 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29222 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 29223 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29224 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29225 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29226 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29227 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29228 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29229 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29230 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29231 address_reg[0]
.sym 29232 address_reg[1]
.sym 29234 address_reg[2]
.sym 29235 address_reg[3]
.sym 29236 address_reg[4]
.sym 29237 address_reg[5]
.sym 29238 address_reg[6]
.sym 29239 address_reg[7]
.sym 29242 CLK_FAST
.sym 29243 fb0.0.1.0_WCLKE
.sym 29244 command_data[0]
.sym 29245 command_data[1]
.sym 29246 command_data[2]
.sym 29247 command_data[3]
.sym 29248 command_data[4]
.sym 29249 command_data[5]
.sym 29250 command_data[6]
.sym 29251 command_data[7]
.sym 29252 $PACKER_VCC_NET
.sym 29254 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 29257 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 29258 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29259 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29261 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 29262 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29263 command_data[0]
.sym 29264 address_reg[3]
.sym 29265 fb0.0.0.0_RDATA[20]
.sym 29266 command_data[7]
.sym 29267 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 29268 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29269 command_data[2]
.sym 29270 command_data[3]
.sym 29271 command_data[0]
.sym 29273 command_data[5]
.sym 29275 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 29276 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 29277 fb0.0.0.0_RDATA[293]
.sym 29278 command_data[3]
.sym 29279 command_data[7]
.sym 29280 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 29285 ram_add[7]
.sym 29293 ram_add[4]
.sym 29295 ram_add[0]
.sym 29296 fb0.0.19.0_RCLKE
.sym 29298 $PACKER_VCC_NET
.sym 29299 ram_add[6]
.sym 29302 ram_add[2]
.sym 29305 ram_add[3]
.sym 29307 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29312 ram_add[5]
.sym 29314 ram_add[1]
.sym 29315 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29318 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 29319 led[1]$SB_IO_OUT
.sym 29320 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 29321 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 29322 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 29324 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 29325 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29326 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29327 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29328 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29329 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29330 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29331 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29332 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29333 ram_add[0]
.sym 29334 ram_add[1]
.sym 29336 ram_add[2]
.sym 29337 ram_add[3]
.sym 29338 ram_add[4]
.sym 29339 ram_add[5]
.sym 29340 ram_add[6]
.sym 29341 ram_add[7]
.sym 29344 CLK_FAST
.sym 29345 fb0.0.19.0_RCLKE
.sym 29346 $PACKER_VCC_NET
.sym 29360 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 29361 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 29362 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 29364 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 29365 fb0_char_SB_LUT4_O_1_I2[2]
.sym 29373 fb0.0.0.0_RDATA[358]
.sym 29374 fb0.0.0.0_RDATA[53]
.sym 29375 fb0.0.19.0_WCLKE
.sym 29376 command_data[6]
.sym 29377 address_reg[5]
.sym 29378 address_reg[6]
.sym 29379 fb0.0.0.0_RDATA[355]
.sym 29381 fb0.0.0.0_RDATA[354]
.sym 29382 fb0.0.19.0_WCLKE
.sym 29387 address_reg[1]
.sym 29391 command_data[6]
.sym 29393 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29394 address_reg[0]
.sym 29395 address_reg[2]
.sym 29396 address_reg[5]
.sym 29397 address_reg[6]
.sym 29399 command_data[1]
.sym 29400 $PACKER_VCC_NET
.sym 29401 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29403 command_data[4]
.sym 29405 fb0.0.19.0_WCLKE
.sym 29407 command_data[2]
.sym 29408 command_data[3]
.sym 29409 command_data[0]
.sym 29410 address_reg[4]
.sym 29411 command_data[5]
.sym 29414 address_reg[3]
.sym 29416 address_reg[7]
.sym 29417 command_data[7]
.sym 29420 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29426 fb0.0.22.0_WCLKE
.sym 29427 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29428 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29429 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29430 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29431 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29432 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29433 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29434 fb0.0.3.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29435 address_reg[0]
.sym 29436 address_reg[1]
.sym 29438 address_reg[2]
.sym 29439 address_reg[3]
.sym 29440 address_reg[4]
.sym 29441 address_reg[5]
.sym 29442 address_reg[6]
.sym 29443 address_reg[7]
.sym 29446 CLK_FAST
.sym 29447 fb0.0.19.0_WCLKE
.sym 29448 command_data[0]
.sym 29449 command_data[1]
.sym 29450 command_data[2]
.sym 29451 command_data[3]
.sym 29452 command_data[4]
.sym 29453 command_data[5]
.sym 29454 command_data[6]
.sym 29455 command_data[7]
.sym 29456 $PACKER_VCC_NET
.sym 29461 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 29465 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 29466 led_SB_LUT4_O_I3
.sym 29471 address_reg[1]
.sym 29473 address_reg[1]
.sym 29474 fb0.0.0.0_RDATA[353]
.sym 29476 address_reg[4]
.sym 29477 ram_add[0]
.sym 29480 fb0.0.22.0_WCLKE
.sym 29482 fb0.0.0.0_RDATA[357]
.sym 29484 fb0.0.0.0_RDATA[356]
.sym 29491 fb0.0.22.0_RCLKE
.sym 29494 ram_add[0]
.sym 29497 ram_add[4]
.sym 29498 ram_add[1]
.sym 29499 ram_add[6]
.sym 29500 ram_add[5]
.sym 29502 $PACKER_VCC_NET
.sym 29503 ram_add[2]
.sym 29504 ram_add[7]
.sym 29506 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29509 ram_add[3]
.sym 29514 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29524 fast_counter
.sym 29529 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29530 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29531 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29532 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29533 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29534 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29535 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29536 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29537 ram_add[0]
.sym 29538 ram_add[1]
.sym 29540 ram_add[2]
.sym 29541 ram_add[3]
.sym 29542 ram_add[4]
.sym 29543 ram_add[5]
.sym 29544 ram_add[6]
.sym 29545 ram_add[7]
.sym 29548 CLK_FAST
.sym 29549 fb0.0.22.0_RCLKE
.sym 29550 $PACKER_VCC_NET
.sym 29559 command_data[5]
.sym 29565 fb0.0.22.0_RCLKE
.sym 29572 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29575 ram_add[3]
.sym 29581 address_reg[2]
.sym 29591 command_data[0]
.sym 29592 command_data[1]
.sym 29598 address_reg[2]
.sym 29600 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29602 address_reg[3]
.sym 29604 command_data[4]
.sym 29605 address_reg[6]
.sym 29606 address_reg[5]
.sym 29611 address_reg[1]
.sym 29612 address_reg[0]
.sym 29613 command_data[2]
.sym 29614 address_reg[4]
.sym 29615 command_data[5]
.sym 29616 address_reg[7]
.sym 29617 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29618 fb0.0.22.0_WCLKE
.sym 29619 command_data[3]
.sym 29620 $PACKER_VCC_NET
.sym 29621 command_data[7]
.sym 29622 command_data[6]
.sym 29627 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29628 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29629 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29630 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29631 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29632 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29633 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29634 fb0.0.6.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29635 address_reg[0]
.sym 29636 address_reg[1]
.sym 29638 address_reg[2]
.sym 29639 address_reg[3]
.sym 29640 address_reg[4]
.sym 29641 address_reg[5]
.sym 29642 address_reg[6]
.sym 29643 address_reg[7]
.sym 29646 CLK_FAST
.sym 29647 fb0.0.22.0_WCLKE
.sym 29648 command_data[0]
.sym 29649 command_data[1]
.sym 29650 command_data[2]
.sym 29651 command_data[3]
.sym 29652 command_data[4]
.sym 29653 command_data[5]
.sym 29654 command_data[6]
.sym 29655 command_data[7]
.sym 29656 $PACKER_VCC_NET
.sym 29658 command_data[1]
.sym 29670 command_data[4]
.sym 29671 command_data[0]
.sym 29675 command_data[2]
.sym 29677 command_data[5]
.sym 29681 command_data[3]
.sym 29683 command_data[7]
.sym 29697 fast_counter
.sym 29698 $PACKER_VCC_NET
.sym 29710 fast_counter
.sym 29720 $PACKER_VCC_NET
.sym 29728 HSYNC$SB_IO_OUT
.sym 29741 HSYNC$SB_IO_OUT
.sym 29780 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 29787 RW$SB_IO_IN
.sym 29892 ram_add[3]
.sym 29943 fb0.0.2.0_WCLKE
.sym 30051 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30089 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30098 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30103 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30110 address_reg[12]
.sym 30120 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30122 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30123 address_reg[12]
.sym 30156 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30157 address_reg[12]
.sym 30159 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30173 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30175 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30194 fb0.0.18.0_WCLKE
.sym 30305 command_data[6]
.sym 30312 ram_add[5]
.sym 30321 ram_add[4]
.sym 30340 address_reg[12]
.sym 30348 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30350 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30360 address_reg[12]
.sym 30361 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30363 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30366 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30367 address_reg[12]
.sym 30368 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30548 address_reg[2]
.sym 30549 address_reg[12]
.sym 30558 ram_add[3]
.sym 30560 ram_add[6]
.sym 30563 ram_add[4]
.sym 30565 ram_add[5]
.sym 30573 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30594 address_reg[12]
.sym 30595 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 30625 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30626 address_reg[12]
.sym 30627 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 30636 address_reg[12]
.sym 30637 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30639 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 30656 $PACKER_VCC_NET
.sym 30667 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30673 address_reg[4]
.sym 30677 command_data[4]
.sym 30680 fb0.0.0.0_RDATA[291]
.sym 30681 fb0.0.0.0_RDATA[294]
.sym 30690 $PACKER_VCC_NET
.sym 30795 fb0_char_SB_LUT4_O_4_I2[0]
.sym 30797 command_data[6]
.sym 30799 $PACKER_VCC_NET
.sym 30808 ram_add[5]
.sym 30813 ram_add[4]
.sym 30915 command_data[2]
.sym 30917 address_reg[4]
.sym 30921 fb0.0.0.0_RDATA[290]
.sym 30949 address_reg[12]
.sym 30952 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30958 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30976 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30977 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30978 address_reg[12]
.sym 30993 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30994 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 30995 address_reg[12]
.sym 31039 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 31040 address_reg[2]
.sym 31041 address_reg[12]
.sym 31044 address_reg[2]
.sym 31045 address_reg[12]
.sym 31049 ram_add[3]
.sym 31050 ram_add[4]
.sym 31051 ram_add[6]
.sym 31053 ram_add[5]
.sym 31054 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31057 ram_add[5]
.sym 31058 ram_add[0]
.sym 31072 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31080 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31083 address_reg[12]
.sym 31095 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 31110 address_reg[12]
.sym 31111 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31112 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31113 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 31140 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31141 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31142 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 31143 address_reg[12]
.sym 31164 command_data[4]
.sym 31168 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31170 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 31172 fb0.0.0.0_RDATA[291]
.sym 31176 fb0.0.0.0_RDATA[97]
.sym 31178 fb0.0.0.0_RDATA[294]
.sym 31180 ram_add[1]
.sym 31181 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 31299 ram_add[5]
.sym 31300 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31404 ram_add[3]
.sym 31405 command_data[7]
.sym 31406 command_data[2]
.sym 31416 address_reg[4]
.sym 31419 fb0.0.0.0_RDATA[342]
.sym 31420 fb0.0.0.0_RDATA[338]
.sym 31436 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31442 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31461 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31491 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31492 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31493 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31497 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31498 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31500 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31527 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31536 address_reg[2]
.sym 31537 address_reg[12]
.sym 31541 ram_add[4]
.sym 31543 ram_add[6]
.sym 31547 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31548 ram_add[3]
.sym 31549 ram_add[5]
.sym 31550 ram_add[0]
.sym 31566 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31572 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31580 address_reg[12]
.sym 31590 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31591 address_reg[12]
.sym 31592 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31602 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31603 address_reg[12]
.sym 31604 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31649 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31659 command_data[4]
.sym 31662 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31664 ram_add[1]
.sym 31665 fb0.0.0.0_RDATA[291]
.sym 31669 fb0.0.0.0_RDATA[97]
.sym 31670 fb0.0.0.0_RDATA[294]
.sym 31763 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 31764 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 31767 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31770 fb0.0.0.0_RDATA[3]
.sym 31773 fb0.0.0.0_RDATA[3]
.sym 31781 fb0.0.4.0_WCLKE
.sym 31786 timings.sy_SB_DFFESR_Q_R
.sym 31787 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 31791 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 31795 ram_add[5]
.sym 31810 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31815 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31823 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31872 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31873 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31875 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31878 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31879 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31880 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31897 command_data[7]
.sym 31904 command_data[0]
.sym 31905 address_reg[4]
.sym 31906 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 31907 command_data[2]
.sym 31911 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 31913 fb0.0.0.0_RDATA[338]
.sym 31915 fb0.0.0.0_RDATA[66]
.sym 31916 fb0.0.20.0_WCLKE
.sym 31919 fb0.0.0.0_RDATA[342]
.sym 31920 fb0.0.0.0_RDATA[70]
.sym 31930 YPOS[0]
.sym 31931 ram_add_SB_LUT4_O_I0[0]
.sym 31937 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 31940 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 31946 timings.sy_SB_DFFESR_Q_R
.sym 31984 ram_add_SB_LUT4_O_I0[0]
.sym 31990 YPOS[0]
.sym 31997 YPOS[0]
.sym 31998 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 32005 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32006 CLK_PIX_$glb_clk
.sym 32007 timings.sy_SB_DFFESR_Q_R
.sym 32010 ram_add_SB_LUT4_O_I0[9]
.sym 32011 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 32013 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32014 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 32015 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 32016 YPOS[0]
.sym 32020 command_data[6]
.sym 32023 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 32025 XPOS[0]
.sym 32027 address_reg[12]
.sym 32028 ram_add[1]
.sym 32030 YPOS[0]
.sym 32031 address_reg[2]
.sym 32032 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32033 ram_add[4]
.sym 32034 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 32035 ram_add[6]
.sym 32040 ram_add[3]
.sym 32041 ram_add[5]
.sym 32042 ram_add[0]
.sym 32052 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32061 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32069 address_reg[12]
.sym 32088 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32090 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32091 address_reg[12]
.sym 32094 address_reg[12]
.sym 32095 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32097 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32136 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32138 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 32140 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32141 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32146 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32148 command_data[4]
.sym 32155 ram_add_SB_LUT4_O_I0[9]
.sym 32156 ram_add[1]
.sym 32158 fb0.0.0.0_RDATA[294]
.sym 32159 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 32161 XPOS[1]
.sym 32162 fb0.0.3.0_WCLKE
.sym 32165 fb0.0.0.0_RDATA[291]
.sym 32166 fb0.0.0.0_RDATA[97]
.sym 32179 XPOS[0]
.sym 32192 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32203 XPOS[1]
.sym 32247 XPOS[0]
.sym 32250 XPOS[1]
.sym 32252 CLK_PIX_$glb_clk
.sym 32253 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32254 ram_add[4]
.sym 32255 ram_add[6]
.sym 32256 show_cursor_SB_LUT4_I3_1_O[0]
.sym 32257 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 32258 ram_add[5]
.sym 32259 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 32260 ram_add_SB_LUT4_O_7_I1[1]
.sym 32261 this_line_addr[4]
.sym 32265 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32278 ram_add[3]
.sym 32279 ram_add[5]
.sym 32280 ram_add[0]
.sym 32282 ram_add[1]
.sym 32284 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32285 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32287 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32288 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 32289 ram_add_SB_LUT4_O_I0[9]
.sym 32298 char[0]
.sym 32299 address_reg[12]
.sym 32301 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32302 XPOS[0]
.sym 32305 XPOS[2]
.sym 32307 char[1]
.sym 32308 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32309 char[3]
.sym 32310 XPOS[1]
.sym 32313 XPOS[3]
.sym 32314 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32315 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32317 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32328 address_reg[12]
.sym 32329 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32330 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32335 address_reg[12]
.sym 32336 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32337 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32341 char[0]
.sym 32346 XPOS[2]
.sym 32347 XPOS[3]
.sym 32348 XPOS[0]
.sym 32349 XPOS[1]
.sym 32352 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32353 char[3]
.sym 32354 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32359 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32360 char[0]
.sym 32361 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32364 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 32365 char[1]
.sym 32366 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32372 XPOS[0]
.sym 32375 CLK_PIX_$glb_clk
.sym 32376 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32378 this_line_addr[5]
.sym 32379 this_line_addr[6]
.sym 32380 this_line_addr[7]
.sym 32381 this_line_addr[8]
.sym 32382 this_line_addr[9]
.sym 32383 this_line_addr[10]
.sym 32384 this_line_addr[11]
.sym 32385 ram_add[3]
.sym 32389 address_reg[4]
.sym 32391 ram_add[0]
.sym 32396 ram_add[4]
.sym 32399 ram_add[3]
.sym 32401 fb0.0.0.0_RDATA[338]
.sym 32402 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32403 fb0.0.0.0_RDATA[66]
.sym 32404 fb0.0.11.0_RCLKE
.sym 32405 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 32406 fb0.0.0.0_RDATA[196]
.sym 32407 fb0.0.0.0_RDATA[342]
.sym 32408 fb0.0.0.0_RDATA[70]
.sym 32409 DE
.sym 32410 ram_add[1]
.sym 32411 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32412 fb0.0.0.0_RDATA[326]
.sym 32420 XPOS[2]
.sym 32425 XPOS[0]
.sym 32428 XPOS[3]
.sym 32431 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32433 XPOS[1]
.sym 32438 XPOS[4]
.sym 32440 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 32444 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 32448 XPOS[7]
.sym 32450 $nextpnr_ICESTORM_LC_11$O
.sym 32452 XPOS[0]
.sym 32456 char_SB_LUT4_O_I3[2]
.sym 32458 XPOS[1]
.sym 32462 char_SB_LUT4_O_I3[3]
.sym 32465 XPOS[2]
.sym 32466 char_SB_LUT4_O_I3[2]
.sym 32468 char_SB_LUT4_O_I3[4]
.sym 32471 XPOS[3]
.sym 32472 char_SB_LUT4_O_I3[3]
.sym 32474 char_SB_LUT4_O_I3[5]
.sym 32477 XPOS[4]
.sym 32478 char_SB_LUT4_O_I3[4]
.sym 32480 char_SB_LUT4_O_I3[6]
.sym 32483 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 32484 char_SB_LUT4_O_I3[5]
.sym 32486 char_SB_LUT4_O_I3[7]
.sym 32489 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 32490 char_SB_LUT4_O_I3[6]
.sym 32492 char_SB_LUT4_O_I3[8]
.sym 32495 XPOS[7]
.sym 32496 char_SB_LUT4_O_I3[7]
.sym 32498 CLK_PIX_$glb_clk
.sym 32499 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32500 this_line_addr[12]
.sym 32501 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 32502 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 32503 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 32504 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 32505 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 32506 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 32507 ram_add[7]
.sym 32511 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32513 address_reg[5]
.sym 32516 ram_add[2]
.sym 32517 address_reg[2]
.sym 32518 address_reg[6]
.sym 32519 command_data[6]
.sym 32520 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32522 command_data[6]
.sym 32523 address_reg[12]
.sym 32524 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 32525 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32526 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32529 address_reg[12]
.sym 32530 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 32531 ram_add[7]
.sym 32533 this_line_addr[12]
.sym 32534 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 32535 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 32536 char_SB_LUT4_O_I3[8]
.sym 32542 XPOS[9]
.sym 32544 fb0.0.0.0_RDATA[34]
.sym 32546 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32547 fb0.0.0.0_RDATA[150]
.sym 32548 fb0.0.0.0_RDATA[37]
.sym 32549 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32550 fb0.0.0.0_RDATA[35]
.sym 32552 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32553 address_reg[12]
.sym 32554 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32556 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32559 fb0.0.0.0_RDATA[85]
.sym 32560 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 32562 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 32563 fb0.0.0.0_RDATA[66]
.sym 32564 XPOS[8]
.sym 32568 fb0.0.0.0_RDATA[70]
.sym 32570 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 32571 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32572 fb0.0.0.0_RDATA[99]
.sym 32573 char_SB_LUT4_O_I3[9]
.sym 32575 XPOS[8]
.sym 32577 char_SB_LUT4_O_I3[8]
.sym 32580 XPOS[9]
.sym 32583 char_SB_LUT4_O_I3[9]
.sym 32586 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 32587 address_reg[12]
.sym 32588 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32589 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32592 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 32593 fb0.0.0.0_RDATA[35]
.sym 32594 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32595 fb0.0.0.0_RDATA[99]
.sym 32598 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32599 fb0.0.0.0_RDATA[37]
.sym 32600 fb0.0.0.0_RDATA[85]
.sym 32601 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32604 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32605 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32606 address_reg[12]
.sym 32607 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 32610 fb0.0.0.0_RDATA[70]
.sym 32611 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32612 fb0.0.0.0_RDATA[150]
.sym 32613 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 32616 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32617 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32618 fb0.0.0.0_RDATA[34]
.sym 32619 fb0.0.0.0_RDATA[66]
.sym 32623 fb0_char_SB_LUT4_O_2_I2[3]
.sym 32624 fb0.0.11.0_RCLKE
.sym 32625 fb0_char_SB_LUT4_O_3_I2[3]
.sym 32626 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32627 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 32628 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 32629 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 32630 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32631 CLK_12M$SB_IO_IN
.sym 32636 address_reg[4]
.sym 32640 ram_add[7]
.sym 32641 address_reg[1]
.sym 32642 fb0.0.0.0_RDATA[228]
.sym 32643 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 32644 address_reg[8]
.sym 32645 address_reg[1]
.sym 32646 fb0.0.0.0_RDATA[261]
.sym 32647 fb0.0.0.0_RDATA[97]
.sym 32648 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 32650 fb0.0.0.0_RDATA[245]
.sym 32651 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 32653 fb0.0.0.0_RDATA[291]
.sym 32654 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32655 ram_add_SB_LUT4_O_I0[9]
.sym 32656 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 32657 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32658 fb0.0.0.0_RDATA[294]
.sym 32664 fb0.0.0.0_RDATA[292]
.sym 32665 fb0.0.0.0_RDATA[86]
.sym 32666 fb0.0.0.0_RDATA[166]
.sym 32667 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32669 fb0.0.0.0_RDATA[54]
.sym 32670 fb0.0.0.0_RDATA[340]
.sym 32671 fb0.0.0.0_RDATA[52]
.sym 32672 fb0.0.0.0_RDATA[325]
.sym 32673 fb0.0.0.0_RDATA[338]
.sym 32674 fb0.0.0.0_RDATA[32]
.sym 32676 fb0.0.0.0_RDATA[324]
.sym 32677 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 32678 fb0.0.0.0_RDATA[149]
.sym 32679 fb0.0.0.0_RDATA[80]
.sym 32680 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32682 fb0.0.0.0_RDATA[326]
.sym 32683 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32684 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32685 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 32686 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32687 fb0.0.0.0_RDATA[50]
.sym 32688 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32689 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32691 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 32692 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32693 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32694 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 32695 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 32697 fb0.0.0.0_RDATA[292]
.sym 32698 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32699 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 32700 fb0.0.0.0_RDATA[52]
.sym 32703 fb0.0.0.0_RDATA[50]
.sym 32704 fb0.0.0.0_RDATA[338]
.sym 32705 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 32706 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32709 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32710 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32711 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 32715 fb0.0.0.0_RDATA[325]
.sym 32716 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 32717 fb0.0.0.0_RDATA[149]
.sym 32718 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32721 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32722 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 32723 fb0.0.0.0_RDATA[166]
.sym 32724 fb0.0.0.0_RDATA[54]
.sym 32727 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32728 fb0.0.0.0_RDATA[80]
.sym 32729 fb0.0.0.0_RDATA[32]
.sym 32730 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32733 fb0.0.0.0_RDATA[340]
.sym 32734 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 32735 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32736 fb0.0.0.0_RDATA[324]
.sym 32739 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32740 fb0.0.0.0_RDATA[326]
.sym 32741 fb0.0.0.0_RDATA[86]
.sym 32742 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32746 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 32747 fb0_char_SB_LUT4_O_I2[3]
.sym 32748 fb0_char_SB_LUT4_O_I1[3]
.sym 32749 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 32750 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32751 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 32752 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 32753 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 32755 cur_char[0]
.sym 32758 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 32761 address_reg[12]
.sym 32762 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 32764 fb0_char_SB_LUT4_O_3_I2[2]
.sym 32765 fb0.0.0.0_RDATA[54]
.sym 32766 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32767 fb0_char_SB_LUT4_O_2_I2[2]
.sym 32768 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 32769 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 32771 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 32772 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32773 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32774 ram_add[1]
.sym 32779 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 32780 ram_add[0]
.sym 32788 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32789 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32793 address_reg[12]
.sym 32794 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32795 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32797 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32798 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32800 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32801 fb0.0.0.0_RDATA[162]
.sym 32803 this_line_addr[12]
.sym 32804 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 32807 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[0]
.sym 32808 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 32811 DE
.sym 32812 fb0.0.0.0_RDATA[22]
.sym 32813 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32814 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 32816 fb0.0.0.0_RDATA[18]
.sym 32817 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 32818 fb0.0.0.0_RDATA[294]
.sym 32820 this_line_addr[12]
.sym 32821 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 32822 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32823 DE
.sym 32826 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32827 address_reg[12]
.sym 32828 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32829 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32832 fb0.0.0.0_RDATA[22]
.sym 32833 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 32834 fb0.0.0.0_RDATA[294]
.sym 32835 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 32838 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32839 address_reg[12]
.sym 32840 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32841 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 32844 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32847 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32852 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32853 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32856 fb0.0.0.0_RDATA[18]
.sym 32857 fb0.0.0.0_RDATA[162]
.sym 32858 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 32859 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 32862 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 32864 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32865 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[0]
.sym 32869 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32870 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 32871 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 32872 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 32873 fb0.0.15.0_RCLKE
.sym 32874 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 32875 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 32876 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 32883 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 32884 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 32885 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 32886 command_data[0]
.sym 32890 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 32892 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 32893 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 32895 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 32899 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 32901 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32902 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 32903 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 32904 fb0.0.0.0_RDATA[305]
.sym 32910 fb0.0.0.0_RDATA[68]
.sym 32912 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32914 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 32915 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32916 fb0.0.0.0_RDATA[17]
.sym 32918 fb0.0.0.0_RDATA[337]
.sym 32919 fb0.0.0.0_RDATA[97]
.sym 32920 fb0.0.0.0_RDATA[100]
.sym 32921 fb0.0.0.0_RDATA[320]
.sym 32922 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 32923 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 32924 fb0.0.0.0_RDATA[321]
.sym 32926 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32927 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32928 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 32929 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 32930 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32931 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32934 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 32936 fb0.0.0.0_RDATA[48]
.sym 32937 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 32939 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 32943 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 32945 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 32950 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32952 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 32955 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32956 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 32957 fb0.0.0.0_RDATA[320]
.sym 32958 fb0.0.0.0_RDATA[48]
.sym 32961 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32962 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32967 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 32968 fb0.0.0.0_RDATA[100]
.sym 32969 fb0.0.0.0_RDATA[68]
.sym 32970 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 32973 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 32974 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 32975 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32979 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 32980 fb0.0.0.0_RDATA[337]
.sym 32981 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 32982 fb0.0.0.0_RDATA[321]
.sym 32985 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 32986 fb0.0.0.0_RDATA[97]
.sym 32987 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 32988 fb0.0.0.0_RDATA[17]
.sym 32992 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 32993 fb0.0.7.0_RCLKE
.sym 32994 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 32995 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 32996 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 32997 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 32998 fb0_char_SB_LUT4_O_1_I2[2]
.sym 32999 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 33004 fb0.0.12.0_RCLKE
.sym 33005 address_reg[5]
.sym 33006 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 33007 fb0.0.0.0_RDATA[354]
.sym 33008 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 33010 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 33011 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 33012 command_data[6]
.sym 33013 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33014 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 33018 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 33019 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 33020 address_reg[12]
.sym 33024 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 33026 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 33033 fb0.0.0.0_RDATA[353]
.sym 33034 fb0.0.0.0_RDATA[322]
.sym 33035 fb0.0.0.0_RDATA[289]
.sym 33036 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33037 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 33038 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 33039 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 33040 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 33042 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 33043 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33044 fb0.0.0.0_RDATA[339]
.sym 33045 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33046 address_reg[12]
.sym 33047 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 33048 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 33050 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 33052 fb0.0.0.0_RDATA[3]
.sym 33054 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 33055 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 33058 fb0.0.0.0_RDATA[293]
.sym 33059 fb0.0.0.0_RDATA[309]
.sym 33061 fb0.0.0.0_RDATA[355]
.sym 33062 fb0.0.0.0_RDATA[306]
.sym 33066 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 33067 fb0.0.0.0_RDATA[355]
.sym 33068 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 33069 fb0.0.0.0_RDATA[3]
.sym 33072 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 33073 fb0.0.0.0_RDATA[306]
.sym 33074 fb0.0.0.0_RDATA[322]
.sym 33075 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 33078 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 33079 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 33080 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 33081 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33084 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 33085 fb0.0.0.0_RDATA[353]
.sym 33086 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 33087 fb0.0.0.0_RDATA[289]
.sym 33090 address_reg[12]
.sym 33091 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33093 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33098 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 33099 fb0.0.0.0_RDATA[339]
.sym 33102 address_reg[12]
.sym 33103 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33105 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33108 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 33109 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 33110 fb0.0.0.0_RDATA[309]
.sym 33111 fb0.0.0.0_RDATA[293]
.sym 33127 fb0.0.0.0_RDATA[353]
.sym 33128 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 33130 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33134 command_data[4]
.sym 33136 address_reg[1]
.sym 33137 address_reg[4]
.sym 33138 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 33139 $PACKER_VCC_NET
.sym 33140 fb0.0.0.0_RDATA[352]
.sym 33141 fb0.0.0.0_RDATA[291]
.sym 33149 command_data[6]
.sym 33157 fb0.0.0.0_RDATA[310]
.sym 33161 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 33167 fb0.0.0.0_RDATA[308]
.sym 33168 fb0.0.0.0_RDATA[307]
.sym 33170 led_SB_LUT4_O_I3
.sym 33174 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 33179 fb0.0.0.0_RDATA[356]
.sym 33182 fb0.0.0.0_RDATA[53]
.sym 33183 fb0.0.0.0_RDATA[358]
.sym 33184 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33185 fb0.0.0.0_RDATA[357]
.sym 33186 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 33195 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 33197 fb0.0.0.0_RDATA[307]
.sym 33202 led_SB_LUT4_O_I3
.sym 33207 fb0.0.0.0_RDATA[53]
.sym 33208 fb0.0.0.0_RDATA[357]
.sym 33209 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33210 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 33214 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 33219 fb0.0.0.0_RDATA[310]
.sym 33220 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 33221 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 33222 fb0.0.0.0_RDATA[358]
.sym 33231 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 33232 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 33233 fb0.0.0.0_RDATA[356]
.sym 33234 fb0.0.0.0_RDATA[308]
.sym 33235 DE_$glb_ce
.sym 33236 CLK_FAST
.sym 33250 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 33253 fb0.0.0.0_RDATA[304]
.sym 33256 command_data[1]
.sym 33259 address_reg[2]
.sym 33261 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 33292 address_reg[12]
.sym 33298 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33300 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33318 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33320 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33321 address_reg[12]
.sym 33354 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 33356 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 33357 address_reg[12]
.sym 33374 command_data[2]
.sym 33376 command_data[7]
.sym 33378 command_data[3]
.sym 33380 command_data[5]
.sym 33381 command_data[7]
.sym 33382 command_data[3]
.sym 33384 command_data[2]
.sym 33421 fast_counter
.sym 33453 fast_counter
.sym 33482 CLK_FAST
.sym 33484 REG[1]$SB_IO_IN
.sym 33486 REG[2]$SB_IO_IN
.sym 33495 command_data[6]
.sym 33499 fb0.0.19.0_WCLKE
.sym 33509 REG[2]$SB_IO_IN
.sym 33585 VSYNC$SB_IO_OUT
.sym 33601 $PACKER_VCC_NET
.sym 33754 VSYNC_SB_LUT4_O_I3
.sym 33779 blue[0]$SB_IO_OUT
.sym 34135 address_reg[5]
.sym 34151 ram_add[6]
.sym 34152 VSYNC_SB_LUT4_O_I3
.sym 34250 $PACKER_VCC_NET
.sym 34266 $PACKER_VCC_NET
.sym 34274 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 34394 $PACKER_VCC_NET
.sym 34513 address_reg[5]
.sym 34520 $PACKER_VCC_NET
.sym 34625 $PACKER_VCC_NET
.sym 34627 address_reg[5]
.sym 34642 ram_add[6]
.sym 34740 ram_add[4]
.sym 34742 $PACKER_VCC_NET
.sym 34743 ram_add[4]
.sym 34748 ram_add[6]
.sym 34756 fb0_char_SB_LUT4_O_5_I3[1]
.sym 34759 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 34761 fb0_char_SB_LUT4_O_2_I2[0]
.sym 34868 ram_add[1]
.sym 34887 $PACKER_VCC_NET
.sym 35008 $PACKER_VCC_NET
.sym 35009 address_reg[5]
.sym 35115 address_reg[5]
.sym 35129 ram_add[6]
.sym 35134 ram_add[4]
.sym 35240 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 35245 ram_add[6]
.sym 35249 fb0_char_SB_LUT4_O_2_I2[0]
.sym 35252 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35253 fb0_char_SB_LUT4_O_5_I3[1]
.sym 35256 fb0.0.0.0_RDATA[341]
.sym 35366 ram_add[1]
.sym 35367 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 35372 $PACKER_VCC_NET
.sym 35381 cur_char[4]
.sym 35496 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 35500 $PACKER_VCC_NET
.sym 35501 fb0.0.0.0_RDATA[145]
.sym 35505 address_reg[5]
.sym 35521 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35522 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35524 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35529 $PACKER_VCC_NET
.sym 35534 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 35537 $PACKER_VCC_NET
.sym 35538 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 35540 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 35541 ram_add_SB_LUT4_O_7_I1[0]
.sym 35542 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 35543 $nextpnr_ICESTORM_LC_6$O
.sym 35545 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35549 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 35551 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35555 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 35557 ram_add_SB_LUT4_O_7_I1[0]
.sym 35558 $PACKER_VCC_NET
.sym 35561 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 35563 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 35567 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[4]
.sym 35569 $PACKER_VCC_NET
.sym 35570 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35573 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[5]
.sym 35575 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 35576 $PACKER_VCC_NET
.sym 35579 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[6]
.sym 35581 $PACKER_VCC_NET
.sym 35582 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 35585 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 35587 $PACKER_VCC_NET
.sym 35588 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 35593 VSYNC_SB_LUT4_O_I3
.sym 35599 ram_add_SB_LUT4_O_7_I1[0]
.sym 35607 address_reg[5]
.sym 35610 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35618 timings.sy_SB_DFFESR_Q_R
.sym 35619 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 35620 ram_add[6]
.sym 35621 ram_add[4]
.sym 35624 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 35626 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 35628 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 35629 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 35637 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 35656 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 35660 YPOS[2]
.sym 35666 $nextpnr_ICESTORM_LC_7$I3
.sym 35668 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 35676 $nextpnr_ICESTORM_LC_7$I3
.sym 35679 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 35699 YPOS[2]
.sym 35718 YPOS[2]
.sym 35719 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35720 YPOS[4]
.sym 35721 YPOS[5]
.sym 35722 YPOS[6]
.sym 35723 YPOS[7]
.sym 35725 $PACKER_VCC_NET
.sym 35726 $PACKER_VCC_NET
.sym 35733 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 35734 ram_add[0]
.sym 35736 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 35737 ram_add[6]
.sym 35740 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 35741 fb0.0.0.0_RDATA[341]
.sym 35742 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35743 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35745 fb0_char_SB_LUT4_O_5_I3[1]
.sym 35746 address_reg[6]
.sym 35747 XPOS[1]
.sym 35749 fb0_char_SB_LUT4_O_2_I2[0]
.sym 35751 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 35759 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35762 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35763 ram_add_SB_LUT4_O_7_I1[0]
.sym 35764 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35770 ram_add_SB_LUT4_O_I0[0]
.sym 35772 $PACKER_VCC_NET
.sym 35776 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 35777 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 35778 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 35789 $nextpnr_ICESTORM_LC_4$O
.sym 35792 ram_add_SB_LUT4_O_I0[0]
.sym 35795 ram_add_SB_LUT4_O_I0[1]
.sym 35797 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 35801 ram_add_SB_LUT4_O_I0[2]
.sym 35803 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 35807 ram_add_SB_LUT4_O_I0[3]
.sym 35809 ram_add_SB_LUT4_O_7_I1[0]
.sym 35813 ram_add_SB_LUT4_O_I0[4]
.sym 35816 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 35819 ram_add_SB_LUT4_O_I0[5]
.sym 35821 $PACKER_VCC_NET
.sym 35822 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 35825 ram_add_SB_LUT4_O_I0[6]
.sym 35827 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 35828 $PACKER_VCC_NET
.sym 35831 ram_add_SB_LUT4_O_I0[7]
.sym 35833 $PACKER_VCC_NET
.sym 35834 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 35839 YPOS[8]
.sym 35840 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 35841 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 35842 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 35843 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 35844 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 35845 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35846 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 35851 ram_add[1]
.sym 35853 address_reg[4]
.sym 35860 command_data[4]
.sym 35862 YPOS[2]
.sym 35863 ram_add[4]
.sym 35864 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 35865 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35866 fb0.0.17.0_RCLKE
.sym 35867 YPOS[4]
.sym 35869 YPOS[5]
.sym 35871 DE
.sym 35872 $PACKER_VCC_NET
.sym 35873 cur_char[4]
.sym 35874 ram_add[7]
.sym 35875 ram_add_SB_LUT4_O_I0[7]
.sym 35882 YPOS[2]
.sym 35885 YPOS[5]
.sym 35888 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 35891 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35892 YPOS[4]
.sym 35893 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 35895 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 35897 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 35899 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 35900 YPOS[0]
.sym 35909 $PACKER_VCC_NET
.sym 35910 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 35912 ram_add_SB_LUT4_O_I0[8]
.sym 35914 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 35915 $PACKER_VCC_NET
.sym 35918 $nextpnr_ICESTORM_LC_5$I3
.sym 35920 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 35924 $nextpnr_ICESTORM_LC_5$COUT
.sym 35927 $PACKER_VCC_NET
.sym 35928 $nextpnr_ICESTORM_LC_5$I3
.sym 35932 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 35933 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 35934 $nextpnr_ICESTORM_LC_5$COUT
.sym 35943 YPOS[4]
.sym 35945 YPOS[5]
.sym 35946 YPOS[2]
.sym 35949 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35950 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 35951 YPOS[0]
.sym 35952 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 35957 YPOS[5]
.sym 35962 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[3]
.sym 35963 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 35964 DE
.sym 35965 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 35966 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 35967 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 35968 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 35969 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[5]
.sym 35974 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 35976 timings.sy_SB_DFFESR_Q_R
.sym 35980 ram_add_SB_LUT4_O_I0[9]
.sym 35981 ram_add[1]
.sym 35982 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 35985 timings.sy_SB_DFFESR_Q_R
.sym 35987 fb0.0.0.0_RDATA[225]
.sym 35989 address_reg[5]
.sym 35990 YPOS[0]
.sym 35991 ram_add[4]
.sym 35992 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 35993 ram_add[6]
.sym 35994 fb0.0.0.0_RDATA[145]
.sym 35995 show_cursor_SB_LUT4_I3_1_O[0]
.sym 35996 fb0.0.0.0_RDATA[164]
.sym 36005 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36006 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 36008 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 36010 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 36012 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36016 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 36017 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 36018 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 36022 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 36029 $PACKER_VCC_NET
.sym 36032 $PACKER_VCC_NET
.sym 36035 $nextpnr_ICESTORM_LC_23$O
.sym 36037 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 36041 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 36043 $PACKER_VCC_NET
.sym 36044 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 36047 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 36049 $PACKER_VCC_NET
.sym 36050 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 36053 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 36055 $PACKER_VCC_NET
.sym 36056 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 36059 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 36062 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 36066 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 36067 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36068 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 36069 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 36079 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36086 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 36087 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 36088 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 36089 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 36090 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 36091 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 36092 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[3]
.sym 36098 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 36102 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[0]
.sym 36103 address_reg[5]
.sym 36106 fb0.0.11.0_RCLKE
.sym 36108 DE
.sym 36109 DE
.sym 36111 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36112 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 36116 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[3]
.sym 36117 ram_add[4]
.sym 36118 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 36119 ram_add[6]
.sym 36120 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 36128 this_line_addr[6]
.sym 36129 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 36130 ram_add_SB_LUT4_O_I0[9]
.sym 36131 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36132 ram_add_SB_LUT4_O_7_I1[1]
.sym 36135 this_line_addr[5]
.sym 36136 DE
.sym 36137 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36138 ram_add_SB_LUT4_O_I0[9]
.sym 36139 YPOS[4]
.sym 36141 this_line_addr[4]
.sym 36145 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36148 char[3]
.sym 36149 char[4]
.sym 36156 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 36157 address_reg[3]
.sym 36159 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36160 DE
.sym 36161 this_line_addr[4]
.sym 36162 ram_add_SB_LUT4_O_I0[9]
.sym 36165 DE
.sym 36166 ram_add_SB_LUT4_O_I0[9]
.sym 36167 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 36168 this_line_addr[6]
.sym 36171 char[3]
.sym 36172 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36173 address_reg[3]
.sym 36174 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36179 DE
.sym 36180 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36183 ram_add_SB_LUT4_O_7_I1[1]
.sym 36184 ram_add_SB_LUT4_O_I0[9]
.sym 36185 this_line_addr[5]
.sym 36186 DE
.sym 36190 YPOS[4]
.sym 36191 DE
.sym 36192 ram_add_SB_LUT4_O_7_I1[1]
.sym 36195 YPOS[4]
.sym 36197 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36201 char[4]
.sym 36203 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 36209 cursor_counter[1]
.sym 36210 cursor_counter[2]
.sym 36211 cursor_counter[3]
.sym 36212 cursor_counter[4]
.sym 36213 cursor_counter[5]
.sym 36214 cursor_counter[6]
.sym 36215 show_cursor_SB_DFFNE_Q_E
.sym 36216 ram_add[5]
.sym 36220 address_reg[11]
.sym 36224 ram_add[6]
.sym 36229 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 36230 ram_add[5]
.sym 36232 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 36233 fb0.0.0.0_RDATA[341]
.sym 36234 fb0.0.0.0_RDATA[262]
.sym 36235 address_reg[9]
.sym 36236 fb0.0.0.0_RDATA[84]
.sym 36237 fb0_char_SB_LUT4_O_5_I3[1]
.sym 36240 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36241 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36242 fb0_char_SB_LUT4_O_2_I2[0]
.sym 36243 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 36252 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 36253 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 36255 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 36256 char[4]
.sym 36258 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 36259 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 36260 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 36262 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 36264 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[3]
.sym 36266 char[6]
.sym 36273 char[5]
.sym 36281 this_line_addr_SB_LUT4_O_I3[1]
.sym 36283 char[4]
.sym 36284 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 36287 this_line_addr_SB_LUT4_O_I3[2]
.sym 36289 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 36290 char[5]
.sym 36291 this_line_addr_SB_LUT4_O_I3[1]
.sym 36293 this_line_addr_SB_LUT4_O_I3[3]
.sym 36295 char[6]
.sym 36296 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 36297 this_line_addr_SB_LUT4_O_I3[2]
.sym 36299 this_line_addr_SB_LUT4_O_I3[4]
.sym 36301 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[3]
.sym 36303 this_line_addr_SB_LUT4_O_I3[3]
.sym 36305 this_line_addr_SB_LUT4_O_I3[5]
.sym 36308 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 36309 this_line_addr_SB_LUT4_O_I3[4]
.sym 36311 this_line_addr_SB_LUT4_O_I3[6]
.sym 36314 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 36315 this_line_addr_SB_LUT4_O_I3[5]
.sym 36317 this_line_addr_SB_LUT4_O_I3[7]
.sym 36319 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 36321 this_line_addr_SB_LUT4_O_I3[6]
.sym 36323 this_line_addr_SB_LUT4_O_I3[8]
.sym 36325 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 36327 this_line_addr_SB_LUT4_O_I3[7]
.sym 36331 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 36332 fb0_char_SB_LUT4_O_1_I2[3]
.sym 36333 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 36334 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 36335 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 36336 cursor_counter[0]
.sym 36337 show_cursor_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 36338 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 36341 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 36343 ram_add[1]
.sym 36348 show_cursor_SB_DFFNE_Q_E
.sym 36349 address_reg[4]
.sym 36356 DE
.sym 36358 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 36361 ram_add[7]
.sym 36362 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 36364 $PACKER_VCC_NET
.sym 36365 cur_char[4]
.sym 36367 this_line_addr_SB_LUT4_O_I3[8]
.sym 36372 fb0.0.0.0_RDATA[228]
.sym 36373 fb0.0.0.0_RDATA[196]
.sym 36374 ram_add_SB_LUT4_O_I0[9]
.sym 36375 this_line_addr[7]
.sym 36376 this_line_addr[8]
.sym 36378 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36381 DE
.sym 36382 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 36383 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 36384 fb0.0.0.0_RDATA[261]
.sym 36385 this_line_addr[9]
.sym 36386 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[3]
.sym 36387 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36389 fb0.0.0.0_RDATA[165]
.sym 36390 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36391 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36394 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 36396 fb0.0.0.0_RDATA[84]
.sym 36398 fb0.0.0.0_RDATA[164]
.sym 36399 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36400 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36401 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 36402 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 36403 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 36406 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 36408 this_line_addr_SB_LUT4_O_I3[8]
.sym 36411 fb0.0.0.0_RDATA[165]
.sym 36412 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 36413 fb0.0.0.0_RDATA[261]
.sym 36414 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 36417 this_line_addr[9]
.sym 36418 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36419 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36423 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 36424 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 36426 this_line_addr[8]
.sym 36429 fb0.0.0.0_RDATA[228]
.sym 36430 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 36431 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 36432 fb0.0.0.0_RDATA[164]
.sym 36435 fb0.0.0.0_RDATA[196]
.sym 36436 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36437 fb0.0.0.0_RDATA[84]
.sym 36438 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36441 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36442 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36443 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 36447 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[3]
.sym 36448 DE
.sym 36449 this_line_addr[7]
.sym 36450 ram_add_SB_LUT4_O_I0[9]
.sym 36454 cur_char[3]
.sym 36455 cur_char[6]
.sym 36456 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 36457 cur_char[4]
.sym 36458 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 36459 cur_char[5]
.sym 36460 fb0_char_SB_LUT4_O_I2[2]
.sym 36461 cur_char[1]
.sym 36466 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 36469 ram_add[1]
.sym 36471 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 36472 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 36473 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36477 fb0.0.0.0_RDATA[197]
.sym 36478 fb0.0.0.0_RDATA[49]
.sym 36479 fb0.0.0.0_RDATA[145]
.sym 36480 fb0.0.0.0_RDATA[225]
.sym 36482 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 36483 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 36484 fb0.0.0.0_RDATA[164]
.sym 36485 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36486 fb0.0.0.0_RDATA[21]
.sym 36487 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 36488 fb0.0.0.0_RDATA[275]
.sym 36489 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 36495 fb0.0.0.0_RDATA[181]
.sym 36496 DE
.sym 36497 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 36498 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 36499 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 36500 fb0.0.0.0_RDATA[278]
.sym 36501 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 36502 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36503 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 36504 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 36505 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 36506 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 36507 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 36509 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 36510 fb0.0.0.0_RDATA[342]
.sym 36511 fb0.0.0.0_RDATA[101]
.sym 36513 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 36514 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 36515 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36516 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 36517 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 36518 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 36519 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 36520 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 36522 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 36523 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 36524 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 36528 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 36529 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 36530 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 36531 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 36535 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36536 DE
.sym 36540 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 36541 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 36542 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 36543 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 36546 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 36547 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 36549 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 36552 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 36553 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36554 fb0.0.0.0_RDATA[342]
.sym 36555 fb0.0.0.0_RDATA[278]
.sym 36558 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 36559 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 36560 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 36561 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 36564 fb0.0.0.0_RDATA[101]
.sym 36565 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 36566 fb0.0.0.0_RDATA[181]
.sym 36567 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 36570 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 36571 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 36573 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 36577 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36578 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 36579 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36580 fb0.0.8.0_RCLKE
.sym 36581 fb0_char_SB_LUT4_O_6_I2[0]
.sym 36582 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36583 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 36584 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 36586 cur_char[5]
.sym 36589 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36590 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 36591 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 36592 fb0.0.0.0_RDATA[196]
.sym 36593 ram_add[1]
.sym 36594 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 36595 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 36596 fb0.0.0.0_RDATA[278]
.sym 36597 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 36598 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 36599 fb0.0.0.0_RDATA[181]
.sym 36600 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 36601 DE
.sym 36602 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 36603 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36605 ram_add[4]
.sym 36606 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 36609 DE
.sym 36610 fb0_char_SB_LUT4_O_I1[2]
.sym 36611 ram_add[6]
.sym 36612 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 36621 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36622 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36623 fb0.0.0.0_RDATA[38]
.sym 36625 fb0.0.0.0_RDATA[245]
.sym 36626 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36628 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36629 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 36630 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 36631 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 36632 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 36633 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36634 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 36639 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36640 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 36641 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36642 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36643 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 36644 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 36646 fb0.0.0.0_RDATA[21]
.sym 36647 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 36649 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 36651 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 36652 fb0.0.0.0_RDATA[245]
.sym 36653 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 36654 fb0.0.0.0_RDATA[21]
.sym 36657 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 36658 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 36659 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36660 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 36663 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 36664 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36665 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 36672 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36676 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36678 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36682 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 36683 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36688 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36690 fb0.0.0.0_RDATA[38]
.sym 36693 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 36694 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 36695 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 36696 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 36697 DE_$glb_ce
.sym 36698 CLK_FAST
.sym 36700 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 36701 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36702 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 36703 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36704 fb0.0.12.0_RCLKE
.sym 36705 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 36706 fb0_char_SB_LUT4_O_5_I3[2]
.sym 36707 fb0.0.16.0_RCLKE
.sym 36712 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 36713 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 36714 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36715 address_reg[12]
.sym 36716 address_reg[11]
.sym 36717 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 36718 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 36719 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 36721 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 36722 fb0.0.0.0_RDATA[193]
.sym 36725 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 36726 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 36727 fb0.0.0.0_RDATA[273]
.sym 36728 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 36730 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 36731 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36732 fb0.0.0.0_RDATA[115]
.sym 36733 fb0.0.0.0_RDATA[341]
.sym 36734 address_reg[5]
.sym 36735 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 36741 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 36742 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 36743 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 36744 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36745 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 36746 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 36747 fb0.0.0.0_RDATA[192]
.sym 36748 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 36749 fb0.0.0.0_RDATA[352]
.sym 36751 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36752 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 36753 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36754 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36755 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 36758 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 36760 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 36762 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 36763 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36765 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 36768 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 36769 DE
.sym 36772 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 36775 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 36776 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36777 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36780 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 36781 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 36782 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 36783 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 36786 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 36787 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 36788 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 36789 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 36792 fb0.0.0.0_RDATA[352]
.sym 36793 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36794 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 36795 fb0.0.0.0_RDATA[192]
.sym 36799 DE
.sym 36801 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36806 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36810 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 36811 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 36812 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 36813 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 36816 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36817 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36820 DE_$glb_ce
.sym 36821 CLK_FAST
.sym 36823 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36824 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 36825 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 36826 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 36827 fb0_char_SB_LUT4_O_I1[2]
.sym 36828 fb0_char_SB_LUT4_O_1_I2[1]
.sym 36829 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 36830 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 36835 fb0.0.0.0_RDATA[352]
.sym 36836 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 36837 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 36841 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36843 fb0.0.0.0_RDATA[192]
.sym 36844 command_data[1]
.sym 36845 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 36846 fb0.0.0.0_RDATA[245]
.sym 36849 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 36852 fb0.0.15.0_RCLKE
.sym 36854 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 36855 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 36858 ram_add[7]
.sym 36866 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36867 fb0.0.0.0_RDATA[117]
.sym 36868 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 36871 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36873 DE
.sym 36874 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 36875 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36876 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 36877 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 36878 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 36879 fb0.0.0.0_RDATA[305]
.sym 36880 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 36881 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36882 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36883 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 36885 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36887 fb0.0.0.0_RDATA[273]
.sym 36888 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36889 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 36890 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36891 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36892 fb0.0.0.0_RDATA[115]
.sym 36893 fb0.0.0.0_RDATA[341]
.sym 36894 fb0.0.0.0_RDATA[291]
.sym 36895 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 36897 fb0.0.0.0_RDATA[341]
.sym 36898 fb0.0.0.0_RDATA[117]
.sym 36899 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 36900 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36904 DE
.sym 36905 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36912 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 36915 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 36916 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36917 fb0.0.0.0_RDATA[273]
.sym 36918 fb0.0.0.0_RDATA[305]
.sym 36921 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36922 fb0.0.0.0_RDATA[291]
.sym 36923 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 36924 fb0.0.0.0_RDATA[115]
.sym 36927 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 36928 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 36929 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36930 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36933 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36934 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36935 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 36936 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 36939 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 36940 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 36941 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 36943 DE_$glb_ce
.sym 36944 CLK_FAST
.sym 36960 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 36961 fb0.0.0.0_RDATA[117]
.sym 36962 fb0.0.7.0_RCLKE
.sym 36963 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 36964 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 36965 ram_add[0]
.sym 36974 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 36980 fb0.0.0.0_RDATA[275]
.sym 37215 REG[2]$SB_IO_IN
.sym 37315 DATA[0]$SB_IO_IN
.sym 37317 REG[0]$SB_IO_IN
.sym 37325 REG[1]$SB_IO_IN
.sym 37326 command_data[6]
.sym 37332 $PACKER_VCC_NET
.sym 37340 REG[0]$SB_IO_IN
.sym 37351 REG[1]$SB_IO_IN
.sym 37390 blue[0]$SB_IO_OUT
.sym 37393 VSYNC$SB_IO_OUT
.sym 37400 VSYNC$SB_IO_OUT
.sym 37412 blue[0]$SB_IO_OUT
.sym 37445 VSYNC_SB_LUT4_O_I3
.sym 37447 VSYNC_SB_LUT4_O_I3
.sym 37473 VSYNC_SB_LUT4_O_I3
.sym 37497 VSYNC_SB_LUT4_O_I3
.sym 37555 blue[0]$SB_IO_OUT
.sym 37964 address_reg[0]
.sym 37969 address_reg[6]
.sym 38082 VSYNC_SB_LUT4_O_I3
.sym 38091 $PACKER_VCC_NET
.sym 38214 address_reg[7]
.sym 38220 cur_char[6]
.sym 38343 fb0.0.0.0_RDATA[33]
.sym 38452 address_reg[0]
.sym 38454 address_reg[6]
.sym 38583 $PACKER_VCC_NET
.sym 38587 fb0_char_SB_LUT4_O_3_I2[0]
.sym 38590 fb0_char_SB_LUT4_O_I2[0]
.sym 38592 fb0_char_SB_LUT4_O_1_I2[0]
.sym 38694 fb0.0.0.0_RDATA[225]
.sym 38697 fb0.0.0.0_RDATA[225]
.sym 38703 address_reg[7]
.sym 38705 $PACKER_VCC_NET
.sym 38712 cur_char[6]
.sym 38835 fb0.0.0.0_RDATA[33]
.sym 38839 fb0.0.0.0_RDATA[102]
.sym 38840 fb0_char_SB_LUT4_O_I1[0]
.sym 38844 fb0.0.0.0_RDATA[98]
.sym 38940 cur_char[3]
.sym 38943 cur_char[3]
.sym 38944 address_reg[0]
.sym 38949 address_reg[6]
.sym 39070 cur_char[4]
.sym 39079 fb0_char_SB_LUT4_O_3_I2[0]
.sym 39080 fb0_char_SB_LUT4_O_1_I2[0]
.sym 39085 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 39090 fb0_char_SB_LUT4_O_I2[0]
.sym 39198 address_reg[7]
.sym 39203 cur_char[6]
.sym 39322 ram_add[6]
.sym 39325 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 39327 fb0.0.0.0_RDATA[33]
.sym 39328 fb0_char_SB_LUT4_O_I1[0]
.sym 39331 fb0.0.0.0_RDATA[102]
.sym 39332 fb0.0.0.0_RDATA[148]
.sym 39335 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 39336 fb0.0.0.0_RDATA[98]
.sym 39347 $PACKER_VCC_NET
.sym 39349 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39355 $PACKER_VCC_NET
.sym 39356 ram_add_SB_LUT4_O_7_I1[0]
.sym 39357 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 39361 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 39363 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39369 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 39371 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 39373 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 39374 $nextpnr_ICESTORM_LC_8$O
.sym 39376 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 39380 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 39382 $PACKER_VCC_NET
.sym 39383 ram_add_SB_LUT4_O_7_I1[0]
.sym 39386 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39389 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 39392 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 39394 $PACKER_VCC_NET
.sym 39395 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39398 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 39400 $PACKER_VCC_NET
.sym 39401 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 39404 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 39406 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 39407 $PACKER_VCC_NET
.sym 39410 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 39412 $PACKER_VCC_NET
.sym 39413 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 39416 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 39419 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 39436 address_reg[0]
.sym 39444 XPOS[1]
.sym 39445 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39457 YPOS[2]
.sym 39459 fb0.0.16.0_RCLKE
.sym 39460 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 39466 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 39468 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39485 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 39487 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 39498 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 39499 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 39500 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 39501 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 39537 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39560 ram_add[4]
.sym 39564 ram_add[7]
.sym 39568 fb0.0.17.0_RCLKE
.sym 39571 YPOS[4]
.sym 39573 YPOS[5]
.sym 39574 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 39577 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 39579 fb0_char_SB_LUT4_O_3_I2[0]
.sym 39580 fb0_char_SB_LUT4_O_1_I2[0]
.sym 39582 fb0_char_SB_LUT4_O_I2[0]
.sym 39590 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39591 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39600 YPOS[4]
.sym 39601 timings.sy_SB_DFFESR_Q_R
.sym 39602 YPOS[6]
.sym 39604 YPOS[0]
.sym 39609 YPOS[5]
.sym 39611 YPOS[7]
.sym 39614 YPOS[2]
.sym 39616 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 39620 $nextpnr_ICESTORM_LC_15$O
.sym 39623 YPOS[0]
.sym 39626 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 39629 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 39632 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 39634 YPOS[2]
.sym 39636 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 39638 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 39641 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39642 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 39644 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 39646 YPOS[4]
.sym 39648 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 39650 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 39653 YPOS[5]
.sym 39654 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 39656 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 39658 YPOS[6]
.sym 39660 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 39662 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39665 YPOS[7]
.sym 39666 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 39667 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39668 CLK_PIX_$glb_clk
.sym 39669 timings.sy_SB_DFFESR_Q_R
.sym 39671 timings.sy_SB_DFFESR_Q_R
.sym 39673 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 39674 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 39677 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 39678 fb0.0.0.0_RDATA[273]
.sym 39681 fb0.0.0.0_RDATA[273]
.sym 39686 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39690 address_reg[7]
.sym 39694 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39695 fb0.0.0.0_RDATA[146]
.sym 39697 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39698 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 39699 fb0.0.0.0_RDATA[147]
.sym 39701 YPOS[5]
.sym 39702 cur_char[6]
.sym 39703 YPOS[6]
.sym 39705 YPOS[7]
.sym 39706 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39713 YPOS[2]
.sym 39714 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39715 timings.sy_SB_DFFESR_Q_R
.sym 39717 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39719 YPOS[8]
.sym 39722 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39723 YPOS[4]
.sym 39724 YPOS[5]
.sym 39725 YPOS[6]
.sym 39726 YPOS[7]
.sym 39728 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 39729 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 39735 YPOS[0]
.sym 39743 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 39745 YPOS[8]
.sym 39747 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 39752 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 39753 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 39756 YPOS[7]
.sym 39757 YPOS[6]
.sym 39759 YPOS[8]
.sym 39764 YPOS[6]
.sym 39769 YPOS[4]
.sym 39775 YPOS[7]
.sym 39780 YPOS[5]
.sym 39781 YPOS[4]
.sym 39782 YPOS[2]
.sym 39783 YPOS[0]
.sym 39786 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 39787 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 39788 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39789 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 39790 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39791 CLK_PIX_$glb_clk
.sym 39792 timings.sy_SB_DFFESR_Q_R
.sym 39795 ram_add_SB_LUT4_O_7_I1[2]
.sym 39796 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 39797 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 39798 ram_add_SB_LUT4_O_7_I1[5]
.sym 39799 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 39800 ram_add_SB_LUT4_O_7_I1[7]
.sym 39810 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 39814 timings.sy_SB_DFFESR_Q_R
.sym 39817 fb0.0.0.0_RDATA[98]
.sym 39819 XPOS[2]
.sym 39823 fb0.0.0.0_RDATA[102]
.sym 39824 fb0.0.0.0_RDATA[33]
.sym 39825 fb0.0.0.0_RDATA[148]
.sym 39827 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 39828 fb0_char_SB_LUT4_O_I1[0]
.sym 39836 DE
.sym 39839 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 39842 YPOS[8]
.sym 39845 YPOS[5]
.sym 39847 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 39848 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39853 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 39855 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 39857 ram_add_SB_LUT4_O_7_I1[7]
.sym 39860 ram_add_SB_LUT4_O_7_I1[2]
.sym 39863 ram_add_SB_LUT4_O_7_I1[5]
.sym 39868 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 39870 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 39873 YPOS[8]
.sym 39874 DE
.sym 39875 ram_add_SB_LUT4_O_7_I1[7]
.sym 39876 ram_add_SB_LUT4_O_7_I1[5]
.sym 39880 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 39881 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 39885 YPOS[8]
.sym 39891 ram_add_SB_LUT4_O_7_I1[5]
.sym 39892 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 39893 DE
.sym 39894 YPOS[8]
.sym 39897 ram_add_SB_LUT4_O_7_I1[2]
.sym 39898 DE
.sym 39899 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39900 YPOS[5]
.sym 39904 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 39906 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 39909 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 39910 DE
.sym 39911 YPOS[8]
.sym 39912 ram_add_SB_LUT4_O_7_I1[5]
.sym 39916 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[7]
.sym 39917 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 39918 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 39919 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 39920 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[4]
.sym 39921 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[6]
.sym 39922 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 39924 fb0.0.0.0_RDATA[177]
.sym 39927 fb0.0.0.0_RDATA[177]
.sym 39932 address_reg[6]
.sym 39934 DE
.sym 39939 fb0.0.0.0_RDATA[262]
.sym 39941 DE
.sym 39947 fb0.0.0.0_RDATA[69]
.sym 39948 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 39951 fb0.0.16.0_RCLKE
.sym 39958 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 39959 DE
.sym 39960 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 39961 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 39962 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 39963 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 39964 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[5]
.sym 39965 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[3]
.sym 39967 ram_add_SB_LUT4_O_7_I1[2]
.sym 39971 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 39972 YPOS[5]
.sym 39973 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[7]
.sym 39975 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 39982 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 39985 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[4]
.sym 39986 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[6]
.sym 39989 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 39991 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 39992 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 39995 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 39997 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 39998 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[3]
.sym 39999 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 40001 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 40003 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[4]
.sym 40004 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 40005 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 40007 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 40009 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 40010 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[5]
.sym 40011 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 40013 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 40015 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 40016 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[6]
.sym 40017 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 40020 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 40021 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[7]
.sym 40023 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 40026 YPOS[5]
.sym 40027 ram_add_SB_LUT4_O_7_I1[2]
.sym 40028 DE
.sym 40029 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 40034 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 40035 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 40040 show_cursor
.sym 40041 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 40042 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 40043 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 40044 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 40045 show_cursor_SB_LUT4_I3_1_O[3]
.sym 40046 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 40054 address_reg_SB_DFFE_Q_9_E
.sym 40058 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 40060 ram_add[1]
.sym 40064 fb0_char_SB_LUT4_O_3_I2[0]
.sym 40066 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 40068 fb0.0.0.0_RDATA[82]
.sym 40069 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40070 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 40071 address_reg[0]
.sym 40072 fb0_char_SB_LUT4_O_1_I2[0]
.sym 40074 fb0_char_SB_LUT4_O_I2[0]
.sym 40082 cursor_counter[2]
.sym 40083 cursor_counter[3]
.sym 40085 cursor_counter[0]
.sym 40093 cursor_counter[0]
.sym 40094 show_cursor_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 40097 cursor_counter[1]
.sym 40100 cursor_counter[4]
.sym 40101 cursor_counter[5]
.sym 40102 cursor_counter[6]
.sym 40112 $nextpnr_ICESTORM_LC_17$O
.sym 40114 cursor_counter[0]
.sym 40118 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 40121 cursor_counter[1]
.sym 40122 cursor_counter[0]
.sym 40124 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 40127 cursor_counter[2]
.sym 40128 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 40130 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 40133 cursor_counter[3]
.sym 40134 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 40136 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[5]
.sym 40139 cursor_counter[4]
.sym 40140 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 40142 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[6]
.sym 40145 cursor_counter[5]
.sym 40146 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[5]
.sym 40149 cursor_counter[6]
.sym 40152 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[6]
.sym 40155 cursor_counter[5]
.sym 40156 cursor_counter[6]
.sym 40157 show_cursor_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 40158 cursor_counter[4]
.sym 40160 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 40162 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 40163 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]
.sym 40164 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 40165 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 40166 fb0_char_SB_LUT4_O_6_I2[1]
.sym 40167 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 40168 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 40169 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 40174 address_reg[6]
.sym 40176 ram_add[2]
.sym 40177 address_reg[3]
.sym 40179 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 40180 ram_add[4]
.sym 40181 fb0.0.0.0_RDATA[275]
.sym 40182 ram_add[6]
.sym 40183 command_data[4]
.sym 40184 show_cursor_SB_LUT4_I3_1_O[0]
.sym 40185 address_reg[5]
.sym 40186 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 40187 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]
.sym 40188 fb0.0.0.0_RDATA[146]
.sym 40189 address_reg[13]
.sym 40190 ram_add[5]
.sym 40191 fb0.0.0.0_RDATA[147]
.sym 40192 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 40193 cur_char[6]
.sym 40194 fb0.0.0.0_RDATA[161]
.sym 40195 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 40196 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40197 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40203 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 40204 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 40205 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 40206 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 40207 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 40208 cursor_counter[0]
.sym 40209 fb0.0.0.0_RDATA[262]
.sym 40210 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 40212 cursor_counter[1]
.sym 40213 cursor_counter[2]
.sym 40214 cursor_counter[3]
.sym 40215 fb0.0.0.0_RDATA[197]
.sym 40216 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 40217 fb0.0.0.0_RDATA[69]
.sym 40218 address_reg[9]
.sym 40219 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 40221 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 40222 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 40224 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 40225 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 40226 address_reg[8]
.sym 40229 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 40230 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 40232 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 40233 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 40234 fb0.0.0.0_RDATA[102]
.sym 40236 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 40237 address_reg[8]
.sym 40238 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 40239 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 40242 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 40243 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 40244 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 40245 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 40248 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 40249 fb0.0.0.0_RDATA[69]
.sym 40250 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 40251 fb0.0.0.0_RDATA[197]
.sym 40254 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 40255 address_reg[9]
.sym 40256 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 40257 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 40260 fb0.0.0.0_RDATA[102]
.sym 40261 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 40262 fb0.0.0.0_RDATA[262]
.sym 40263 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 40266 cursor_counter[0]
.sym 40272 cursor_counter[1]
.sym 40273 cursor_counter[2]
.sym 40274 cursor_counter[3]
.sym 40275 cursor_counter[0]
.sym 40279 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 40281 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 40283 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 40285 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 40286 cur_char[2]
.sym 40287 fb0_char_SB_LUT4_O_4_I2[2]
.sym 40288 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 40289 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 40290 fb0_char_SB_LUT4_O_2_I2[2]
.sym 40291 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 40292 cur_char[0]
.sym 40293 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 40300 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 40302 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40304 ram_add[6]
.sym 40307 address_reg[9]
.sym 40308 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 40309 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 40310 fb0.0.0.0_RDATA[20]
.sym 40311 address_reg[7]
.sym 40313 fb0.0.0.0_RDATA[148]
.sym 40314 fb0.0.0.0_RDATA[98]
.sym 40316 fb0_char_SB_LUT4_O_I1[0]
.sym 40317 fb0.0.0.0_RDATA[33]
.sym 40318 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 40319 fb0.0.0.0_RDATA[209]
.sym 40320 fb0.0.0.0_RDATA[102]
.sym 40326 fb0_char_SB_LUT4_O_2_I2[3]
.sym 40327 fb0_char_SB_LUT4_O_1_I2[3]
.sym 40328 fb0_char_SB_LUT4_O_3_I2[3]
.sym 40329 address_reg[7]
.sym 40330 fb0_char_SB_LUT4_O_5_I3[1]
.sym 40332 fb0_char_SB_LUT4_O_I2[2]
.sym 40333 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40334 fb0_char_SB_LUT4_O_3_I2[0]
.sym 40335 address_reg[9]
.sym 40337 fb0_char_SB_LUT4_O_2_I2[0]
.sym 40338 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40339 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 40340 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 40341 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 40342 fb0_char_SB_LUT4_O_1_I2[0]
.sym 40343 fb0_char_SB_LUT4_O_I2[3]
.sym 40344 fb0_char_SB_LUT4_O_I2[0]
.sym 40346 fb0_char_SB_LUT4_O_3_I2[2]
.sym 40347 fb0_char_SB_LUT4_O_5_I3[2]
.sym 40348 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 40349 fb0_char_SB_LUT4_O_2_I2[2]
.sym 40350 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 40351 fb0_char_SB_LUT4_O_1_I2[2]
.sym 40352 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 40353 address_reg[12]
.sym 40355 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 40356 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40357 ram_add[7]
.sym 40359 fb0_char_SB_LUT4_O_3_I2[2]
.sym 40360 fb0_char_SB_LUT4_O_3_I2[0]
.sym 40361 fb0_char_SB_LUT4_O_3_I2[3]
.sym 40362 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40365 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40366 fb0_char_SB_LUT4_O_I2[0]
.sym 40367 fb0_char_SB_LUT4_O_I2[3]
.sym 40368 fb0_char_SB_LUT4_O_I2[2]
.sym 40371 address_reg[9]
.sym 40372 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40373 ram_add[7]
.sym 40374 address_reg[7]
.sym 40377 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40378 fb0_char_SB_LUT4_O_2_I2[3]
.sym 40379 fb0_char_SB_LUT4_O_2_I2[2]
.sym 40380 fb0_char_SB_LUT4_O_2_I2[0]
.sym 40383 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 40384 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 40385 address_reg[12]
.sym 40386 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 40389 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40390 fb0_char_SB_LUT4_O_1_I2[2]
.sym 40391 fb0_char_SB_LUT4_O_1_I2[3]
.sym 40392 fb0_char_SB_LUT4_O_1_I2[0]
.sym 40395 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 40396 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40397 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 40398 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 40401 fb0_char_SB_LUT4_O_5_I3[2]
.sym 40403 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40404 fb0_char_SB_LUT4_O_5_I3[1]
.sym 40406 CLK_FAST
.sym 40407 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 40408 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 40409 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 40410 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 40411 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 40412 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 40413 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40414 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 40415 fb0_char_SB_LUT4_O_4_I2[3]
.sym 40421 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 40424 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 40427 address_reg[5]
.sym 40431 address_reg[9]
.sym 40433 fb0_char_SB_LUT4_O_5_I3[2]
.sym 40434 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 40435 fb0.0.16.0_RCLKE
.sym 40437 fb0_char_SB_LUT4_O_1_I2[2]
.sym 40439 CLK_12M$SB_IO_IN
.sym 40441 DE
.sym 40442 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40443 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 40449 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40450 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40451 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 40452 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 40453 fb0.0.0.0_RDATA[49]
.sym 40454 fb0.0.0.0_RDATA[193]
.sym 40455 fb0.0.0.0_RDATA[225]
.sym 40456 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 40457 DE
.sym 40459 fb0_char_SB_LUT4_O_I1[3]
.sym 40460 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 40461 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40462 fb0.0.0.0_RDATA[145]
.sym 40464 address_reg[11]
.sym 40465 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40470 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 40473 fb0_char_SB_LUT4_O_I1[2]
.sym 40475 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 40476 fb0_char_SB_LUT4_O_I1[0]
.sym 40477 fb0.0.0.0_RDATA[33]
.sym 40478 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40480 fb0.0.0.0_RDATA[177]
.sym 40482 fb0.0.0.0_RDATA[145]
.sym 40483 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 40484 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 40485 fb0.0.0.0_RDATA[193]
.sym 40488 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 40489 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40490 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 40491 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 40494 fb0.0.0.0_RDATA[49]
.sym 40495 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 40496 fb0.0.0.0_RDATA[225]
.sym 40497 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 40500 DE
.sym 40502 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40506 fb0_char_SB_LUT4_O_1_I2[1]
.sym 40507 fb0_char_SB_LUT4_O_I1[2]
.sym 40508 fb0_char_SB_LUT4_O_I1[0]
.sym 40509 fb0_char_SB_LUT4_O_I1[3]
.sym 40512 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40518 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40519 fb0.0.0.0_RDATA[33]
.sym 40520 fb0.0.0.0_RDATA[177]
.sym 40521 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 40524 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40525 address_reg[11]
.sym 40528 DE_$glb_ce
.sym 40529 CLK_FAST
.sym 40531 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 40532 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 40533 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 40534 fb0.0.0.0_RCLKE
.sym 40535 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40536 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 40537 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40538 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 40544 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40546 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 40547 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 40549 fb0.0.15.0_RCLKE
.sym 40550 address_reg[9]
.sym 40551 fb0.0.8.0_RCLKE
.sym 40552 ram_add[7]
.sym 40554 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 40555 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40558 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 40559 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 40561 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40562 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 40564 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 40565 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 40572 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40573 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40574 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40576 DE
.sym 40577 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 40578 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40579 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40580 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40581 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 40583 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 40590 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40592 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40593 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40594 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40595 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40597 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 40598 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 40600 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 40601 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 40602 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40603 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40605 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 40606 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40607 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40608 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 40612 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 40613 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40614 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40617 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40618 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40619 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40620 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40623 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40629 DE
.sym 40632 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40635 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40636 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40637 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40638 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40641 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 40642 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 40643 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 40644 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 40648 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40650 DE
.sym 40651 DE_$glb_ce
.sym 40652 CLK_FAST
.sym 40655 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40656 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 40658 fb0.0.13.0_RCLKE
.sym 40660 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40666 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 40667 fb0.0.0.0_RDATA[129]
.sym 40669 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 40672 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 40673 address_reg[3]
.sym 40674 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 40675 fb0.0.0.0_RDATA[208]
.sym 40677 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40681 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 40695 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40696 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 40697 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 40698 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 40700 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 40701 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40702 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 40703 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 40704 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 40705 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40708 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 40709 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 40710 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 40711 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40713 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40714 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 40718 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 40719 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40720 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 40721 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 40723 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 40724 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 40725 fb0.0.0.0_RDATA[275]
.sym 40729 fb0.0.0.0_RDATA[275]
.sym 40731 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 40734 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 40735 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 40736 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 40737 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 40740 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 40741 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 40742 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40743 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 40746 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 40748 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 40749 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 40752 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40753 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 40754 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 40758 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 40760 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 40761 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 40764 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 40765 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 40766 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 40767 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 40772 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40774 DE_$glb_ce
.sym 40775 CLK_FAST
.sym 40790 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 40792 address_reg[7]
.sym 40798 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 40914 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40918 fb0.0.0.0_RDATA[115]
.sym 40927 CLK_12M$SB_IO_IN
.sym 41036 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 41046 REG[0]$SB_IO_IN
.sym 41161 DATA[0]$SB_IO_IN
.sym 41182 DATA[0]$SB_IO_IN
.sym 41389 blue[1]$SB_IO_OUT
.sym 41791 address_reg[1]
.sym 41917 command_data[0]
.sym 41919 cur_char[6]
.sym 42038 address_reg[6]
.sym 42164 command_data[2]
.sym 42167 command_data[7]
.sym 42171 address_reg[3]
.sym 42174 address_reg[12]
.sym 42175 address_reg[2]
.sym 42283 address_reg[1]
.sym 42291 address_reg[1]
.sym 42306 address_reg[4]
.sym 42412 command_data[0]
.sym 42424 $PACKER_VCC_NET
.sym 42427 fb0_char_SB_LUT4_O_4_I2[0]
.sym 42548 fb0.0.0.0_RDATA[290]
.sym 42550 address_reg[4]
.sym 42655 command_data[7]
.sym 42661 address_reg[3]
.sym 42664 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 42666 address_reg[12]
.sym 42667 address_reg[2]
.sym 42671 address_reg[2]
.sym 42674 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 42772 fb0.0.0.0_RDATA[2]
.sym 42773 fb0.0.0.0_RDATA[2]
.sym 42786 address_reg[1]
.sym 42798 fb0.0.0.0_RCLKE
.sym 42898 command_data[3]
.sym 42901 command_data[0]
.sym 42919 fb0_char_SB_LUT4_O_4_I2[0]
.sym 42920 cur_char[2]
.sym 42921 $PACKER_VCC_NET
.sym 43032 address_reg[6]
.sym 43035 address_reg[4]
.sym 43040 fb0.0.0.0_RDATA[290]
.sym 43042 address_reg[4]
.sym 43043 ram_add[4]
.sym 43145 YPOS[2]
.sym 43147 address_reg[3]
.sym 43149 fb0.0.16.0_RCLKE
.sym 43158 XPOS[0]
.sym 43162 address_reg[12]
.sym 43163 address_reg[2]
.sym 43165 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 43167 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 43265 fb0.0.0.0_RDATA[114]
.sym 43267 address_reg[1]
.sym 43276 address_reg[0]
.sym 43284 fb0.0.0.0_RDATA[228]
.sym 43286 fb0.0.0.0_RDATA[0]
.sym 43288 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 43289 ram_add[7]
.sym 43290 fb0.0.0.0_RCLKE
.sym 43390 command_data[3]
.sym 43391 fb0.0.14.0_RCLKE
.sym 43398 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43404 cur_char[2]
.sym 43407 fb0_char_SB_LUT4_O_4_I2[0]
.sym 43409 $PACKER_VCC_NET
.sym 43514 red_SB_DFFSR_Q_R
.sym 43516 command_data[7]
.sym 43518 XPOS[2]
.sym 43522 address_reg[6]
.sym 43526 address_reg[4]
.sym 43527 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 43530 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 43531 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 43532 fb0.0.0.0_RDATA[290]
.sym 43533 address_reg[10]
.sym 43535 ram_add[4]
.sym 43545 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 43549 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 43550 YPOS[8]
.sym 43551 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43553 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 43554 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 43558 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 43560 YPOS[2]
.sym 43562 YPOS[0]
.sym 43563 YPOS[5]
.sym 43569 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43570 YPOS[4]
.sym 43572 YPOS[6]
.sym 43573 YPOS[7]
.sym 43581 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 43582 YPOS[0]
.sym 43583 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 43584 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 43593 YPOS[8]
.sym 43594 YPOS[7]
.sym 43595 YPOS[6]
.sym 43596 YPOS[2]
.sym 43599 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43600 YPOS[5]
.sym 43601 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43602 YPOS[4]
.sym 43619 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 43620 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 43630 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 43631 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 43641 address_reg[3]
.sym 43643 increment[1]
.sym 43644 increment[5]
.sym 43645 address_reg[1]
.sym 43647 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 43648 YPOS[0]
.sym 43649 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 43650 address_reg[2]
.sym 43651 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43652 address_reg[4]
.sym 43653 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 43655 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 43658 address_reg[12]
.sym 43659 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 43667 DE
.sym 43668 YPOS[5]
.sym 43672 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43674 YPOS[4]
.sym 43675 DE
.sym 43678 YPOS[6]
.sym 43679 $PACKER_VCC_NET
.sym 43680 YPOS[7]
.sym 43681 YPOS[8]
.sym 43690 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43697 $nextpnr_ICESTORM_LC_9$O
.sym 43699 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 43703 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[2]
.sym 43705 YPOS[4]
.sym 43709 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[3]
.sym 43711 YPOS[5]
.sym 43713 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[2]
.sym 43715 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[4]
.sym 43716 DE
.sym 43717 YPOS[6]
.sym 43719 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[3]
.sym 43721 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[5]
.sym 43722 DE
.sym 43724 YPOS[7]
.sym 43725 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[4]
.sym 43727 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[6]
.sym 43729 YPOS[8]
.sym 43731 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[5]
.sym 43733 $nextpnr_ICESTORM_LC_10$I3
.sym 43734 DE
.sym 43736 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 43737 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[6]
.sym 43739 $nextpnr_ICESTORM_LC_10$COUT
.sym 43742 $PACKER_VCC_NET
.sym 43743 $nextpnr_ICESTORM_LC_10$I3
.sym 43747 address_reg[4]
.sym 43748 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 43749 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 43750 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 43751 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 43752 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 43753 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 43754 address_reg[2]
.sym 43762 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 43764 address_reg[0]
.sym 43765 address_reg[1]
.sym 43768 address_reg_SB_DFFE_Q_9_E
.sym 43771 address_reg[1]
.sym 43772 fb0.0.0.0_RDATA[228]
.sym 43773 ram_add[7]
.sym 43775 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43776 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 43777 fb0.0.0.0_RDATA[179]
.sym 43779 fb0.0.0.0_RDATA[0]
.sym 43780 address_reg[4]
.sym 43781 fb0.0.0.0_RDATA[259]
.sym 43782 fb0.0.0.0_RCLKE
.sym 43783 $nextpnr_ICESTORM_LC_10$COUT
.sym 43790 ram_add_SB_LUT4_O_7_I1[2]
.sym 43793 ram_add_SB_LUT4_O_7_I1[5]
.sym 43794 YPOS[5]
.sym 43800 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 43802 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 43804 address_reg[11]
.sym 43805 address_reg[10]
.sym 43806 DE
.sym 43814 DE
.sym 43818 address_reg[12]
.sym 43819 address_reg[2]
.sym 43821 DE
.sym 43822 ram_add_SB_LUT4_O_7_I1[5]
.sym 43824 $nextpnr_ICESTORM_LC_10$COUT
.sym 43827 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 43829 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 43833 YPOS[5]
.sym 43834 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 43835 ram_add_SB_LUT4_O_7_I1[2]
.sym 43836 DE
.sym 43839 address_reg[12]
.sym 43841 address_reg[10]
.sym 43842 address_reg[11]
.sym 43845 YPOS[5]
.sym 43846 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 43847 ram_add_SB_LUT4_O_7_I1[2]
.sym 43848 DE
.sym 43851 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 43853 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 43859 address_reg[2]
.sym 43883 command_data[2]
.sym 43884 increment_neg
.sym 43887 address_reg[2]
.sym 43888 ram_add[1]
.sym 43889 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 43890 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 43891 address_reg[3]
.sym 43892 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 43893 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 43895 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 43896 cur_char[2]
.sym 43897 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 43898 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 43899 address_reg[8]
.sym 43900 fb0_char_SB_LUT4_O_4_I2[0]
.sym 43902 $PACKER_VCC_NET
.sym 43903 fb0.0.0.0_RDATA[130]
.sym 43904 address_reg[2]
.sym 43905 fb0.0.0.0_RDATA[274]
.sym 43914 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 43916 show_cursor_SB_LUT4_I3_1_O[0]
.sym 43917 show_cursor_SB_LUT4_I3_1_O[3]
.sym 43918 ram_add[2]
.sym 43919 address_reg[4]
.sym 43920 ram_add[4]
.sym 43922 ram_add[6]
.sym 43923 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 43924 address_reg[6]
.sym 43925 address_reg[3]
.sym 43926 address_reg[2]
.sym 43927 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 43928 address_reg[0]
.sym 43930 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 43931 address_reg[1]
.sym 43932 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 43933 ram_add[0]
.sym 43934 address_reg[13]
.sym 43935 ram_add[1]
.sym 43936 show_cursor
.sym 43938 show_cursor_SB_DFFNE_Q_E
.sym 43940 ram_add[3]
.sym 43942 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 43951 show_cursor
.sym 43956 ram_add[6]
.sym 43957 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 43958 address_reg[6]
.sym 43959 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 43962 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 43963 ram_add[4]
.sym 43964 address_reg[4]
.sym 43965 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 43968 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 43969 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 43970 address_reg[2]
.sym 43971 ram_add[2]
.sym 43974 ram_add[1]
.sym 43975 address_reg[1]
.sym 43976 show_cursor_SB_LUT4_I3_1_O[0]
.sym 43977 show_cursor_SB_LUT4_I3_1_O[3]
.sym 43981 address_reg[13]
.sym 43982 show_cursor
.sym 43986 address_reg[3]
.sym 43987 ram_add[0]
.sym 43988 address_reg[0]
.sym 43989 ram_add[3]
.sym 43990 show_cursor_SB_DFFNE_Q_E
.sym 43991 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 43997 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 43998 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 43999 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 44000 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 44006 command_data[0]
.sym 44008 command_data[7]
.sym 44010 address_reg[7]
.sym 44012 fb0.0.0.0_RDATA[209]
.sym 44016 command_data[4]
.sym 44017 address_reg[10]
.sym 44018 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 44019 ram_add[0]
.sym 44020 fb0.0.0.0_RDATA[290]
.sym 44021 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 44022 fb0.0.0.0_RDATA[260]
.sym 44023 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 44024 address_reg[10]
.sym 44025 command_data[2]
.sym 44026 ram_add[3]
.sym 44028 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[0]
.sym 44034 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 44035 fb0.0.0.0_RDATA[82]
.sym 44036 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44037 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44038 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 44039 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 44040 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44041 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 44042 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 44043 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 44044 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 44045 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44046 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 44047 address_reg[9]
.sym 44048 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 44049 fb0.0.0.0_RDATA[179]
.sym 44050 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 44052 fb0.0.0.0_RDATA[2]
.sym 44053 fb0.0.0.0_RDATA[146]
.sym 44054 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 44055 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 44058 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 44059 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 44060 address_reg[8]
.sym 44061 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44062 fb0.0.0.0_RDATA[147]
.sym 44065 fb0.0.0.0_RDATA[274]
.sym 44067 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 44069 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 44070 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 44073 fb0.0.0.0_RDATA[82]
.sym 44074 fb0.0.0.0_RDATA[274]
.sym 44075 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 44076 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 44079 fb0.0.0.0_RDATA[2]
.sym 44080 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 44081 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 44082 fb0.0.0.0_RDATA[146]
.sym 44085 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 44086 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44088 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44091 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 44092 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 44093 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 44094 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 44098 address_reg[9]
.sym 44099 address_reg[8]
.sym 44103 fb0.0.0.0_RDATA[179]
.sym 44104 fb0.0.0.0_RDATA[147]
.sym 44105 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 44106 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 44109 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44110 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44111 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 44112 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44116 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 44117 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 44118 address_reg[8]
.sym 44119 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 44120 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[0]
.sym 44121 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 44122 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 44123 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 44129 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 44130 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 44132 increment_neg
.sym 44133 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 44134 address_reg[6]
.sym 44135 address_reg[3]
.sym 44138 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 44139 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 44140 address_reg[5]
.sym 44141 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 44142 address_reg[12]
.sym 44143 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 44144 fb0.0.0.0_RDATA[244]
.sym 44145 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 44146 fb0.0.0.0_RDATA[178]
.sym 44147 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 44148 fb0.0.0.0_RDATA[1]
.sym 44149 address_reg[6]
.sym 44150 command_data[6]
.sym 44157 ram_add[5]
.sym 44158 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 44159 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44160 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 44161 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 44162 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]
.sym 44163 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 44164 fb0_char_SB_LUT4_O_4_I2[3]
.sym 44165 address_reg[5]
.sym 44166 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]
.sym 44167 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 44169 fb0_char_SB_LUT4_O_6_I2[1]
.sym 44170 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 44171 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 44172 fb0_char_SB_LUT4_O_4_I2[0]
.sym 44173 fb0.0.0.0_RDATA[130]
.sym 44174 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 44175 fb0_char_SB_LUT4_O_4_I2[2]
.sym 44176 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44177 fb0_char_SB_LUT4_O_6_I2[0]
.sym 44178 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44179 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 44180 fb0.0.0.0_RDATA[290]
.sym 44182 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 44183 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 44184 address_reg[10]
.sym 44185 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 44186 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 44187 fb0_char_SB_LUT4_O_1_I2[1]
.sym 44190 address_reg[10]
.sym 44191 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 44192 ram_add[5]
.sym 44193 address_reg[5]
.sym 44196 fb0_char_SB_LUT4_O_4_I2[3]
.sym 44197 fb0_char_SB_LUT4_O_4_I2[2]
.sym 44198 fb0_char_SB_LUT4_O_1_I2[1]
.sym 44199 fb0_char_SB_LUT4_O_4_I2[0]
.sym 44202 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]
.sym 44203 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 44204 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 44205 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 44208 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 44210 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44211 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 44214 fb0.0.0.0_RDATA[130]
.sym 44215 fb0.0.0.0_RDATA[290]
.sym 44216 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 44217 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44220 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 44221 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 44222 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 44223 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 44227 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]
.sym 44228 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 44229 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 44232 fb0_char_SB_LUT4_O_6_I2[1]
.sym 44235 fb0_char_SB_LUT4_O_6_I2[0]
.sym 44237 CLK_FAST
.sym 44238 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 44240 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 44241 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 44242 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 44243 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 44244 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[0]
.sym 44245 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 44246 address_reg[12]
.sym 44254 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44255 address_reg[6]
.sym 44256 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 44257 address_reg[1]
.sym 44261 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[11]
.sym 44262 address_reg[1]
.sym 44263 address_reg[8]
.sym 44264 address_reg[3]
.sym 44265 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 44266 address_reg[1]
.sym 44267 fb0.0.0.0_RDATA[0]
.sym 44269 fb0.0.0.0_RDATA[259]
.sym 44271 fb0.0.13.0_RCLKE
.sym 44272 address_reg[4]
.sym 44273 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 44274 fb0.0.0.0_RCLKE
.sym 44280 fb0.0.0.0_RDATA[148]
.sym 44281 fb0.0.0.0_RDATA[161]
.sym 44282 address_reg[8]
.sym 44283 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 44284 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 44285 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 44286 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 44288 address_reg[9]
.sym 44289 fb0.0.0.0_RDATA[98]
.sym 44290 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 44291 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 44292 fb0.0.0.0_RDATA[260]
.sym 44293 fb0.0.0.0_RDATA[20]
.sym 44294 fb0.0.0.0_RDATA[209]
.sym 44295 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 44296 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 44297 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 44298 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 44299 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 44300 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44301 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 44302 fb0.0.0.0_RDATA[114]
.sym 44303 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 44304 fb0.0.0.0_RDATA[244]
.sym 44306 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 44307 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 44308 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 44309 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 44310 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 44311 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 44313 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 44314 fb0.0.0.0_RDATA[161]
.sym 44315 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44316 fb0.0.0.0_RDATA[209]
.sym 44319 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 44320 fb0.0.0.0_RDATA[148]
.sym 44321 fb0.0.0.0_RDATA[244]
.sym 44322 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 44325 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 44326 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 44327 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 44328 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 44331 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 44332 fb0.0.0.0_RDATA[20]
.sym 44333 fb0.0.0.0_RDATA[260]
.sym 44334 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 44337 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 44338 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 44339 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 44340 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 44343 address_reg[9]
.sym 44344 address_reg[8]
.sym 44349 fb0.0.0.0_RDATA[98]
.sym 44350 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 44351 fb0.0.0.0_RDATA[114]
.sym 44352 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 44355 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 44356 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 44357 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 44358 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 44362 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 44363 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 44364 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 44365 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 44366 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 44367 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 44374 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]
.sym 44376 increment_neg
.sym 44378 address_reg[13]
.sym 44379 address_reg[12]
.sym 44380 command_data[3]
.sym 44382 command_data[7]
.sym 44383 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 44384 command_data[5]
.sym 44387 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44389 address_reg[2]
.sym 44390 fb0.0.0.0_RDATA[304]
.sym 44391 fb0.0.0.0_RDATA[272]
.sym 44392 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 44393 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 44394 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 44396 address_reg[12]
.sym 44403 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 44404 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 44406 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 44407 fb0.0.0.0_RDATA[129]
.sym 44409 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44410 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 44411 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 44412 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 44413 fb0.0.0.0_RDATA[208]
.sym 44414 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 44415 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 44416 DE
.sym 44417 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44418 fb0.0.0.0_RDATA[178]
.sym 44420 fb0.0.0.0_RDATA[1]
.sym 44421 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 44424 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44428 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 44433 fb0.0.0.0_RDATA[354]
.sym 44434 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 44436 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44437 fb0.0.0.0_RDATA[208]
.sym 44442 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 44443 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 44444 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 44445 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 44448 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 44449 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 44450 fb0.0.0.0_RDATA[178]
.sym 44451 fb0.0.0.0_RDATA[354]
.sym 44455 DE
.sym 44457 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 44461 fb0.0.0.0_RDATA[1]
.sym 44463 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 44466 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44467 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 44468 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 44469 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 44472 fb0.0.0.0_RDATA[129]
.sym 44473 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 44481 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 44482 DE_$glb_ce
.sym 44483 CLK_FAST
.sym 44487 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 44491 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[1]
.sym 44492 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 44498 command_data[0]
.sym 44500 command_data[7]
.sym 44504 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 44507 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 44508 address_reg[3]
.sym 44510 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 44514 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 44516 command_data[2]
.sym 44526 DE
.sym 44533 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 44536 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 44541 fb0.0.0.0_RDATA[259]
.sym 44544 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 44550 fb0.0.0.0_RDATA[304]
.sym 44551 fb0.0.0.0_RDATA[272]
.sym 44554 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 44565 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 44566 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 44567 fb0.0.0.0_RDATA[304]
.sym 44568 fb0.0.0.0_RDATA[272]
.sym 44572 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 44573 fb0.0.0.0_RDATA[259]
.sym 44585 DE
.sym 44586 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 44596 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 44605 DE_$glb_ce
.sym 44606 CLK_FAST
.sym 44609 led_SB_LUT4_O_I3
.sym 44611 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 44614 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 44615 led_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 44740 fb0.0.0.0_RDATA[114]
.sym 44743 address_reg[1]
.sym 44744 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 44746 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 44748 led_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 44751 led_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 44752 led_SB_LUT4_O_I3
.sym 44868 save_data_SB_DFFESR_Q_E
.sym 44874 save_data_SB_DFFESR_Q_E
.sym 44985 command_data[0]
.sym 44988 command_data[4]
.sym 45021 CLK_12M$SB_IO_IN
.sym 45041 CLK_12M$SB_IO_IN
.sym 45111 RW$SB_IO_IN
.sym 45626 command_data[6]
.sym 45762 address_reg[5]
.sym 45991 command_data[4]
.sym 46005 YPOS[2]
.sym 46121 command_data[6]
.sym 46123 $PACKER_VCC_NET
.sym 46236 address_reg[4]
.sym 46239 command_data[2]
.sym 46252 $PACKER_VCC_NET
.sym 46254 address_reg[5]
.sym 46255 $PACKER_VCC_NET
.sym 46354 $PACKER_GND_NET
.sym 46361 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 46368 address_reg[2]
.sym 46370 address_reg[12]
.sym 46483 command_data[4]
.sym 46484 $PACKER_GND_NET
.sym 46488 fb0.0.0.0_RCLKE
.sym 46490 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 46497 YPOS[2]
.sym 46499 fb0.0.0.0_RDATA[227]
.sym 46612 cur_char[2]
.sym 46728 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 46729 command_data[7]
.sym 46730 command_data[2]
.sym 46735 ram_add[4]
.sym 46739 address_reg[4]
.sym 46743 $PACKER_VCC_NET
.sym 46744 $PACKER_VCC_NET
.sym 46746 address_reg[5]
.sym 46851 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 46854 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 46857 XPOS[0]
.sym 46860 address_reg[2]
.sym 46869 ram_add[0]
.sym 46873 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 46975 fb0.0.0.0_RDATA[0]
.sym 46978 ram_add[7]
.sym 46979 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 46980 command_data[4]
.sym 46981 fb0.0.0.0_RDATA[228]
.sym 46987 fb0.0.0.0_RDATA[227]
.sym 46988 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 46989 YPOS[2]
.sym 46994 command_data[1]
.sym 46995 command_data[6]
.sym 47086 fgcolor[3]
.sym 47087 fgcolor[6]
.sym 47088 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 47089 fgcolor[7]
.sym 47091 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 47096 address_reg[2]
.sym 47211 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 47216 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 47220 address_reg[4]
.sym 47224 ram_add[4]
.sym 47225 command_data[0]
.sym 47227 command_data[7]
.sym 47231 command_data[2]
.sym 47234 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 47235 $PACKER_VCC_NET
.sym 47237 $PACKER_VCC_NET
.sym 47238 address_reg[5]
.sym 47239 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 47240 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 47243 $PACKER_VCC_NET
.sym 47344 command_data[6]
.sym 47346 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 47353 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 47354 address_reg[2]
.sym 47355 ram_add[1]
.sym 47357 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 47358 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 47361 increment[7]
.sym 47363 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 47367 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 47375 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47376 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 47380 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 47381 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
.sym 47385 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 47388 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 47394 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 47401 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 47405 $nextpnr_ICESTORM_LC_2$O
.sym 47407 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
.sym 47411 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[1]
.sym 47414 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 47417 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[2]
.sym 47420 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47423 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[3]
.sym 47426 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 47429 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[4]
.sym 47432 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 47435 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[5]
.sym 47438 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 47441 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[6]
.sym 47443 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 47447 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[7]
.sym 47450 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 47461 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 47462 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[2]
.sym 47467 command_data[4]
.sym 47469 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47472 ram_add[7]
.sym 47474 fb0.0.0.0_RDATA[259]
.sym 47476 fb0.0.0.0_RDATA[179]
.sym 47477 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
.sym 47480 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 47481 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 47482 address_reg[2]
.sym 47484 address_reg[4]
.sym 47485 command_data[4]
.sym 47486 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 47487 fb0.0.0.0_RDATA[227]
.sym 47488 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 47491 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[7]
.sym 47496 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 47504 address_reg[4]
.sym 47506 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 47507 $PACKER_VCC_NET
.sym 47509 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 47510 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 47511 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 47515 $PACKER_VCC_NET
.sym 47516 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 47518 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[0]
.sym 47526 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 47527 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 47528 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[8]
.sym 47531 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 47534 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[9]
.sym 47537 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 47540 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[10]
.sym 47543 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 47546 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[11]
.sym 47548 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 47549 $PACKER_VCC_NET
.sym 47552 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[12]
.sym 47554 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 47555 $PACKER_VCC_NET
.sym 47558 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[3]
.sym 47560 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 47565 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 47566 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 47567 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[0]
.sym 47568 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[3]
.sym 47573 address_reg[4]
.sym 47579 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 47580 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 47581 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 47582 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 47583 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[6]
.sym 47584 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 47585 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 47590 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 47592 fb0.0.0.0_RDATA[274]
.sym 47594 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 47597 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 47598 increment_neg
.sym 47600 fb0.0.0.0_RDATA[130]
.sym 47604 increment[3]
.sym 47607 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 47609 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 47610 address_reg[4]
.sym 47611 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 47612 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 47613 address_reg[12]
.sym 47622 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 47623 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 47624 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[12]
.sym 47625 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 47626 increment_neg
.sym 47628 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 47629 command_data[2]
.sym 47631 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 47632 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 47633 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 47634 increment_neg
.sym 47636 address_reg[8]
.sym 47638 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[12]
.sym 47640 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 47641 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 47642 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 47643 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 47644 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 47645 command_data[4]
.sym 47646 address_reg_SB_DFFE_Q_9_E
.sym 47648 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 47649 address_reg[5]
.sym 47652 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 47653 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 47654 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 47655 command_data[4]
.sym 47658 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 47659 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 47660 increment_neg
.sym 47661 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 47667 address_reg[5]
.sym 47670 increment_neg
.sym 47671 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 47672 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 47673 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 47676 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 47677 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[12]
.sym 47678 increment_neg
.sym 47679 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[12]
.sym 47682 address_reg[8]
.sym 47688 increment_neg
.sym 47689 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 47690 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 47691 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 47694 command_data[2]
.sym 47695 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 47696 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 47697 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 47698 address_reg_SB_DFFE_Q_9_E
.sym 47699 CLK_FAST
.sym 47701 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 47702 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[10]
.sym 47703 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[11]
.sym 47704 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[12]
.sym 47705 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 47706 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[2]
.sym 47707 address_reg[5]
.sym 47708 increment[3]
.sym 47713 address_reg[4]
.sym 47714 address_reg[10]
.sym 47715 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 47716 ram_add[3]
.sym 47717 command_data[2]
.sym 47718 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 47719 fb0.0.0.0_RDATA[260]
.sym 47720 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[12]
.sym 47721 ram_add[0]
.sym 47723 ram_add[4]
.sym 47725 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 47726 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 47727 fb0.0.0.0_RDATA[181]
.sym 47728 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 47729 address_reg[0]
.sym 47730 address_reg[5]
.sym 47731 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 47732 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 47733 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[0]
.sym 47734 $PACKER_VCC_NET
.sym 47735 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 47736 address_reg[2]
.sym 47747 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 47748 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 47752 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 47755 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 47756 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 47757 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 47759 $PACKER_VCC_NET
.sym 47764 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47769 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 47774 $nextpnr_ICESTORM_LC_3$O
.sym 47777 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 47780 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47782 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 47783 $PACKER_VCC_NET
.sym 47786 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47788 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 47792 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47795 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 47798 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47800 $PACKER_VCC_NET
.sym 47801 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 47804 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47806 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 47810 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47812 $PACKER_VCC_NET
.sym 47813 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 47816 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 47819 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 47825 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 47826 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 47827 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 47828 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 47829 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 47830 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 47831 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 47836 command_data[6]
.sym 47837 address_reg[5]
.sym 47838 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 47840 ram_add[2]
.sym 47843 address_reg[4]
.sym 47845 fb0.0.0.0_RDATA[178]
.sym 47846 address_reg[6]
.sym 47847 fb0.0.0.0_RDATA[1]
.sym 47848 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[11]
.sym 47850 command_data[5]
.sym 47851 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 47852 command_data[3]
.sym 47853 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 47854 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 47855 address_reg[11]
.sym 47856 address_reg[5]
.sym 47857 address_reg[8]
.sym 47858 increment[7]
.sym 47859 address_reg[13]
.sym 47860 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 47865 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 47866 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 47872 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 47873 address_reg[3]
.sym 47874 address_reg[6]
.sym 47875 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[2]
.sym 47876 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 47877 $PACKER_VCC_NET
.sym 47878 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 47883 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[0]
.sym 47894 $PACKER_VCC_NET
.sym 47895 address_reg[9]
.sym 47897 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47899 $PACKER_VCC_NET
.sym 47900 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 47903 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 47905 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 47906 $PACKER_VCC_NET
.sym 47909 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 47911 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 47912 $PACKER_VCC_NET
.sym 47915 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 47918 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 47922 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 47923 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[2]
.sym 47924 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[0]
.sym 47925 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 47928 address_reg[9]
.sym 47936 address_reg[6]
.sym 47942 address_reg[3]
.sym 47947 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 47948 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 47949 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 47950 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 47951 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 47952 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1[13]
.sym 47953 address_reg[9]
.sym 47954 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 47959 address_reg[3]
.sym 47960 fb0.0.0.0_RDATA[261]
.sym 47961 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[2]
.sym 47963 address_reg[4]
.sym 47964 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 47965 increment[1]
.sym 47966 increment[2]
.sym 47967 ram_add[7]
.sym 47969 address_reg[1]
.sym 47970 fb0.0.13.0_RCLKE
.sym 47971 address_reg[10]
.sym 47972 fb0.0.0.0_RDATA[227]
.sym 47973 fb0.0.0.0_RDATA[242]
.sym 47974 fb0.0.0.0_RDATA[240]
.sym 47975 address_reg[7]
.sym 47976 address_reg[9]
.sym 47977 command_data[4]
.sym 47979 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 47980 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[10]
.sym 47981 address_reg[7]
.sym 47982 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 47992 command_data[2]
.sym 47993 address_reg[7]
.sym 47994 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 47995 address_reg[12]
.sym 47998 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 47999 address_reg[2]
.sym 48000 address_reg[1]
.sym 48001 address_reg[0]
.sym 48002 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48003 address_reg[6]
.sym 48004 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 48006 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 48007 address_reg[11]
.sym 48009 address_reg[3]
.sym 48010 address_reg[10]
.sym 48015 address_reg[4]
.sym 48016 address_reg[5]
.sym 48017 address_reg[13]
.sym 48024 address_reg[11]
.sym 48029 address_reg[12]
.sym 48033 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 48034 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 48035 command_data[2]
.sym 48036 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48039 address_reg[12]
.sym 48040 address_reg[13]
.sym 48041 address_reg[5]
.sym 48042 address_reg[4]
.sym 48045 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 48046 address_reg[7]
.sym 48047 address_reg[2]
.sym 48052 address_reg[10]
.sym 48057 address_reg[6]
.sym 48058 address_reg[3]
.sym 48059 address_reg[0]
.sym 48060 address_reg[1]
.sym 48064 address_reg[13]
.sym 48067 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 48068 CLK_FAST
.sym 48070 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 48071 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 48072 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 48073 address_reg[11]
.sym 48074 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]
.sym 48075 address_reg[13]
.sym 48076 address_reg[10]
.sym 48077 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 48082 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48083 address_reg[9]
.sym 48084 fb0.0.0.0_RDATA[272]
.sym 48085 increment_neg
.sym 48087 $PACKER_VCC_NET
.sym 48088 address_reg[8]
.sym 48089 address_reg[2]
.sym 48090 increment_neg
.sym 48092 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 48093 $PACKER_VCC_NET
.sym 48099 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 48100 address_reg[12]
.sym 48101 fb0.0.0.0_RDATA[257]
.sym 48102 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 48105 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 48115 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 48117 command_data[6]
.sym 48118 increment_neg
.sym 48120 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 48122 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 48123 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 48124 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1[13]
.sym 48126 increment_neg
.sym 48127 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 48128 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48130 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 48133 address_reg[2]
.sym 48134 fb0.0.0.0_RDATA[240]
.sym 48136 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48137 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 48138 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 48141 address_reg[7]
.sym 48142 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 48143 $nextpnr_ICESTORM_LC_28$O
.sym 48146 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 48149 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.sym 48151 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 48153 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 48156 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1[13]
.sym 48157 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 48158 increment_neg
.sym 48159 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.sym 48163 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 48164 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 48165 increment_neg
.sym 48168 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 48169 increment_neg
.sym 48170 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 48171 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 48174 address_reg[7]
.sym 48175 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48176 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 48177 address_reg[2]
.sym 48182 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 48183 fb0.0.0.0_RDATA[240]
.sym 48186 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 48187 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 48188 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 48189 command_data[6]
.sym 48190 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 48191 CLK_FAST
.sym 48194 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48196 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 48206 address_reg[10]
.sym 48207 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48208 address_reg[11]
.sym 48209 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 48210 command_data[0]
.sym 48212 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48214 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 48216 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 48217 address_reg[0]
.sym 48221 fb0.0.0.0_RDATA[113]
.sym 48222 address_reg[5]
.sym 48224 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 48228 address_reg[2]
.sym 48234 address_reg[6]
.sym 48237 address_reg[11]
.sym 48238 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 48239 address_reg[13]
.sym 48241 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 48242 fb0.0.0.0_RDATA[0]
.sym 48243 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 48246 address_reg[3]
.sym 48248 address_reg[10]
.sym 48249 address_reg[12]
.sym 48259 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 48267 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 48269 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 48273 address_reg[10]
.sym 48275 address_reg[11]
.sym 48279 address_reg[12]
.sym 48280 address_reg[13]
.sym 48281 address_reg[6]
.sym 48282 address_reg[3]
.sym 48286 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 48288 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 48292 address_reg[11]
.sym 48294 address_reg[10]
.sym 48297 fb0.0.0.0_RDATA[0]
.sym 48299 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 48330 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 48331 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 48332 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 48333 fb0.0.12.0_RCLKE
.sym 48335 fb0.0.0.0_RDATA[244]
.sym 48336 command_data[6]
.sym 48337 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48338 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 48341 command_data[5]
.sym 48343 command_data[3]
.sym 48350 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48357 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 48359 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 48374 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 48381 fb0.0.0.0_RDATA[113]
.sym 48382 address_reg[5]
.sym 48383 address_reg[2]
.sym 48384 address_reg[7]
.sym 48385 address_reg[4]
.sym 48387 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[1]
.sym 48402 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 48403 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[1]
.sym 48404 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 48426 address_reg[7]
.sym 48427 address_reg[2]
.sym 48428 address_reg[5]
.sym 48429 address_reg[4]
.sym 48432 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 48434 fb0.0.0.0_RDATA[113]
.sym 48440 save_state_SB_DFFESR_Q_R[1]
.sym 48441 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 48442 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 48445 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 48462 command_data[4]
.sym 48468 command_data[4]
.sym 48482 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 48483 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 48485 address_reg[1]
.sym 48491 led_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 48493 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 48494 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 48505 save_state_SB_DFFESR_Q_R[1]
.sym 48506 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 48510 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48521 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48532 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 48533 address_reg[1]
.sym 48549 save_state_SB_DFFESR_Q_R[1]
.sym 48550 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 48555 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 48556 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 48557 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 48559 led_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 48560 CLK_FAST
.sym 48563 save_data[1]
.sym 48564 save_data[2]
.sym 48565 save_data[3]
.sym 48567 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 48568 save_data[0]
.sym 48569 save_data_SB_DFFESR_Q_E
.sym 48574 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 48577 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 48584 command_data[1]
.sym 48697 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 48698 command_data[2]
.sym 48702 command_data[7]
.sym 48704 command_data[5]
.sym 48706 command_data[3]
.sym 48707 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 48819 command_data[6]
.sym 48882 VSYNC_SB_LUT4_O_I3
.sym 48904 VSYNC_SB_LUT4_O_I3
.sym 49063 writing
.sym 49078 green[1]$SB_IO_OUT
.sym 49220 blue[0]$SB_IO_OUT
.sym 49343 red[1]$SB_IO_OUT
.sym 49476 green[1]$SB_IO_OUT
.sym 49588 address_reg[6]
.sym 49591 address_reg[0]
.sym 49704 YPOS[2]
.sym 49712 blue[0]$SB_IO_OUT
.sym 49835 address_reg[7]
.sym 49839 red[1]$SB_IO_OUT
.sym 49947 $PACKER_VCC_NET
.sym 49949 $PACKER_VCC_NET
.sym 49952 $PACKER_VCC_NET
.sym 50075 ram_add[6]
.sym 50081 $PACKER_GND_NET
.sym 50087 address_reg[0]
.sym 50091 address_reg[6]
.sym 50198 fb0.0.0.0_RDATA[227]
.sym 50202 ram_add[1]
.sym 50208 blue[0]$SB_IO_OUT
.sym 50210 $PACKER_VCC_NET
.sym 50213 cur_char[4]
.sym 50330 $PACKER_VCC_NET
.sym 50331 red[1]$SB_IO_OUT
.sym 50334 address_reg[7]
.sym 50569 ram_add[6]
.sym 50571 ram_add[0]
.sym 50579 address_reg[0]
.sym 50682 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 50684 ram_add[1]
.sym 50698 $PACKER_VCC_NET
.sym 50702 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 50704 blue[0]$SB_IO_OUT
.sym 50796 green_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 50818 red[1]$SB_IO_OUT
.sym 50820 command_data[4]
.sym 50822 $PACKER_VCC_NET
.sym 50825 address_reg[7]
.sym 50917 green[1]$SB_IO_OUT
.sym 50918 green[0]$SB_IO_OUT
.sym 50919 blue[1]$SB_IO_OUT
.sym 50920 red[2]$SB_IO_OUT
.sym 50921 blue[0]$SB_IO_OUT
.sym 50923 red[1]$SB_IO_OUT
.sym 50942 address_reg[1]
.sym 50959 command_data[7]
.sym 50961 command_data[1]
.sym 50962 command_data[6]
.sym 50973 command_data[0]
.sym 50974 command_data[3]
.sym 50985 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 50991 command_data[3]
.sym 50998 command_data[6]
.sym 51004 command_data[1]
.sym 51009 command_data[7]
.sym 51022 command_data[0]
.sym 51037 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 51038 CLK_FAST
.sym 51040 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 51042 red_SB_DFFSR_Q_R
.sym 51043 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 51044 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 51045 green_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 51046 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 51047 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 51052 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 51058 ram_add[0]
.sym 51061 ram_add[6]
.sym 51071 address_reg[0]
.sym 51075 DE
.sym 51100 command_data[7]
.sym 51102 address_reg[1]
.sym 51108 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 51127 command_data[7]
.sym 51156 address_reg[1]
.sym 51160 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 51161 CLK_FAST
.sym 51163 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
.sym 51176 command_data[1]
.sym 51180 ram_add[1]
.sym 51181 command_data[6]
.sym 51186 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 51188 increment[2]
.sym 51191 $PACKER_VCC_NET
.sym 51192 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 51194 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 51197 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 51208 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 51211 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 51212 increment[2]
.sym 51215 increment[3]
.sym 51217 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 51219 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51223 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 51225 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 51226 increment[5]
.sym 51227 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 51228 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
.sym 51229 increment[0]
.sym 51232 increment[7]
.sym 51233 increment[1]
.sym 51234 increment[6]
.sym 51235 increment[4]
.sym 51236 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[0]
.sym 51238 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
.sym 51239 increment[0]
.sym 51242 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[1]
.sym 51244 increment[1]
.sym 51245 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 51248 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[2]
.sym 51250 increment[2]
.sym 51251 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 51254 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[3]
.sym 51256 increment[3]
.sym 51257 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 51260 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[4]
.sym 51262 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 51263 increment[4]
.sym 51266 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[5]
.sym 51268 increment[5]
.sym 51269 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 51272 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[6]
.sym 51274 increment[6]
.sym 51275 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 51278 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[7]
.sym 51280 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 51281 increment[7]
.sym 51286 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[6]
.sym 51287 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 51288 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 51289 address_reg[0]
.sym 51290 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 51291 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[7]
.sym 51292 increment[6]
.sym 51293 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 51299 ram_add[1]
.sym 51301 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 51303 increment[3]
.sym 51306 timings.sy_SB_DFFESR_Q_R
.sym 51311 fb0.0.0.0_RDATA[275]
.sym 51315 increment[0]
.sym 51316 command_data[4]
.sym 51317 address_reg[7]
.sym 51318 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 51319 $PACKER_VCC_NET
.sym 51320 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 51321 increment[4]
.sym 51322 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[7]
.sym 51327 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 51328 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 51334 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 51339 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 51342 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 51344 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 51347 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 51348 increment[2]
.sym 51349 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 51350 address_reg[2]
.sym 51356 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 51359 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[8]
.sym 51362 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 51365 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[9]
.sym 51367 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 51371 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[10]
.sym 51373 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 51377 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[11]
.sym 51380 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 51383 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_I3[12]
.sym 51386 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 51389 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 51392 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 51396 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 51397 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 51398 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 51399 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 51402 address_reg[2]
.sym 51404 increment[2]
.sym 51409 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 51410 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 51411 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 51412 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[5]
.sym 51413 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[1]
.sym 51414 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 51415 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[4]
.sym 51416 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 51422 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 51423 address_reg[2]
.sym 51424 address_reg[0]
.sym 51426 fb0.0.11.0_RCLKE
.sym 51427 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 51428 $PACKER_VCC_NET
.sym 51432 fb0.0.0.0_RDATA[181]
.sym 51433 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 51434 address_reg[1]
.sym 51435 address_reg[0]
.sym 51437 address_reg[6]
.sym 51440 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 51441 increment[6]
.sym 51442 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 51443 address_reg[7]
.sym 51450 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[6]
.sym 51451 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[7]
.sym 51455 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[7]
.sym 51456 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 51457 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[2]
.sym 51461 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 51462 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[6]
.sym 51463 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[2]
.sym 51464 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 51465 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 51470 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[1]
.sym 51471 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 51473 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[0]
.sym 51475 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[5]
.sym 51477 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[5]
.sym 51480 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[4]
.sym 51482 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[2]
.sym 51484 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[0]
.sym 51485 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 51488 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[3]
.sym 51490 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[1]
.sym 51491 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[2]
.sym 51492 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[2]
.sym 51494 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[4]
.sym 51496 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 51497 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[2]
.sym 51498 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[3]
.sym 51500 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[5]
.sym 51502 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 51503 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 51504 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[4]
.sym 51506 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[6]
.sym 51508 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[4]
.sym 51509 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[5]
.sym 51510 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[5]
.sym 51512 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[7]
.sym 51514 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[5]
.sym 51515 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[6]
.sym 51516 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[6]
.sym 51518 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[8]
.sym 51520 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[7]
.sym 51521 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[6]
.sym 51522 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[7]
.sym 51524 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[9]
.sym 51526 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 51527 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[7]
.sym 51528 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[8]
.sym 51532 address_reg[6]
.sym 51533 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[5]
.sym 51534 increment[0]
.sym 51535 address_reg[7]
.sym 51536 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[1]
.sym 51537 increment[4]
.sym 51538 increment[5]
.sym 51539 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[0]
.sym 51545 address_reg[8]
.sym 51546 ram_add[6]
.sym 51547 increment[7]
.sym 51549 address_reg[13]
.sym 51550 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[6]
.sym 51552 address_reg[11]
.sym 51554 ram_add[5]
.sym 51555 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[7]
.sym 51556 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 51557 address_reg[0]
.sym 51560 address_reg[5]
.sym 51561 DE
.sym 51562 address_reg_SB_DFFE_Q_9_E
.sym 51564 address_reg_SB_DFFE_Q_9_E
.sym 51565 address_reg[6]
.sym 51566 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51568 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[9]
.sym 51575 address_reg_SB_DFFE_Q_9_E
.sym 51577 address_reg[9]
.sym 51578 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 51579 address_reg[10]
.sym 51580 address_reg[12]
.sym 51582 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 51586 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 51589 $PACKER_VCC_NET
.sym 51592 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 51594 address_reg[8]
.sym 51595 command_data[5]
.sym 51596 address_reg[2]
.sym 51599 address_reg[11]
.sym 51600 increment[2]
.sym 51602 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 51603 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 51604 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 51605 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[10]
.sym 51607 address_reg[8]
.sym 51608 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 51609 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[9]
.sym 51611 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[11]
.sym 51613 address_reg[9]
.sym 51614 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 51615 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[10]
.sym 51617 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[12]
.sym 51619 address_reg[11]
.sym 51620 address_reg[10]
.sym 51621 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[11]
.sym 51623 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[13]
.sym 51625 $PACKER_VCC_NET
.sym 51626 address_reg[12]
.sym 51627 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[12]
.sym 51630 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 51632 $PACKER_VCC_NET
.sym 51633 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[13]
.sym 51638 address_reg[2]
.sym 51639 increment[2]
.sym 51642 command_data[5]
.sym 51643 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 51644 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 51645 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 51649 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 51652 address_reg_SB_DFFE_Q_9_E
.sym 51653 CLK_FAST
.sym 51655 address_reg[1]
.sym 51656 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[2]
.sym 51657 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 51658 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 51659 address_reg[3]
.sym 51660 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 51661 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 51662 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 51668 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 51669 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 51670 address_reg[7]
.sym 51671 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[10]
.sym 51673 address_reg[9]
.sym 51675 address_reg[10]
.sym 51676 command_data[1]
.sym 51677 address_reg[2]
.sym 51678 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 51680 address_reg[9]
.sym 51681 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 51682 increment_reg_SB_DFFE_Q_E
.sym 51683 address_reg_SB_DFFE_Q_9_E
.sym 51684 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 51685 address_reg[11]
.sym 51686 increment[2]
.sym 51687 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[10]
.sym 51688 address_reg[1]
.sym 51689 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 51696 address_reg[6]
.sym 51697 increment[1]
.sym 51698 increment_neg
.sym 51699 address_reg[7]
.sym 51701 increment[4]
.sym 51702 increment[5]
.sym 51703 increment[3]
.sym 51704 increment[2]
.sym 51705 address_reg[4]
.sym 51706 increment[0]
.sym 51707 address_reg[0]
.sym 51710 address_reg[5]
.sym 51711 address_reg[2]
.sym 51712 address_reg[1]
.sym 51713 increment[6]
.sym 51716 address_reg[3]
.sym 51722 increment_neg
.sym 51723 increment[7]
.sym 51728 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 51730 increment[0]
.sym 51731 address_reg[0]
.sym 51734 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 51735 increment_neg
.sym 51736 address_reg[1]
.sym 51737 increment[1]
.sym 51738 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 51740 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 51741 increment_neg
.sym 51742 increment[2]
.sym 51743 address_reg[2]
.sym 51744 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 51746 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 51747 increment_neg
.sym 51748 address_reg[3]
.sym 51749 increment[3]
.sym 51750 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 51752 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 51753 increment_neg
.sym 51754 increment[4]
.sym 51755 address_reg[4]
.sym 51756 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 51758 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 51759 increment_neg
.sym 51760 increment[5]
.sym 51761 address_reg[5]
.sym 51762 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 51764 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 51765 increment_neg
.sym 51766 increment[6]
.sym 51767 address_reg[6]
.sym 51768 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 51770 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 51771 increment_neg
.sym 51772 increment[7]
.sym 51773 address_reg[7]
.sym 51774 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 51790 fb0.0.0.0_RDATA[257]
.sym 51791 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 51792 increment_neg
.sym 51793 ram_add[1]
.sym 51797 address_reg[1]
.sym 51798 fb0.0.0.0_RDATA[197]
.sym 51801 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 51803 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 51805 fb0.0.0.0_RDATA[208]
.sym 51806 address_reg[3]
.sym 51807 $PACKER_VCC_NET
.sym 51808 command_data[4]
.sym 51809 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 51810 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 51811 fb0.0.0.0_RDATA[243]
.sym 51812 command_data[4]
.sym 51813 command_data[1]
.sym 51814 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 51821 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 51822 increment_neg
.sym 51824 address_reg[13]
.sym 51825 increment_neg
.sym 51827 command_data[3]
.sym 51829 address_reg[8]
.sym 51830 address_reg[11]
.sym 51831 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[11]
.sym 51833 address_reg[10]
.sym 51839 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 51841 address_reg[9]
.sym 51842 address_reg[12]
.sym 51843 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[11]
.sym 51844 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 51846 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51849 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 51851 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[9]
.sym 51852 increment_neg
.sym 51853 address_reg[8]
.sym 51855 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 51857 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[10]
.sym 51858 increment_neg
.sym 51859 address_reg[9]
.sym 51861 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[9]
.sym 51863 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[11]
.sym 51864 increment_neg
.sym 51865 address_reg[10]
.sym 51867 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[10]
.sym 51869 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[12]
.sym 51871 address_reg[11]
.sym 51873 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[11]
.sym 51875 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[13]
.sym 51877 address_reg[12]
.sym 51879 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[12]
.sym 51884 address_reg[13]
.sym 51885 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[13]
.sym 51888 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 51889 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 51890 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 51891 command_data[3]
.sym 51894 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[11]
.sym 51895 increment_neg
.sym 51896 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[11]
.sym 51897 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 51898 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51899 CLK_FAST
.sym 51915 ram_add[1]
.sym 51916 fb0.0.0.0_RDATA[196]
.sym 51917 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 51918 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51919 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 51920 fb0.0.0.0_RDATA[278]
.sym 51921 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 51922 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 51924 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 51925 increment_neg
.sym 51927 address_reg[13]
.sym 51929 address_reg[10]
.sym 51932 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 51934 address_reg[9]
.sym 51935 address_reg[7]
.sym 51936 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51944 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 51945 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 51947 fb0.0.0.0_RDATA[227]
.sym 51948 fb0.0.0.0_RDATA[242]
.sym 51949 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 51950 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 51951 increment_neg
.sym 51952 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 51955 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[10]
.sym 51956 address_reg[9]
.sym 51957 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 51959 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[10]
.sym 51960 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51961 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 51962 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 51963 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 51964 command_data[7]
.sym 51965 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 51966 command_data[5]
.sym 51968 address_reg[8]
.sym 51969 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 51971 fb0.0.0.0_RDATA[243]
.sym 51972 command_data[4]
.sym 51973 fb0.0.0.0_RDATA[194]
.sym 51975 increment_neg
.sym 51976 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 51977 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[10]
.sym 51978 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[10]
.sym 51981 address_reg[8]
.sym 51983 address_reg[9]
.sym 51988 address_reg[8]
.sym 51990 address_reg[9]
.sym 51993 command_data[5]
.sym 51994 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 51995 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 51996 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 51999 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 52000 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 52001 fb0.0.0.0_RDATA[243]
.sym 52002 fb0.0.0.0_RDATA[227]
.sym 52005 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 52006 command_data[7]
.sym 52007 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 52008 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 52011 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 52012 command_data[4]
.sym 52013 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 52014 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 52017 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 52018 fb0.0.0.0_RDATA[194]
.sym 52019 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 52020 fb0.0.0.0_RDATA[242]
.sym 52021 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52022 CLK_FAST
.sym 52037 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 52040 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 52041 address_reg[5]
.sym 52042 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 52044 address_reg[11]
.sym 52046 fb0.0.0.0_RDATA[193]
.sym 52047 command_buf_w_ptr[6]
.sym 52053 address_reg_SB_DFFE_Q_9_E
.sym 52054 DE
.sym 52056 address_reg_SB_DFFE_Q_9_E
.sym 52057 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52059 fb0.0.0.0_RDATA[194]
.sym 52066 fb0.0.0.0_RDATA[241]
.sym 52068 fb0.0.0.0_RDATA[257]
.sym 52069 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 52071 address_reg[10]
.sym 52076 address_reg[11]
.sym 52094 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 52105 address_reg[11]
.sym 52107 address_reg[10]
.sym 52116 fb0.0.0.0_RDATA[241]
.sym 52117 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 52118 fb0.0.0.0_RDATA[257]
.sym 52119 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 52160 fb0.0.0.0_RDATA[245]
.sym 52161 fb0.0.0.0_RDATA[242]
.sym 52162 command_data[1]
.sym 52163 fb0.0.0.0_RDATA[240]
.sym 52164 fb0.0.0.0_RDATA[192]
.sym 52166 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 52170 fb0.0.0.0_RDATA[241]
.sym 52172 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 52173 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 52176 command[9]
.sym 52177 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 52179 address_reg_SB_DFFE_Q_9_E
.sym 52180 address_reg[1]
.sym 52181 increment_reg_SB_DFFE_Q_E
.sym 52270 save_state_SB_DFFESR_Q_R[0]
.sym 52271 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[2]
.sym 52272 address_reg_SB_DFFE_Q_9_E
.sym 52273 increment_reg_SB_DFFE_Q_E
.sym 52274 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52275 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52276 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 52277 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 52283 address_reg[12]
.sym 52284 fb0.0.7.0_RCLKE
.sym 52288 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 52289 ram_add[0]
.sym 52291 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 52292 fb0.0.0.0_RDATA[117]
.sym 52300 command_data[1]
.sym 52304 command_data[4]
.sym 52305 save_state[0]
.sym 52314 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 52316 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 52320 address_reg[0]
.sym 52325 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 52326 DE
.sym 52328 save_state_SB_DFFESR_Q_R[1]
.sym 52330 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 52332 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52336 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[2]
.sym 52337 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 52338 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 52340 address_reg[1]
.sym 52350 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 52351 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 52352 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52353 DE
.sym 52356 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[2]
.sym 52357 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 52359 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 52362 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 52363 address_reg[1]
.sym 52364 save_state_SB_DFFESR_Q_R[1]
.sym 52365 address_reg[0]
.sym 52381 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 52382 address_reg[0]
.sym 52383 save_state_SB_DFFESR_Q_R[1]
.sym 52393 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 52395 save_state_SB_DFFE_Q_E
.sym 52396 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 52397 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 52398 save_state[1]
.sym 52399 save_state_SB_DFFESR_Q_R[2]
.sym 52400 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 52405 fb0.0.0.0_RDATA[113]
.sym 52407 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 52411 address_reg[2]
.sym 52421 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52435 save_data[1]
.sym 52444 save_data[2]
.sym 52445 save_data[3]
.sym 52447 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52452 save_data_SB_DFFESR_Q_E
.sym 52456 save_data[0]
.sym 52460 DE
.sym 52461 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 52463 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 52466 $nextpnr_ICESTORM_LC_21$O
.sym 52469 save_data[0]
.sym 52472 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52475 save_data[1]
.sym 52476 save_data[0]
.sym 52478 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 52480 save_data[2]
.sym 52482 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52486 save_data[3]
.sym 52488 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 52497 save_data[2]
.sym 52498 save_data[0]
.sym 52499 save_data[1]
.sym 52500 save_data[3]
.sym 52505 save_data[0]
.sym 52509 DE
.sym 52510 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52512 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 52513 save_data_SB_DFFESR_Q_E
.sym 52514 CLK_FAST
.sym 52515 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 52521 save_state[0]
.sym 52528 command_data[5]
.sym 52529 save_state_SB_DFFESR_Q_R[2]
.sym 52530 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 52531 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 52532 command_data[3]
.sym 52534 command_buffer.0.0.0_RCLKE
.sym 52535 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 52539 REG[2]$SB_IO_IN
.sym 52546 DE
.sym 52639 DATA[2]$SB_IO_IN
.sym 52641 DATA[1]$SB_IO_IN
.sym 52649 $PACKER_VCC_NET
.sym 52650 command_data[4]
.sym 52652 command_data[6]
.sym 52655 REG[1]$SB_IO_IN
.sym 52711 DATA[1]$SB_IO_IN
.sym 52713 writing
.sym 52717 green[0]$SB_IO_OUT
.sym 52726 writing
.sym 52733 green[0]$SB_IO_OUT
.sym 52749 green[0]$SB_IO_OUT
.sym 52771 green[1]$SB_IO_OUT
.sym 52887 writing
.sym 52909 green[2]$SB_IO_OUT
.sym 53038 red[1]$SB_IO_OUT
.sym 53060 blue[1]$SB_IO_OUT
.sym 53175 red[0]$SB_IO_OUT
.sym 53179 red[2]$SB_IO_OUT
.sym 53307 green[2]$SB_IO_OUT
.sym 53406 green[1]$SB_IO_OUT
.sym 53411 $PACKER_VCC_NET
.sym 53426 address_reg[1]
.sym 53528 green[0]$SB_IO_OUT
.sym 53551 blue[1]$SB_IO_OUT
.sym 53552 command_data[0]
.sym 53665 address_reg[6]
.sym 53667 red[0]$SB_IO_OUT
.sym 53670 red[2]$SB_IO_OUT
.sym 53776 $PACKER_GND_NET
.sym 53794 YPOS[2]
.sym 53796 address_reg[3]
.sym 53797 command_data[2]
.sym 53798 command_data[7]
.sym 53905 cur_char[4]
.sym 53918 address_reg[1]
.sym 54021 address_reg[6]
.sym 54032 $PACKER_VCC_NET
.sym 54033 address_reg[7]
.sym 54035 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 54038 blue[1]$SB_IO_OUT
.sym 54157 red[2]$SB_IO_OUT
.sym 54161 address_reg[6]
.sym 54163 red[0]$SB_IO_OUT
.sym 54276 address_reg[0]
.sym 54280 address_reg[3]
.sym 54286 YPOS[2]
.sym 54290 cur_char[4]
.sym 54405 address_reg[1]
.sym 54407 address_reg[6]
.sym 54409 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 54528 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 54530 blue[1]$SB_IO_OUT
.sym 54532 fb0.0.14.0_RCLKE
.sym 54533 command_data[3]
.sym 54534 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 54536 command_data[0]
.sym 54629 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 54642 ram_add[6]
.sym 54649 red_SB_DFFSR_Q_R
.sym 54656 command_data[0]
.sym 54657 address_reg[6]
.sym 54659 red[0]$SB_IO_OUT
.sym 54660 red[2]$SB_IO_OUT
.sym 54677 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 54693 command_data[4]
.sym 54713 command_data[4]
.sym 54745 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 54746 CLK_FAST
.sym 54748 green[2]$SB_IO_OUT
.sym 54751 red[0]$SB_IO_OUT
.sym 54763 address_reg[0]
.sym 54768 XPOS[1]
.sym 54776 address_reg[3]
.sym 54789 fgcolor[3]
.sym 54791 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 54792 fgcolor[7]
.sym 54793 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54794 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 54796 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 54797 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54798 fgcolor[6]
.sym 54800 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 54801 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 54802 green_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54807 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 54809 red_SB_DFFSR_Q_R
.sym 54817 fgcolor[2]
.sym 54822 fgcolor[3]
.sym 54824 green_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54825 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 54828 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 54829 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 54830 fgcolor[2]
.sym 54834 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 54835 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 54837 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 54840 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 54841 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 54842 fgcolor[7]
.sym 54846 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54847 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 54849 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 54859 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 54860 fgcolor[6]
.sym 54861 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 54869 CLK_PIX_$glb_clk
.sym 54870 red_SB_DFFSR_Q_R
.sym 54875 fgcolor[2]
.sym 54876 fgcolor[5]
.sym 54878 fgcolor[4]
.sym 54885 fb0.0.17.0_RCLKE
.sym 54886 ram_add[7]
.sym 54891 ram_add[7]
.sym 54894 ram_add[4]
.sym 54896 address_reg[1]
.sym 54899 address_reg[6]
.sym 54901 address_reg[0]
.sym 54916 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 54924 command_data[1]
.sym 54926 command_data[0]
.sym 54928 command_data[6]
.sym 54930 DE
.sym 54935 command_data[3]
.sym 54938 command_data[5]
.sym 54939 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 54945 command_data[6]
.sym 54959 DE
.sym 54964 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 54972 command_data[0]
.sym 54975 command_data[3]
.sym 54982 command_data[5]
.sym 54989 command_data[1]
.sym 54991 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 54992 CLK_FAST
.sym 55006 fb0.0.0.0_RDATA[275]
.sym 55019 red_SB_DFFSR_Q_R
.sym 55021 command_data[3]
.sym 55023 address_reg[3]
.sym 55024 command_data[5]
.sym 55025 command_data[3]
.sym 55026 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55027 increment[7]
.sym 55028 command_data[0]
.sym 55046 address_reg[0]
.sym 55070 address_reg[0]
.sym 55118 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 55119 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55120 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55121 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 55122 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 55123 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 55124 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 55137 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 55141 address_reg[6]
.sym 55143 command_data[0]
.sym 55146 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 55147 address_reg[7]
.sym 55150 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 55151 command_data[7]
.sym 55152 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 55161 address_reg[0]
.sym 55162 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 55164 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55166 $PACKER_VCC_NET
.sym 55169 command_data[0]
.sym 55172 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55173 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 55175 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 55176 address_reg_SB_DFFE_Q_9_E
.sym 55177 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 55178 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 55180 increment_neg
.sym 55181 increment_neg
.sym 55182 address_reg[6]
.sym 55184 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 55185 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55187 increment[7]
.sym 55188 address_reg[7]
.sym 55189 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 55193 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 55194 address_reg[6]
.sym 55197 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55198 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 55199 increment_neg
.sym 55200 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 55203 increment_neg
.sym 55204 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 55205 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 55206 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55209 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 55210 command_data[0]
.sym 55211 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 55212 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55216 address_reg[0]
.sym 55217 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 55223 address_reg[7]
.sym 55224 increment[7]
.sym 55229 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 55233 address_reg[0]
.sym 55235 $PACKER_VCC_NET
.sym 55236 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 55237 address_reg_SB_DFFE_Q_9_E
.sym 55238 CLK_FAST
.sym 55240 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 55241 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 55242 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[10]
.sym 55243 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[11]
.sym 55244 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[12]
.sym 55245 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 55246 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[6]
.sym 55247 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 55252 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[7]
.sym 55259 address_reg[5]
.sym 55260 address_reg[0]
.sym 55261 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 55263 fb0.0.0.0_RDATA[262]
.sym 55264 address_reg[1]
.sym 55265 increment[5]
.sym 55267 increment_neg
.sym 55268 increment[1]
.sym 55269 address_reg[6]
.sym 55272 address_reg[3]
.sym 55275 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 55282 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[6]
.sym 55283 increment_neg
.sym 55286 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[6]
.sym 55287 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 55288 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 55291 increment_neg
.sym 55293 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 55294 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 55295 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 55297 address_reg[4]
.sym 55301 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 55302 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 55303 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55305 increment[1]
.sym 55309 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 55310 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 55311 address_reg[5]
.sym 55312 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 55314 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55315 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 55316 increment_neg
.sym 55317 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[6]
.sym 55320 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[6]
.sym 55321 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 55322 address_reg[5]
.sym 55323 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 55326 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55327 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 55328 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 55329 increment_neg
.sym 55332 address_reg[5]
.sym 55335 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 55339 increment[1]
.sym 55344 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 55345 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55346 increment_neg
.sym 55347 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 55350 address_reg[4]
.sym 55353 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 55356 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 55357 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 55358 increment_neg
.sym 55359 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55363 increment[1]
.sym 55364 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 55365 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 55366 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 55367 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 55368 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 55369 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 55370 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 55375 increment[2]
.sym 55377 ram_add[1]
.sym 55378 $PACKER_VCC_NET
.sym 55379 increment_reg_SB_DFFE_Q_E
.sym 55382 address_reg[9]
.sym 55384 increment_reg_SB_DFFE_Q_E
.sym 55386 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[10]
.sym 55387 address_reg_SB_DFFE_Q_9_E
.sym 55389 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[11]
.sym 55391 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 55392 address_reg[1]
.sym 55393 increment_reg_SB_DFFE_Q_E
.sym 55395 address_reg[6]
.sym 55404 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 55410 address_reg[0]
.sym 55412 address_reg[1]
.sym 55414 command_data[1]
.sym 55418 address_reg[5]
.sym 55419 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 55420 increment[1]
.sym 55424 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 55426 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 55428 command_data[0]
.sym 55430 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 55431 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 55433 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 55434 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55435 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 55437 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 55438 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55439 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 55440 command_data[0]
.sym 55443 address_reg[5]
.sym 55444 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 55452 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 55455 command_data[1]
.sym 55456 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 55457 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55458 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 55463 increment[1]
.sym 55464 address_reg[1]
.sym 55468 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 55475 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 55481 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 55482 address_reg[0]
.sym 55483 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 55484 CLK_FAST
.sym 55486 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 55487 increment_neg
.sym 55488 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 55490 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 55498 address_reg[6]
.sym 55501 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 55502 fb0.0.0.0_RDATA[208]
.sym 55505 address_reg[3]
.sym 55506 address_reg[7]
.sym 55510 address_reg[3]
.sym 55514 command_data[0]
.sym 55515 command_data[5]
.sym 55516 command_data[2]
.sym 55517 command_data[3]
.sym 55518 address_reg[12]
.sym 55519 address_reg[2]
.sym 55520 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 55521 increment_neg
.sym 55527 address_reg[6]
.sym 55528 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 55529 address_reg_SB_DFFE_Q_9_E
.sym 55530 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 55531 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 55532 address_reg[0]
.sym 55533 command_data[3]
.sym 55534 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[0]
.sym 55535 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55536 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 55537 increment[0]
.sym 55538 address_reg[7]
.sym 55539 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 55543 address_reg[1]
.sym 55544 increment_neg
.sym 55545 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 55546 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55550 command_data[1]
.sym 55551 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 55552 increment_neg
.sym 55554 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55555 address_reg[3]
.sym 55556 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 55558 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 55560 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55561 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 55562 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 55563 command_data[1]
.sym 55566 address_reg[0]
.sym 55567 address_reg[6]
.sym 55568 address_reg[3]
.sym 55569 address_reg[1]
.sym 55572 increment_neg
.sym 55573 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 55574 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 55575 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55578 address_reg[0]
.sym 55579 increment_neg
.sym 55580 increment[0]
.sym 55584 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 55585 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 55586 command_data[3]
.sym 55587 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55590 increment_neg
.sym 55591 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 55592 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 55593 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 55598 address_reg[7]
.sym 55602 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 55604 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[0]
.sym 55606 address_reg_SB_DFFE_Q_9_E
.sym 55607 CLK_FAST
.sym 55621 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 55623 address_reg[10]
.sym 55624 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55626 address_reg[13]
.sym 55628 ram_add[6]
.sym 55629 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 55630 increment_neg
.sym 55635 command_data[4]
.sym 55638 address_reg[3]
.sym 55639 command_data[0]
.sym 55643 command_data[7]
.sym 55644 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 55667 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 55668 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 55670 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 55671 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 55676 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 55677 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 55680 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 55681 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 55682 $nextpnr_ICESTORM_LC_0$O
.sym 55685 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 55688 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[1]
.sym 55691 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 55694 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[2]
.sym 55696 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 55700 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[3]
.sym 55702 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 55706 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[4]
.sym 55709 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 55712 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[5]
.sym 55715 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 55718 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[6]
.sym 55720 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 55724 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[7]
.sym 55726 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 55733 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 55734 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 55735 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 55736 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 55737 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 55738 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 55739 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 55746 fb0.0.0.0_RDATA[194]
.sym 55747 address_reg[5]
.sym 55768 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[7]
.sym 55797 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[8]
.sym 55798 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55805 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[8]
.sym 55807 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[8]
.sym 55811 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[9]
.sym 55813 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55817 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[10]
.sym 55820 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55823 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[11]
.sym 55825 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55829 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[12]
.sym 55832 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55835 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[13]
.sym 55837 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55841 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[14]
.sym 55844 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55847 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[15]
.sym 55849 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55855 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[8]
.sym 55856 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55860 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 55867 fb0.0.15.0_RCLKE
.sym 55869 ram_add[7]
.sym 55875 fb0.0.8.0_RCLKE
.sym 55880 address_reg[1]
.sym 55882 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 55883 address_reg_SB_DFFE_Q_9_E
.sym 55885 increment_reg_SB_DFFE_Q_E
.sym 55886 command_buf_r_ptr_SB_DFFESR_Q_8_D[1]
.sym 55887 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 55890 command_buf_r_ptr_SB_DFFESR_Q_8_D[8]
.sym 55891 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[15]
.sym 55921 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55928 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[16]
.sym 55931 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55934 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[17]
.sym 55936 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55940 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[18]
.sym 55943 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55946 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[19]
.sym 55948 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55952 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[20]
.sym 55955 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55958 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[21]
.sym 55960 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55964 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[22]
.sym 55967 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55970 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[23]
.sym 55972 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 55991 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 55996 $PACKER_VCC_NET
.sym 55997 fb0.0.0.0_RDATA[129]
.sym 56000 fb0.0.0.0_RDATA[243]
.sym 56002 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 56004 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 56005 command_data[0]
.sym 56007 command_data[2]
.sym 56008 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 56009 command_data[7]
.sym 56011 command_data[5]
.sym 56012 command[8]
.sym 56013 command_data[3]
.sym 56014 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[23]
.sym 56020 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56051 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[24]
.sym 56053 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56057 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[25]
.sym 56060 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56063 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[26]
.sym 56065 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56069 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[27]
.sym 56072 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56075 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[28]
.sym 56077 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56081 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[29]
.sym 56084 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56087 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[30]
.sym 56089 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56093 $nextpnr_ICESTORM_LC_1$I3
.sym 56096 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 56102 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 56103 command_reg[0]
.sym 56104 command_buf_r_ptr_SB_DFFESR_Q_8_D[1]
.sym 56105 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56106 command_buf_r_ptr_SB_DFFESR_Q_8_D[8]
.sym 56107 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 56108 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 56120 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56127 command_data[4]
.sym 56129 command[5]
.sym 56131 command_data[0]
.sym 56132 command[0]
.sym 56135 command_data[7]
.sym 56136 command[7]
.sym 56137 $nextpnr_ICESTORM_LC_1$I3
.sym 56143 save_state_SB_DFFESR_Q_R[1]
.sym 56144 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 56147 save_state[1]
.sym 56148 save_state_SB_DFFESR_Q_R[2]
.sym 56151 command[9]
.sym 56153 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 56155 save_state[1]
.sym 56156 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 56162 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56164 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 56166 save_state_SB_DFFESR_Q_R[0]
.sym 56168 save_state[0]
.sym 56172 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 56178 $nextpnr_ICESTORM_LC_1$I3
.sym 56181 save_state_SB_DFFESR_Q_R[0]
.sym 56183 save_state_SB_DFFESR_Q_R[1]
.sym 56184 save_state_SB_DFFESR_Q_R[2]
.sym 56187 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 56188 save_state[0]
.sym 56189 save_state[1]
.sym 56190 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 56193 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 56194 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56196 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 56199 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56200 save_state[1]
.sym 56201 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 56202 save_state[0]
.sym 56205 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 56207 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 56213 command[9]
.sym 56217 save_state[0]
.sym 56219 save_state[1]
.sym 56221 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 56222 CLK_FAST
.sym 56224 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 56225 command_data[0]
.sym 56226 command_data[2]
.sym 56227 command_data[7]
.sym 56228 command_data[5]
.sym 56229 command_data[3]
.sym 56230 command_buffer.0.0.0_RCLKE
.sym 56231 command_reg[2]
.sym 56240 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 56242 address_reg_SB_DFFE_Q_9_E
.sym 56246 fb0.0.0.0_RDATA[115]
.sym 56269 save_state_SB_DFFESR_Q_R[2]
.sym 56270 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56271 save_state_SB_DFFESR_Q_R[2]
.sym 56272 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56273 save_state_SB_DFFESR_Q_R[0]
.sym 56278 save_state[0]
.sym 56280 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56283 save_state_SB_DFFE_Q_E
.sym 56291 DE
.sym 56292 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 56294 save_state[1]
.sym 56298 save_state[0]
.sym 56300 save_state[1]
.sym 56310 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 56311 DE
.sym 56313 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56317 save_state[0]
.sym 56319 save_state[1]
.sym 56323 save_state_SB_DFFESR_Q_R[0]
.sym 56324 save_state_SB_DFFESR_Q_R[2]
.sym 56328 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56329 save_state[1]
.sym 56330 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56331 save_state[0]
.sym 56334 save_state[0]
.sym 56336 save_state[1]
.sym 56342 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56343 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56344 save_state_SB_DFFE_Q_E
.sym 56345 CLK_FAST
.sym 56346 save_state_SB_DFFESR_Q_R[2]
.sym 56348 get_command[1]
.sym 56349 get_command[2]
.sym 56350 get_command[3]
.sym 56351 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 56352 get_command[0]
.sym 56361 command[10]
.sym 56365 command[9]
.sym 56366 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 56370 REG[0]$SB_IO_IN
.sym 56388 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 56390 save_state_SB_DFFE_Q_E
.sym 56393 save_state[1]
.sym 56403 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 56409 save_state[0]
.sym 56451 save_state[0]
.sym 56452 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 56453 save_state[1]
.sym 56454 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 56467 save_state_SB_DFFE_Q_E
.sym 56468 CLK_FAST
.sym 56480 DATA[2]$SB_IO_IN
.sym 56482 command_data[1]
.sym 56485 DATA[0]$SB_IO_IN
.sym 56486 command_data[4]
.sym 56506 DATA[2]$SB_IO_IN
.sym 56514 DE
.sym 56534 DE
.sym 56576 writing
.sym 56601 green[2]$SB_IO_OUT
.sym 56715 CLK_CPU$SB_IO_IN
.sym 56726 RW$SB_IO_IN
.sym 56868 red[2]$SB_IO_OUT
.sym 56873 red[0]$SB_IO_OUT
.sym 57236 green[2]$SB_IO_OUT
.sym 57242 cur_char[6]
.sym 57252 command_data[6]
.sym 57358 command_data[0]
.sym 57482 command_data[2]
.sym 57483 YPOS[2]
.sym 57604 command_data[7]
.sym 57618 $PACKER_GND_NET
.sym 57619 command_data[4]
.sym 57729 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 57751 command_data[6]
.sym 57849 command_data[3]
.sym 57850 command_data[3]
.sym 57859 address_reg[6]
.sym 57875 command_data[2]
.sym 57981 cur_char[4]
.sym 57989 XPOS[0]
.sym 57993 address_reg[5]
.sym 57998 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 58096 cur_char[4]
.sym 58100 address_reg[6]
.sym 58107 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 58108 address_reg[1]
.sym 58110 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 58111 command_data[4]
.sym 58115 fb0.0.0.0_RDATA[228]
.sym 58116 address_reg[1]
.sym 58117 $PACKER_GND_NET
.sym 58119 fb0.0.0.0_RDATA[229]
.sym 58230 fb0.0.14.0_RCLKE
.sym 58232 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 58233 fb0.0.0.0_RDATA[226]
.sym 58240 fb0.0.0.0_RDATA[224]
.sym 58355 address_reg[6]
.sym 58358 address_reg[4]
.sym 58361 command_data[2]
.sym 58362 command_data[2]
.sym 58363 command_data[7]
.sym 58472 fb0.0.16.0_RCLKE
.sym 58485 address_reg[5]
.sym 58490 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 58500 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 58503 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 58507 XPOS[1]
.sym 58510 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 58553 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 58554 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 58555 XPOS[1]
.sym 58556 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 58576 CLK_FAST
.sym 58597 address_reg[6]
.sym 58605 command_data[4]
.sym 58606 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 58607 address_reg[1]
.sym 58609 $PACKER_GND_NET
.sym 58610 command_data[4]
.sym 58611 address_reg[1]
.sym 58612 fb0.0.0.0_RDATA[229]
.sym 58623 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 58624 fgcolor[5]
.sym 58631 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 58632 red_SB_DFFSR_Q_R
.sym 58634 fgcolor[4]
.sym 58637 green_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 58641 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 58652 fgcolor[4]
.sym 58654 green_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 58655 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 58670 fgcolor[5]
.sym 58671 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 58673 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 58699 CLK_PIX_$glb_clk
.sym 58700 red_SB_DFFSR_Q_R
.sym 58707 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 58712 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 58720 red_SB_DFFSR_Q_R
.sym 58721 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 58725 fb0.0.0.0_RDATA[226]
.sym 58732 fb0.0.0.0_RDATA[224]
.sym 58733 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 58734 fb0.0.0.0_RDATA[130]
.sym 58735 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 58744 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 58766 command_data[5]
.sym 58767 command_data[2]
.sym 58770 command_data[4]
.sym 58799 command_data[2]
.sym 58805 command_data[5]
.sym 58817 command_data[4]
.sym 58821 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 58822 CLK_FAST
.sym 58834 command_data[0]
.sym 58837 address_reg[6]
.sym 58841 XPOS[2]
.sym 58845 address_reg[7]
.sym 58849 address_reg[4]
.sym 58851 command_data[0]
.sym 58852 command_data[5]
.sym 58853 command_data[2]
.sym 58856 command_data[5]
.sym 58857 command_data[2]
.sym 58858 fb0.0.0.0_RDATA[260]
.sym 58859 command_data[7]
.sym 58948 increment_SB_LUT4_O_7_I3[3]
.sym 58950 increment_SB_LUT4_O_7_I0[0]
.sym 58951 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[7]
.sym 58952 increment_SB_LUT4_O_5_I1[1]
.sym 58954 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[2]
.sym 58958 command_data[2]
.sym 58974 ram_add[2]
.sym 58975 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 58977 address_reg[5]
.sym 58978 command_data[6]
.sym 58982 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 58989 address_reg[3]
.sym 58992 address_reg[1]
.sym 58993 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 58995 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 58996 address_reg[5]
.sym 58999 address_reg[0]
.sym 59001 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[7]
.sym 59004 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 59006 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 59008 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 59009 address_reg[4]
.sym 59011 address_reg[7]
.sym 59013 address_reg[6]
.sym 59014 address_reg[2]
.sym 59016 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[1]
.sym 59019 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[2]
.sym 59020 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 59022 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 59023 address_reg[0]
.sym 59026 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59028 address_reg[1]
.sym 59029 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[1]
.sym 59030 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 59032 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59034 address_reg[2]
.sym 59035 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[2]
.sym 59036 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59038 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 59040 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 59041 address_reg[3]
.sym 59042 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 59044 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 59046 address_reg[4]
.sym 59047 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 59048 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 59050 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 59052 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 59053 address_reg[5]
.sym 59054 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 59056 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 59058 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 59059 address_reg[6]
.sym 59060 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 59062 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59064 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[7]
.sym 59065 address_reg[7]
.sym 59066 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 59070 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 59071 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 59072 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[1]
.sym 59073 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 59074 increment[2]
.sym 59075 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 59076 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[7]
.sym 59077 increment[7]
.sym 59080 command_data[7]
.sym 59088 address_reg[1]
.sym 59093 address_reg[6]
.sym 59094 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 59095 increment[2]
.sym 59096 command_data[4]
.sym 59097 $PACKER_GND_NET
.sym 59099 increment[1]
.sym 59100 fb0.0.0.0_RDATA[229]
.sym 59101 command_data[4]
.sym 59102 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 59103 address_reg[1]
.sym 59106 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59111 address_reg[9]
.sym 59112 increment_SB_LUT4_O_7_I3[3]
.sym 59117 $PACKER_VCC_NET
.sym 59121 address_reg[12]
.sym 59125 $PACKER_VCC_NET
.sym 59130 address_reg[13]
.sym 59135 address_reg[6]
.sym 59136 address_reg[8]
.sym 59139 address_reg[10]
.sym 59140 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 59141 address_reg[11]
.sym 59142 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 59143 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 59145 $PACKER_VCC_NET
.sym 59146 address_reg[8]
.sym 59147 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 59149 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 59151 address_reg[9]
.sym 59152 $PACKER_VCC_NET
.sym 59153 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 59155 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 59157 address_reg[10]
.sym 59158 $PACKER_VCC_NET
.sym 59159 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 59161 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 59163 $PACKER_VCC_NET
.sym 59164 address_reg[11]
.sym 59165 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 59167 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 59169 address_reg[12]
.sym 59170 $PACKER_VCC_NET
.sym 59171 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 59174 address_reg[13]
.sym 59175 $PACKER_VCC_NET
.sym 59177 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 59180 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 59181 increment_SB_LUT4_O_7_I3[3]
.sym 59182 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 59183 address_reg[6]
.sym 59186 increment_SB_LUT4_O_7_I3[3]
.sym 59187 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 59189 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 59193 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 59194 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.sym 59195 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 59196 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 59197 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 59198 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 59199 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 59200 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 59205 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 59209 address_reg[12]
.sym 59210 increment[7]
.sym 59211 ram_add[1]
.sym 59213 command_data[3]
.sym 59216 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 59217 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 59218 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 59219 fb0.0.0.0_RDATA[230]
.sym 59220 fb0.0.0.0_RDATA[224]
.sym 59222 address_reg[8]
.sym 59223 address_reg[9]
.sym 59224 increment_neg
.sym 59225 fb0.0.0.0_RDATA[226]
.sym 59226 fb0.0.0.0_RDATA[182]
.sym 59227 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 59228 fb0.0.0.0_RDATA[134]
.sym 59235 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 59236 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[1]
.sym 59240 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[7]
.sym 59242 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 59244 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59246 increment[2]
.sym 59247 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 59250 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 59251 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.sym 59252 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 59253 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 59254 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 59256 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 59257 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 59258 address_reg[4]
.sym 59262 address_reg[3]
.sym 59263 address_reg[2]
.sym 59264 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 59268 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 59269 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 59270 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 59273 address_reg[3]
.sym 59276 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 59279 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[1]
.sym 59281 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 59282 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 59285 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 59286 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[7]
.sym 59287 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 59288 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 59291 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 59293 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[1]
.sym 59294 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 59297 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.sym 59299 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 59300 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 59304 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59305 address_reg[2]
.sym 59306 increment[2]
.sym 59309 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 59310 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 59311 address_reg[4]
.sym 59312 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[1]
.sym 59316 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 59317 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 59318 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 59319 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 59320 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59321 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 59322 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 59323 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 59326 command_data[3]
.sym 59337 command_data[0]
.sym 59339 fb0.0.0.0_RDATA[209]
.sym 59340 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 59341 command_data[5]
.sym 59342 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 59343 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 59344 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 59346 command_data[7]
.sym 59347 command_data[0]
.sym 59348 command_data[5]
.sym 59349 command_data[2]
.sym 59350 address_reg[11]
.sym 59351 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 59359 increment_reg_SB_DFFE_Q_E
.sym 59361 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 59367 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 59371 address_reg[13]
.sym 59372 address_reg[10]
.sym 59374 address_reg[12]
.sym 59376 address_reg[11]
.sym 59379 command_data[7]
.sym 59382 address_reg[8]
.sym 59383 address_reg[9]
.sym 59391 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 59392 address_reg[10]
.sym 59393 address_reg[11]
.sym 59397 command_data[7]
.sym 59403 address_reg[13]
.sym 59404 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 59405 address_reg[12]
.sym 59414 address_reg[10]
.sym 59415 address_reg[9]
.sym 59416 address_reg[8]
.sym 59417 address_reg[11]
.sym 59436 increment_reg_SB_DFFE_Q_E
.sym 59437 CLK_FAST
.sym 59440 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 59442 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 59444 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 59451 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 59453 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 59455 increment_neg
.sym 59457 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 59459 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 59464 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 59468 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 59469 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59470 command_data[6]
.sym 59564 command_buf_w_ptr[2]
.sym 59565 command_buf_w_ptr[3]
.sym 59566 command_buf_w_ptr[4]
.sym 59567 command_buf_w_ptr[5]
.sym 59568 command_buf_w_ptr[6]
.sym 59569 command_buf_w_ptr[7]
.sym 59580 address_reg[1]
.sym 59585 address_reg[6]
.sym 59588 command_data[4]
.sym 59589 command_buf_r_ptr_SB_DFFESR_Q_8_D[6]
.sym 59590 $PACKER_GND_NET
.sym 59593 command_buf_r_ptr_SB_DFFESR_Q_8_D[4]
.sym 59595 command_buf_r_ptr_SB_DFFESR_Q_8_D[3]
.sym 59596 ram_add[7]
.sym 59597 command_buf_r_ptr_SB_DFFESR_Q_8_D[2]
.sym 59603 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 59604 command_buf_r_ptr_SB_DFFESR_Q_8_D[2]
.sym 59605 command_buf_r_ptr_SB_DFFESR_Q_8_D[6]
.sym 59606 command_buf_r_ptr_SB_DFFESR_Q_8_D[3]
.sym 59609 command_buf_r_ptr_SB_DFFESR_Q_8_D[4]
.sym 59612 command_buf_w_ptr[2]
.sym 59620 command_buf_w_ptr[6]
.sym 59621 command_buf_w_ptr[1]
.sym 59622 command_buf_r_ptr_SB_DFFESR_Q_8_D[1]
.sym 59624 command_buf_w_ptr[5]
.sym 59625 command_buf_r_ptr_SB_DFFESR_Q_8_D[7]
.sym 59626 command_buf_w_ptr[7]
.sym 59630 command_buf_w_ptr[3]
.sym 59631 command_buf_w_ptr[4]
.sym 59632 command_buf_w_ptr[0]
.sym 59633 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 59635 command_buf_w_ptr_SB_CARRY_I0_8_CO[1]
.sym 59637 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 59638 command_buf_w_ptr[0]
.sym 59641 command_buf_w_ptr_SB_CARRY_I0_8_CO[2]
.sym 59643 command_buf_w_ptr[1]
.sym 59644 command_buf_r_ptr_SB_DFFESR_Q_8_D[1]
.sym 59645 command_buf_w_ptr_SB_CARRY_I0_8_CO[1]
.sym 59647 command_buf_w_ptr_SB_CARRY_I0_8_CO[3]
.sym 59649 command_buf_r_ptr_SB_DFFESR_Q_8_D[2]
.sym 59650 command_buf_w_ptr[2]
.sym 59651 command_buf_w_ptr_SB_CARRY_I0_8_CO[2]
.sym 59653 command_buf_w_ptr_SB_CARRY_I0_8_CO[4]
.sym 59655 command_buf_w_ptr[3]
.sym 59656 command_buf_r_ptr_SB_DFFESR_Q_8_D[3]
.sym 59657 command_buf_w_ptr_SB_CARRY_I0_8_CO[3]
.sym 59659 command_buf_w_ptr_SB_CARRY_I0_8_CO[5]
.sym 59661 command_buf_w_ptr[4]
.sym 59662 command_buf_r_ptr_SB_DFFESR_Q_8_D[4]
.sym 59663 command_buf_w_ptr_SB_CARRY_I0_8_CO[4]
.sym 59665 command_buf_w_ptr_SB_CARRY_I0_8_CO[6]
.sym 59667 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 59668 command_buf_w_ptr[5]
.sym 59669 command_buf_w_ptr_SB_CARRY_I0_8_CO[5]
.sym 59671 command_buf_w_ptr_SB_CARRY_I0_8_CO[7]
.sym 59673 command_buf_w_ptr[6]
.sym 59674 command_buf_r_ptr_SB_DFFESR_Q_8_D[6]
.sym 59675 command_buf_w_ptr_SB_CARRY_I0_8_CO[6]
.sym 59677 command_buf_w_ptr_SB_CARRY_I0_8_CO[8]
.sym 59679 command_buf_r_ptr_SB_DFFESR_Q_8_D[7]
.sym 59680 command_buf_w_ptr[7]
.sym 59681 command_buf_w_ptr_SB_CARRY_I0_8_CO[7]
.sym 59685 command_buf_w_ptr[8]
.sym 59687 command_buf_w_ptr[1]
.sym 59688 command_buf_w_ptr_SB_DFFNSR_Q_8_D[8]
.sym 59689 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 59690 command_buf_w_ptr[0]
.sym 59691 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 59692 command_buf_w_ptr_SB_DFFNSR_Q_8_D[0]
.sym 59705 address_reg[12]
.sym 59707 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 59708 command_buf_w_ptr[2]
.sym 59711 command_buf_r_ptr_SB_DFFESR_Q_8_D[7]
.sym 59712 $PACKER_VCC_NET
.sym 59713 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 59718 $PACKER_VCC_NET
.sym 59721 command_buf_w_ptr_SB_CARRY_I0_8_CO[8]
.sym 59727 $PACKER_VCC_NET
.sym 59742 command_buf_w_ptr[8]
.sym 59752 command_buf_r_ptr_SB_DFFESR_Q_8_D[8]
.sym 59755 command_buf_w_ptr[0]
.sym 59756 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 59758 $nextpnr_ICESTORM_LC_16$I3
.sym 59760 command_buf_r_ptr_SB_DFFESR_Q_8_D[8]
.sym 59761 command_buf_w_ptr[8]
.sym 59762 command_buf_w_ptr_SB_CARRY_I0_8_CO[8]
.sym 59768 $nextpnr_ICESTORM_LC_16$I3
.sym 59789 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 59791 $PACKER_VCC_NET
.sym 59792 command_buf_w_ptr[0]
.sym 59808 command_buf_r_ptr[0]
.sym 59809 command_buf_r_ptr_SB_DFFESR_Q_8_D[6]
.sym 59811 command_buf_r_ptr_SB_DFFESR_Q_8_D[4]
.sym 59812 command_buf_r_ptr_SB_DFFESR_Q_8_D[3]
.sym 59813 command_buf_r_ptr_SB_DFFESR_Q_8_D[2]
.sym 59815 command_buf_r_ptr_SB_DFFESR_Q_8_D[7]
.sym 59821 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 59822 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 59823 command_data[7]
.sym 59826 address_reg[3]
.sym 59829 command_data[0]
.sym 59834 command_data[0]
.sym 59835 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 59836 command_data[2]
.sym 59838 command_data[7]
.sym 59839 command[2]
.sym 59840 command_data[5]
.sym 59842 command_data[3]
.sym 59843 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 59852 command_buf_r_ptr_SB_DFFESR_Q_8_D[1]
.sym 59855 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 59864 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 59868 command_buf_r_ptr_SB_DFFESR_Q_8_D[4]
.sym 59870 command_buf_r_ptr_SB_DFFESR_Q_8_D[2]
.sym 59872 $PACKER_VCC_NET
.sym 59874 command_buf_r_ptr_SB_DFFESR_Q_8_D[6]
.sym 59877 command_buf_r_ptr_SB_DFFESR_Q_8_D[3]
.sym 59878 $PACKER_VCC_NET
.sym 59880 command_buf_r_ptr_SB_DFFESR_Q_8_D[7]
.sym 59881 $nextpnr_ICESTORM_LC_14$O
.sym 59884 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 59887 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 59889 $PACKER_VCC_NET
.sym 59890 command_buf_r_ptr_SB_DFFESR_Q_8_D[1]
.sym 59893 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 59895 command_buf_r_ptr_SB_DFFESR_Q_8_D[2]
.sym 59896 $PACKER_VCC_NET
.sym 59899 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 59901 $PACKER_VCC_NET
.sym 59902 command_buf_r_ptr_SB_DFFESR_Q_8_D[3]
.sym 59905 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[4]
.sym 59907 command_buf_r_ptr_SB_DFFESR_Q_8_D[4]
.sym 59908 $PACKER_VCC_NET
.sym 59911 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[5]
.sym 59913 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 59914 $PACKER_VCC_NET
.sym 59917 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[6]
.sym 59919 $PACKER_VCC_NET
.sym 59920 command_buf_r_ptr_SB_DFFESR_Q_8_D[6]
.sym 59923 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[7]
.sym 59925 command_buf_r_ptr_SB_DFFESR_Q_8_D[7]
.sym 59926 $PACKER_VCC_NET
.sym 59932 command_buf_r_ptr[1]
.sym 59933 command_buf_r_ptr[2]
.sym 59934 command_buf_r_ptr[3]
.sym 59935 command_buf_r_ptr[4]
.sym 59936 command_buf_r_ptr[5]
.sym 59937 command_buf_r_ptr[6]
.sym 59938 command_buf_r_ptr[7]
.sym 59955 command[3]
.sym 59960 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 59962 command_data[6]
.sym 59964 command_data[2]
.sym 59967 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[7]
.sym 59977 command_buf_r_ptr_SB_DFFESR_Q_8_D[8]
.sym 59982 command_reg[0]
.sym 59986 command[8]
.sym 59987 command_reg[2]
.sym 59988 command_buf_r_ptr[8]
.sym 59993 command_buf_r_ptr[5]
.sym 59997 command_buf_r_ptr[1]
.sym 59999 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 60004 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[8]
.sym 60006 command_buf_r_ptr_SB_DFFESR_Q_8_D[8]
.sym 60014 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[8]
.sym 60018 command[8]
.sym 60024 command_buf_r_ptr[1]
.sym 60031 command_reg[2]
.sym 60032 command_reg[0]
.sym 60036 command_buf_r_ptr[8]
.sym 60043 command_reg[2]
.sym 60044 command_reg[0]
.sym 60047 command_buf_r_ptr[5]
.sym 60051 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 60052 CLK_FAST
.sym 60054 command_buf_r_ptr[8]
.sym 60074 led_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 60076 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 60078 $PACKER_GND_NET
.sym 60079 command_buf_r_ptr[0]
.sym 60080 command_data[4]
.sym 60086 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 60095 command[5]
.sym 60097 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 60098 command[0]
.sym 60099 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 60102 command[7]
.sym 60107 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 60109 command[2]
.sym 60110 command[10]
.sym 60115 command[3]
.sym 60128 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 60129 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 60134 command[0]
.sym 60143 command[2]
.sym 60148 command[7]
.sym 60154 command[5]
.sym 60159 command[3]
.sym 60164 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 60167 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 60173 command[10]
.sym 60174 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 60175 CLK_FAST
.sym 60180 command_data[6]
.sym 60182 command_data[1]
.sym 60184 command_data[4]
.sym 60190 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 60193 save_data_SB_DFFESR_Q_E
.sym 60197 command[8]
.sym 60198 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 60204 command_data[1]
.sym 60222 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 60227 get_command[1]
.sym 60228 get_command[2]
.sym 60229 get_command[3]
.sym 60239 get_command[0]
.sym 60245 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 60247 get_command[0]
.sym 60250 $nextpnr_ICESTORM_LC_18$O
.sym 60252 get_command[0]
.sym 60256 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 60258 get_command[1]
.sym 60260 get_command[0]
.sym 60262 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 60264 get_command[2]
.sym 60266 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 60270 get_command[3]
.sym 60272 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 60275 get_command[1]
.sym 60276 get_command[0]
.sym 60277 get_command[3]
.sym 60278 get_command[2]
.sym 60283 get_command[0]
.sym 60297 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 60298 CLK_FAST
.sym 60299 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 60308 command[5]
.sym 60310 command[6]
.sym 60311 command[4]
.sym 60313 command_data[4]
.sym 60315 command[7]
.sym 60316 command[0]
.sym 60319 command[1]
.sym 60327 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 60374 green[1]$SB_IO_OUT
.sym 60383 green[1]$SB_IO_OUT
.sym 60448 EN$SB_IO_IN
.sym 60450 CLK_CPU$SB_IO_IN
.sym 60454 RW$SB_IO_IN
.sym 60517 RW$SB_IO_IN
.sym 60518 EN$SB_IO_IN
.sym 60519 CLK_CPU$SB_IO_IN
.sym 60548 EN$SB_IO_IN
.sym 61321 $PACKER_GND_NET
.sym 61438 $PACKER_VCC_NET
.sym 61441 $PACKER_VCC_NET
.sym 61458 cur_char[6]
.sym 61557 command_data[6]
.sym 61573 $PACKER_VCC_NET
.sym 61687 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 61688 address_reg[12]
.sym 61690 address_reg[2]
.sym 61691 address_reg[5]
.sym 61692 XPOS[0]
.sym 61693 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 61694 ram_add[5]
.sym 61702 ram_add[0]
.sym 61704 ram_add[2]
.sym 61808 fb0.0.0.0_RCLKE
.sym 61809 fb0.0.0.0_RDATA[229]
.sym 61811 fb0.0.0.0_RDATA[228]
.sym 61812 command_data[4]
.sym 61813 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 61814 address_reg[1]
.sym 61815 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 61823 command_data[1]
.sym 61824 command_data[6]
.sym 61928 cur_char[2]
.sym 61936 fb0.0.0.0_RDATA[224]
.sym 61937 fb0.0.0.0_RDATA[226]
.sym 61948 ram_add[2]
.sym 61950 cur_char[6]
.sym 62051 ram_add[4]
.sym 62057 address_reg[4]
.sym 62059 command_data[7]
.sym 62060 command_data[2]
.sym 62061 address_reg[4]
.sym 62062 command_data[2]
.sym 62063 fb0.0.0.0_RDATA[5]
.sym 62065 $PACKER_VCC_NET
.sym 62071 fb0.0.0.0_RDATA[4]
.sym 62182 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 62183 address_reg[5]
.sym 62185 address_reg[2]
.sym 62189 ram_add[5]
.sym 62190 ram_add[5]
.sym 62192 ram_add[2]
.sym 62298 address_reg[1]
.sym 62300 ram_add[7]
.sym 62301 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 62303 fb0.0.0.0_RDATA[0]
.sym 62304 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 62306 command_data[4]
.sym 62311 fb0.0.0.0_RDATA[132]
.sym 62312 address_reg[7]
.sym 62315 command_data[1]
.sym 62316 command_data[6]
.sym 62320 command_data[6]
.sym 62424 fb0.0.0.0_RDATA[130]
.sym 62427 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 62543 address_reg[4]
.sym 62546 fb0.0.0.0_RDATA[260]
.sym 62547 command_data[5]
.sym 62548 command_data[7]
.sym 62552 ram_add[4]
.sym 62554 command_data[2]
.sym 62557 $PACKER_VCC_NET
.sym 62559 fb0.0.0.0_RDATA[4]
.sym 62563 fb0.0.0.0_RDATA[5]
.sym 62565 fb0.0.0.0_RDATA[256]
.sym 62597 command_data[2]
.sym 62641 command_data[2]
.sym 62668 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 62670 ram_add[2]
.sym 62671 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 62673 ram_add[1]
.sym 62674 command_data[6]
.sym 62675 ram_add[2]
.sym 62676 address_reg[2]
.sym 62681 ram_add[5]
.sym 62687 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 62778 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 62779 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 62780 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 62781 increment_SB_LUT4_O_5_I3[3]
.sym 62782 increment_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1]
.sym 62783 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[1]
.sym 62792 fb0.0.0.0_RDATA[179]
.sym 62794 command_data[4]
.sym 62796 fb0.0.0.0_RDATA[259]
.sym 62797 ram_add[7]
.sym 62799 address_reg[1]
.sym 62803 fb0.0.0.0_RDATA[132]
.sym 62807 command_data[1]
.sym 62811 address_reg[7]
.sym 62812 command_data[6]
.sym 62821 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 62825 increment[7]
.sym 62829 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 62830 increment[2]
.sym 62835 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 62843 increment_reg[1]
.sym 62846 increment_SB_LUT4_O_5_I3[3]
.sym 62847 increment_reg[2]
.sym 62848 increment_reg[3]
.sym 62857 increment_SB_LUT4_O_5_I3[3]
.sym 62858 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 62859 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 62869 increment_reg[3]
.sym 62870 increment_reg[1]
.sym 62871 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 62872 increment_reg[2]
.sym 62876 increment[7]
.sym 62881 increment_reg[3]
.sym 62883 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 62884 increment_reg[2]
.sym 62895 increment[2]
.sym 62901 increment_reg[1]
.sym 62902 increment_SB_LUT4_O_5_I1[0]
.sym 62903 increment_SB_LUT4_O_5_I1[2]
.sym 62905 increment_reg[2]
.sym 62906 increment_reg[3]
.sym 62907 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 62914 fb0.0.0.0_RDATA[134]
.sym 62916 fb0.0.0.0_RDATA[182]
.sym 62921 fb0.0.0.0_RDATA[274]
.sym 62923 fb0.0.0.0_RDATA[230]
.sym 62932 fb0.0.0.0_RDATA[276]
.sym 62933 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 62934 fb0.0.0.0_RDATA[258]
.sym 62935 command_data[4]
.sym 62942 increment_SB_LUT4_O_7_I3[3]
.sym 62943 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 62944 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 62950 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 62951 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 62952 increment_SB_LUT4_O_7_I0[0]
.sym 62953 increment_SB_LUT4_O_5_I3[3]
.sym 62954 increment_SB_LUT4_O_5_I1[1]
.sym 62957 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 62959 increment_reg_SB_DFFE_Q_E
.sym 62960 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 62967 increment_SB_LUT4_O_5_I1[0]
.sym 62968 increment_SB_LUT4_O_5_I1[2]
.sym 62971 address_reg[7]
.sym 62974 increment_SB_LUT4_O_7_I0[0]
.sym 62975 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 62977 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 62980 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 62981 increment_SB_LUT4_O_5_I1[2]
.sym 62982 increment_SB_LUT4_O_5_I3[3]
.sym 62983 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 62986 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 62987 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 62989 increment_SB_LUT4_O_5_I3[3]
.sym 62993 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 62998 increment_SB_LUT4_O_7_I0[0]
.sym 62999 increment_SB_LUT4_O_7_I3[3]
.sym 63000 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 63001 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 63004 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 63006 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 63007 increment_SB_LUT4_O_7_I0[0]
.sym 63010 increment_SB_LUT4_O_5_I1[1]
.sym 63011 increment_SB_LUT4_O_5_I1[0]
.sym 63012 increment_SB_LUT4_O_5_I1[2]
.sym 63013 address_reg[7]
.sym 63016 increment_SB_LUT4_O_5_I1[0]
.sym 63017 increment_SB_LUT4_O_5_I1[1]
.sym 63019 increment_SB_LUT4_O_5_I1[2]
.sym 63020 increment_reg_SB_DFFE_Q_E
.sym 63021 CLK_FAST
.sym 63033 command_data[6]
.sym 63035 command_data[7]
.sym 63036 command_data[2]
.sym 63038 ram_add[4]
.sym 63039 ram_add[3]
.sym 63040 address_reg[4]
.sym 63041 ram_add[4]
.sym 63042 command_data[5]
.sym 63043 ram_add[0]
.sym 63045 address_reg[4]
.sym 63048 fb0.0.0.0_RDATA[5]
.sym 63049 fb0.0.0.0_RDATA[180]
.sym 63050 fb0.0.0.0_RDATA[128]
.sym 63051 fb0.0.0.0_RDATA[4]
.sym 63052 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 63053 fb0.0.0.0_RDATA[256]
.sym 63054 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 63055 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 63057 $PACKER_VCC_NET
.sym 63058 fb0.0.0.0_RDATA[195]
.sym 63064 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 63065 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 63069 increment_reg[2]
.sym 63071 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 63073 increment_reg[1]
.sym 63075 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 63077 address_reg[1]
.sym 63078 increment_reg[3]
.sym 63085 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 63088 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 63093 address_reg[3]
.sym 63097 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 63098 increment_reg[2]
.sym 63099 increment_reg[1]
.sym 63100 increment_reg[3]
.sym 63103 increment_reg[2]
.sym 63104 increment_reg[1]
.sym 63105 increment_reg[3]
.sym 63106 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 63109 address_reg[1]
.sym 63110 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 63111 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 63112 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 63115 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 63116 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 63117 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 63118 address_reg[3]
.sym 63121 increment_reg[1]
.sym 63122 increment_reg[3]
.sym 63123 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 63124 increment_reg[2]
.sym 63127 increment_reg[3]
.sym 63128 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 63129 increment_reg[2]
.sym 63130 increment_reg[1]
.sym 63134 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 63135 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 63136 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 63139 increment_reg[2]
.sym 63140 increment_reg[1]
.sym 63141 increment_reg[3]
.sym 63142 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 63147 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 63148 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 63153 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 63158 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63159 fb0.0.0.0_RDATA[1]
.sym 63162 ram_add[2]
.sym 63164 address_reg[5]
.sym 63165 ram_add[2]
.sym 63166 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 63167 fb0.0.0.0_RDATA[178]
.sym 63169 address_reg[5]
.sym 63170 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 63171 fb0.0.0.0_RDATA[277]
.sym 63175 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 63190 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 63192 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63193 fb0.0.0.0_RDATA[230]
.sym 63194 fb0.0.0.0_RDATA[229]
.sym 63195 fb0.0.0.0_RDATA[214]
.sym 63197 fb0.0.0.0_RDATA[213]
.sym 63198 fb0.0.0.0_RDATA[176]
.sym 63199 fb0.0.0.0_RDATA[226]
.sym 63200 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63201 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 63202 fb0.0.0.0_RDATA[224]
.sym 63204 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 63206 fb0.0.0.0_RDATA[258]
.sym 63207 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 63208 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63209 fb0.0.0.0_RDATA[180]
.sym 63210 fb0.0.0.0_RDATA[128]
.sym 63211 fb0.0.0.0_RDATA[211]
.sym 63212 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 63213 fb0.0.0.0_RDATA[256]
.sym 63215 fb0.0.0.0_RDATA[212]
.sym 63216 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63217 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 63218 fb0.0.0.0_RDATA[195]
.sym 63220 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63221 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 63223 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 63226 fb0.0.0.0_RDATA[212]
.sym 63227 fb0.0.0.0_RDATA[180]
.sym 63228 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 63229 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63232 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63233 fb0.0.0.0_RDATA[229]
.sym 63234 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 63235 fb0.0.0.0_RDATA[213]
.sym 63238 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63239 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 63240 fb0.0.0.0_RDATA[214]
.sym 63241 fb0.0.0.0_RDATA[230]
.sym 63244 fb0.0.0.0_RDATA[176]
.sym 63245 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 63246 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 63247 fb0.0.0.0_RDATA[256]
.sym 63250 fb0.0.0.0_RDATA[226]
.sym 63251 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 63252 fb0.0.0.0_RDATA[258]
.sym 63253 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 63256 fb0.0.0.0_RDATA[195]
.sym 63257 fb0.0.0.0_RDATA[211]
.sym 63258 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63259 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 63262 fb0.0.0.0_RDATA[128]
.sym 63263 fb0.0.0.0_RDATA[224]
.sym 63264 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63265 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 63274 command_buf_w_ptr_SB_DFFNSR_Q_8_D[2]
.sym 63281 fb0.0.0.0_RDATA[214]
.sym 63282 fb0.0.0.0_RDATA[261]
.sym 63284 fb0.0.0.0_RDATA[176]
.sym 63285 fb0.0.0.0_RDATA[213]
.sym 63287 address_reg[1]
.sym 63288 address_reg[4]
.sym 63289 ram_add[7]
.sym 63290 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 63291 address_reg[3]
.sym 63292 fb0.0.13.0_RCLKE
.sym 63297 fb0.0.0.0_RDATA[211]
.sym 63299 command_data[1]
.sym 63300 fb0.0.0.0_RDATA[132]
.sym 63301 fb0.0.0.0_RDATA[212]
.sym 63304 command_data[6]
.sym 63310 fb0.0.0.0_RDATA[118]
.sym 63314 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 63317 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 63318 fb0.0.0.0_RDATA[182]
.sym 63320 fb0.0.0.0_RDATA[134]
.sym 63321 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 63322 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 63325 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63327 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 63336 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 63349 fb0.0.0.0_RDATA[182]
.sym 63351 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 63361 fb0.0.0.0_RDATA[134]
.sym 63362 fb0.0.0.0_RDATA[118]
.sym 63363 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 63364 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63373 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 63374 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 63375 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 63376 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 63405 address_reg[2]
.sym 63408 fb0.0.0.0_RDATA[272]
.sym 63410 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 63414 fb0.0.0.0_RDATA[118]
.sym 63419 command_data[4]
.sym 63422 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 63427 command_data[4]
.sym 63435 command_buf_w_ptr[1]
.sym 63438 command_buf_w_ptr[0]
.sym 63439 command_buf_w_ptr[6]
.sym 63446 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 63451 command_buf_w_ptr[2]
.sym 63452 command_buf_w_ptr[3]
.sym 63453 command_buf_w_ptr[4]
.sym 63462 command_buf_w_ptr[5]
.sym 63464 command_buf_w_ptr[7]
.sym 63465 $nextpnr_ICESTORM_LC_12$O
.sym 63467 command_buf_w_ptr[0]
.sym 63471 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 63473 command_buf_w_ptr[1]
.sym 63477 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 63480 command_buf_w_ptr[2]
.sym 63481 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 63483 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 63486 command_buf_w_ptr[3]
.sym 63487 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 63489 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 63492 command_buf_w_ptr[4]
.sym 63493 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 63495 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 63497 command_buf_w_ptr[5]
.sym 63499 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 63501 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[7]
.sym 63504 command_buf_w_ptr[6]
.sym 63505 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 63507 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[8]
.sym 63509 command_buf_w_ptr[7]
.sym 63511 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[7]
.sym 63513 writing_$glb_clk
.sym 63514 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 63516 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 63517 command_buf_w_ptr_SB_DFFNSR_Q_8_D[7]
.sym 63518 command_buf_w_ptr_SB_DFFNSR_Q_8_D[6]
.sym 63519 command_buf_w_ptr_SB_DFFNSR_Q_8_D[1]
.sym 63520 command_buf_w_ptr_SB_DFFNSR_Q_8_D[5]
.sym 63521 command_buf_w_ptr_SB_DFFNSR_Q_8_D[4]
.sym 63522 command_buf_w_ptr_SB_DFFNSR_Q_8_D[3]
.sym 63527 command_data[7]
.sym 63529 command_buf_w_ptr[5]
.sym 63531 command_data[5]
.sym 63533 command_data[3]
.sym 63534 command_data[2]
.sym 63536 fb0.0.15.0_WCLKE
.sym 63537 command_data[0]
.sym 63539 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 63540 command_buf_w_ptr[2]
.sym 63541 fb0.0.0.0_RDATA[116]
.sym 63542 command_buf_w_ptr[3]
.sym 63544 command_buf_w_ptr[4]
.sym 63546 command_data[1]
.sym 63548 command_buf_w_ptr[6]
.sym 63549 $PACKER_VCC_NET
.sym 63550 command_buf_w_ptr[7]
.sym 63551 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[8]
.sym 63556 command_buf_r_ptr[0]
.sym 63560 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 63561 command_buf_w_ptr[0]
.sym 63567 fb0.0.0.0_RDATA[116]
.sym 63570 fb0.0.0.0_RDATA[132]
.sym 63571 command_buf_w_ptr_SB_DFFNSR_Q_8_D[0]
.sym 63572 command_buf_w_ptr[8]
.sym 63574 command_buf_w_ptr[1]
.sym 63582 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 63587 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63591 command_buf_w_ptr[8]
.sym 63592 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[8]
.sym 63602 command_buf_w_ptr[0]
.sym 63603 command_buf_w_ptr[1]
.sym 63608 command_buf_w_ptr[8]
.sym 63613 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 63614 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 63615 fb0.0.0.0_RDATA[116]
.sym 63616 fb0.0.0.0_RDATA[132]
.sym 63622 command_buf_w_ptr_SB_DFFNSR_Q_8_D[0]
.sym 63625 command_buf_r_ptr[0]
.sym 63631 command_buf_w_ptr[0]
.sym 63636 writing_$glb_clk
.sym 63637 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 63652 command_buf_w_ptr[0]
.sym 63653 command_data[6]
.sym 63654 fb0.0.0.0_RDATA[244]
.sym 63655 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63656 command_buf_w_ptr[1]
.sym 63658 fb0.0.12.0_RCLKE
.sym 63659 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 63660 command_data[2]
.sym 63663 command_buf_r_ptr[6]
.sym 63665 command_buf_r_ptr[7]
.sym 63669 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 63683 command_buf_r_ptr[4]
.sym 63685 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 63686 command_buf_r_ptr[7]
.sym 63689 command_buf_r_ptr[2]
.sym 63690 command_buf_r_ptr[3]
.sym 63693 command_buf_r_ptr[6]
.sym 63697 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 63699 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 63714 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 63718 command_buf_r_ptr[6]
.sym 63733 command_buf_r_ptr[4]
.sym 63738 command_buf_r_ptr[3]
.sym 63744 command_buf_r_ptr[2]
.sym 63754 command_buf_r_ptr[7]
.sym 63758 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 63759 CLK_FAST
.sym 63760 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 63773 command_buf_r_ptr[0]
.sym 63776 ram_add[7]
.sym 63782 fb0.0.7.0_WCLKE
.sym 63783 command_data[4]
.sym 63791 command_data[6]
.sym 63795 command_data[1]
.sym 63804 command_buf_r_ptr[2]
.sym 63810 command_buf_r_ptr[0]
.sym 63813 command_buf_r_ptr[3]
.sym 63815 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 63819 command_buf_r_ptr[1]
.sym 63822 command_buf_r_ptr[4]
.sym 63823 command_buf_r_ptr[5]
.sym 63824 command_buf_r_ptr[6]
.sym 63825 command_buf_r_ptr[7]
.sym 63829 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 63831 command_buf_r_ptr[0]
.sym 63834 $nextpnr_ICESTORM_LC_25$O
.sym 63836 command_buf_r_ptr[0]
.sym 63840 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 63843 command_buf_r_ptr[1]
.sym 63844 command_buf_r_ptr[0]
.sym 63846 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 63849 command_buf_r_ptr[2]
.sym 63850 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 63852 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 63854 command_buf_r_ptr[3]
.sym 63856 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 63858 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 63861 command_buf_r_ptr[4]
.sym 63862 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 63864 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 63867 command_buf_r_ptr[5]
.sym 63868 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 63870 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 63873 command_buf_r_ptr[6]
.sym 63874 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 63876 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 63879 command_buf_r_ptr[7]
.sym 63880 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 63881 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 63882 CLK_FAST
.sym 63883 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 63898 command_buf_r_ptr[5]
.sym 63900 command_buf_r_ptr[1]
.sym 63902 command_buf_r_ptr[2]
.sym 63904 command_buf_r_ptr[3]
.sym 63905 command_data[1]
.sym 63906 command_buf_r_ptr[4]
.sym 63911 command_data[4]
.sym 63920 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 63925 command_buf_r_ptr[8]
.sym 63927 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 63929 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 63958 command_buf_r_ptr[8]
.sym 63961 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 64004 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 64005 CLK_FAST
.sym 64006 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 64019 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 64020 command[2]
.sym 64021 command_data[3]
.sym 64024 command_data[0]
.sym 64026 command_data[3]
.sym 64027 command_data[7]
.sym 64029 command_data[5]
.sym 64030 command_data[2]
.sym 64033 command_data[1]
.sym 64037 command_data[4]
.sym 64041 $PACKER_VCC_NET
.sym 64050 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 64052 command[1]
.sym 64054 command[4]
.sym 64063 command[6]
.sym 64102 command[6]
.sym 64114 command[1]
.sym 64124 command[4]
.sym 64127 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 64128 CLK_FAST
.sym 64130 DATA[5]$SB_IO_IN
.sym 64132 DATA[3]$SB_IO_IN
.sym 64140 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 64146 command_data[6]
.sym 64148 command[3]
.sym 64174 $PACKER_GND_NET
.sym 64185 $PACKER_GND_NET
.sym 64200 DATA[5]$SB_IO_IN
.sym 64202 DATA[3]$SB_IO_IN
.sym 65029 YPOS[2]
.sym 65038 cur_char[4]
.sym 65147 cur_char[6]
.sym 65268 $PACKER_VCC_NET
.sym 65271 $PACKER_VCC_NET
.sym 65274 $PACKER_VCC_NET
.sym 65275 $PACKER_VCC_NET
.sym 65277 $PACKER_VCC_NET
.sym 65393 ram_add[2]
.sym 65398 ram_add[5]
.sym 65400 ram_add[6]
.sym 65401 ram_add[0]
.sym 65511 ram_add[2]
.sym 65516 command_data[6]
.sym 65520 fb0.0.0.0_RDATA[227]
.sym 65522 command_data[1]
.sym 65524 ram_add[1]
.sym 65528 ram_add[7]
.sym 65647 ram_add[2]
.sym 65657 $PACKER_VCC_NET
.sym 65757 cur_char[6]
.sym 65760 fb0.0.0.0_RDATA[5]
.sym 65764 fb0.0.0.0_RDATA[4]
.sym 65770 cur_char[3]
.sym 65779 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 65882 ram_add[2]
.sym 65884 ram_add[6]
.sym 65886 ram_add[5]
.sym 65893 ram_add[0]
.sym 65905 fb0.0.0.0_RDATA[6]
.sym 66006 ram_add[1]
.sym 66008 command_data[6]
.sym 66009 address_reg[7]
.sym 66010 fb0.0.0.0_RDATA[132]
.sym 66014 command_data[1]
.sym 66016 ram_add[1]
.sym 66025 fb0.0.8.0_RCLKE
.sym 66027 ram_add[7]
.sym 66145 fb0.0.0.0_RDATA[129]
.sym 66150 $PACKER_VCC_NET
.sym 66254 fb0.0.0.0_RDATA[256]
.sym 66256 $PACKER_VCC_NET
.sym 66270 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66378 ram_add[5]
.sym 66379 ram_add[6]
.sym 66380 ram_add[0]
.sym 66384 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 66390 address_reg[5]
.sym 66391 fb0.0.0.0_RDATA[262]
.sym 66397 fb0.0.0.0_RDATA[6]
.sym 66497 command_data[1]
.sym 66499 command_data[6]
.sym 66503 address_reg[7]
.sym 66505 ram_add[1]
.sym 66517 fb0.0.8.0_RCLKE
.sym 66621 ram_add[1]
.sym 66622 command_data[4]
.sym 66623 fb0.0.0.0_RDATA[258]
.sym 66624 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 66625 fb0.0.0.0_RDATA[276]
.sym 66637 fb0.0.0.0_RDATA[129]
.sym 66650 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 66652 $PACKER_VCC_NET
.sym 66654 increment_reg[2]
.sym 66658 increment_reg[1]
.sym 66660 $PACKER_VCC_NET
.sym 66663 increment_reg[3]
.sym 66668 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 66671 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[1]
.sym 66681 $nextpnr_ICESTORM_LC_19$O
.sym 66684 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[1]
.sym 66687 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2]
.sym 66689 increment_reg[1]
.sym 66690 $PACKER_VCC_NET
.sym 66691 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[1]
.sym 66693 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[3]
.sym 66695 increment_reg[2]
.sym 66696 $PACKER_VCC_NET
.sym 66697 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2]
.sym 66699 $nextpnr_ICESTORM_LC_20$I3
.sym 66701 $PACKER_VCC_NET
.sym 66702 increment_reg[3]
.sym 66703 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[3]
.sym 66705 $nextpnr_ICESTORM_LC_20$COUT
.sym 66707 $PACKER_VCC_NET
.sym 66709 $nextpnr_ICESTORM_LC_20$I3
.sym 66712 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 66714 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 66715 $nextpnr_ICESTORM_LC_20$COUT
.sym 66719 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 66744 fb0.0.0.0_RDATA[181]
.sym 66745 address_reg[2]
.sym 66748 fb0.0.0.0_RDATA[180]
.sym 66751 fb0.0.11.0_RCLKE
.sym 66752 address_reg[0]
.sym 66753 fb0.0.0.0_RDATA[128]
.sym 66754 $PACKER_VCC_NET
.sym 66762 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66774 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 66775 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 66780 command_data[5]
.sym 66781 increment_reg[1]
.sym 66785 increment_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1]
.sym 66786 increment_reg[3]
.sym 66790 increment_reg_SB_DFFE_Q_E
.sym 66791 increment_SB_LUT4_O_7_I0[0]
.sym 66793 increment_reg[2]
.sym 66798 command_data[4]
.sym 66799 increment_SB_LUT4_O_5_I1[2]
.sym 66802 command_data[3]
.sym 66811 command_data[3]
.sym 66817 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 66818 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 66819 increment_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1]
.sym 66820 increment_SB_LUT4_O_7_I0[0]
.sym 66823 increment_reg[2]
.sym 66824 increment_reg[1]
.sym 66825 increment_reg[3]
.sym 66837 command_data[4]
.sym 66844 command_data[5]
.sym 66848 increment_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1]
.sym 66850 increment_SB_LUT4_O_5_I1[2]
.sym 66851 increment_reg_SB_DFFE_Q_E
.sym 66852 CLK_FAST
.sym 66866 fb0.0.0.0_RDATA[277]
.sym 66869 ram_add[5]
.sym 66872 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 66874 ram_add[6]
.sym 66876 ram_add[5]
.sym 66880 fb0.0.0.0_RDATA[198]
.sym 66889 fb0.0.0.0_RDATA[6]
.sym 66991 command_data[6]
.sym 66992 address_reg[2]
.sym 66993 address_reg[7]
.sym 66994 fb0.0.0.0_RDATA[212]
.sym 66996 fb0.0.0.0_RDATA[211]
.sym 66998 command_data[1]
.sym 67008 fb0.0.8.0_RCLKE
.sym 67026 fb0.0.0.0_RDATA[4]
.sym 67027 fb0.0.0.0_RDATA[276]
.sym 67031 fb0.0.0.0_RDATA[5]
.sym 67035 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 67038 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 67040 fb0.0.0.0_RDATA[198]
.sym 67042 fb0.0.0.0_RDATA[277]
.sym 67046 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 67048 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 67049 fb0.0.0.0_RDATA[6]
.sym 67057 fb0.0.0.0_RDATA[277]
.sym 67058 fb0.0.0.0_RDATA[5]
.sym 67059 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 67060 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 67063 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 67064 fb0.0.0.0_RDATA[4]
.sym 67065 fb0.0.0.0_RDATA[276]
.sym 67066 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 67093 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 67094 fb0.0.0.0_RDATA[6]
.sym 67095 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 67096 fb0.0.0.0_RDATA[198]
.sym 67115 ram_add[1]
.sym 67117 command_data[4]
.sym 67119 address_reg[1]
.sym 67120 fb0.0.0.0_RDATA[197]
.sym 67123 fb0.0.0.0_RDATA[257]
.sym 67125 fb0.0.0.0_RDATA[129]
.sym 67128 address_reg[6]
.sym 67134 address_reg[7]
.sym 67167 command_buf_w_ptr[2]
.sym 67206 command_buf_w_ptr[2]
.sym 67237 ram_add[1]
.sym 67239 fb0.0.0.0_RDATA[278]
.sym 67240 fb0.0.0.0_RDATA[196]
.sym 67242 fb0.0.0.0_RDATA[195]
.sym 67243 command_data[1]
.sym 67245 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 67254 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67258 ram_add[6]
.sym 67267 command_buf_w_ptr_SB_DFFNSR_Q_8_D[6]
.sym 67268 command_buf_w_ptr_SB_DFFNSR_Q_8_D[1]
.sym 67269 command_buf_w_ptr_SB_DFFNSR_Q_8_D[5]
.sym 67274 command_buf_w_ptr_SB_DFFNSR_Q_8_D[7]
.sym 67277 command_buf_w_ptr_SB_DFFNSR_Q_8_D[2]
.sym 67278 command_buf_w_ptr_SB_DFFNSR_Q_8_D[4]
.sym 67279 command_buf_w_ptr_SB_DFFNSR_Q_8_D[3]
.sym 67286 $PACKER_VCC_NET
.sym 67287 command_buf_w_ptr_SB_DFFNSR_Q_8_D[0]
.sym 67294 $PACKER_VCC_NET
.sym 67296 $nextpnr_ICESTORM_LC_13$O
.sym 67298 command_buf_w_ptr_SB_DFFNSR_Q_8_D[0]
.sym 67302 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[1]
.sym 67304 command_buf_w_ptr_SB_DFFNSR_Q_8_D[1]
.sym 67305 $PACKER_VCC_NET
.sym 67308 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[2]
.sym 67310 $PACKER_VCC_NET
.sym 67311 command_buf_w_ptr_SB_DFFNSR_Q_8_D[2]
.sym 67314 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[3]
.sym 67316 command_buf_w_ptr_SB_DFFNSR_Q_8_D[3]
.sym 67317 $PACKER_VCC_NET
.sym 67320 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[4]
.sym 67322 command_buf_w_ptr_SB_DFFNSR_Q_8_D[4]
.sym 67323 $PACKER_VCC_NET
.sym 67326 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[5]
.sym 67328 $PACKER_VCC_NET
.sym 67329 command_buf_w_ptr_SB_DFFNSR_Q_8_D[5]
.sym 67332 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[6]
.sym 67334 command_buf_w_ptr_SB_DFFNSR_Q_8_D[6]
.sym 67335 $PACKER_VCC_NET
.sym 67338 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[7]
.sym 67340 $PACKER_VCC_NET
.sym 67341 command_buf_w_ptr_SB_DFFNSR_Q_8_D[7]
.sym 67358 fb0.0.0.0_RDATA[193]
.sym 67361 address_reg[5]
.sym 67362 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 67382 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[7]
.sym 67390 command_buf_w_ptr_SB_DFFNSR_Q_8_D[8]
.sym 67397 command_buf_w_ptr[1]
.sym 67406 command_buf_w_ptr[3]
.sym 67408 command_buf_w_ptr[5]
.sym 67409 command_buf_w_ptr[6]
.sym 67410 command_buf_w_ptr[7]
.sym 67415 command_buf_w_ptr[4]
.sym 67419 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[8]
.sym 67421 command_buf_w_ptr_SB_DFFNSR_Q_8_D[8]
.sym 67429 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[8]
.sym 67435 command_buf_w_ptr[7]
.sym 67441 command_buf_w_ptr[6]
.sym 67445 command_buf_w_ptr[1]
.sym 67450 command_buf_w_ptr[5]
.sym 67459 command_buf_w_ptr[4]
.sym 67464 command_buf_w_ptr[3]
.sym 67481 fb0.0.0.0_RDATA[192]
.sym 67482 fb0.0.0.0_RDATA[245]
.sym 67484 fb0.0.0.0_RDATA[240]
.sym 67487 command_data[1]
.sym 67490 fb0.0.0.0_RDATA[242]
.sym 67492 fb0.0.0.0_RDATA[241]
.sym 67604 fb0.0.0.0_RDATA[117]
.sym 67605 address_reg[12]
.sym 67612 fb0.0.7.0_RCLKE
.sym 67613 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 67614 ram_add[0]
.sym 67727 command_data[4]
.sym 67728 command_buf_r_ptr_SB_DFFESR_Q_R
.sym 67729 command_buf_w_ptr[4]
.sym 67731 command_buf_w_ptr[6]
.sym 67732 fb0.0.0.0_RDATA[116]
.sym 67733 command_buf_w_ptr[7]
.sym 67735 command_buf_w_ptr[2]
.sym 67736 address_reg[2]
.sym 67737 command_buf_w_ptr[3]
.sym 67738 fb0.0.0.0_RDATA[113]
.sym 67850 command_data[5]
.sym 67851 led_SB_LUT4_O_I3_SB_DFFE_Q_D[0]
.sym 67857 REG[2]$SB_IO_IN
.sym 67858 command_buf_r_ptr[6]
.sym 67859 command_buffer.0.0.0_RCLKE
.sym 67860 command_buf_r_ptr[7]
.sym 67961 DATA[4]$SB_IO_IN
.sym 67970 $PACKER_VCC_NET
.sym 67977 $PACKER_VCC_NET
.sym 67980 REG[1]$SB_IO_IN
.sym 68005 $PACKER_VCC_NET
.sym 68029 $PACKER_VCC_NET
.sym 68033 DATA[1]$SB_IO_IN
.sym 68036 green[2]$SB_IO_OUT
.sym 68049 green[2]$SB_IO_OUT
.sym 68187 CLK_CPU$SB_IO_IN
.sym 68218 red[2]$SB_IO_OUT
.sym 68247 CLK_CPU$SB_IO_IN
.sym 68360 red[1]$SB_IO_OUT
.sym 68380 cur_char[1]
.sym 68731 $PACKER_VCC_NET
.sym 68740 cur_char[4]
.sym 68751 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 68840 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 68843 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 68844 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 68847 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 68865 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 68873 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 68988 XPOS[2]
.sym 69103 $PACKER_GND_NET
.sym 69115 cur_char[4]
.sym 69116 cur_char[1]
.sym 69210 fb0.0.14.0_MASK
.sym 69216 fb0.0.14.0_WCLKE
.sym 69230 ram_add[7]
.sym 69233 fb0.0.0.0_WCLKE
.sym 69236 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 69337 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69338 fb0.0.0.0_WCLKE
.sym 69349 fb0.0.14.0_WCLKE
.sym 69355 address_reg[7]
.sym 69359 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 69360 address_reg[12]
.sym 69361 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 69362 fb0.0.14.0_RCLKE
.sym 69471 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 69487 XPOS[2]
.sym 69592 fb0.0.0.0_RDATA[6]
.sym 69601 address_reg[0]
.sym 69612 cur_char[1]
.sym 69613 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 69707 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69708 fb0.0.8.0_WCLKE
.sym 69717 fb0.0.8.0_RCLKE
.sym 69731 fb0.0.16.0_WCLKE
.sym 69825 fb0.0.16.0_WCLKE
.sym 69831 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 69841 fb0.0.8.0_WCLKE
.sym 69842 fb0.0.0.0_RDATA[129]
.sym 69852 address_reg[12]
.sym 69855 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 69964 ram_add[6]
.sym 69967 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 69977 address_reg[7]
.sym 69979 XPOS[2]
.sym 70073 fb0.0.17.0_WCLKE
.sym 70074 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 70084 fb0.0.0.0_RDATA[262]
.sym 70085 address_reg[0]
.sym 70089 address_reg[5]
.sym 70097 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 70207 fb0.0.17.0_RCLKE
.sym 70212 ram_add[4]
.sym 70213 ram_add[7]
.sym 70217 fb0.0.11.0_WCLKE
.sym 70222 address_reg[1]
.sym 70319 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70322 fb0.0.11.0_WCLKE
.sym 70328 fb0.0.0.0_RDATA[275]
.sym 70335 $PACKER_VCC_NET
.sym 70343 address_reg[12]
.sym 70348 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 70459 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70562 fb0.0.13.0_WCLKE
.sym 70567 fb0.0.13.0_MASK
.sym 70581 address_reg[5]
.sym 70582 address_reg[0]
.sym 70593 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 70699 ram_add[1]
.sym 70809 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70815 fb0.0.12.0_WCLKE
.sym 70820 address_reg[6]
.sym 70828 fb0.0.0.0_RDATA[208]
.sym 70831 address_reg[7]
.sym 70839 address_reg[12]
.sym 70840 ram_add[1]
.sym 70947 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70951 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70962 command_data[4]
.sym 71058 fb0.0.15.0_MASK
.sym 71059 fb0.0.15.0_WCLKE
.sym 71068 fb0.0.0.0_RDATA[198]
.sym 71069 address_reg[5]
.sym 71070 fb0.0.0.0_RDATA[194]
.sym 71191 ram_add[7]
.sym 71194 fb0.0.15.0_RCLKE
.sym 71206 address_reg[1]
.sym 71209 address_reg[6]
.sym 71305 fb0.0.7.0_WCLKE
.sym 71307 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 71312 fb0.0.0.0_RDATA[243]
.sym 71314 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 71315 address_reg[6]
.sym 71319 address_reg[7]
.sym 71437 ram_add[6]
.sym 71443 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71449 command_data[4]
.sym 71558 fb0.0.0.0_RDATA[115]
.sym 71566 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71674 CLK_PIX
.sym 71685 command[10]
.sym 71687 command[9]
.sym 71692 REG[0]$SB_IO_IN
.sym 71792 DATA[7]$SB_IO_IN
.sym 71794 DATA[6]$SB_IO_IN
.sym 71801 DATA[2]$SB_IO_IN
.sym 71802 DATA[4]$SB_IO_IN
.sym 71810 DATA[0]$SB_IO_IN
.sym 71828 DATA[4]$SB_IO_IN
.sym 71915 cur_char[1]
.sym 71926 red[2]$SB_IO_OUT
.sym 72018 CLK_12M$SB_IO_IN
.sym 72199 red[0]$SB_IO_OUT
.sym 72203 EN$SB_IO_IN
.sym 72427 char_data_line[7]
.sym 72431 char_data_line[6]
.sym 72456 $PACKER_GND_NET
.sym 72459 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 72550 char_data_line[5]
.sym 72554 char_data_line[4]
.sym 72565 cur_char[6]
.sym 72571 cur_char[1]
.sym 72572 char_data_line[7]
.sym 72577 $PACKER_VCC_NET
.sym 72580 char_data_line[6]
.sym 72581 cur_char[2]
.sym 72583 YPOS[0]
.sym 72673 char_data_line[3]
.sym 72677 char_data_line[2]
.sym 72706 EN$SB_IO_IN
.sym 72718 char_data_line[4]
.sym 72722 char_data_line[5]
.sym 72730 char_data_line[1]
.sym 72732 char_data_line[7]
.sym 72733 XPOS[2]
.sym 72734 char_data_line[2]
.sym 72735 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 72738 char_data_line[3]
.sym 72740 char_data_line[6]
.sym 72741 XPOS[0]
.sym 72742 char_data_line[0]
.sym 72745 char_data_line[2]
.sym 72746 char_data_line[6]
.sym 72747 XPOS[0]
.sym 72748 XPOS[2]
.sym 72763 char_data_line[0]
.sym 72764 XPOS[0]
.sym 72765 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 72766 char_data_line[4]
.sym 72769 char_data_line[7]
.sym 72770 char_data_line[3]
.sym 72771 XPOS[0]
.sym 72772 XPOS[2]
.sym 72787 char_data_line[5]
.sym 72788 char_data_line[1]
.sym 72789 XPOS[2]
.sym 72790 XPOS[0]
.sym 72796 char_data_line[1]
.sym 72800 char_data_line[0]
.sym 72806 cur_char[1]
.sym 72811 YPOS[2]
.sym 72817 cur_char[4]
.sym 72827 XPOS[0]
.sym 72941 address_reg[1]
.sym 72945 command_data[4]
.sym 72948 address_reg[3]
.sym 72949 fb0.0.0.0_RDATA[229]
.sym 72950 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 72951 fb0.0.0.0_RDATA[228]
.sym 72952 ram_add[3]
.sym 73041 fb0.0.0.0_RDATA[230]
.sym 73042 fb0.0.0.0_RDATA[229]
.sym 73043 fb0.0.0.0_RDATA[228]
.sym 73044 fb0.0.0.0_RDATA[227]
.sym 73045 fb0.0.0.0_RDATA[226]
.sym 73046 fb0.0.0.0_RDATA[225]
.sym 73047 fb0.0.0.0_RDATA[224]
.sym 73061 fb0.0.14.0_RCLKE
.sym 73065 cur_char[2]
.sym 73067 fb0.0.0.0_RDATA[226]
.sym 73071 fb0.0.0.0_RDATA[224]
.sym 73073 $PACKER_VCC_NET
.sym 73075 fb0.0.0.0_RDATA[230]
.sym 73098 address_reg[12]
.sym 73101 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73103 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 73104 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 73120 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 73121 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 73122 address_reg[12]
.sym 73123 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73156 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 73157 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73158 address_reg[12]
.sym 73159 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 73176 address_reg[6]
.sym 73179 fb0.0.14.0_MASK
.sym 73187 command_data[3]
.sym 73188 command_data[7]
.sym 73190 address_reg[4]
.sym 73191 command_data[0]
.sym 73192 address_reg[4]
.sym 73193 command_data[2]
.sym 73194 ram_add[4]
.sym 73195 command_data[2]
.sym 73197 command_data[5]
.sym 73211 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73223 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73233 address_reg[12]
.sym 73267 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73268 address_reg[12]
.sym 73269 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73273 address_reg[12]
.sym 73274 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73276 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73287 fb0.0.0.0_RDATA[6]
.sym 73288 fb0.0.0.0_RDATA[5]
.sym 73289 fb0.0.0.0_RDATA[4]
.sym 73290 fb0.0.0.0_RDATA[3]
.sym 73291 fb0.0.0.0_RDATA[2]
.sym 73292 fb0.0.0.0_RDATA[1]
.sym 73293 fb0.0.0.0_RDATA[0]
.sym 73310 address_reg[5]
.sym 73312 address_reg[2]
.sym 73315 fb0.0.0.0_RDATA[1]
.sym 73317 command_data[6]
.sym 73419 cur_char[1]
.sym 73427 address_reg[1]
.sym 73429 address_reg[6]
.sym 73430 fb0.0.0.0_WCLKE
.sym 73433 address_reg[1]
.sym 73435 ram_add[7]
.sym 73437 ram_add[7]
.sym 73439 command_data[4]
.sym 73440 address_reg[3]
.sym 73441 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 73443 fb0.0.0.0_RDATA[0]
.sym 73444 address_reg[3]
.sym 73533 fb0.0.0.0_RDATA[134]
.sym 73534 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 73535 fb0.0.0.0_RDATA[132]
.sym 73536 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 73537 fb0.0.0.0_RDATA[130]
.sym 73538 fb0.0.0.0_RDATA[129]
.sym 73539 fb0.0.0.0_RDATA[128]
.sym 73557 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 73559 fb0.0.0.0_RDATA[130]
.sym 73561 $PACKER_VCC_NET
.sym 73563 fb0.0.0.0_RDATA[230]
.sym 73565 $PACKER_VCC_NET
.sym 73567 fb0.0.0.0_RDATA[134]
.sym 73580 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 73589 address_reg[12]
.sym 73600 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73642 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73644 address_reg[12]
.sym 73645 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 73649 address_reg[12]
.sym 73650 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 73651 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73667 address_reg[7]
.sym 73678 address_reg[6]
.sym 73680 ram_add[0]
.sym 73681 command_data[7]
.sym 73682 command_data[0]
.sym 73684 command_data[2]
.sym 73685 ram_add[4]
.sym 73686 address_reg[4]
.sym 73687 command_data[2]
.sym 73688 command_data[5]
.sym 73689 fb0.0.0.0_RDATA[260]
.sym 73690 command_data[3]
.sym 73699 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73720 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73725 address_reg[12]
.sym 73735 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73737 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73738 address_reg[12]
.sym 73771 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73773 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73774 address_reg[12]
.sym 73779 fb0.0.0.0_RDATA[262]
.sym 73780 fb0.0.0.0_RDATA[261]
.sym 73781 fb0.0.0.0_RDATA[260]
.sym 73782 fb0.0.0.0_RDATA[259]
.sym 73783 fb0.0.0.0_RDATA[258]
.sym 73784 fb0.0.0.0_RDATA[257]
.sym 73785 fb0.0.0.0_RDATA[256]
.sym 73798 fb0.0.16.0_RCLKE
.sym 73802 ram_add[2]
.sym 73803 fb0.0.0.0_RDATA[1]
.sym 73805 address_reg[2]
.sym 73809 command_data[6]
.sym 73810 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73811 ram_add[2]
.sym 73812 ram_add[1]
.sym 73813 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73914 address_reg[6]
.sym 73919 address_reg[1]
.sym 73922 fb0.0.16.0_WCLKE
.sym 73925 fb0.0.0.0_RDATA[261]
.sym 73927 ram_add[7]
.sym 73928 address_reg[1]
.sym 73929 fb0.0.0.0_RDATA[259]
.sym 73930 address_reg[3]
.sym 73933 command_data[4]
.sym 73936 address_reg[3]
.sym 73944 address_reg[12]
.sym 73966 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 73970 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73973 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73993 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73994 address_reg[12]
.sym 73995 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 73996 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 73999 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74000 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 74001 address_reg[12]
.sym 74002 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 74025 fb0.0.0.0_RDATA[278]
.sym 74026 fb0.0.0.0_RDATA[277]
.sym 74027 fb0.0.0.0_RDATA[276]
.sym 74028 fb0.0.0.0_RDATA[275]
.sym 74029 fb0.0.0.0_RDATA[274]
.sym 74030 fb0.0.0.0_RDATA[273]
.sym 74031 fb0.0.0.0_RDATA[272]
.sym 74040 address_reg[12]
.sym 74051 fb0.0.0.0_RDATA[274]
.sym 74055 fb0.0.0.0_RDATA[272]
.sym 74056 fb0.0.0.0_RDATA[230]
.sym 74057 $PACKER_VCC_NET
.sym 74059 fb0.0.0.0_RDATA[134]
.sym 74164 address_reg[7]
.sym 74170 address_reg[6]
.sym 74171 command_data[2]
.sym 74172 ram_add[0]
.sym 74173 address_reg[4]
.sym 74174 ram_add[3]
.sym 74175 command_data[5]
.sym 74176 ram_add[4]
.sym 74177 command_data[2]
.sym 74178 command_data[7]
.sym 74180 ram_add[3]
.sym 74181 command_data[0]
.sym 74182 command_data[3]
.sym 74199 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74213 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74214 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 74239 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 74240 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74242 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74257 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74258 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 74259 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74271 fb0.0.0.0_RDATA[182]
.sym 74272 fb0.0.0.0_RDATA[181]
.sym 74273 fb0.0.0.0_RDATA[180]
.sym 74274 fb0.0.0.0_RDATA[179]
.sym 74275 fb0.0.0.0_RDATA[178]
.sym 74276 fb0.0.0.0_RDATA[177]
.sym 74277 fb0.0.0.0_RDATA[176]
.sym 74294 command_data[6]
.sym 74295 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74296 address_reg[5]
.sym 74297 fb0.0.0.0_RDATA[178]
.sym 74298 ram_add[2]
.sym 74299 fb0.0.13.0_WCLKE
.sym 74301 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74303 fb0.0.0.0_RDATA[1]
.sym 74304 ram_add[2]
.sym 74405 address_reg[6]
.sym 74411 address_reg[1]
.sym 74414 fb0.0.11.0_WCLKE
.sym 74417 fb0.0.0.0_RDATA[261]
.sym 74418 ram_add[7]
.sym 74419 fb0.0.13.0_RCLKE
.sym 74420 address_reg[3]
.sym 74421 fb0.0.0.0_RDATA[179]
.sym 74423 fb0.0.0.0_RDATA[214]
.sym 74425 fb0.0.0.0_RDATA[213]
.sym 74426 address_reg[3]
.sym 74427 fb0.0.0.0_RDATA[176]
.sym 74428 address_reg[1]
.sym 74447 address_reg[12]
.sym 74455 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74461 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74462 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 74467 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74468 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74469 address_reg[12]
.sym 74470 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 74497 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 74498 address_reg[12]
.sym 74499 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74500 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74517 fb0.0.0.0_RDATA[214]
.sym 74518 fb0.0.0.0_RDATA[213]
.sym 74519 fb0.0.0.0_RDATA[212]
.sym 74520 fb0.0.0.0_RDATA[211]
.sym 74521 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 74522 fb0.0.0.0_RDATA[209]
.sym 74523 fb0.0.0.0_RDATA[208]
.sym 74535 address_reg[12]
.sym 74545 $PACKER_VCC_NET
.sym 74548 fb0.0.0.0_RDATA[272]
.sym 74549 $PACKER_VCC_NET
.sym 74652 fb0.0.0.0_RDATA[209]
.sym 74656 command_data[0]
.sym 74659 command_data[4]
.sym 74663 address_reg[4]
.sym 74665 address_reg[4]
.sym 74666 command_data[5]
.sym 74667 command_data[2]
.sym 74668 command_data[3]
.sym 74669 ram_add[3]
.sym 74670 command_data[7]
.sym 74671 ram_add[4]
.sym 74672 command_data[0]
.sym 74673 ram_add[0]
.sym 74674 command_data[3]
.sym 74687 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74690 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 74691 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74702 address_reg[12]
.sym 74719 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 74720 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74721 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74722 address_reg[12]
.sym 74755 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74756 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74757 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 74758 address_reg[12]
.sym 74763 fb0.0.0.0_RDATA[198]
.sym 74764 fb0.0.0.0_RDATA[197]
.sym 74765 fb0.0.0.0_RDATA[196]
.sym 74766 fb0.0.0.0_RDATA[195]
.sym 74767 fb0.0.0.0_RDATA[194]
.sym 74768 fb0.0.0.0_RDATA[193]
.sym 74769 fb0.0.0.0_RDATA[192]
.sym 74776 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 74778 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 74788 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74789 ram_add[2]
.sym 74790 command_data[6]
.sym 74791 address_reg[5]
.sym 74792 ram_add[2]
.sym 74793 fb0.0.12.0_RCLKE
.sym 74796 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74797 fb0.0.12.0_WCLKE
.sym 74897 address_reg[6]
.sym 74903 address_reg[1]
.sym 74909 address_reg[3]
.sym 74912 command_data[4]
.sym 74920 address_reg[4]
.sym 74935 address_reg[12]
.sym 74948 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74952 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 74956 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74983 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74984 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74985 address_reg[12]
.sym 74986 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 74989 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 74990 address_reg[12]
.sym 74991 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74992 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75009 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 75010 fb0.0.0.0_RDATA[245]
.sym 75011 fb0.0.0.0_RDATA[244]
.sym 75012 fb0.0.0.0_RDATA[243]
.sym 75013 fb0.0.0.0_RDATA[242]
.sym 75014 fb0.0.0.0_RDATA[241]
.sym 75015 fb0.0.0.0_RDATA[240]
.sym 75025 ram_add[1]
.sym 75031 address_reg[12]
.sym 75035 fb0.0.0.0_RDATA[118]
.sym 75039 address_reg[2]
.sym 75145 command_buf_w_ptr_SB_DFFNSR_Q_R
.sym 75146 command_data[7]
.sym 75148 command_data[4]
.sym 75149 address_reg[3]
.sym 75152 command_data[0]
.sym 75155 address_reg[4]
.sym 75156 ram_add[4]
.sym 75157 command_data[2]
.sym 75158 command_data[5]
.sym 75159 command_data[3]
.sym 75160 command_data[3]
.sym 75161 fb0.0.15.0_WCLKE
.sym 75162 command_data[7]
.sym 75163 command_data[0]
.sym 75166 command_buf_w_ptr[5]
.sym 75175 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75195 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 75197 address_reg[12]
.sym 75235 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75236 address_reg[12]
.sym 75237 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 75247 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75248 address_reg[12]
.sym 75249 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 75255 fb0.0.0.0_RDATA[118]
.sym 75256 fb0.0.0.0_RDATA[117]
.sym 75257 fb0.0.0.0_RDATA[116]
.sym 75258 fb0.0.0.0_RDATA[115]
.sym 75259 fb0.0.0.0_RDATA[114]
.sym 75260 fb0.0.0.0_RDATA[113]
.sym 75261 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 75279 command_data[6]
.sym 75280 ram_add[2]
.sym 75283 command_buf_w_ptr[1]
.sym 75289 command_buf_w_ptr[0]
.sym 75382 command[10]
.sym 75383 command[9]
.sym 75384 command[8]
.sym 75394 address_reg[6]
.sym 75395 address_reg[1]
.sym 75401 DATA[5]$SB_IO_IN
.sym 75402 command_buf_r_ptr[0]
.sym 75407 fb0.0.7.0_WCLKE
.sym 75409 address_reg[3]
.sym 75500 command[7]
.sym 75501 command[6]
.sym 75502 command[5]
.sym 75503 command[4]
.sym 75504 command[3]
.sym 75505 command[2]
.sym 75506 command[1]
.sym 75507 command[0]
.sym 75517 command[8]
.sym 75525 DATA[3]$SB_IO_IN
.sym 75526 command_buf_r_ptr[5]
.sym 75527 command_buf_r_ptr[1]
.sym 75529 command_buf_r_ptr[2]
.sym 75531 command_buf_r_ptr[3]
.sym 75533 command_buf_r_ptr[4]
.sym 75570 CLK_PIX
.sym 75607 CLK_PIX
.sym 75621 fast_counter_$glb_clk
.sym 75623 EN$SB_IO_IN
.sym 75632 command[1]
.sym 75634 command[4]
.sym 75636 command[0]
.sym 75638 command[7]
.sym 75640 command[6]
.sym 75642 command[5]
.sym 75649 command[2]
.sym 75654 command_buf_w_ptr[5]
.sym 75698 red[2]$SB_IO_OUT
.sym 75713 red[2]$SB_IO_OUT
.sym 75744 CLK_12M$SB_IO_IN
.sym 75746 cur_char[0]
.sym 75999 cur_char[5]
.sym 76094 YPOS[2]
.sym 76182 fb0.0.0.0_RDATA[3]
.sym 76198 cur_char[5]
.sym 76217 cur_char[6]
.sym 76223 cur_char[1]
.sym 76228 cur_char[5]
.sym 76229 $PACKER_VCC_NET
.sym 76231 $PACKER_VCC_NET
.sym 76232 YPOS[2]
.sym 76233 cur_char[0]
.sym 76234 YPOS[0]
.sym 76236 cur_char[4]
.sym 76238 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76240 cur_char[2]
.sym 76241 cur_char[3]
.sym 76259 YPOS[0]
.sym 76260 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76262 YPOS[2]
.sym 76263 cur_char[0]
.sym 76264 cur_char[1]
.sym 76265 cur_char[2]
.sym 76266 cur_char[3]
.sym 76267 cur_char[4]
.sym 76268 cur_char[5]
.sym 76269 cur_char[6]
.sym 76270 CLK_FAST
.sym 76271 $PACKER_VCC_NET
.sym 76272 $PACKER_VCC_NET
.sym 76297 $PACKER_VCC_NET
.sym 76304 $PACKER_VCC_NET
.sym 76307 cur_char[3]
.sym 76324 $PACKER_GND_NET
.sym 76333 $PACKER_VCC_NET
.sym 76373 $PACKER_GND_NET
.sym 76382 $PACKER_VCC_NET
.sym 76386 YPOS[0]
.sym 76419 cur_char[4]
.sym 76420 cur_char[1]
.sym 76424 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76425 cur_char[5]
.sym 76428 cur_char[2]
.sym 76429 YPOS[2]
.sym 76433 cur_char[0]
.sym 76435 $PACKER_VCC_NET
.sym 76437 cur_char[6]
.sym 76438 YPOS[0]
.sym 76442 $PACKER_VCC_NET
.sym 76445 cur_char[3]
.sym 76463 YPOS[0]
.sym 76464 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76466 YPOS[2]
.sym 76467 cur_char[0]
.sym 76468 cur_char[1]
.sym 76469 cur_char[2]
.sym 76470 cur_char[3]
.sym 76471 cur_char[4]
.sym 76472 cur_char[5]
.sym 76473 cur_char[6]
.sym 76474 CLK_FAST
.sym 76475 $PACKER_VCC_NET
.sym 76476 $PACKER_VCC_NET
.sym 76488 EN$SB_IO_IN
.sym 76490 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 76503 ram_add[1]
.sym 76544 $PACKER_GND_NET
.sym 76546 $PACKER_VCC_NET
.sym 76577 $PACKER_GND_NET
.sym 76586 $PACKER_VCC_NET
.sym 76606 cur_char[5]
.sym 76621 fb0.0.14.0_RCLKE
.sym 76626 ram_add[4]
.sym 76636 fb0.0.14.0_MASK
.sym 76637 ram_add[3]
.sym 76640 ram_add[6]
.sym 76641 ram_add[1]
.sym 76644 fb0.0.14.0_MASK
.sym 76646 ram_add[5]
.sym 76647 ram_add[0]
.sym 76648 $PACKER_VCC_NET
.sym 76649 ram_add[2]
.sym 76650 ram_add[7]
.sym 76659 fb0.0.14.0_MASK
.sym 76660 fb0.0.14.0_MASK
.sym 76661 fb0.0.14.0_MASK
.sym 76662 fb0.0.14.0_MASK
.sym 76663 fb0.0.14.0_MASK
.sym 76664 fb0.0.14.0_MASK
.sym 76665 fb0.0.14.0_MASK
.sym 76666 fb0.0.14.0_MASK
.sym 76667 ram_add[0]
.sym 76668 ram_add[1]
.sym 76670 ram_add[2]
.sym 76671 ram_add[3]
.sym 76672 ram_add[4]
.sym 76673 ram_add[5]
.sym 76674 ram_add[6]
.sym 76675 ram_add[7]
.sym 76678 CLK_FAST
.sym 76679 fb0.0.14.0_RCLKE
.sym 76680 $PACKER_VCC_NET
.sym 76692 ram_add[3]
.sym 76707 cur_char[3]
.sym 76708 $PACKER_VCC_NET
.sym 76709 $PACKER_VCC_NET
.sym 76713 address_reg[0]
.sym 76714 $PACKER_VCC_NET
.sym 76721 command_data[4]
.sym 76722 address_reg[2]
.sym 76723 address_reg[5]
.sym 76725 address_reg[1]
.sym 76728 fb0.0.14.0_MASK
.sym 76730 fb0.0.14.0_MASK
.sym 76731 command_data[3]
.sym 76732 address_reg[3]
.sym 76733 address_reg[6]
.sym 76734 $PACKER_VCC_NET
.sym 76737 command_data[0]
.sym 76738 address_reg[0]
.sym 76739 command_data[2]
.sym 76742 command_data[7]
.sym 76743 command_data[6]
.sym 76744 address_reg[4]
.sym 76746 address_reg[7]
.sym 76747 command_data[1]
.sym 76748 fb0.0.14.0_WCLKE
.sym 76751 command_data[5]
.sym 76761 fb0.0.14.0_MASK
.sym 76762 fb0.0.14.0_MASK
.sym 76763 fb0.0.14.0_MASK
.sym 76764 fb0.0.14.0_MASK
.sym 76765 fb0.0.14.0_MASK
.sym 76766 fb0.0.14.0_MASK
.sym 76767 fb0.0.14.0_MASK
.sym 76768 fb0.0.14.0_MASK
.sym 76769 address_reg[0]
.sym 76770 address_reg[1]
.sym 76772 address_reg[2]
.sym 76773 address_reg[3]
.sym 76774 address_reg[4]
.sym 76775 address_reg[5]
.sym 76776 address_reg[6]
.sym 76777 address_reg[7]
.sym 76780 CLK_FAST
.sym 76781 fb0.0.14.0_WCLKE
.sym 76782 command_data[0]
.sym 76783 command_data[1]
.sym 76784 command_data[2]
.sym 76785 command_data[3]
.sym 76786 command_data[4]
.sym 76787 command_data[5]
.sym 76788 command_data[6]
.sym 76789 command_data[7]
.sym 76790 $PACKER_VCC_NET
.sym 76797 address_reg[5]
.sym 76806 address_reg[2]
.sym 76815 ram_add[0]
.sym 76816 ram_add[5]
.sym 76818 ram_add[6]
.sym 76824 ram_add[6]
.sym 76825 ram_add[7]
.sym 76828 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76834 fb0.0.0.0_RCLKE
.sym 76836 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76839 ram_add[5]
.sym 76840 ram_add[0]
.sym 76843 ram_add[3]
.sym 76845 ram_add[1]
.sym 76851 ram_add[2]
.sym 76852 $PACKER_VCC_NET
.sym 76853 ram_add[4]
.sym 76863 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76864 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76865 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76866 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76867 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76868 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76869 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76870 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76871 ram_add[0]
.sym 76872 ram_add[1]
.sym 76874 ram_add[2]
.sym 76875 ram_add[3]
.sym 76876 ram_add[4]
.sym 76877 ram_add[5]
.sym 76878 ram_add[6]
.sym 76879 ram_add[7]
.sym 76882 CLK_FAST
.sym 76883 fb0.0.0.0_RCLKE
.sym 76884 $PACKER_VCC_NET
.sym 76896 CLK_12M$SB_IO_IN
.sym 76899 ram_add[7]
.sym 76900 fb0.0.0.0_RCLKE
.sym 76909 ram_add[1]
.sym 76911 ram_add[1]
.sym 76915 command_data[1]
.sym 76918 address_reg[7]
.sym 76925 command_data[0]
.sym 76926 address_reg[4]
.sym 76927 fb0.0.0.0_WCLKE
.sym 76928 address_reg[6]
.sym 76929 command_data[2]
.sym 76930 command_data[7]
.sym 76932 command_data[1]
.sym 76934 address_reg[1]
.sym 76937 command_data[3]
.sym 76938 $PACKER_VCC_NET
.sym 76939 command_data[5]
.sym 76941 address_reg[7]
.sym 76942 address_reg[0]
.sym 76943 command_data[4]
.sym 76944 address_reg[2]
.sym 76946 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76947 command_data[6]
.sym 76950 address_reg[5]
.sym 76954 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76956 address_reg[3]
.sym 76965 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76966 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76967 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76968 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76969 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76970 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76971 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76972 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76973 address_reg[0]
.sym 76974 address_reg[1]
.sym 76976 address_reg[2]
.sym 76977 address_reg[3]
.sym 76978 address_reg[4]
.sym 76979 address_reg[5]
.sym 76980 address_reg[6]
.sym 76981 address_reg[7]
.sym 76984 CLK_FAST
.sym 76985 fb0.0.0.0_WCLKE
.sym 76986 command_data[0]
.sym 76987 command_data[1]
.sym 76988 command_data[2]
.sym 76989 command_data[3]
.sym 76990 command_data[4]
.sym 76991 command_data[5]
.sym 76992 command_data[6]
.sym 76993 command_data[7]
.sym 76994 $PACKER_VCC_NET
.sym 76997 cur_char[0]
.sym 77021 cur_char[5]
.sym 77035 ram_add[4]
.sym 77043 ram_add[3]
.sym 77045 fb0.0.8.0_RCLKE
.sym 77047 ram_add[1]
.sym 77048 ram_add[2]
.sym 77049 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77050 ram_add[6]
.sym 77054 ram_add[7]
.sym 77055 ram_add[0]
.sym 77056 $PACKER_VCC_NET
.sym 77057 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77058 ram_add[5]
.sym 77067 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77068 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77069 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77070 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77071 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77072 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77073 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77074 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77075 ram_add[0]
.sym 77076 ram_add[1]
.sym 77078 ram_add[2]
.sym 77079 ram_add[3]
.sym 77080 ram_add[4]
.sym 77081 ram_add[5]
.sym 77082 ram_add[6]
.sym 77083 ram_add[7]
.sym 77086 CLK_FAST
.sym 77087 fb0.0.8.0_RCLKE
.sym 77088 $PACKER_VCC_NET
.sym 77111 ram_add[4]
.sym 77113 address_reg[0]
.sym 77117 $PACKER_VCC_NET
.sym 77119 fb0.0.0.0_RDATA[128]
.sym 77122 $PACKER_VCC_NET
.sym 77130 address_reg[0]
.sym 77131 command_data[4]
.sym 77133 address_reg[1]
.sym 77135 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77137 address_reg[2]
.sym 77140 address_reg[5]
.sym 77141 address_reg[6]
.sym 77142 address_reg[7]
.sym 77143 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77144 address_reg[3]
.sym 77148 address_reg[4]
.sym 77149 $PACKER_VCC_NET
.sym 77150 command_data[5]
.sym 77151 command_data[6]
.sym 77152 command_data[3]
.sym 77154 command_data[2]
.sym 77155 command_data[1]
.sym 77156 fb0.0.8.0_WCLKE
.sym 77159 command_data[7]
.sym 77160 command_data[0]
.sym 77169 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77170 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77171 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77172 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77173 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77174 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77175 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77176 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77177 address_reg[0]
.sym 77178 address_reg[1]
.sym 77180 address_reg[2]
.sym 77181 address_reg[3]
.sym 77182 address_reg[4]
.sym 77183 address_reg[5]
.sym 77184 address_reg[6]
.sym 77185 address_reg[7]
.sym 77188 CLK_FAST
.sym 77189 fb0.0.8.0_WCLKE
.sym 77190 command_data[0]
.sym 77191 command_data[1]
.sym 77192 command_data[2]
.sym 77193 command_data[3]
.sym 77194 command_data[4]
.sym 77195 command_data[5]
.sym 77196 command_data[6]
.sym 77197 command_data[7]
.sym 77198 $PACKER_VCC_NET
.sym 77203 address_reg[2]
.sym 77208 address_reg[5]
.sym 77218 ram_add[5]
.sym 77233 ram_add[5]
.sym 77238 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77242 fb0.0.16.0_RCLKE
.sym 77244 ram_add[7]
.sym 77246 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77250 ram_add[6]
.sym 77251 ram_add[3]
.sym 77253 ram_add[1]
.sym 77254 ram_add[4]
.sym 77255 ram_add[0]
.sym 77259 ram_add[2]
.sym 77260 $PACKER_VCC_NET
.sym 77271 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77272 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77273 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77274 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77275 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77276 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77277 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77278 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77279 ram_add[0]
.sym 77280 ram_add[1]
.sym 77282 ram_add[2]
.sym 77283 ram_add[3]
.sym 77284 ram_add[4]
.sym 77285 ram_add[5]
.sym 77286 ram_add[6]
.sym 77287 ram_add[7]
.sym 77290 CLK_FAST
.sym 77291 fb0.0.16.0_RCLKE
.sym 77292 $PACKER_VCC_NET
.sym 77318 command_data[1]
.sym 77324 ram_add[1]
.sym 77328 address_reg[7]
.sym 77335 fb0.0.16.0_WCLKE
.sym 77336 address_reg[4]
.sym 77337 command_data[2]
.sym 77338 command_data[5]
.sym 77340 command_data[3]
.sym 77341 command_data[1]
.sym 77342 address_reg[1]
.sym 77345 address_reg[6]
.sym 77346 $PACKER_VCC_NET
.sym 77347 command_data[7]
.sym 77348 command_data[0]
.sym 77351 address_reg[7]
.sym 77352 address_reg[0]
.sym 77353 command_data[4]
.sym 77355 command_data[6]
.sym 77356 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77358 address_reg[3]
.sym 77359 address_reg[2]
.sym 77362 address_reg[5]
.sym 77364 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77373 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77374 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77375 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77376 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77377 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77378 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77379 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77380 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77381 address_reg[0]
.sym 77382 address_reg[1]
.sym 77384 address_reg[2]
.sym 77385 address_reg[3]
.sym 77386 address_reg[4]
.sym 77387 address_reg[5]
.sym 77388 address_reg[6]
.sym 77389 address_reg[7]
.sym 77392 CLK_FAST
.sym 77393 fb0.0.16.0_WCLKE
.sym 77394 command_data[0]
.sym 77395 command_data[1]
.sym 77396 command_data[2]
.sym 77397 command_data[3]
.sym 77398 command_data[4]
.sym 77399 command_data[5]
.sym 77400 command_data[6]
.sym 77401 command_data[7]
.sym 77402 $PACKER_VCC_NET
.sym 77424 command_data[4]
.sym 77426 fb0.0.0.0_RDATA[258]
.sym 77428 fb0.0.0.0_RDATA[257]
.sym 77430 fb0.0.0.0_RDATA[276]
.sym 77435 ram_add[3]
.sym 77439 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77440 ram_add[2]
.sym 77447 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77452 ram_add[0]
.sym 77453 fb0.0.17.0_RCLKE
.sym 77456 ram_add[4]
.sym 77457 ram_add[7]
.sym 77462 ram_add[1]
.sym 77464 $PACKER_VCC_NET
.sym 77465 ram_add[6]
.sym 77466 ram_add[5]
.sym 77475 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77476 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77477 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77478 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77479 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77480 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77481 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77482 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77483 ram_add[0]
.sym 77484 ram_add[1]
.sym 77486 ram_add[2]
.sym 77487 ram_add[3]
.sym 77488 ram_add[4]
.sym 77489 ram_add[5]
.sym 77490 ram_add[6]
.sym 77491 ram_add[7]
.sym 77494 CLK_FAST
.sym 77495 fb0.0.17.0_RCLKE
.sym 77496 $PACKER_VCC_NET
.sym 77519 ram_add[3]
.sym 77521 address_reg[0]
.sym 77523 fb0.0.0.0_RDATA[128]
.sym 77528 fb0.0.11.0_RCLKE
.sym 77530 $PACKER_VCC_NET
.sym 77531 fb0.0.0.0_RDATA[278]
.sym 77538 address_reg[0]
.sym 77540 address_reg[2]
.sym 77543 address_reg[7]
.sym 77546 address_reg[3]
.sym 77548 address_reg[5]
.sym 77549 address_reg[6]
.sym 77552 address_reg[1]
.sym 77555 command_data[2]
.sym 77556 command_data[7]
.sym 77557 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77558 command_data[1]
.sym 77559 command_data[0]
.sym 77560 command_data[3]
.sym 77561 command_data[5]
.sym 77562 command_data[4]
.sym 77564 fb0.0.17.0_WCLKE
.sym 77565 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77566 $PACKER_VCC_NET
.sym 77567 address_reg[4]
.sym 77568 command_data[6]
.sym 77577 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77578 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77579 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77580 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77581 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77582 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77583 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77584 fb0.0.1.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 77585 address_reg[0]
.sym 77586 address_reg[1]
.sym 77588 address_reg[2]
.sym 77589 address_reg[3]
.sym 77590 address_reg[4]
.sym 77591 address_reg[5]
.sym 77592 address_reg[6]
.sym 77593 address_reg[7]
.sym 77596 CLK_FAST
.sym 77597 fb0.0.17.0_WCLKE
.sym 77598 command_data[0]
.sym 77599 command_data[1]
.sym 77600 command_data[2]
.sym 77601 command_data[3]
.sym 77602 command_data[4]
.sym 77603 command_data[5]
.sym 77604 command_data[6]
.sym 77605 command_data[7]
.sym 77606 $PACKER_VCC_NET
.sym 77614 address_reg[2]
.sym 77616 address_reg[5]
.sym 77624 fb0.0.0.0_RDATA[277]
.sym 77630 ram_add[6]
.sym 77632 ram_add[5]
.sym 77642 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77645 ram_add[7]
.sym 77650 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77653 ram_add[6]
.sym 77655 ram_add[5]
.sym 77657 ram_add[3]
.sym 77659 ram_add[1]
.sym 77663 ram_add[0]
.sym 77666 fb0.0.11.0_RCLKE
.sym 77667 ram_add[4]
.sym 77668 $PACKER_VCC_NET
.sym 77669 ram_add[2]
.sym 77679 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77680 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77681 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77682 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77683 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77684 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77685 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77686 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77687 ram_add[0]
.sym 77688 ram_add[1]
.sym 77690 ram_add[2]
.sym 77691 ram_add[3]
.sym 77692 ram_add[4]
.sym 77693 ram_add[5]
.sym 77694 ram_add[6]
.sym 77695 ram_add[7]
.sym 77698 CLK_FAST
.sym 77699 fb0.0.11.0_RCLKE
.sym 77700 $PACKER_VCC_NET
.sym 77712 EN$SB_IO_IN
.sym 77721 ram_add[7]
.sym 77725 command_data[1]
.sym 77734 address_reg[7]
.sym 77742 command_data[1]
.sym 77743 fb0.0.11.0_WCLKE
.sym 77744 command_data[7]
.sym 77745 command_data[2]
.sym 77746 address_reg[6]
.sym 77747 command_data[0]
.sym 77748 command_data[3]
.sym 77749 command_data[5]
.sym 77750 address_reg[1]
.sym 77755 address_reg[4]
.sym 77757 address_reg[7]
.sym 77760 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77761 $PACKER_VCC_NET
.sym 77763 command_data[4]
.sym 77764 address_reg[2]
.sym 77766 command_data[6]
.sym 77768 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77770 address_reg[5]
.sym 77771 address_reg[0]
.sym 77772 address_reg[3]
.sym 77781 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77782 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77783 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77784 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77785 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77786 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77787 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77788 fb0.0.9.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77789 address_reg[0]
.sym 77790 address_reg[1]
.sym 77792 address_reg[2]
.sym 77793 address_reg[3]
.sym 77794 address_reg[4]
.sym 77795 address_reg[5]
.sym 77796 address_reg[6]
.sym 77797 address_reg[7]
.sym 77800 CLK_FAST
.sym 77801 fb0.0.11.0_WCLKE
.sym 77802 command_data[0]
.sym 77803 command_data[1]
.sym 77804 command_data[2]
.sym 77805 command_data[3]
.sym 77806 command_data[4]
.sym 77807 command_data[5]
.sym 77808 command_data[6]
.sym 77809 command_data[7]
.sym 77810 $PACKER_VCC_NET
.sym 77819 fb0.0.0.0_RDATA[182]
.sym 77829 command_data[4]
.sym 77832 fb0.0.0.0_RDATA[257]
.sym 77845 ram_add[3]
.sym 77846 ram_add[4]
.sym 77848 fb0.0.13.0_MASK
.sym 77851 ram_add[2]
.sym 77856 fb0.0.13.0_MASK
.sym 77857 ram_add[0]
.sym 77859 ram_add[7]
.sym 77861 ram_add[1]
.sym 77862 ram_add[6]
.sym 77865 ram_add[5]
.sym 77870 fb0.0.13.0_RCLKE
.sym 77872 $PACKER_VCC_NET
.sym 77883 fb0.0.13.0_MASK
.sym 77884 fb0.0.13.0_MASK
.sym 77885 fb0.0.13.0_MASK
.sym 77886 fb0.0.13.0_MASK
.sym 77887 fb0.0.13.0_MASK
.sym 77888 fb0.0.13.0_MASK
.sym 77889 fb0.0.13.0_MASK
.sym 77890 fb0.0.13.0_MASK
.sym 77891 ram_add[0]
.sym 77892 ram_add[1]
.sym 77894 ram_add[2]
.sym 77895 ram_add[3]
.sym 77896 ram_add[4]
.sym 77897 ram_add[5]
.sym 77898 ram_add[6]
.sym 77899 ram_add[7]
.sym 77902 CLK_FAST
.sym 77903 fb0.0.13.0_RCLKE
.sym 77904 $PACKER_VCC_NET
.sym 77916 ram_add[3]
.sym 77920 ram_add[4]
.sym 77921 ram_add[3]
.sym 77925 ram_add[0]
.sym 77930 address_reg[0]
.sym 77931 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 77932 fb0.0.0.0_RDATA[278]
.sym 77937 $PACKER_VCC_NET
.sym 77938 $PACKER_VCC_NET
.sym 77945 address_reg[5]
.sym 77947 fb0.0.13.0_WCLKE
.sym 77951 command_data[0]
.sym 77953 address_reg[0]
.sym 77956 command_data[4]
.sym 77958 address_reg[3]
.sym 77960 address_reg[1]
.sym 77961 command_data[2]
.sym 77962 command_data[3]
.sym 77964 command_data[7]
.sym 77965 $PACKER_VCC_NET
.sym 77966 fb0.0.13.0_MASK
.sym 77968 command_data[5]
.sym 77969 address_reg[6]
.sym 77970 address_reg[7]
.sym 77971 command_data[1]
.sym 77973 address_reg[4]
.sym 77974 fb0.0.13.0_MASK
.sym 77975 address_reg[2]
.sym 77976 command_data[6]
.sym 77985 fb0.0.13.0_MASK
.sym 77986 fb0.0.13.0_MASK
.sym 77987 fb0.0.13.0_MASK
.sym 77988 fb0.0.13.0_MASK
.sym 77989 fb0.0.13.0_MASK
.sym 77990 fb0.0.13.0_MASK
.sym 77991 fb0.0.13.0_MASK
.sym 77992 fb0.0.13.0_MASK
.sym 77993 address_reg[0]
.sym 77994 address_reg[1]
.sym 77996 address_reg[2]
.sym 77997 address_reg[3]
.sym 77998 address_reg[4]
.sym 77999 address_reg[5]
.sym 78000 address_reg[6]
.sym 78001 address_reg[7]
.sym 78004 CLK_FAST
.sym 78005 fb0.0.13.0_WCLKE
.sym 78006 command_data[0]
.sym 78007 command_data[1]
.sym 78008 command_data[2]
.sym 78009 command_data[3]
.sym 78010 command_data[4]
.sym 78011 command_data[5]
.sym 78012 command_data[6]
.sym 78013 command_data[7]
.sym 78014 $PACKER_VCC_NET
.sym 78019 address_reg[5]
.sym 78021 fb0.0.13.0_WCLKE
.sym 78031 ram_add[5]
.sym 78032 fb0.0.0.0_RDATA[193]
.sym 78038 ram_add[6]
.sym 78040 ram_add[5]
.sym 78041 ram_add[6]
.sym 78053 ram_add[7]
.sym 78054 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78056 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78061 ram_add[6]
.sym 78063 ram_add[5]
.sym 78064 ram_add[4]
.sym 78066 ram_add[0]
.sym 78069 ram_add[1]
.sym 78070 ram_add[2]
.sym 78074 fb0.0.12.0_RCLKE
.sym 78076 $PACKER_VCC_NET
.sym 78078 ram_add[3]
.sym 78087 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78088 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78089 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78090 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78091 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78092 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78093 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78094 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78095 ram_add[0]
.sym 78096 ram_add[1]
.sym 78098 ram_add[2]
.sym 78099 ram_add[3]
.sym 78100 ram_add[4]
.sym 78101 ram_add[5]
.sym 78102 ram_add[6]
.sym 78103 ram_add[7]
.sym 78106 CLK_FAST
.sym 78107 fb0.0.12.0_RCLKE
.sym 78108 $PACKER_VCC_NET
.sym 78129 ram_add[7]
.sym 78136 address_reg[7]
.sym 78137 $PACKER_VCC_NET
.sym 78139 fb0.0.0.0_RDATA[192]
.sym 78149 command_data[2]
.sym 78150 command_data[3]
.sym 78151 address_reg[7]
.sym 78152 command_data[7]
.sym 78153 $PACKER_VCC_NET
.sym 78154 address_reg[6]
.sym 78156 command_data[5]
.sym 78157 address_reg[0]
.sym 78158 address_reg[1]
.sym 78161 address_reg[2]
.sym 78162 command_data[0]
.sym 78163 address_reg[4]
.sym 78166 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78167 fb0.0.12.0_WCLKE
.sym 78168 command_data[1]
.sym 78169 address_reg[3]
.sym 78174 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78176 address_reg[5]
.sym 78178 command_data[6]
.sym 78180 command_data[4]
.sym 78189 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78190 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78191 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78192 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78193 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78194 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78195 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78196 fb0.0.12.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 78197 address_reg[0]
.sym 78198 address_reg[1]
.sym 78200 address_reg[2]
.sym 78201 address_reg[3]
.sym 78202 address_reg[4]
.sym 78203 address_reg[5]
.sym 78204 address_reg[6]
.sym 78205 address_reg[7]
.sym 78208 CLK_FAST
.sym 78209 fb0.0.12.0_WCLKE
.sym 78210 command_data[0]
.sym 78211 command_data[1]
.sym 78212 command_data[2]
.sym 78213 command_data[3]
.sym 78214 command_data[4]
.sym 78215 command_data[5]
.sym 78216 command_data[6]
.sym 78217 command_data[7]
.sym 78218 $PACKER_VCC_NET
.sym 78229 address_reg[2]
.sym 78236 fb0.0.0.0_RDATA[197]
.sym 78246 address_reg[1]
.sym 78252 ram_add[4]
.sym 78254 ram_add[0]
.sym 78255 fb0.0.15.0_MASK
.sym 78257 ram_add[1]
.sym 78258 ram_add[2]
.sym 78260 ram_add[5]
.sym 78263 fb0.0.15.0_MASK
.sym 78266 ram_add[3]
.sym 78269 ram_add[7]
.sym 78270 ram_add[6]
.sym 78278 fb0.0.15.0_RCLKE
.sym 78280 $PACKER_VCC_NET
.sym 78291 fb0.0.15.0_MASK
.sym 78292 fb0.0.15.0_MASK
.sym 78293 fb0.0.15.0_MASK
.sym 78294 fb0.0.15.0_MASK
.sym 78295 fb0.0.15.0_MASK
.sym 78296 fb0.0.15.0_MASK
.sym 78297 fb0.0.15.0_MASK
.sym 78298 fb0.0.15.0_MASK
.sym 78299 ram_add[0]
.sym 78300 ram_add[1]
.sym 78302 ram_add[2]
.sym 78303 ram_add[3]
.sym 78304 ram_add[4]
.sym 78305 ram_add[5]
.sym 78306 ram_add[6]
.sym 78307 ram_add[7]
.sym 78310 CLK_FAST
.sym 78311 fb0.0.15.0_RCLKE
.sym 78312 $PACKER_VCC_NET
.sym 78338 address_reg[0]
.sym 78339 ram_add[1]
.sym 78341 $PACKER_VCC_NET
.sym 78346 $PACKER_VCC_NET
.sym 78353 command_data[6]
.sym 78355 command_data[0]
.sym 78357 address_reg[5]
.sym 78359 command_data[4]
.sym 78360 address_reg[4]
.sym 78361 address_reg[0]
.sym 78362 address_reg[3]
.sym 78364 command_data[2]
.sym 78366 $PACKER_VCC_NET
.sym 78367 command_data[7]
.sym 78370 command_data[1]
.sym 78371 fb0.0.15.0_WCLKE
.sym 78372 address_reg[6]
.sym 78373 fb0.0.15.0_MASK
.sym 78376 command_data[5]
.sym 78377 command_data[3]
.sym 78381 fb0.0.15.0_MASK
.sym 78382 address_reg[7]
.sym 78383 address_reg[2]
.sym 78384 address_reg[1]
.sym 78393 fb0.0.15.0_MASK
.sym 78394 fb0.0.15.0_MASK
.sym 78395 fb0.0.15.0_MASK
.sym 78396 fb0.0.15.0_MASK
.sym 78397 fb0.0.15.0_MASK
.sym 78398 fb0.0.15.0_MASK
.sym 78399 fb0.0.15.0_MASK
.sym 78400 fb0.0.15.0_MASK
.sym 78401 address_reg[0]
.sym 78402 address_reg[1]
.sym 78404 address_reg[2]
.sym 78405 address_reg[3]
.sym 78406 address_reg[4]
.sym 78407 address_reg[5]
.sym 78408 address_reg[6]
.sym 78409 address_reg[7]
.sym 78412 CLK_FAST
.sym 78413 fb0.0.15.0_WCLKE
.sym 78414 command_data[0]
.sym 78415 command_data[1]
.sym 78416 command_data[2]
.sym 78417 command_data[3]
.sym 78418 command_data[4]
.sym 78419 command_data[5]
.sym 78420 command_data[6]
.sym 78421 command_data[7]
.sym 78422 $PACKER_VCC_NET
.sym 78427 command_data[6]
.sym 78430 command_data[2]
.sym 78435 fb0.0.0.0_RDATA[244]
.sym 78440 command_data[5]
.sym 78444 address_reg[5]
.sym 78449 ram_add[5]
.sym 78455 ram_add[5]
.sym 78457 ram_add[7]
.sym 78462 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78470 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78475 ram_add[3]
.sym 78476 ram_add[0]
.sym 78477 ram_add[1]
.sym 78479 ram_add[4]
.sym 78481 ram_add[6]
.sym 78482 fb0.0.7.0_RCLKE
.sym 78484 $PACKER_VCC_NET
.sym 78485 ram_add[2]
.sym 78495 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78496 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78497 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78498 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78499 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78500 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78501 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78502 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78503 ram_add[0]
.sym 78504 ram_add[1]
.sym 78506 ram_add[2]
.sym 78507 ram_add[3]
.sym 78508 ram_add[4]
.sym 78509 ram_add[5]
.sym 78510 ram_add[6]
.sym 78511 ram_add[7]
.sym 78514 CLK_FAST
.sym 78515 fb0.0.7.0_RCLKE
.sym 78516 $PACKER_VCC_NET
.sym 78533 ram_add[7]
.sym 78541 $PACKER_VCC_NET
.sym 78544 address_reg[7]
.sym 78549 REG[1]$SB_IO_IN
.sym 78558 command_data[3]
.sym 78559 address_reg[7]
.sym 78560 command_data[7]
.sym 78561 command_data[0]
.sym 78563 command_data[2]
.sym 78564 command_data[1]
.sym 78565 address_reg[0]
.sym 78566 address_reg[1]
.sym 78569 address_reg[4]
.sym 78570 $PACKER_VCC_NET
.sym 78571 address_reg[6]
.sym 78573 command_data[6]
.sym 78575 fb0.0.7.0_WCLKE
.sym 78577 address_reg[3]
.sym 78578 command_data[5]
.sym 78580 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78582 address_reg[5]
.sym 78583 address_reg[2]
.sym 78586 command_data[4]
.sym 78588 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78597 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78598 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78599 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78600 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78601 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78602 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78603 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78604 fb0.0.7.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 78605 address_reg[0]
.sym 78606 address_reg[1]
.sym 78608 address_reg[2]
.sym 78609 address_reg[3]
.sym 78610 address_reg[4]
.sym 78611 address_reg[5]
.sym 78612 address_reg[6]
.sym 78613 address_reg[7]
.sym 78616 CLK_FAST
.sym 78617 fb0.0.7.0_WCLKE
.sym 78618 command_data[0]
.sym 78619 command_data[1]
.sym 78620 command_data[2]
.sym 78621 command_data[3]
.sym 78622 command_data[4]
.sym 78623 command_data[5]
.sym 78624 command_data[6]
.sym 78625 command_data[7]
.sym 78626 $PACKER_VCC_NET
.sym 78640 command_data[1]
.sym 78644 fb0.0.0.0_RDATA[117]
.sym 78675 REG[2]$SB_IO_IN
.sym 78676 command_buf_r_ptr[2]
.sym 78677 command_buffer.0.0.0_RCLKE
.sym 78678 command_buf_r_ptr[6]
.sym 78679 $PACKER_VCC_NET
.sym 78680 command_buf_r_ptr[4]
.sym 78681 command_buf_r_ptr[5]
.sym 78683 command_buf_r_ptr[0]
.sym 78684 REG[0]$SB_IO_IN
.sym 78686 command_buf_r_ptr[3]
.sym 78687 REG[1]$SB_IO_IN
.sym 78688 command_buf_r_ptr[7]
.sym 78690 command_buf_r_ptr[1]
.sym 78707 command_buf_r_ptr[0]
.sym 78708 command_buf_r_ptr[1]
.sym 78710 command_buf_r_ptr[2]
.sym 78711 command_buf_r_ptr[3]
.sym 78712 command_buf_r_ptr[4]
.sym 78713 command_buf_r_ptr[5]
.sym 78714 command_buf_r_ptr[6]
.sym 78715 command_buf_r_ptr[7]
.sym 78718 CLK_FAST
.sym 78719 command_buffer.0.0.0_RCLKE
.sym 78720 $PACKER_VCC_NET
.sym 78721 REG[2]$SB_IO_IN
.sym 78727 REG[0]$SB_IO_IN
.sym 78728 REG[1]$SB_IO_IN
.sym 78745 command_buf_w_ptr[3]
.sym 78746 DATA[1]$SB_IO_IN
.sym 78751 command_buf_w_ptr[6]
.sym 78753 command_buf_w_ptr[7]
.sym 78755 command_buf_w_ptr[2]
.sym 78756 command_buf_w_ptr[4]
.sym 78762 command_buf_w_ptr[4]
.sym 78763 command_buf_w_ptr[7]
.sym 78765 command_buf_w_ptr[1]
.sym 78768 command_buf_w_ptr[6]
.sym 78769 DATA[1]$SB_IO_IN
.sym 78770 command_buf_w_ptr[3]
.sym 78771 command_buf_w_ptr[0]
.sym 78773 DATA[5]$SB_IO_IN
.sym 78777 DATA[0]$SB_IO_IN
.sym 78779 DATA[4]$SB_IO_IN
.sym 78780 command_buf_w_ptr[2]
.sym 78781 $PACKER_VCC_NET
.sym 78783 DATA[6]$SB_IO_IN
.sym 78785 DATA[3]$SB_IO_IN
.sym 78786 DATA[2]$SB_IO_IN
.sym 78788 $PACKER_VCC_NET
.sym 78789 DATA[7]$SB_IO_IN
.sym 78792 command_buf_w_ptr[5]
.sym 78805 command_buf_w_ptr[0]
.sym 78806 command_buf_w_ptr[1]
.sym 78808 command_buf_w_ptr[2]
.sym 78809 command_buf_w_ptr[3]
.sym 78810 command_buf_w_ptr[4]
.sym 78811 command_buf_w_ptr[5]
.sym 78812 command_buf_w_ptr[6]
.sym 78813 command_buf_w_ptr[7]
.sym 78816 writing_$glb_clk
.sym 78817 $PACKER_VCC_NET
.sym 78818 DATA[0]$SB_IO_IN
.sym 78819 DATA[1]$SB_IO_IN
.sym 78820 DATA[2]$SB_IO_IN
.sym 78821 DATA[3]$SB_IO_IN
.sym 78822 DATA[4]$SB_IO_IN
.sym 78823 DATA[5]$SB_IO_IN
.sym 78824 DATA[6]$SB_IO_IN
.sym 78825 DATA[7]$SB_IO_IN
.sym 78826 $PACKER_VCC_NET
.sym 78841 command[3]
.sym 78867 CLK_PIX
.sym 78882 CLK_PIX
.sym 78946 cur_char[5]
.sym 79080 red[1]$SB_IO_OUT
.sym 80082 ram_add[5]
.sym 80450 cur_char[5]
.sym 81065 $PACKER_VCC_NET
.sym 82732 red[1]$SB_IO_OUT
.sym 82743 red[1]$SB_IO_OUT
.sym 82911 red[0]$SB_IO_OUT
.sym 86563 red[0]$SB_IO_OUT
.sym 86574 red[0]$SB_IO_OUT
.sym 104324 locked
.sym 106882 HSYNC_SB_LUT4_O_I0[0]
.sym 106886 $PACKER_VCC_NET
.sym 106887 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106890 $PACKER_VCC_NET
.sym 106891 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106894 $PACKER_VCC_NET
.sym 106895 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 106899 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106902 $PACKER_VCC_NET
.sym 106903 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106905 HSYNC_SB_LUT4_O_I0[5]
.sym 106906 HSYNC_SB_LUT4_O_I1[1]
.sym 106907 HSYNC_SB_LUT4_O_I1[2]
.sym 106908 HSYNC_SB_LUT4_O_I1[3]
.sym 106916 XPOS[9]
.sym 106920 XPOS[8]
.sym 106924 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 106928 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 106931 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 106932 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 106936 XPOS[7]
.sym 106938 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106939 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106940 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106941 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 106942 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 106943 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106944 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107011 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107012 DE
.sym 107023 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107024 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107029 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107035 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107036 DE
.sym 107039 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107040 DE
.sym 107042 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 107043 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107044 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107046 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107047 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107048 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 107049 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107054 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107055 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107056 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 107058 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107059 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 107060 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 107061 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107066 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 107067 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107068 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107071 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107072 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107075 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107076 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 107083 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107084 DE
.sym 107087 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 107088 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 107097 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107102 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107103 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 107104 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 107118 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 107119 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 107120 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107842 HSYNC_SB_LUT4_O_I0[0]
.sym 107847 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107851 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107854 $PACKER_VCC_NET
.sym 107855 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 107859 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107862 $PACKER_VCC_NET
.sym 107863 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107868 $nextpnr_ICESTORM_LC_27$I3
.sym 107872 XPOS[4]
.sym 107874 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 107879 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 107882 $PACKER_VCC_NET
.sym 107883 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 107885 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107886 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107887 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 107888 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 107889 XPOS[7]
.sym 107890 XPOS[8]
.sym 107891 XPOS[4]
.sym 107892 XPOS[9]
.sym 107893 XPOS[7]
.sym 107894 XPOS[9]
.sym 107895 XPOS[4]
.sym 107896 XPOS[8]
.sym 107897 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 107898 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107899 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 107900 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 107901 XPOS[4]
.sym 107902 XPOS[8]
.sym 107903 XPOS[7]
.sym 107904 XPOS[9]
.sym 107905 char[6]
.sym 107909 char[2]
.sym 107913 char[1]
.sym 107917 char[4]
.sym 107927 DE
.sym 107928 char[2]
.sym 107929 char[5]
.sym 107933 char[3]
.sym 107939 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107940 DE
.sym 107941 fb0.0.0.0_RDATA[96]
.sym 107942 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 107943 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107944 fb0.0.0.0_RDATA[64]
.sym 107965 fb0.0.0.0_RDATA[83]
.sym 107966 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 107967 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107968 fb0.0.0.0_RDATA[67]
.sym 107969 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107975 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107976 DE
.sym 107979 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107980 DE
.sym 107981 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107985 fb0.0.4.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107989 fb0.0.0.0_RDATA[336]
.sym 107990 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 107991 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 107992 fb0.0.0.0_RDATA[288]
.sym 107995 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 107996 DE
.sym 107997 fb0.0.5.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108002 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108003 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 108004 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 108006 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108007 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 108008 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 108009 ram_add_SB_LUT4_O_I0[9]
.sym 108010 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 108011 this_line_addr[10]
.sym 108012 DE
.sym 108015 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108016 DE
.sym 108019 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 108020 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108021 ram_add_SB_LUT4_O_I0[9]
.sym 108022 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 108023 this_line_addr[11]
.sym 108024 DE
.sym 108027 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108028 DE
.sym 108029 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108033 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108038 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 108039 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 108040 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108043 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108044 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 108047 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108048 DE
.sym 108049 ram_add_SB_LUT4_O_I0[9]
.sym 108050 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 108051 this_line_addr[12]
.sym 108052 DE
.sym 108053 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108058 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 108059 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108060 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 108063 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108064 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 108066 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 108067 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 108068 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 108071 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108072 DE
.sym 108075 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108076 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108079 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108080 DE
.sym 108083 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108084 DE
.sym 108085 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108090 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 108091 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108092 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 108094 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 108095 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108096 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 108099 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108100 DE
.sym 108117 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108125 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108262 address_reg[12]
.sym 108263 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108264 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108286 address_reg[12]
.sym 108287 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108288 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108322 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108323 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108324 address_reg[12]
.sym 108326 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108327 fb0.0.2.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108328 address_reg[12]
.sym 108398 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108399 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 108400 address_reg[12]
.sym 108406 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108407 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 108408 address_reg[12]
.sym 108482 address_reg[12]
.sym 108483 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108484 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108494 address_reg[12]
.sym 108495 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108496 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108521 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108522 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 108523 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108524 address_reg[12]
.sym 108541 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108542 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 108543 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108544 address_reg[12]
.sym 108626 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108627 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108628 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108630 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108631 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108632 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108642 address_reg[12]
.sym 108643 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108644 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108650 address_reg[12]
.sym 108651 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108652 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108730 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108731 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 108732 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108734 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108735 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 108736 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 108753 ram_add_SB_LUT4_O_I0[0]
.sym 108760 YPOS[0]
.sym 108763 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108764 YPOS[0]
.sym 108774 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108775 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108776 address_reg[12]
.sym 108778 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108779 fb0.0.4.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108780 address_reg[12]
.sym 108831 XPOS[1]
.sym 108832 XPOS[0]
.sym 108834 address_reg[12]
.sym 108835 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108836 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108838 address_reg[12]
.sym 108839 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108840 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108841 char[0]
.sym 108845 XPOS[0]
.sym 108846 XPOS[1]
.sym 108847 XPOS[2]
.sym 108848 XPOS[3]
.sym 108850 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 108851 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 108852 char[3]
.sym 108854 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 108855 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 108856 char[0]
.sym 108858 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 108859 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 108860 char[1]
.sym 108864 XPOS[0]
.sym 108866 XPOS[0]
.sym 108871 XPOS[1]
.sym 108875 XPOS[2]
.sym 108876 char_SB_LUT4_O_I3[2]
.sym 108879 XPOS[3]
.sym 108880 char_SB_LUT4_O_I3[3]
.sym 108883 XPOS[4]
.sym 108884 char_SB_LUT4_O_I3[4]
.sym 108887 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 108888 char_SB_LUT4_O_I3[5]
.sym 108891 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 108892 char_SB_LUT4_O_I3[6]
.sym 108895 XPOS[7]
.sym 108896 char_SB_LUT4_O_I3[7]
.sym 108899 XPOS[8]
.sym 108900 char_SB_LUT4_O_I3[8]
.sym 108903 XPOS[9]
.sym 108904 char_SB_LUT4_O_I3[9]
.sym 108905 address_reg[12]
.sym 108906 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 108907 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108908 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108909 fb0.0.0.0_RDATA[99]
.sym 108910 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 108911 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 108912 fb0.0.0.0_RDATA[35]
.sym 108913 fb0.0.0.0_RDATA[85]
.sym 108914 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 108915 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 108916 fb0.0.0.0_RDATA[37]
.sym 108917 address_reg[12]
.sym 108918 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 108919 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108920 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108921 fb0.0.0.0_RDATA[150]
.sym 108922 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 108923 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108924 fb0.0.0.0_RDATA[70]
.sym 108925 fb0.0.0.0_RDATA[66]
.sym 108926 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108927 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 108928 fb0.0.0.0_RDATA[34]
.sym 108929 fb0.0.0.0_RDATA[292]
.sym 108930 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 108931 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 108932 fb0.0.0.0_RDATA[52]
.sym 108933 fb0.0.0.0_RDATA[338]
.sym 108934 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 108935 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 108936 fb0.0.0.0_RDATA[50]
.sym 108938 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 108939 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 108940 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 108941 fb0.0.0.0_RDATA[325]
.sym 108942 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108943 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 108944 fb0.0.0.0_RDATA[149]
.sym 108945 fb0.0.0.0_RDATA[166]
.sym 108946 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 108947 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 108948 fb0.0.0.0_RDATA[54]
.sym 108949 fb0.0.0.0_RDATA[80]
.sym 108950 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 108951 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 108952 fb0.0.0.0_RDATA[32]
.sym 108953 fb0.0.0.0_RDATA[340]
.sym 108954 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 108955 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108956 fb0.0.0.0_RDATA[324]
.sym 108957 fb0.0.0.0_RDATA[326]
.sym 108958 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108959 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 108960 fb0.0.0.0_RDATA[86]
.sym 108961 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 108962 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 108963 DE
.sym 108964 this_line_addr[12]
.sym 108965 address_reg[12]
.sym 108966 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108967 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108968 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108969 fb0.0.0.0_RDATA[294]
.sym 108970 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 108971 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 108972 fb0.0.0.0_RDATA[22]
.sym 108973 address_reg[12]
.sym 108974 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 108975 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108976 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108979 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 108980 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108983 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108984 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 108985 fb0.0.0.0_RDATA[162]
.sym 108986 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 108987 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 108988 fb0.0.0.0_RDATA[18]
.sym 108990 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[0]
.sym 108991 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 108992 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 108995 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 108996 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 108999 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 109000 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 109001 fb0.0.0.0_RDATA[320]
.sym 109002 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 109003 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 109004 fb0.0.0.0_RDATA[48]
.sym 109007 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 109008 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109009 fb0.0.0.0_RDATA[100]
.sym 109010 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 109011 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 109012 fb0.0.0.0_RDATA[68]
.sym 109014 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 109015 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 109016 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 109017 fb0.0.0.0_RDATA[337]
.sym 109018 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 109019 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 109020 fb0.0.0.0_RDATA[321]
.sym 109021 fb0.0.0.0_RDATA[97]
.sym 109022 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 109023 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 109024 fb0.0.0.0_RDATA[17]
.sym 109025 fb0.0.0.0_RDATA[355]
.sym 109026 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 109027 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 109028 fb0.0.0.0_RDATA[3]
.sym 109029 fb0.0.0.0_RDATA[322]
.sym 109030 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 109031 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 109032 fb0.0.0.0_RDATA[306]
.sym 109033 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 109034 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 109035 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 109036 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 109037 fb0.0.0.0_RDATA[353]
.sym 109038 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 109039 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 109040 fb0.0.0.0_RDATA[289]
.sym 109042 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 109043 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 109044 address_reg[12]
.sym 109047 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 109048 fb0.0.0.0_RDATA[339]
.sym 109050 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 109051 fb0.0.3.0_WCLKE_SB_LUT4_O_I2[1]
.sym 109052 address_reg[12]
.sym 109053 fb0.0.0.0_RDATA[309]
.sym 109054 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 109055 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 109056 fb0.0.0.0_RDATA[293]
.sym 109063 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 109064 fb0.0.0.0_RDATA[307]
.sym 109068 led_SB_LUT4_O_I3
.sym 109069 fb0.0.0.0_RDATA[357]
.sym 109070 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 109071 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 109072 fb0.0.0.0_RDATA[53]
.sym 109073 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109077 fb0.0.0.0_RDATA[358]
.sym 109078 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 109079 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 109080 fb0.0.0.0_RDATA[310]
.sym 109085 fb0.0.0.0_RDATA[356]
.sym 109086 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 109087 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 109088 fb0.0.0.0_RDATA[308]
.sym 109094 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 109095 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 109096 address_reg[12]
.sym 109118 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 109119 fb0.0.6.0_WCLKE_SB_LUT4_O_I2[1]
.sym 109120 address_reg[12]
.sym 109136 fast_counter
.sym 109634 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109639 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109642 $PACKER_VCC_NET
.sym 109643 ram_add_SB_LUT4_O_7_I1[0]
.sym 109647 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 109650 $PACKER_VCC_NET
.sym 109651 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 109654 $PACKER_VCC_NET
.sym 109655 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 109658 $PACKER_VCC_NET
.sym 109659 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 109662 $PACKER_VCC_NET
.sym 109663 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 109667 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 109672 $nextpnr_ICESTORM_LC_7$I3
.sym 109676 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109688 YPOS[2]
.sym 109698 ram_add_SB_LUT4_O_I0[0]
.sym 109703 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109707 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109711 ram_add_SB_LUT4_O_7_I1[0]
.sym 109715 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 109718 $PACKER_VCC_NET
.sym 109719 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 109722 $PACKER_VCC_NET
.sym 109723 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 109726 $PACKER_VCC_NET
.sym 109727 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 109730 $PACKER_VCC_NET
.sym 109731 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 109735 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 109738 $PACKER_VCC_NET
.sym 109740 $nextpnr_ICESTORM_LC_5$I3
.sym 109742 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109743 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109744 $nextpnr_ICESTORM_LC_5$COUT
.sym 109750 YPOS[5]
.sym 109751 YPOS[4]
.sym 109752 YPOS[2]
.sym 109753 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109754 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109755 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109756 YPOS[0]
.sym 109760 YPOS[5]
.sym 109762 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 109766 $PACKER_VCC_NET
.sym 109767 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 109770 $PACKER_VCC_NET
.sym 109771 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 109774 $PACKER_VCC_NET
.sym 109775 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 109779 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 109781 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109782 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 109783 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109784 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 109792 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109793 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109794 ram_add_SB_LUT4_O_I0[9]
.sym 109795 this_line_addr[4]
.sym 109796 DE
.sym 109797 ram_add_SB_LUT4_O_I0[9]
.sym 109798 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 109799 this_line_addr[6]
.sym 109800 DE
.sym 109801 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109802 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109803 address_reg[3]
.sym 109804 char[3]
.sym 109807 DE
.sym 109808 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109809 ram_add_SB_LUT4_O_I0[9]
.sym 109810 ram_add_SB_LUT4_O_7_I1[1]
.sym 109811 this_line_addr[5]
.sym 109812 DE
.sym 109814 ram_add_SB_LUT4_O_7_I1[1]
.sym 109815 YPOS[4]
.sym 109816 DE
.sym 109819 YPOS[4]
.sym 109820 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109822 char[4]
.sym 109823 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 109826 char[4]
.sym 109827 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 109830 char[5]
.sym 109831 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 109832 this_line_addr_SB_LUT4_O_I3[1]
.sym 109834 char[6]
.sym 109835 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 109836 this_line_addr_SB_LUT4_O_I3[2]
.sym 109839 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[3]
.sym 109840 this_line_addr_SB_LUT4_O_I3[3]
.sym 109843 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 109844 this_line_addr_SB_LUT4_O_I3[4]
.sym 109847 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 109848 this_line_addr_SB_LUT4_O_I3[5]
.sym 109851 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 109852 this_line_addr_SB_LUT4_O_I3[6]
.sym 109855 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[7]
.sym 109856 this_line_addr_SB_LUT4_O_I3[7]
.sym 109859 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 109860 this_line_addr_SB_LUT4_O_I3[8]
.sym 109861 fb0.0.0.0_RDATA[261]
.sym 109862 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 109863 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109864 fb0.0.0.0_RDATA[165]
.sym 109866 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109867 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109868 this_line_addr[9]
.sym 109870 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109871 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109872 this_line_addr[8]
.sym 109873 fb0.0.0.0_RDATA[228]
.sym 109874 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 109875 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109876 fb0.0.0.0_RDATA[164]
.sym 109877 fb0.0.0.0_RDATA[196]
.sym 109878 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 109879 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109880 fb0.0.0.0_RDATA[84]
.sym 109882 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 109883 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 109884 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 109885 ram_add_SB_LUT4_O_I0[9]
.sym 109886 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[3]
.sym 109887 this_line_addr[7]
.sym 109888 DE
.sym 109889 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 109890 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 109891 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 109892 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 109895 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109896 DE
.sym 109897 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 109898 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 109899 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 109900 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 109902 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 109903 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 109904 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 109905 fb0.0.0.0_RDATA[342]
.sym 109906 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 109907 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 109908 fb0.0.0.0_RDATA[278]
.sym 109909 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 109910 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 109911 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 109912 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 109913 fb0.0.0.0_RDATA[181]
.sym 109914 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 109915 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 109916 fb0.0.0.0_RDATA[101]
.sym 109918 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 109919 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 109920 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 109921 fb0.0.0.0_RDATA[245]
.sym 109922 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 109923 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 109924 fb0.0.0.0_RDATA[21]
.sym 109925 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 109926 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 109927 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 109928 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 109930 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 109931 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 109932 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 109933 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109939 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109940 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109943 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109944 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 109947 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 109948 fb0.0.0.0_RDATA[38]
.sym 109949 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 109950 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 109951 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 109952 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 109954 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 109955 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109956 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109957 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 109958 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 109959 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 109960 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 109961 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109962 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 109963 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 109964 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 109965 fb0.0.0.0_RDATA[352]
.sym 109966 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 109967 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 109968 fb0.0.0.0_RDATA[192]
.sym 109971 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109972 DE
.sym 109973 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109977 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 109978 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 109979 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 109980 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 109983 fb0.0.2.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109984 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109985 fb0.0.0.0_RDATA[341]
.sym 109986 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 109987 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 109988 fb0.0.0.0_RDATA[117]
.sym 109991 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109992 DE
.sym 109993 fb0.0.7.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109997 fb0.0.0.0_RDATA[305]
.sym 109998 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 109999 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 110000 fb0.0.0.0_RDATA[273]
.sym 110001 fb0.0.0.0_RDATA[291]
.sym 110002 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 110003 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110004 fb0.0.0.0_RDATA[115]
.sym 110005 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 110006 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 110007 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 110008 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 110009 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 110010 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 110011 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 110012 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 110014 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 110015 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 110016 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 110120 VSYNC_SB_LUT4_O_I3
.sym 110594 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110598 $PACKER_VCC_NET
.sym 110599 ram_add_SB_LUT4_O_7_I1[0]
.sym 110603 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 110606 $PACKER_VCC_NET
.sym 110607 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 110610 $PACKER_VCC_NET
.sym 110611 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 110614 $PACKER_VCC_NET
.sym 110615 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 110618 $PACKER_VCC_NET
.sym 110619 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 110623 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 110625 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 110626 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 110627 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 110628 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 110652 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110658 YPOS[0]
.sym 110663 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 110667 YPOS[2]
.sym 110668 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 110671 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110672 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 110675 YPOS[4]
.sym 110676 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 110679 YPOS[5]
.sym 110680 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 110683 YPOS[6]
.sym 110684 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 110687 YPOS[7]
.sym 110688 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 110691 YPOS[8]
.sym 110692 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 110695 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110696 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 110698 YPOS[6]
.sym 110699 YPOS[7]
.sym 110700 YPOS[8]
.sym 110704 YPOS[6]
.sym 110708 YPOS[4]
.sym 110712 YPOS[7]
.sym 110713 YPOS[2]
.sym 110714 YPOS[4]
.sym 110715 YPOS[0]
.sym 110716 YPOS[5]
.sym 110717 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110718 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110719 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110720 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 110723 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 110724 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 110725 YPOS[8]
.sym 110726 ram_add_SB_LUT4_O_7_I1[5]
.sym 110727 ram_add_SB_LUT4_O_7_I1[7]
.sym 110728 DE
.sym 110731 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110732 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110736 YPOS[8]
.sym 110737 YPOS[8]
.sym 110738 ram_add_SB_LUT4_O_7_I1[5]
.sym 110739 DE
.sym 110740 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 110741 ram_add_SB_LUT4_O_7_I1[2]
.sym 110742 YPOS[5]
.sym 110743 DE
.sym 110744 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110747 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 110748 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 110749 ram_add_SB_LUT4_O_7_I1[5]
.sym 110750 YPOS[8]
.sym 110751 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[3]
.sym 110752 DE
.sym 110754 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 110755 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 110758 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 110759 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[3]
.sym 110760 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 110762 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 110763 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[4]
.sym 110764 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 110766 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 110767 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[5]
.sym 110768 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 110770 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 110771 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[6]
.sym 110772 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 110774 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 110775 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[7]
.sym 110776 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 110777 YPOS[5]
.sym 110778 ram_add_SB_LUT4_O_7_I1[2]
.sym 110779 DE
.sym 110780 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 110782 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 110783 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 110786 cursor_counter[0]
.sym 110791 cursor_counter[1]
.sym 110792 cursor_counter[0]
.sym 110795 cursor_counter[2]
.sym 110796 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 110799 cursor_counter[3]
.sym 110800 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 110803 cursor_counter[4]
.sym 110804 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 110807 cursor_counter[5]
.sym 110808 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[5]
.sym 110811 cursor_counter[6]
.sym 110812 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[6]
.sym 110813 cursor_counter[4]
.sym 110814 cursor_counter[5]
.sym 110815 cursor_counter[6]
.sym 110816 show_cursor_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 110817 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 110818 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[4]
.sym 110819 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 110820 address_reg[8]
.sym 110821 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 110822 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 110823 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 110824 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 110825 fb0.0.0.0_RDATA[197]
.sym 110826 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 110827 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 110828 fb0.0.0.0_RDATA[69]
.sym 110829 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 110830 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 110831 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110832 address_reg[9]
.sym 110833 fb0.0.0.0_RDATA[262]
.sym 110834 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 110835 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 110836 fb0.0.0.0_RDATA[102]
.sym 110840 cursor_counter[0]
.sym 110841 cursor_counter[0]
.sym 110842 cursor_counter[1]
.sym 110843 cursor_counter[2]
.sym 110844 cursor_counter[3]
.sym 110847 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 110848 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 110849 fb0_char_SB_LUT4_O_3_I2[0]
.sym 110850 fb0_char_SB_LUT4_O_1_I2[1]
.sym 110851 fb0_char_SB_LUT4_O_3_I2[2]
.sym 110852 fb0_char_SB_LUT4_O_3_I2[3]
.sym 110853 fb0_char_SB_LUT4_O_I2[0]
.sym 110854 fb0_char_SB_LUT4_O_1_I2[1]
.sym 110855 fb0_char_SB_LUT4_O_I2[2]
.sym 110856 fb0_char_SB_LUT4_O_I2[3]
.sym 110857 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110858 address_reg[9]
.sym 110859 ram_add[7]
.sym 110860 address_reg[7]
.sym 110861 fb0_char_SB_LUT4_O_2_I2[0]
.sym 110862 fb0_char_SB_LUT4_O_1_I2[1]
.sym 110863 fb0_char_SB_LUT4_O_2_I2[2]
.sym 110864 fb0_char_SB_LUT4_O_2_I2[3]
.sym 110865 address_reg[12]
.sym 110866 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 110867 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 110868 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 110869 fb0_char_SB_LUT4_O_1_I2[0]
.sym 110870 fb0_char_SB_LUT4_O_1_I2[1]
.sym 110871 fb0_char_SB_LUT4_O_1_I2[2]
.sym 110872 fb0_char_SB_LUT4_O_1_I2[3]
.sym 110873 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110874 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110875 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110876 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110878 fb0_char_SB_LUT4_O_1_I2[1]
.sym 110879 fb0_char_SB_LUT4_O_5_I3[1]
.sym 110880 fb0_char_SB_LUT4_O_5_I3[2]
.sym 110881 fb0.0.0.0_RDATA[193]
.sym 110882 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 110883 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 110884 fb0.0.0.0_RDATA[145]
.sym 110885 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110886 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 110887 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 110888 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 110889 fb0.0.0.0_RDATA[225]
.sym 110890 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 110891 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 110892 fb0.0.0.0_RDATA[49]
.sym 110895 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110896 DE
.sym 110897 fb0_char_SB_LUT4_O_I1[0]
.sym 110898 fb0_char_SB_LUT4_O_1_I2[1]
.sym 110899 fb0_char_SB_LUT4_O_I1[2]
.sym 110900 fb0_char_SB_LUT4_O_I1[3]
.sym 110901 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110905 fb0.0.0.0_RDATA[177]
.sym 110906 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 110907 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110908 fb0.0.0.0_RDATA[33]
.sym 110911 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 110912 address_reg[11]
.sym 110913 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 110914 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110915 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 110916 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110918 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110919 fb0.0.0.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110920 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 110921 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110922 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110923 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110924 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110925 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110931 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110932 DE
.sym 110933 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110934 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110935 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 110936 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 110937 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 110938 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 110939 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 110940 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 110943 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110944 DE
.sym 110947 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 110948 fb0.0.0.0_RDATA[275]
.sym 110949 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 110950 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 110951 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110952 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 110953 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 110954 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 110955 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 110956 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 110958 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 110959 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 110960 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 110962 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110963 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110964 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110966 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 110967 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 110968 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 110969 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 110970 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 110971 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 110972 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 110973 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111653 YPOS[0]
.sym 111654 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 111655 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 111656 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 111661 YPOS[6]
.sym 111662 YPOS[7]
.sym 111663 YPOS[8]
.sym 111664 YPOS[2]
.sym 111665 YPOS[4]
.sym 111666 YPOS[5]
.sym 111667 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 111668 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111679 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 111680 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 111682 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 111687 YPOS[4]
.sym 111691 YPOS[5]
.sym 111692 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[2]
.sym 111693 DE
.sym 111695 YPOS[6]
.sym 111696 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[3]
.sym 111697 DE
.sym 111699 YPOS[7]
.sym 111700 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[4]
.sym 111703 YPOS[8]
.sym 111704 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[5]
.sym 111705 DE
.sym 111707 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111708 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[6]
.sym 111710 $PACKER_VCC_NET
.sym 111712 $nextpnr_ICESTORM_LC_10$I3
.sym 111714 DE
.sym 111715 ram_add_SB_LUT4_O_7_I1[5]
.sym 111716 $nextpnr_ICESTORM_LC_10$COUT
.sym 111719 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 111720 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 111721 YPOS[5]
.sym 111722 ram_add_SB_LUT4_O_7_I1[2]
.sym 111723 DE
.sym 111724 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 111726 address_reg[12]
.sym 111727 address_reg[10]
.sym 111728 address_reg[11]
.sym 111729 ram_add_SB_LUT4_O_7_I1[2]
.sym 111730 YPOS[5]
.sym 111731 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 111732 DE
.sym 111735 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[2]
.sym 111736 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[8]
.sym 111740 address_reg[2]
.sym 111752 show_cursor
.sym 111753 ram_add[6]
.sym 111754 address_reg[6]
.sym 111755 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 111756 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 111757 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 111758 ram_add[4]
.sym 111759 address_reg[4]
.sym 111760 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 111761 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 111762 ram_add[2]
.sym 111763 address_reg[2]
.sym 111764 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 111765 show_cursor_SB_LUT4_I3_1_O[0]
.sym 111766 ram_add[1]
.sym 111767 address_reg[1]
.sym 111768 show_cursor_SB_LUT4_I3_1_O[3]
.sym 111771 address_reg[13]
.sym 111772 show_cursor
.sym 111773 ram_add[3]
.sym 111774 address_reg[3]
.sym 111775 ram_add[0]
.sym 111776 address_reg[0]
.sym 111778 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 111779 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 111780 show_cursor_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 111781 fb0.0.0.0_RDATA[274]
.sym 111782 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 111783 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111784 fb0.0.0.0_RDATA[82]
.sym 111785 fb0.0.0.0_RDATA[146]
.sym 111786 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 111787 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 111788 fb0.0.0.0_RDATA[2]
.sym 111790 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 111791 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111792 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 111793 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 111794 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 111795 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 111796 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 111799 address_reg[9]
.sym 111800 address_reg[8]
.sym 111801 fb0.0.0.0_RDATA[179]
.sym 111802 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 111803 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 111804 fb0.0.0.0_RDATA[147]
.sym 111805 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 111806 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 111807 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111808 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 111809 address_reg[10]
.sym 111810 address_reg[5]
.sym 111811 ram_add[5]
.sym 111812 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 111813 fb0_char_SB_LUT4_O_4_I2[0]
.sym 111814 fb0_char_SB_LUT4_O_1_I2[1]
.sym 111815 fb0_char_SB_LUT4_O_4_I2[2]
.sym 111816 fb0_char_SB_LUT4_O_4_I2[3]
.sym 111817 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 111818 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 111819 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]
.sym 111820 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 111822 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 111823 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111824 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 111825 fb0.0.0.0_RDATA[290]
.sym 111826 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[18]
.sym 111827 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111828 fb0.0.0.0_RDATA[130]
.sym 111829 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 111830 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 111831 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 111832 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 111834 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 111835 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 111836 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2]
.sym 111839 fb0_char_SB_LUT4_O_6_I2[0]
.sym 111840 fb0_char_SB_LUT4_O_6_I2[1]
.sym 111841 fb0.0.0.0_RDATA[209]
.sym 111842 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111843 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 111844 fb0.0.0.0_RDATA[161]
.sym 111845 fb0.0.0.0_RDATA[244]
.sym 111846 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 111847 fb0_char_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 111848 fb0.0.0.0_RDATA[148]
.sym 111849 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 111850 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 111851 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 111852 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 111853 fb0.0.0.0_RDATA[260]
.sym 111854 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 111855 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 111856 fb0.0.0.0_RDATA[20]
.sym 111857 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 111858 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 111859 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 111860 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 111863 address_reg[8]
.sym 111864 address_reg[9]
.sym 111865 fb0.0.0.0_RDATA[114]
.sym 111866 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 111867 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 111868 fb0.0.0.0_RDATA[98]
.sym 111869 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 111870 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 111871 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 111872 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 111875 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111876 fb0.0.0.0_RDATA[208]
.sym 111877 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 111878 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111879 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 111880 fb0_char_SB_LUT4_O_5_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 111881 fb0.0.0.0_RDATA[354]
.sym 111882 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 111883 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 111884 fb0.0.0.0_RDATA[178]
.sym 111887 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111888 DE
.sym 111891 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 111892 fb0.0.0.0_RDATA[1]
.sym 111893 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 111894 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111895 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 111896 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 111899 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 111900 fb0.0.0.0_RDATA[129]
.sym 111901 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111909 fb0.0.0.0_RDATA[304]
.sym 111910 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[19]
.sym 111911 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 111912 fb0.0.0.0_RDATA[272]
.sym 111915 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 111916 fb0.0.0.0_RDATA[259]
.sym 111923 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111924 DE
.sym 111929 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112610 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
.sym 112615 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 112619 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112623 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 112627 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 112631 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 112635 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 112639 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 112643 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 112647 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 112651 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 112654 $PACKER_VCC_NET
.sym 112655 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 112658 $PACKER_VCC_NET
.sym 112659 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 112663 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 112665 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[0]
.sym 112666 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 112667 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 112668 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[3]
.sym 112672 address_reg[4]
.sym 112673 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 112674 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 112675 command_data[4]
.sym 112676 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 112677 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 112678 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 112679 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 112680 increment_neg
.sym 112684 address_reg[5]
.sym 112685 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 112686 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 112687 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 112688 increment_neg
.sym 112689 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[12]
.sym 112690 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[12]
.sym 112691 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 112692 increment_neg
.sym 112696 address_reg[8]
.sym 112697 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 112698 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 112699 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 112700 increment_neg
.sym 112701 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 112702 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 112703 command_data[2]
.sym 112704 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 112706 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 112710 $PACKER_VCC_NET
.sym 112711 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 112715 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 112719 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 112722 $PACKER_VCC_NET
.sym 112723 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 112727 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 112730 $PACKER_VCC_NET
.sym 112731 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 112735 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 112738 $PACKER_VCC_NET
.sym 112739 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 112742 $PACKER_VCC_NET
.sym 112743 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 112746 $PACKER_VCC_NET
.sym 112747 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 112751 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 112753 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[0]
.sym 112754 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[2]
.sym 112755 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I2[2]
.sym 112756 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 112760 address_reg[9]
.sym 112764 address_reg[6]
.sym 112768 address_reg[3]
.sym 112772 address_reg[11]
.sym 112776 address_reg[12]
.sym 112777 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 112778 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 112779 command_data[2]
.sym 112780 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 112781 address_reg[13]
.sym 112782 address_reg[4]
.sym 112783 address_reg[5]
.sym 112784 address_reg[12]
.sym 112786 address_reg[2]
.sym 112787 address_reg[7]
.sym 112788 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 112792 address_reg[10]
.sym 112793 address_reg[0]
.sym 112794 address_reg[1]
.sym 112795 address_reg[3]
.sym 112796 address_reg[6]
.sym 112800 address_reg[13]
.sym 112802 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 112806 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 112808 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 112809 increment_neg
.sym 112810 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1[13]
.sym 112811 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 112812 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.sym 112814 increment_neg
.sym 112815 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 112816 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 112817 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 112818 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 112819 increment_neg
.sym 112820 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 112821 address_reg[2]
.sym 112822 address_reg[7]
.sym 112823 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 112824 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 112827 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 112828 fb0.0.0.0_RDATA[240]
.sym 112829 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 112830 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 112831 command_data[6]
.sym 112832 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 112835 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 112836 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[1]
.sym 112839 address_reg[11]
.sym 112840 address_reg[10]
.sym 112841 address_reg[13]
.sym 112842 address_reg[12]
.sym 112843 address_reg[3]
.sym 112844 address_reg[6]
.sym 112847 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 112848 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 112851 address_reg[11]
.sym 112852 address_reg[10]
.sym 112855 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 112856 fb0.0.0.0_RDATA[0]
.sym 112874 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 112875 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[1]
.sym 112876 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[2]
.sym 112889 address_reg[2]
.sym 112890 address_reg[4]
.sym 112891 address_reg[5]
.sym 112892 address_reg[7]
.sym 112895 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 112896 fb0.0.0.0_RDATA[113]
.sym 112901 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112911 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 112912 address_reg[1]
.sym 112923 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 112924 save_state_SB_DFFESR_Q_R[1]
.sym 112926 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 112927 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 112928 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 113505 command_data[3]
.sym 113509 command_data[6]
.sym 113513 command_data[1]
.sym 113517 command_data[7]
.sym 113525 command_data[0]
.sym 113548 command_data[7]
.sym 113568 address_reg[1]
.sym 113570 increment[0]
.sym 113571 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3[0]
.sym 113574 increment[1]
.sym 113575 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[1]
.sym 113578 increment[2]
.sym 113579 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 113582 increment[3]
.sym 113583 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[3]
.sym 113586 increment[4]
.sym 113587 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[4]
.sym 113590 increment[5]
.sym 113591 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[5]
.sym 113594 increment[6]
.sym 113595 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[6]
.sym 113598 increment[7]
.sym 113599 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_CARRY_CO_I1[7]
.sym 113603 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 113607 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 113611 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 113615 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[11]
.sym 113619 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[12]
.sym 113623 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 113625 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 113626 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 113627 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 113628 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 113631 increment[2]
.sym 113632 address_reg[2]
.sym 113634 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 113635 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[0]
.sym 113638 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[2]
.sym 113639 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[1]
.sym 113640 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[2]
.sym 113642 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 113643 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[2]
.sym 113644 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[3]
.sym 113646 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 113647 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[3]
.sym 113648 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[4]
.sym 113650 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[5]
.sym 113651 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[4]
.sym 113652 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[5]
.sym 113654 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[6]
.sym 113655 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[5]
.sym 113656 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[6]
.sym 113658 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[7]
.sym 113659 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[6]
.sym 113660 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[7]
.sym 113662 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[8]
.sym 113663 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[7]
.sym 113664 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[8]
.sym 113666 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[9]
.sym 113667 address_reg[8]
.sym 113668 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[9]
.sym 113670 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[10]
.sym 113671 address_reg[9]
.sym 113672 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[10]
.sym 113674 address_reg[11]
.sym 113675 address_reg[10]
.sym 113676 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[11]
.sym 113678 address_reg[12]
.sym 113679 $PACKER_VCC_NET
.sym 113680 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[12]
.sym 113682 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[13]
.sym 113683 $PACKER_VCC_NET
.sym 113684 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_CARRY_I0_CO[13]
.sym 113687 increment[2]
.sym 113688 address_reg[2]
.sym 113689 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 113690 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 113691 command_data[5]
.sym 113692 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 113696 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 113698 increment[0]
.sym 113699 address_reg[0]
.sym 113701 increment_neg
.sym 113702 increment[1]
.sym 113703 address_reg[1]
.sym 113704 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 113705 increment_neg
.sym 113706 increment[2]
.sym 113707 address_reg[2]
.sym 113708 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 113709 increment_neg
.sym 113710 increment[3]
.sym 113711 address_reg[3]
.sym 113712 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 113713 increment_neg
.sym 113714 increment[4]
.sym 113715 address_reg[4]
.sym 113716 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 113717 increment_neg
.sym 113718 increment[5]
.sym 113719 address_reg[5]
.sym 113720 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 113721 increment_neg
.sym 113722 increment[6]
.sym 113723 address_reg[6]
.sym 113724 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 113725 increment_neg
.sym 113726 increment[7]
.sym 113727 address_reg[7]
.sym 113728 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 113729 increment_neg
.sym 113731 address_reg[8]
.sym 113732 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 113733 increment_neg
.sym 113735 address_reg[9]
.sym 113736 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[9]
.sym 113737 increment_neg
.sym 113739 address_reg[10]
.sym 113740 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[10]
.sym 113743 address_reg[11]
.sym 113744 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[11]
.sym 113747 address_reg[12]
.sym 113748 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[12]
.sym 113751 address_reg[13]
.sym 113752 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[13]
.sym 113753 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 113754 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 113755 command_data[3]
.sym 113756 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 113757 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[11]
.sym 113758 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[11]
.sym 113759 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 113760 increment_neg
.sym 113761 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[10]
.sym 113762 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[10]
.sym 113763 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 113764 increment_neg
.sym 113767 address_reg[9]
.sym 113768 address_reg[8]
.sym 113771 address_reg[9]
.sym 113772 address_reg[8]
.sym 113773 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O[0]
.sym 113774 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O[1]
.sym 113775 command_data[5]
.sym 113776 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 113777 fb0.0.0.0_RDATA[243]
.sym 113778 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 113779 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 113780 fb0.0.0.0_RDATA[227]
.sym 113781 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 113782 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 113783 command_data[7]
.sym 113784 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 113785 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 113786 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 113787 command_data[4]
.sym 113788 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 113789 fb0.0.0.0_RDATA[242]
.sym 113790 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 113791 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 113792 fb0.0.0.0_RDATA[194]
.sym 113799 address_reg[11]
.sym 113800 address_reg[10]
.sym 113805 fb0.0.0.0_RDATA[257]
.sym 113806 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 113807 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 113808 fb0.0.0.0_RDATA[241]
.sym 113861 DE
.sym 113862 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 113863 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 113864 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 113866 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[0]
.sym 113867 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[1]
.sym 113868 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O[2]
.sym 113869 save_state_SB_DFFESR_Q_R[1]
.sym 113870 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[0]
.sym 113871 address_reg[0]
.sym 113872 address_reg[1]
.sym 113882 address_reg[0]
.sym 113883 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 113884 save_state_SB_DFFESR_Q_R[1]
.sym 113890 save_data[0]
.sym 113895 save_data[1]
.sym 113896 save_data[0]
.sym 113899 save_data[2]
.sym 113900 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113903 save_data[3]
.sym 113904 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 113909 save_data[0]
.sym 113910 save_data[1]
.sym 113911 save_data[3]
.sym 113912 save_data[2]
.sym 113916 save_data[0]
.sym 113918 DE
.sym 113919 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 113920 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 114444 command_data[4]
.sym 114466 fgcolor[3]
.sym 114467 green_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 114468 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114470 fgcolor[2]
.sym 114471 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 114472 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114474 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 114475 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 114476 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114478 fgcolor[7]
.sym 114479 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 114480 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114482 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 114483 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 114484 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114490 fgcolor[6]
.sym 114491 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 114492 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114500 command_data[6]
.sym 114508 DE
.sym 114509 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 114516 command_data[0]
.sym 114520 command_data[3]
.sym 114524 command_data[5]
.sym 114528 command_data[1]
.sym 114532 address_reg[0]
.sym 114563 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 114564 address_reg[6]
.sym 114565 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 114566 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 114567 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 114568 increment_neg
.sym 114569 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 114570 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 114571 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 114572 increment_neg
.sym 114573 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 114574 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 114575 command_data[0]
.sym 114576 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 114579 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 114580 address_reg[0]
.sym 114583 increment[7]
.sym 114584 address_reg[7]
.sym 114588 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 114590 address_reg[0]
.sym 114591 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 114592 $PACKER_VCC_NET
.sym 114593 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[6]
.sym 114594 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 114595 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 114596 increment_neg
.sym 114597 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 114598 address_reg[5]
.sym 114599 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[4]
.sym 114600 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[6]
.sym 114601 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[0]
.sym 114602 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[1]
.sym 114603 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 114604 increment_neg
.sym 114607 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 114608 address_reg[5]
.sym 114612 increment[1]
.sym 114613 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 114614 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 114615 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 114616 increment_neg
.sym 114619 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 114620 address_reg[4]
.sym 114621 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 114622 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 114623 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 114624 increment_neg
.sym 114625 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 114626 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 114627 command_data[0]
.sym 114628 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 114631 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 114632 address_reg[5]
.sym 114636 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 114637 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 114638 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 114639 command_data[1]
.sym 114640 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 114643 increment[1]
.sym 114644 address_reg[1]
.sym 114648 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 114652 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 114655 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 114656 address_reg[0]
.sym 114657 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 114658 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 114659 command_data[1]
.sym 114660 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 114661 address_reg[0]
.sym 114662 address_reg[1]
.sym 114663 address_reg[3]
.sym 114664 address_reg[6]
.sym 114665 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[9]
.sym 114666 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 114667 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 114668 increment_neg
.sym 114669 increment_neg
.sym 114670 increment[0]
.sym 114671 address_reg[0]
.sym 114673 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 114674 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 114675 command_data[3]
.sym 114676 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 114677 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 114678 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 114679 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_1_O[2]
.sym 114680 increment_neg
.sym 114684 address_reg[7]
.sym 114686 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 114687 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O_SB_LUT4_I1_I2[0]
.sym 114690 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 114695 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 114699 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 114703 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 114707 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 114711 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 114715 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 114719 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 114723 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[8]
.sym 114727 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114731 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114735 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114739 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114743 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114747 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114751 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114755 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114759 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114763 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114767 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114771 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114775 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114779 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114783 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114787 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114791 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114795 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114799 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114803 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114807 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114811 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114815 command_buf_w_ptr_SB_CARRY_I0_8_CO[9]
.sym 114820 $nextpnr_ICESTORM_LC_1$I3
.sym 114822 save_state_SB_DFFESR_Q_R[0]
.sym 114823 save_state_SB_DFFESR_Q_R[1]
.sym 114824 save_state_SB_DFFESR_Q_R[2]
.sym 114825 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 114826 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 114827 save_state[1]
.sym 114828 save_state[0]
.sym 114830 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 114831 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 114832 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 114833 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 114834 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 114835 save_state[1]
.sym 114836 save_state[0]
.sym 114839 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[0]
.sym 114840 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1[1]
.sym 114841 command[9]
.sym 114847 save_state[0]
.sym 114848 save_state[1]
.sym 114851 save_state[1]
.sym 114852 save_state[0]
.sym 114858 DE
.sym 114859 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 114860 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 114863 save_state[1]
.sym 114864 save_state[0]
.sym 114867 save_state_SB_DFFESR_Q_R[0]
.sym 114868 save_state_SB_DFFESR_Q_R[2]
.sym 114869 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114870 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 114871 save_state[1]
.sym 114872 save_state[0]
.sym 114875 save_state[1]
.sym 114876 save_state[0]
.sym 114879 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 114880 address_reg_SB_DFFE_Q_9_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114901 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 114902 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 114903 save_state[1]
.sym 114904 save_state[0]
.sym 115409 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 115410 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 115411 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 115412 XPOS[1]
.sym 115426 fgcolor[4]
.sym 115427 green_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 115428 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 115438 fgcolor[5]
.sym 115439 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 115440 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 115473 command_data[2]
.sym 115477 command_data[5]
.sym 115485 command_data[4]
.sym 115522 address_reg[0]
.sym 115523 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[0]
.sym 115526 address_reg[1]
.sym 115527 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[1]
.sym 115528 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 115530 address_reg[2]
.sym 115531 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[2]
.sym 115532 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 115534 address_reg[3]
.sym 115535 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 115536 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 115538 address_reg[4]
.sym 115539 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[4]
.sym 115540 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 115542 address_reg[5]
.sym 115543 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[5]
.sym 115544 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 115546 address_reg[6]
.sym 115547 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[6]
.sym 115548 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 115550 address_reg[7]
.sym 115551 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[7]
.sym 115552 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 115554 address_reg[8]
.sym 115555 $PACKER_VCC_NET
.sym 115556 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 115558 address_reg[9]
.sym 115559 $PACKER_VCC_NET
.sym 115560 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 115562 address_reg[10]
.sym 115563 $PACKER_VCC_NET
.sym 115564 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 115566 address_reg[11]
.sym 115567 $PACKER_VCC_NET
.sym 115568 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 115570 address_reg[12]
.sym 115571 $PACKER_VCC_NET
.sym 115572 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 115574 address_reg[13]
.sym 115575 $PACKER_VCC_NET
.sym 115576 fb0.0.8.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 115577 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 115578 increment_SB_LUT4_O_7_I3[3]
.sym 115579 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 115580 address_reg[6]
.sym 115582 increment_SB_LUT4_O_7_I3[3]
.sym 115583 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 115584 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 115586 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 115587 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 115588 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 115591 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O[3]
.sym 115592 address_reg[3]
.sym 115594 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[1]
.sym 115595 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 115596 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 115597 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[3]
.sym 115598 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[7]
.sym 115599 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_1_O[1]
.sym 115600 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 115602 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[1]
.sym 115603 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 115604 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 115606 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 115607 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 115608 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_5_I3[2]
.sym 115610 increment[2]
.sym 115611 address_reg[2]
.sym 115612 fb0.0.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115613 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[0]
.sym 115614 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[1]
.sym 115615 increment_SB_LUT4_O_7_I0_SB_LUT4_I1_O[2]
.sym 115616 address_reg[4]
.sym 115618 address_reg[10]
.sym 115619 address_reg[11]
.sym 115620 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 115621 command_data[7]
.sym 115626 address_reg[12]
.sym 115627 address_reg[13]
.sym 115628 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 115633 address_reg[11]
.sym 115634 address_reg[10]
.sym 115635 address_reg[9]
.sym 115636 address_reg[8]
.sym 115682 command_buf_w_ptr[0]
.sym 115683 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 115686 command_buf_w_ptr[1]
.sym 115687 command_buf_r_ptr_SB_DFFESR_Q_8_D[1]
.sym 115688 command_buf_w_ptr_SB_CARRY_I0_8_CO[1]
.sym 115690 command_buf_w_ptr[2]
.sym 115691 command_buf_r_ptr_SB_DFFESR_Q_8_D[2]
.sym 115692 command_buf_w_ptr_SB_CARRY_I0_8_CO[2]
.sym 115694 command_buf_w_ptr[3]
.sym 115695 command_buf_r_ptr_SB_DFFESR_Q_8_D[3]
.sym 115696 command_buf_w_ptr_SB_CARRY_I0_8_CO[3]
.sym 115698 command_buf_w_ptr[4]
.sym 115699 command_buf_r_ptr_SB_DFFESR_Q_8_D[4]
.sym 115700 command_buf_w_ptr_SB_CARRY_I0_8_CO[4]
.sym 115702 command_buf_w_ptr[5]
.sym 115703 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 115704 command_buf_w_ptr_SB_CARRY_I0_8_CO[5]
.sym 115706 command_buf_w_ptr[6]
.sym 115707 command_buf_r_ptr_SB_DFFESR_Q_8_D[6]
.sym 115708 command_buf_w_ptr_SB_CARRY_I0_8_CO[6]
.sym 115710 command_buf_w_ptr[7]
.sym 115711 command_buf_r_ptr_SB_DFFESR_Q_8_D[7]
.sym 115712 command_buf_w_ptr_SB_CARRY_I0_8_CO[7]
.sym 115714 command_buf_w_ptr[8]
.sym 115715 command_buf_r_ptr_SB_DFFESR_Q_8_D[8]
.sym 115716 command_buf_w_ptr_SB_CARRY_I0_8_CO[8]
.sym 115720 $nextpnr_ICESTORM_LC_16$I3
.sym 115734 command_buf_w_ptr[0]
.sym 115735 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 115736 $PACKER_VCC_NET
.sym 115746 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 115750 $PACKER_VCC_NET
.sym 115751 command_buf_r_ptr_SB_DFFESR_Q_8_D[1]
.sym 115754 $PACKER_VCC_NET
.sym 115755 command_buf_r_ptr_SB_DFFESR_Q_8_D[2]
.sym 115758 $PACKER_VCC_NET
.sym 115759 command_buf_r_ptr_SB_DFFESR_Q_8_D[3]
.sym 115762 $PACKER_VCC_NET
.sym 115763 command_buf_r_ptr_SB_DFFESR_Q_8_D[4]
.sym 115766 $PACKER_VCC_NET
.sym 115767 command_buf_r_ptr_SB_DFFESR_Q_8_D[5]
.sym 115770 $PACKER_VCC_NET
.sym 115771 command_buf_r_ptr_SB_DFFESR_Q_8_D[6]
.sym 115774 $PACKER_VCC_NET
.sym 115775 command_buf_r_ptr_SB_DFFESR_Q_8_D[7]
.sym 115779 command_buf_r_ptr_SB_DFFESR_Q_8_D[8]
.sym 115784 command_buf_r_ptr_SB_DFFESR_Q_R_SB_LUT4_O_I3[8]
.sym 115785 command[8]
.sym 115792 command_buf_r_ptr[1]
.sym 115795 command_reg[0]
.sym 115796 command_reg[2]
.sym 115800 command_buf_r_ptr[8]
.sym 115803 command_reg[2]
.sym 115804 command_reg[0]
.sym 115808 command_buf_r_ptr[5]
.sym 115811 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 115812 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 115813 command[0]
.sym 115817 command[2]
.sym 115821 command[7]
.sym 115825 command[5]
.sym 115829 command[3]
.sym 115835 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 115836 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 115837 command[10]
.sym 115842 get_command[0]
.sym 115847 get_command[1]
.sym 115848 get_command[0]
.sym 115851 get_command[2]
.sym 115852 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 115855 get_command[3]
.sym 115856 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 115857 get_command[0]
.sym 115858 get_command[1]
.sym 115859 get_command[3]
.sym 115860 get_command[2]
.sym 115864 get_command[0]
.sym 115902 CLK_CPU$SB_IO_IN
.sym 115903 EN$SB_IO_IN
.sym 115904 RW$SB_IO_IN
.sym 116444 command_data[2]
.sym 116486 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116487 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 116488 increment_SB_LUT4_O_5_I3[3]
.sym 116493 increment_reg[1]
.sym 116494 increment_reg[2]
.sym 116495 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116496 increment_reg[3]
.sym 116500 increment[7]
.sym 116502 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116503 increment_reg[3]
.sym 116504 increment_reg[2]
.sym 116512 increment[2]
.sym 116514 increment_SB_LUT4_O_7_I0[0]
.sym 116515 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 116516 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 116517 increment_SB_LUT4_O_5_I1[2]
.sym 116518 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 116519 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116520 increment_SB_LUT4_O_5_I3[3]
.sym 116522 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116523 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 116524 increment_SB_LUT4_O_5_I3[3]
.sym 116525 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 116529 increment_SB_LUT4_O_7_I0[0]
.sym 116530 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 116531 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 116532 increment_SB_LUT4_O_7_I3[3]
.sym 116534 increment_SB_LUT4_O_7_I0[0]
.sym 116535 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 116536 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 116537 increment_SB_LUT4_O_5_I1[0]
.sym 116538 increment_SB_LUT4_O_5_I1[1]
.sym 116539 increment_SB_LUT4_O_5_I1[2]
.sym 116540 address_reg[7]
.sym 116542 increment_SB_LUT4_O_5_I1[1]
.sym 116543 increment_SB_LUT4_O_5_I1[0]
.sym 116544 increment_SB_LUT4_O_5_I1[2]
.sym 116545 increment_reg[2]
.sym 116546 increment_reg[1]
.sym 116547 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116548 increment_reg[3]
.sym 116549 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116550 increment_reg[1]
.sym 116551 increment_reg[2]
.sym 116552 increment_reg[3]
.sym 116553 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[0]
.sym 116554 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 116555 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[2]
.sym 116556 address_reg[1]
.sym 116557 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 116558 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 116559 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 116560 address_reg[3]
.sym 116561 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116562 increment_reg[1]
.sym 116563 increment_reg[2]
.sym 116564 increment_reg[3]
.sym 116565 increment_reg[2]
.sym 116566 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116567 increment_reg[1]
.sym 116568 increment_reg[3]
.sym 116570 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[1]
.sym 116571 increment_SB_LUT4_O_5_I3_SB_LUT4_I0_O[1]
.sym 116572 increment_SB_LUT4_O_7_I3_SB_LUT4_I1_O_SB_LUT4_O_4_I1[2]
.sym 116573 increment_reg[1]
.sym 116574 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116575 increment_reg[3]
.sym 116576 increment_reg[2]
.sym 116578 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 116579 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 116580 fb0_char_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 116581 fb0.0.0.0_RDATA[212]
.sym 116582 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 116583 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 116584 fb0.0.0.0_RDATA[180]
.sym 116585 fb0.0.0.0_RDATA[229]
.sym 116586 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 116587 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 116588 fb0.0.0.0_RDATA[213]
.sym 116589 fb0.0.0.0_RDATA[230]
.sym 116590 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 116591 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 116592 fb0.0.0.0_RDATA[214]
.sym 116593 fb0.0.0.0_RDATA[256]
.sym 116594 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 116595 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 116596 fb0.0.0.0_RDATA[176]
.sym 116597 fb0.0.0.0_RDATA[258]
.sym 116598 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 116599 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 116600 fb0.0.0.0_RDATA[226]
.sym 116601 fb0.0.0.0_RDATA[211]
.sym 116602 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 116603 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 116604 fb0.0.0.0_RDATA[195]
.sym 116605 fb0.0.0.0_RDATA[224]
.sym 116606 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[14]
.sym 116607 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 116608 fb0.0.0.0_RDATA[128]
.sym 116615 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 116616 fb0.0.0.0_RDATA[182]
.sym 116621 fb0.0.0.0_RDATA[134]
.sym 116622 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 116623 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 116624 fb0.0.0.0_RDATA[118]
.sym 116629 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 116630 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 116631 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 116632 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 116642 command_buf_w_ptr[0]
.sym 116647 command_buf_w_ptr[1]
.sym 116651 command_buf_w_ptr[2]
.sym 116652 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 116655 command_buf_w_ptr[3]
.sym 116656 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 116659 command_buf_w_ptr[4]
.sym 116660 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 116663 command_buf_w_ptr[5]
.sym 116664 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 116667 command_buf_w_ptr[6]
.sym 116668 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 116671 command_buf_w_ptr[7]
.sym 116672 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[7]
.sym 116675 command_buf_w_ptr[8]
.sym 116676 command_buf_w_ptr_SB_DFFNSR_Q_D_SB_LUT4_O_I3[8]
.sym 116683 command_buf_w_ptr[1]
.sym 116684 command_buf_w_ptr[0]
.sym 116688 command_buf_w_ptr[8]
.sym 116689 fb0.0.0.0_RDATA[132]
.sym 116690 fb0_char_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 116691 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 116692 fb0.0.0.0_RDATA[116]
.sym 116693 command_buf_w_ptr_SB_DFFNSR_Q_8_D[0]
.sym 116700 command_buf_r_ptr[0]
.sym 116704 command_buf_w_ptr[0]
.sym 116705 command_buf_r_ptr_SB_DFFESR_Q_8_D[0]
.sym 116712 command_buf_r_ptr[6]
.sym 116720 command_buf_r_ptr[4]
.sym 116724 command_buf_r_ptr[3]
.sym 116728 command_buf_r_ptr[2]
.sym 116736 command_buf_r_ptr[7]
.sym 116738 command_buf_r_ptr[0]
.sym 116743 command_buf_r_ptr[1]
.sym 116744 command_buf_r_ptr[0]
.sym 116747 command_buf_r_ptr[2]
.sym 116748 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 116751 command_buf_r_ptr[3]
.sym 116752 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 116755 command_buf_r_ptr[4]
.sym 116756 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 116759 command_buf_r_ptr[5]
.sym 116760 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 116763 command_buf_r_ptr[6]
.sym 116764 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 116767 command_buf_r_ptr[7]
.sym 116768 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 116771 command_buf_r_ptr[8]
.sym 116772 command_buf_r_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 116813 command[6]
.sym 116821 command[1]
.sym 116829 command[4]
.sym 117442 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[1]
.sym 117446 increment_reg[1]
.sym 117447 $PACKER_VCC_NET
.sym 117448 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[1]
.sym 117450 increment_reg[2]
.sym 117451 $PACKER_VCC_NET
.sym 117452 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[2]
.sym 117454 increment_reg[3]
.sym 117455 $PACKER_VCC_NET
.sym 117456 increment_SB_LUT4_O_7_I3_SB_LUT4_O_I3[3]
.sym 117458 $PACKER_VCC_NET
.sym 117460 $nextpnr_ICESTORM_LC_20$I3
.sym 117462 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 117463 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 117464 $nextpnr_ICESTORM_LC_20$COUT
.sym 117468 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 117477 command_data[3]
.sym 117481 increment_SB_LUT4_O_7_I0[0]
.sym 117482 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 117483 increment_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1]
.sym 117484 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 117486 increment_reg[3]
.sym 117487 increment_reg[1]
.sym 117488 increment_reg[2]
.sym 117493 command_data[4]
.sym 117497 command_data[5]
.sym 117503 increment_SB_LUT4_O_5_I1[2]
.sym 117504 increment_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1]
.sym 117541 fb0.0.0.0_RDATA[277]
.sym 117542 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 117543 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 117544 fb0.0.0.0_RDATA[5]
.sym 117545 fb0.0.0.0_RDATA[276]
.sym 117546 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 117547 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 117548 fb0.0.0.0_RDATA[4]
.sym 117565 fb0.0.0.0_RDATA[198]
.sym 117566 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[12]
.sym 117567 fb0.0.9.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[0]
.sym 117568 fb0.0.0.0_RDATA[6]
.sym 117592 command_buf_w_ptr[2]
.sym 117602 command_buf_w_ptr_SB_DFFNSR_Q_8_D[0]
.sym 117606 $PACKER_VCC_NET
.sym 117607 command_buf_w_ptr_SB_DFFNSR_Q_8_D[1]
.sym 117610 $PACKER_VCC_NET
.sym 117611 command_buf_w_ptr_SB_DFFNSR_Q_8_D[2]
.sym 117614 $PACKER_VCC_NET
.sym 117615 command_buf_w_ptr_SB_DFFNSR_Q_8_D[3]
.sym 117618 $PACKER_VCC_NET
.sym 117619 command_buf_w_ptr_SB_DFFNSR_Q_8_D[4]
.sym 117622 $PACKER_VCC_NET
.sym 117623 command_buf_w_ptr_SB_DFFNSR_Q_8_D[5]
.sym 117626 $PACKER_VCC_NET
.sym 117627 command_buf_w_ptr_SB_DFFNSR_Q_8_D[6]
.sym 117630 $PACKER_VCC_NET
.sym 117631 command_buf_w_ptr_SB_DFFNSR_Q_8_D[7]
.sym 117635 command_buf_w_ptr_SB_DFFNSR_Q_8_D[8]
.sym 117640 command_buf_w_ptr_SB_DFFNSR_Q_R_SB_LUT4_O_I3[8]
.sym 117644 command_buf_w_ptr[7]
.sym 117648 command_buf_w_ptr[6]
.sym 117652 command_buf_w_ptr[1]
.sym 117656 command_buf_w_ptr[5]
.sym 117660 command_buf_w_ptr[4]
.sym 117664 command_buf_w_ptr[3]
.sym 118945 char_data_line[2]
.sym 118946 char_data_line[6]
.sym 118947 XPOS[0]
.sym 118948 XPOS[2]
.sym 118957 char_data_line[0]
.sym 118958 char_data_line[4]
.sym 118959 XPOS[0]
.sym 118960 cur_px_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118961 char_data_line[3]
.sym 118962 char_data_line[7]
.sym 118963 XPOS[2]
.sym 118964 XPOS[0]
.sym 118973 char_data_line[1]
.sym 118974 char_data_line[5]
.sym 118975 XPOS[0]
.sym 118976 XPOS[2]
.sym 119045 address_reg[12]
.sym 119046 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119047 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119048 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119069 address_reg[12]
.sym 119070 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119071 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119072 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119094 address_reg[12]
.sym 119095 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119096 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119098 address_reg[12]
.sym 119099 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119100 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119194 address_reg[12]
.sym 119195 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 119196 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119198 address_reg[12]
.sym 119199 fb0.0.8.0_WCLKE_SB_LUT4_O_I2[1]
.sym 119200 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119206 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119207 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119208 address_reg[12]
.sym 119230 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119231 fb0.0.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119232 address_reg[12]
.sym 119277 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119278 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 119279 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119280 address_reg[12]
.sym 119281 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119282 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 119283 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119284 address_reg[12]
.sym 119342 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119343 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 119344 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119354 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119355 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 119356 fb0.0.9.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119393 address_reg[12]
.sym 119394 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119395 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 119396 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119413 address_reg[12]
.sym 119414 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119415 fb0.0.1.0_WCLKE_SB_LUT4_O_I2[1]
.sym 119416 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119461 address_reg[12]
.sym 119462 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119463 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119464 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119485 address_reg[12]
.sym 119486 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119487 fb0.0.12.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119488 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119537 address_reg[12]
.sym 119538 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 119539 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119540 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119541 address_reg[12]
.sym 119542 fb0.0.5.0_WCLKE_SB_LUT4_O_I1[0]
.sym 119543 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119544 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119606 address_reg[12]
.sym 119607 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119608 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119614 address_reg[12]
.sym 119615 fb0.0.7.0_WCLKE_SB_LUT4_O_I2[0]
.sym 119616 led_SB_LUT4_O_I3_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119704 CLK_PIX
