INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_AND2/CMOS_AND2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_NAND2/CMOS_NAND2.srcs/sources_1/new/NAND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_NOR2/CMOS_NOR2.srcs/sources_1/new/NOR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_NOT2/CMOS_NOT2.srcs/sources_1/new/NOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_OR2/CMOS_OR2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_XOR2/CMOS_XOR2.srcs/sources_1/new/XOR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_Full_Adder/CMOS_Full_Adder.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CMOS ALU/CMOS_Full_Adder/CMOS_Full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
