command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	3118029	File	/home/p4ultr4n/workplace/ReVeal/raw_code/exynos4210_combiner_read_0.c								
ANR	3118030	Function	exynos4210_combiner_read	1:0:0:1889							
ANR	3118031	FunctionDef	"exynos4210_combiner_read (void * opaque , target_phys_addr_t offset , unsigned size)"		3118030	0					
ANR	3118032	CompoundStatement		3:0:82:1889	3118030	0					
ANR	3118033	IdentifierDeclStatement	struct Exynos4210CombinerState * s = ( struct Exynos4210CombinerState * ) opaque ;	5:4:89:178	3118030	0	True				
ANR	3118034	IdentifierDecl	* s = ( struct Exynos4210CombinerState * ) opaque		3118030	0					
ANR	3118035	IdentifierDeclType	struct Exynos4210CombinerState *		3118030	0					
ANR	3118036	Identifier	s		3118030	1					
ANR	3118037	AssignmentExpression	* s = ( struct Exynos4210CombinerState * ) opaque		3118030	2		=			
ANR	3118038	Identifier	s		3118030	0					
ANR	3118039	CastExpression	( struct Exynos4210CombinerState * ) opaque		3118030	1					
ANR	3118040	CastTarget	struct Exynos4210CombinerState *		3118030	0					
ANR	3118041	Identifier	opaque		3118030	1					
ANR	3118042	IdentifierDeclStatement	uint32_t req_quad_base_n ;	9:4:185:209	3118030	1	True				
ANR	3118043	IdentifierDecl	req_quad_base_n		3118030	0					
ANR	3118044	IdentifierDeclType	uint32_t		3118030	0					
ANR	3118045	Identifier	req_quad_base_n		3118030	1					
ANR	3118046	IdentifierDeclStatement	uint32_t grp_quad_base_n ;	13:4:346:370	3118030	2	True				
ANR	3118047	IdentifierDecl	grp_quad_base_n		3118030	0					
ANR	3118048	IdentifierDeclType	uint32_t		3118030	0					
ANR	3118049	Identifier	grp_quad_base_n		3118030	1					
ANR	3118050	IdentifierDeclStatement	uint32_t reg_n ;	15:4:405:419	3118030	3	True				
ANR	3118051	IdentifierDecl	reg_n		3118030	0					
ANR	3118052	IdentifierDeclType	uint32_t		3118030	0					
ANR	3118053	Identifier	reg_n		3118030	1					
ANR	3118054	IdentifierDeclStatement	uint32_t val ;	17:4:477:489	3118030	4	True				
ANR	3118055	IdentifierDecl	val		3118030	0					
ANR	3118056	IdentifierDeclType	uint32_t		3118030	0					
ANR	3118057	Identifier	val		3118030	1					
ANR	3118058	ExpressionStatement	req_quad_base_n = offset >> 4	21:4:498:527	3118030	5	True				
ANR	3118059	AssignmentExpression	req_quad_base_n = offset >> 4		3118030	0		=			
ANR	3118060	Identifier	req_quad_base_n		3118030	0					
ANR	3118061	ShiftExpression	offset >> 4		3118030	1		>>			
ANR	3118062	Identifier	offset		3118030	0					
ANR	3118063	PrimaryExpression	4		3118030	1					
ANR	3118064	ExpressionStatement	grp_quad_base_n = req_quad_base_n << 2	23:4:534:572	3118030	6	True				
ANR	3118065	AssignmentExpression	grp_quad_base_n = req_quad_base_n << 2		3118030	0		=			
ANR	3118066	Identifier	grp_quad_base_n		3118030	0					
ANR	3118067	ShiftExpression	req_quad_base_n << 2		3118030	1		<<			
ANR	3118068	Identifier	req_quad_base_n		3118030	0					
ANR	3118069	PrimaryExpression	2		3118030	1					
ANR	3118070	ExpressionStatement	reg_n = ( offset - ( req_quad_base_n << 4 ) ) >> 2	25:4:579:625	3118030	7	True				
ANR	3118071	AssignmentExpression	reg_n = ( offset - ( req_quad_base_n << 4 ) ) >> 2		3118030	0		=			
ANR	3118072	Identifier	reg_n		3118030	0					
ANR	3118073	ShiftExpression	( offset - ( req_quad_base_n << 4 ) ) >> 2		3118030	1		>>			
ANR	3118074	AdditiveExpression	offset - ( req_quad_base_n << 4 )		3118030	0		-			
ANR	3118075	Identifier	offset		3118030	0					
ANR	3118076	ShiftExpression	req_quad_base_n << 4		3118030	1		<<			
ANR	3118077	Identifier	req_quad_base_n		3118030	0					
ANR	3118078	PrimaryExpression	4		3118030	1					
ANR	3118079	PrimaryExpression	2		3118030	1					
ANR	3118080	IfStatement	if ( req_quad_base_n >= IIC_NGRP )		3118030	8					
ANR	3118081	Condition	req_quad_base_n >= IIC_NGRP	29:8:638:664	3118030	0	True				
ANR	3118082	RelationalExpression	req_quad_base_n >= IIC_NGRP		3118030	0		>=			
ANR	3118083	Identifier	req_quad_base_n		3118030	0					
ANR	3118084	Identifier	IIC_NGRP		3118030	1					
ANR	3118085	CompoundStatement		27:37:584:584	3118030	1					
ANR	3118086	ReturnStatement	return s -> icipsr [ reg_n ] ;	33:8:717:740	3118030	0	True				
ANR	3118087	ArrayIndexing	s -> icipsr [ reg_n ]		3118030	0					
ANR	3118088	PtrMemberAccess	s -> icipsr		3118030	0					
ANR	3118089	Identifier	s		3118030	0					
ANR	3118090	Identifier	icipsr		3118030	1					
ANR	3118091	Identifier	reg_n		3118030	1					
ANR	3118092	ExpressionStatement	val = 0	39:4:756:763	3118030	9	True				
ANR	3118093	AssignmentExpression	val = 0		3118030	0		=			
ANR	3118094	Identifier	val		3118030	0					
ANR	3118095	PrimaryExpression	0		3118030	1					
ANR	3118096	SwitchStatement	switch ( reg_n )		3118030	10					
ANR	3118097	Condition	reg_n	43:12:780:784	3118030	0	True				
ANR	3118098	Identifier	reg_n		3118030	0					
ANR	3118099	CompoundStatement		41:19:704:704	3118030	1					
ANR	3118100	Label	case 2 :	47:4:811:817	3118030	0	True				
ANR	3118101	ExpressionStatement	val |= s -> group [ grp_quad_base_n ] . src_pending	49:8:828:872	3118030	1	True				
ANR	3118102	AssignmentExpression	val |= s -> group [ grp_quad_base_n ] . src_pending		3118030	0		|=			
ANR	3118103	Identifier	val		3118030	0					
ANR	3118104	MemberAccess	s -> group [ grp_quad_base_n ] . src_pending		3118030	1					
ANR	3118105	ArrayIndexing	s -> group [ grp_quad_base_n ]		3118030	0					
ANR	3118106	PtrMemberAccess	s -> group		3118030	0					
ANR	3118107	Identifier	s		3118030	0					
ANR	3118108	Identifier	group		3118030	1					
ANR	3118109	Identifier	grp_quad_base_n		3118030	1					
ANR	3118110	Identifier	src_pending		3118030	1					
ANR	3118111	ExpressionStatement	val |= s -> group [ grp_quad_base_n + 1 ] . src_pending << 8	51:8:883:936	3118030	2	True				
ANR	3118112	AssignmentExpression	val |= s -> group [ grp_quad_base_n + 1 ] . src_pending << 8		3118030	0		|=			
ANR	3118113	Identifier	val		3118030	0					
ANR	3118114	ShiftExpression	s -> group [ grp_quad_base_n + 1 ] . src_pending << 8		3118030	1		<<			
ANR	3118115	MemberAccess	s -> group [ grp_quad_base_n + 1 ] . src_pending		3118030	0					
ANR	3118116	ArrayIndexing	s -> group [ grp_quad_base_n + 1 ]		3118030	0					
ANR	3118117	PtrMemberAccess	s -> group		3118030	0					
ANR	3118118	Identifier	s		3118030	0					
ANR	3118119	Identifier	group		3118030	1					
ANR	3118120	AdditiveExpression	grp_quad_base_n + 1		3118030	1		+			
ANR	3118121	Identifier	grp_quad_base_n		3118030	0					
ANR	3118122	PrimaryExpression	1		3118030	1					
ANR	3118123	Identifier	src_pending		3118030	1					
ANR	3118124	PrimaryExpression	8		3118030	1					
ANR	3118125	ExpressionStatement	val |= s -> group [ grp_quad_base_n + 2 ] . src_pending << 16	53:8:947:1001	3118030	3	True				
ANR	3118126	AssignmentExpression	val |= s -> group [ grp_quad_base_n + 2 ] . src_pending << 16		3118030	0		|=			
ANR	3118127	Identifier	val		3118030	0					
ANR	3118128	ShiftExpression	s -> group [ grp_quad_base_n + 2 ] . src_pending << 16		3118030	1		<<			
ANR	3118129	MemberAccess	s -> group [ grp_quad_base_n + 2 ] . src_pending		3118030	0					
ANR	3118130	ArrayIndexing	s -> group [ grp_quad_base_n + 2 ]		3118030	0					
ANR	3118131	PtrMemberAccess	s -> group		3118030	0					
ANR	3118132	Identifier	s		3118030	0					
ANR	3118133	Identifier	group		3118030	1					
ANR	3118134	AdditiveExpression	grp_quad_base_n + 2		3118030	1		+			
ANR	3118135	Identifier	grp_quad_base_n		3118030	0					
ANR	3118136	PrimaryExpression	2		3118030	1					
ANR	3118137	Identifier	src_pending		3118030	1					
ANR	3118138	PrimaryExpression	16		3118030	1					
ANR	3118139	ExpressionStatement	val |= s -> group [ grp_quad_base_n + 3 ] . src_pending << 24	55:8:1012:1066	3118030	4	True				
ANR	3118140	AssignmentExpression	val |= s -> group [ grp_quad_base_n + 3 ] . src_pending << 24		3118030	0		|=			
ANR	3118141	Identifier	val		3118030	0					
ANR	3118142	ShiftExpression	s -> group [ grp_quad_base_n + 3 ] . src_pending << 24		3118030	1		<<			
ANR	3118143	MemberAccess	s -> group [ grp_quad_base_n + 3 ] . src_pending		3118030	0					
ANR	3118144	ArrayIndexing	s -> group [ grp_quad_base_n + 3 ]		3118030	0					
ANR	3118145	PtrMemberAccess	s -> group		3118030	0					
ANR	3118146	Identifier	s		3118030	0					
ANR	3118147	Identifier	group		3118030	1					
ANR	3118148	AdditiveExpression	grp_quad_base_n + 3		3118030	1		+			
ANR	3118149	Identifier	grp_quad_base_n		3118030	0					
ANR	3118150	PrimaryExpression	3		3118030	1					
ANR	3118151	Identifier	src_pending		3118030	1					
ANR	3118152	PrimaryExpression	24		3118030	1					
ANR	3118153	BreakStatement	break ;	57:8:1077:1082	3118030	5	True				
ANR	3118154	Label	case 3 :	61:4:1106:1112	3118030	6	True				
ANR	3118155	ExpressionStatement	val |= s -> group [ grp_quad_base_n ] . src_mask & s -> group [ grp_quad_base_n ] . src_pending	63:8:1123:1213	3118030	7	True				
ANR	3118156	AssignmentExpression	val |= s -> group [ grp_quad_base_n ] . src_mask & s -> group [ grp_quad_base_n ] . src_pending		3118030	0		|=			
ANR	3118157	Identifier	val		3118030	0					
ANR	3118158	BitAndExpression	s -> group [ grp_quad_base_n ] . src_mask & s -> group [ grp_quad_base_n ] . src_pending		3118030	1		&			
ANR	3118159	MemberAccess	s -> group [ grp_quad_base_n ] . src_mask		3118030	0					
ANR	3118160	ArrayIndexing	s -> group [ grp_quad_base_n ]		3118030	0					
ANR	3118161	PtrMemberAccess	s -> group		3118030	0					
ANR	3118162	Identifier	s		3118030	0					
ANR	3118163	Identifier	group		3118030	1					
ANR	3118164	Identifier	grp_quad_base_n		3118030	1					
ANR	3118165	Identifier	src_mask		3118030	1					
ANR	3118166	MemberAccess	s -> group [ grp_quad_base_n ] . src_pending		3118030	1					
ANR	3118167	ArrayIndexing	s -> group [ grp_quad_base_n ]		3118030	0					
ANR	3118168	PtrMemberAccess	s -> group		3118030	0					
ANR	3118169	Identifier	s		3118030	0					
ANR	3118170	Identifier	group		3118030	1					
ANR	3118171	Identifier	grp_quad_base_n		3118030	1					
ANR	3118172	Identifier	src_pending		3118030	1					
ANR	3118173	ExpressionStatement	val |= ( s -> group [ grp_quad_base_n + 1 ] . src_mask & s -> group [ grp_quad_base_n + 1 ] . src_pending ) << 8	67:8:1224:1337	3118030	8	True				
ANR	3118174	AssignmentExpression	val |= ( s -> group [ grp_quad_base_n + 1 ] . src_mask & s -> group [ grp_quad_base_n + 1 ] . src_pending ) << 8		3118030	0		|=			
ANR	3118175	Identifier	val		3118030	0					
ANR	3118176	ShiftExpression	( s -> group [ grp_quad_base_n + 1 ] . src_mask & s -> group [ grp_quad_base_n + 1 ] . src_pending ) << 8		3118030	1		<<			
ANR	3118177	BitAndExpression	s -> group [ grp_quad_base_n + 1 ] . src_mask & s -> group [ grp_quad_base_n + 1 ] . src_pending		3118030	0		&			
ANR	3118178	MemberAccess	s -> group [ grp_quad_base_n + 1 ] . src_mask		3118030	0					
ANR	3118179	ArrayIndexing	s -> group [ grp_quad_base_n + 1 ]		3118030	0					
ANR	3118180	PtrMemberAccess	s -> group		3118030	0					
ANR	3118181	Identifier	s		3118030	0					
ANR	3118182	Identifier	group		3118030	1					
ANR	3118183	AdditiveExpression	grp_quad_base_n + 1		3118030	1		+			
ANR	3118184	Identifier	grp_quad_base_n		3118030	0					
ANR	3118185	PrimaryExpression	1		3118030	1					
ANR	3118186	Identifier	src_mask		3118030	1					
ANR	3118187	MemberAccess	s -> group [ grp_quad_base_n + 1 ] . src_pending		3118030	1					
ANR	3118188	ArrayIndexing	s -> group [ grp_quad_base_n + 1 ]		3118030	0					
ANR	3118189	PtrMemberAccess	s -> group		3118030	0					
ANR	3118190	Identifier	s		3118030	0					
ANR	3118191	Identifier	group		3118030	1					
ANR	3118192	AdditiveExpression	grp_quad_base_n + 1		3118030	1		+			
ANR	3118193	Identifier	grp_quad_base_n		3118030	0					
ANR	3118194	PrimaryExpression	1		3118030	1					
ANR	3118195	Identifier	src_pending		3118030	1					
ANR	3118196	PrimaryExpression	8		3118030	1					
ANR	3118197	ExpressionStatement	val |= ( s -> group [ grp_quad_base_n + 2 ] . src_mask & s -> group [ grp_quad_base_n + 2 ] . src_pending ) << 16	71:8:1348:1462	3118030	9	True				
ANR	3118198	AssignmentExpression	val |= ( s -> group [ grp_quad_base_n + 2 ] . src_mask & s -> group [ grp_quad_base_n + 2 ] . src_pending ) << 16		3118030	0		|=			
ANR	3118199	Identifier	val		3118030	0					
ANR	3118200	ShiftExpression	( s -> group [ grp_quad_base_n + 2 ] . src_mask & s -> group [ grp_quad_base_n + 2 ] . src_pending ) << 16		3118030	1		<<			
ANR	3118201	BitAndExpression	s -> group [ grp_quad_base_n + 2 ] . src_mask & s -> group [ grp_quad_base_n + 2 ] . src_pending		3118030	0		&			
ANR	3118202	MemberAccess	s -> group [ grp_quad_base_n + 2 ] . src_mask		3118030	0					
ANR	3118203	ArrayIndexing	s -> group [ grp_quad_base_n + 2 ]		3118030	0					
ANR	3118204	PtrMemberAccess	s -> group		3118030	0					
ANR	3118205	Identifier	s		3118030	0					
ANR	3118206	Identifier	group		3118030	1					
ANR	3118207	AdditiveExpression	grp_quad_base_n + 2		3118030	1		+			
ANR	3118208	Identifier	grp_quad_base_n		3118030	0					
ANR	3118209	PrimaryExpression	2		3118030	1					
ANR	3118210	Identifier	src_mask		3118030	1					
ANR	3118211	MemberAccess	s -> group [ grp_quad_base_n + 2 ] . src_pending		3118030	1					
ANR	3118212	ArrayIndexing	s -> group [ grp_quad_base_n + 2 ]		3118030	0					
ANR	3118213	PtrMemberAccess	s -> group		3118030	0					
ANR	3118214	Identifier	s		3118030	0					
ANR	3118215	Identifier	group		3118030	1					
ANR	3118216	AdditiveExpression	grp_quad_base_n + 2		3118030	1		+			
ANR	3118217	Identifier	grp_quad_base_n		3118030	0					
ANR	3118218	PrimaryExpression	2		3118030	1					
ANR	3118219	Identifier	src_pending		3118030	1					
ANR	3118220	PrimaryExpression	16		3118030	1					
ANR	3118221	ExpressionStatement	val |= ( s -> group [ grp_quad_base_n + 3 ] . src_mask & s -> group [ grp_quad_base_n + 3 ] . src_pending ) << 24	75:8:1473:1587	3118030	10	True				
ANR	3118222	AssignmentExpression	val |= ( s -> group [ grp_quad_base_n + 3 ] . src_mask & s -> group [ grp_quad_base_n + 3 ] . src_pending ) << 24		3118030	0		|=			
ANR	3118223	Identifier	val		3118030	0					
ANR	3118224	ShiftExpression	( s -> group [ grp_quad_base_n + 3 ] . src_mask & s -> group [ grp_quad_base_n + 3 ] . src_pending ) << 24		3118030	1		<<			
ANR	3118225	BitAndExpression	s -> group [ grp_quad_base_n + 3 ] . src_mask & s -> group [ grp_quad_base_n + 3 ] . src_pending		3118030	0		&			
ANR	3118226	MemberAccess	s -> group [ grp_quad_base_n + 3 ] . src_mask		3118030	0					
ANR	3118227	ArrayIndexing	s -> group [ grp_quad_base_n + 3 ]		3118030	0					
ANR	3118228	PtrMemberAccess	s -> group		3118030	0					
ANR	3118229	Identifier	s		3118030	0					
ANR	3118230	Identifier	group		3118030	1					
ANR	3118231	AdditiveExpression	grp_quad_base_n + 3		3118030	1		+			
ANR	3118232	Identifier	grp_quad_base_n		3118030	0					
ANR	3118233	PrimaryExpression	3		3118030	1					
ANR	3118234	Identifier	src_mask		3118030	1					
ANR	3118235	MemberAccess	s -> group [ grp_quad_base_n + 3 ] . src_pending		3118030	1					
ANR	3118236	ArrayIndexing	s -> group [ grp_quad_base_n + 3 ]		3118030	0					
ANR	3118237	PtrMemberAccess	s -> group		3118030	0					
ANR	3118238	Identifier	s		3118030	0					
ANR	3118239	Identifier	group		3118030	1					
ANR	3118240	AdditiveExpression	grp_quad_base_n + 3		3118030	1		+			
ANR	3118241	Identifier	grp_quad_base_n		3118030	0					
ANR	3118242	PrimaryExpression	3		3118030	1					
ANR	3118243	Identifier	src_pending		3118030	1					
ANR	3118244	PrimaryExpression	24		3118030	1					
ANR	3118245	BreakStatement	break ;	79:8:1598:1603	3118030	11	True				
ANR	3118246	Label	default :	81:4:1610:1617	3118030	12	True				
ANR	3118247	Identifier	default		3118030	0					
ANR	3118248	IfStatement	if ( offset >> 2 >= IIC_REGSET_SIZE )		3118030	13					
ANR	3118249	Condition	offset >> 2 >= IIC_REGSET_SIZE	83:12:1632:1661	3118030	0	True				
ANR	3118250	RelationalExpression	offset >> 2 >= IIC_REGSET_SIZE		3118030	0		>=			
ANR	3118251	ShiftExpression	offset >> 2		3118030	0		>>			
ANR	3118252	Identifier	offset		3118030	0					
ANR	3118253	PrimaryExpression	2		3118030	1					
ANR	3118254	Identifier	IIC_REGSET_SIZE		3118030	1					
ANR	3118255	CompoundStatement		81:44:1581:1581	3118030	1					
ANR	3118256	Statement	hw_error	85:12:1679:1686	3118030	0	True				
ANR	3118257	Statement	(	85:20:1687:1687	3118030	1	True				
ANR	3118258	Statement	"""exynos4210.combiner: overflow of reg_set by 0x"""	85:21:1688:1735	3118030	2	True				
ANR	3118259	Statement	TARGET_FMT_plx	87:20:1758:1771	3118030	3	True				
ANR	3118260	Statement	"""offset\\n"""	87:35:1773:1782	3118030	4	True				
ANR	3118261	Statement	","	87:45:1783:1783	3118030	5	True				
ANR	3118262	Statement	offset	87:47:1785:1790	3118030	6	True				
ANR	3118263	Statement	)	87:53:1791:1791	3118030	7	True				
ANR	3118264	ExpressionStatement		87:54:1792:1792	3118030	8	True				
ANR	3118265	ExpressionStatement	val = s -> reg_set [ offset >> 2 ]	91:8:1814:1843	3118030	14	True				
ANR	3118266	AssignmentExpression	val = s -> reg_set [ offset >> 2 ]		3118030	0		=			
ANR	3118267	Identifier	val		3118030	0					
ANR	3118268	ArrayIndexing	s -> reg_set [ offset >> 2 ]		3118030	1					
ANR	3118269	PtrMemberAccess	s -> reg_set		3118030	0					
ANR	3118270	Identifier	s		3118030	0					
ANR	3118271	Identifier	reg_set		3118030	1					
ANR	3118272	ShiftExpression	offset >> 2		3118030	1		>>			
ANR	3118273	Identifier	offset		3118030	0					
ANR	3118274	PrimaryExpression	2		3118030	1					
ANR	3118275	ReturnStatement	return 0 ;	93:8:1854:1862	3118030	15	True				
ANR	3118276	PrimaryExpression	0		3118030	0					
ANR	3118277	ReturnStatement	return val ;	97:4:1876:1886	3118030	11	True				
ANR	3118278	Identifier	val		3118030	0					
ANR	3118279	Identifier	exynos4210_combiner_read		3118030	1					
ANR	3118280	ParameterList	"void * opaque , target_phys_addr_t offset , unsigned size"		3118030	2					
ANR	3118281	Parameter	void * opaque	1:25:25:36	3118030	0	True				
ANR	3118282	ParameterType	void *		3118030	0					
ANR	3118283	Identifier	opaque		3118030	1					
ANR	3118284	Parameter	target_phys_addr_t offset	1:39:39:63	3118030	1	True				
ANR	3118285	ParameterType	target_phys_addr_t		3118030	0					
ANR	3118286	Identifier	offset		3118030	1					
ANR	3118287	Parameter	unsigned size	1:66:66:78	3118030	2	True				
ANR	3118288	ParameterType	unsigned		3118030	0					
ANR	3118289	Identifier	size		3118030	1					
ANR	3118290	CFGEntryNode	ENTRY		3118030		True				
ANR	3118291	CFGExitNode	EXIT		3118030		True				
ANR	3118292	Symbol	req_quad_base_n		3118030						
ANR	3118293	Symbol	s -> group [ grp_quad_base_n + 1 ] . src_pending		3118030						
ANR	3118294	Symbol	IIC_NGRP		3118030						
ANR	3118295	Symbol	s -> group		3118030						
ANR	3118296	Symbol	* s -> group		3118030						
ANR	3118297	Symbol	* s -> reg_set		3118030						
ANR	3118298	Symbol	* s -> icipsr		3118030						
ANR	3118299	Symbol	s -> group [ grp_quad_base_n ] . src_pending		3118030						
ANR	3118300	Symbol	s -> icipsr		3118030						
ANR	3118301	Symbol	s -> group [ grp_quad_base_n + 1 ] . src_mask		3118030						
ANR	3118302	Symbol	* * s		3118030						
ANR	3118303	Symbol	* reg_n		3118030						
ANR	3118304	Symbol	s -> group [ grp_quad_base_n + 3 ] . src_mask		3118030						
ANR	3118305	Symbol	s -> group [ grp_quad_base_n + 2 ] . src_pending		3118030						
ANR	3118306	Symbol	s -> group [ grp_quad_base_n + 2 ] . src_mask		3118030						
ANR	3118307	Symbol	val		3118030						
ANR	3118308	Symbol	IIC_REGSET_SIZE		3118030						
ANR	3118309	Symbol	opaque		3118030						
ANR	3118310	Symbol	offset		3118030						
ANR	3118311	Symbol	s -> reg_set		3118030						
ANR	3118312	Symbol	* grp_quad_base_n		3118030						
ANR	3118313	Symbol	s -> group [ grp_quad_base_n ] . src_mask		3118030						
ANR	3118314	Symbol	s		3118030						
ANR	3118315	Symbol	size		3118030						
ANR	3118316	Symbol	s -> group [ grp_quad_base_n + 3 ] . src_pending		3118030						
ANR	3118317	Symbol	reg_n		3118030						
ANR	3118318	Symbol	grp_quad_base_n		3118030						
ANR	3118319	Symbol	* offset		3118030						
ANR	3118320	Symbol	* s		3118030						
