Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 12 10:40:23 2019
| Host         : DADI-20180128YX running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file HDMI_tx_test_timing_summary_routed.rpt -rpx HDMI_tx_test_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_tx_test
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.825        0.000                      0                  341        0.121        0.000                      0                  341       -0.245       -1.234                       9                   232  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_27M               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 3.368}        6.737           148.438         
  clk_out2_clk_wiz_0  {0.000 0.674}        1.347           742.188         
  clkfbout_clk_wiz_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_27M                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.825        0.000                      0                  341        0.121        0.000                      0                  341        2.868        0.000                       0                   218  
  clk_out2_clk_wiz_0                                                                                                                                                   -0.245       -1.234                       9                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_27M
  To Clock:  clk_27M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_27M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/hs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.067ns (28.424%)  route 2.687ns (71.576%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 5.800 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.343    -0.561    u_hdmi_data_gen/clk_out1
    SLICE_X57Y74         FDRE                                         r  u_hdmi_data_gen/hs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.182 r  u_hdmi_data_gen/hs_de_reg/Q
                         net (fo=26, routed)          1.002     0.820    u_hdmi_data_gen/hs_de_reg_n_0
    SLICE_X58Y75         LUT3 (Prop_lut3_I1_O)        0.119     0.939 r  u_hdmi_data_gen/u_HDMI_i_11/O
                         net (fo=6, routed)           0.847     1.786    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[6]
    SLICE_X62Y75         LUT5 (Prop_lut5_I4_O)        0.294     2.080 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.838     2.918    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.275     3.193 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000     3.193    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.303     5.800    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X62Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/C
                         clock pessimism              0.402     6.202    
                         clock uncertainty           -0.214     5.989    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)        0.030     6.019    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.799ns (21.972%)  route 2.837ns (78.028%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 5.802 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.408    -0.496    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.117 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/Q
                         net (fo=10, routed)          1.141     1.025    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg_n_0_[1]
    SLICE_X61Y72         LUT6 (Prop_lut6_I2_O)        0.105     1.130 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_7__0/O
                         net (fo=1, routed)           0.346     1.476    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_7__0_n_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I4_O)        0.105     1.581 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_4__0/O
                         net (fo=14, routed)          0.855     2.435    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_4__0_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I1_O)        0.105     2.540 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_5/O
                         net (fo=1, routed)           0.496     3.036    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_5_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.105     3.141 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.141    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[4]
    SLICE_X62Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.305     5.802    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X62Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
                         clock pessimism              0.418     6.220    
                         clock uncertainty           -0.214     6.007    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.030     6.037    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.037    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/vs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.062ns (29.607%)  route 2.525ns (70.393%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 5.799 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.407    -0.497    u_hdmi_data_gen/clk_out1
    SLICE_X58Y76         FDRE                                         r  u_hdmi_data_gen/vs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.379    -0.118 r  u_hdmi_data_gen/vs_de_reg/Q
                         net (fo=26, routed)          0.882     0.764    u_hdmi_data_gen/vs_de_reg_n_0
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.119     0.883 r  u_hdmi_data_gen/u_HDMI_i_18/O
                         net (fo=4, routed)           0.843     1.726    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[7]
    SLICE_X61Y73         LUT5 (Prop_lut5_I0_O)        0.289     2.015 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.800     2.815    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I1_O)        0.275     3.090 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000     3.090    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.302     5.799    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                         clock pessimism              0.402     6.201    
                         clock uncertainty           -0.214     5.988    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)        0.032     6.020    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.975ns (27.526%)  route 2.567ns (72.474%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 5.802 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.408    -0.496    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.117 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/Q
                         net (fo=10, routed)          1.048     0.931    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg_n_0_[1]
    SLICE_X62Y74         LUT4 (Prop_lut4_I0_O)        0.119     1.050 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_6__1/O
                         net (fo=3, routed)           0.354     1.405    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_6__1_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.267     1.672 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_8/O
                         net (fo=2, routed)           0.784     2.456    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_8_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I3_O)        0.105     2.561 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_3__1/O
                         net (fo=1, routed)           0.380     2.942    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_3__1_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I2_O)        0.105     3.047 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.047    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[3]
    SLICE_X62Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.305     5.802    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X62Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/C
                         clock pessimism              0.418     6.220    
                         clock uncertainty           -0.214     6.007    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)        0.030     6.037    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.037    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_data_gen/y_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.932ns (28.222%)  route 2.370ns (71.778%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 5.735 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.343    -0.561    u_hdmi_data_gen/clk_out1
    SLICE_X56Y74         FDRE                                         r  u_hdmi_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.433    -0.128 f  u_hdmi_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          0.978     0.850    u_hdmi_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.119     0.969 f  u_hdmi_data_gen/x_cnt[11]_i_4/O
                         net (fo=2, routed)           0.536     1.505    u_hdmi_data_gen/x_cnt[11]_i_4_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.275     1.780 f  u_hdmi_data_gen/y_cnt[11]_i_5/O
                         net (fo=2, routed)           0.344     2.125    u_hdmi_data_gen/y_cnt[11]_i_5_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.105     2.230 r  u_hdmi_data_gen/y_cnt[11]_i_2/O
                         net (fo=11, routed)          0.512     2.742    u_hdmi_data_gen/y_cnt[11]_i_2_n_0
    SLICE_X57Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.238     5.735    u_hdmi_data_gen/clk_out1
    SLICE_X57Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[10]/C
                         clock pessimism              0.402     6.137    
                         clock uncertainty           -0.214     5.924    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.168     5.756    u_hdmi_data_gen/y_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_data_gen/y_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.932ns (28.222%)  route 2.370ns (71.778%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 5.735 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.343    -0.561    u_hdmi_data_gen/clk_out1
    SLICE_X56Y74         FDRE                                         r  u_hdmi_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.433    -0.128 f  u_hdmi_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          0.978     0.850    u_hdmi_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.119     0.969 f  u_hdmi_data_gen/x_cnt[11]_i_4/O
                         net (fo=2, routed)           0.536     1.505    u_hdmi_data_gen/x_cnt[11]_i_4_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.275     1.780 f  u_hdmi_data_gen/y_cnt[11]_i_5/O
                         net (fo=2, routed)           0.344     2.125    u_hdmi_data_gen/y_cnt[11]_i_5_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.105     2.230 r  u_hdmi_data_gen/y_cnt[11]_i_2/O
                         net (fo=11, routed)          0.512     2.742    u_hdmi_data_gen/y_cnt[11]_i_2_n_0
    SLICE_X57Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.238     5.735    u_hdmi_data_gen/clk_out1
    SLICE_X57Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[11]/C
                         clock pessimism              0.402     6.137    
                         clock uncertainty           -0.214     5.924    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.168     5.756    u_hdmi_data_gen/y_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_data_gen/y_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.932ns (28.222%)  route 2.370ns (71.778%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 5.735 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.343    -0.561    u_hdmi_data_gen/clk_out1
    SLICE_X56Y74         FDRE                                         r  u_hdmi_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.433    -0.128 f  u_hdmi_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          0.978     0.850    u_hdmi_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.119     0.969 f  u_hdmi_data_gen/x_cnt[11]_i_4/O
                         net (fo=2, routed)           0.536     1.505    u_hdmi_data_gen/x_cnt[11]_i_4_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I1_O)        0.275     1.780 f  u_hdmi_data_gen/y_cnt[11]_i_5/O
                         net (fo=2, routed)           0.344     2.125    u_hdmi_data_gen/y_cnt[11]_i_5_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.105     2.230 r  u_hdmi_data_gen/y_cnt[11]_i_2/O
                         net (fo=11, routed)          0.512     2.742    u_hdmi_data_gen/y_cnt[11]_i_2_n_0
    SLICE_X57Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.238     5.735    u_hdmi_data_gen/clk_out1
    SLICE_X57Y78         FDRE                                         r  u_hdmi_data_gen/y_cnt_reg[9]/C
                         clock pessimism              0.402     6.137    
                         clock uncertainty           -0.214     5.924    
    SLICE_X57Y78         FDRE (Setup_fdre_C_CE)      -0.168     5.756    u_hdmi_data_gen/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/hs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 1.067ns (30.014%)  route 2.488ns (69.986%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 5.800 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.343    -0.561    u_hdmi_data_gen/clk_out1
    SLICE_X57Y74         FDRE                                         r  u_hdmi_data_gen/hs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.182 r  u_hdmi_data_gen/hs_de_reg/Q
                         net (fo=26, routed)          1.002     0.820    u_hdmi_data_gen/hs_de_reg_n_0
    SLICE_X58Y75         LUT3 (Prop_lut3_I1_O)        0.119     0.939 r  u_hdmi_data_gen/u_HDMI_i_11/O
                         net (fo=6, routed)           0.847     1.786    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[6]
    SLICE_X62Y75         LUT5 (Prop_lut5_I4_O)        0.294     2.080 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.639     2.719    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.275     2.994 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000     2.994    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.303     5.800    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X62Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                         clock pessimism              0.402     6.202    
                         clock uncertainty           -0.214     5.989    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)        0.032     6.021    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.853ns (24.476%)  route 2.632ns (75.524%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 5.802 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.409    -0.495    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X60Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.433    -0.062 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/Q
                         net (fo=4, routed)           0.790     0.728    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1]
    SLICE_X60Y77         LUT5 (Prop_lut5_I3_O)        0.105     0.833 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_2/O
                         net (fo=11, routed)          0.586     1.419    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_2_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.105     1.524 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_1__1/O
                         net (fo=7, routed)           0.736     2.259    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_1__1_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.105     2.364 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[1]_i_1/O
                         net (fo=2, routed)           0.521     2.886    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1]
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.105     2.991 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.991    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1]_i_1__1_n_0
    SLICE_X62Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.305     5.802    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X62Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]/C
                         clock pessimism              0.402     6.204    
                         clock uncertainty           -0.214     5.991    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.030     6.021    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.840ns (24.699%)  route 2.561ns (75.301%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 5.805 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.515    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.410 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.985    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.904 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.407    -0.497    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X60Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.398    -0.099 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/Q
                         net (fo=19, routed)          0.780     0.681    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg_n_0_[0]
    SLICE_X61Y71         LUT5 (Prop_lut5_I2_O)        0.232     0.913 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1/O
                         net (fo=11, routed)          0.771     1.685    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I0_O)        0.105     1.790 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0/O
                         net (fo=2, routed)           0.425     2.215    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0_n_0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.105     2.320 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0/O
                         net (fo=7, routed)           0.585     2.904    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0_n_0
    SLICE_X63Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    N11                                               0.000     6.737 r  clk_27M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.384     8.120 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.124    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     3.063 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     4.420    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.497 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.308     5.805    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X63Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]/C
                         clock pessimism              0.402     6.207    
                         clock uncertainty           -0.214     5.994    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)       -0.032     5.962    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]
  -------------------------------------------------------------------
                         required time                          5.962    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  3.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.579    -0.542    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/Q
                         net (fo=1, routed)           0.055    -0.346    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d
    SLICE_X61Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.845    -0.782    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X61Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg/C
                         clock pessimism              0.240    -0.542    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.075    -0.467    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.366%)  route 0.604ns (78.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.589    -0.532    u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    SLICE_X64Y64         FDPE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDPE (Prop_fdpe_C_Q)         0.164    -0.368 r  u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/Q
                         net (fo=8, routed)           0.604     0.235    u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/RST
    OLOGIC_X1Y67         OSERDESE2                                    r  u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.852    -0.775    u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/PXLCLK_I
    OLOGIC_X1Y67         OSERDESE2                                    r  u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
                         clock pessimism              0.273    -0.502    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.057    u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.373%)  route 0.150ns (44.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.585    -0.536    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/Q
                         net (fo=11, routed)          0.150    -0.245    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[1]
    SLICE_X60Y69         LUT6 (Prop_lut6_I0_O)        0.045    -0.200 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.200    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t[2]
    SLICE_X60Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.851    -0.776    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X60Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/C
                         clock pessimism              0.273    -0.503    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.120    -0.383    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.073%)  route 0.129ns (40.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.583    -0.538    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X63Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/Q
                         net (fo=1, routed)           0.129    -0.269    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[0]
    SLICE_X64Y76         LUT4 (Prop_lut4_I3_O)        0.045    -0.224 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[0]_i_1__0_n_0
    SLICE_X64Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.848    -0.779    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X64Y76         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/C
                         clock pessimism              0.252    -0.527    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.120    -0.407    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.583    -0.538    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X64Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]/Q
                         net (fo=1, routed)           0.081    -0.293    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg_n_0_[0]
    SLICE_X65Y72         LUT4 (Prop_lut4_I3_O)        0.045    -0.248 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.248    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[0]_i_1__1_n_0
    SLICE_X65Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.850    -0.777    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X65Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.091    -0.434    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.746%)  route 0.106ns (36.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.580    -0.541    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X62Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.295    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[0]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1__0_n_0
    SLICE_X63Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.847    -0.780    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/C
                         clock pessimism              0.252    -0.528    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.091    -0.437    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.227ns (77.425%)  route 0.066ns (22.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.582    -0.539    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/Q
                         net (fo=11, routed)          0.066    -0.345    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg_n_0_[1]
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.099    -0.246 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__1_n_0
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.850    -0.778    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                         clock pessimism              0.239    -0.539    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.091    -0.448    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_data_gen/hs_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.495%)  route 0.105ns (33.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.553    -0.568    u_hdmi_data_gen/clk_out1
    SLICE_X56Y74         FDRE                                         r  u_hdmi_data_gen/x_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  u_hdmi_data_gen/x_cnt_reg[6]/Q
                         net (fo=18, routed)          0.105    -0.299    u_hdmi_data_gen/p_1_in_0
    SLICE_X57Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.254 r  u_hdmi_data_gen/hs_de_i_1/O
                         net (fo=1, routed)           0.000    -0.254    u_hdmi_data_gen/hs_de_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  u_hdmi_data_gen/hs_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.818    -0.809    u_hdmi_data_gen/clk_out1
    SLICE_X57Y74         FDRE                                         r  u_hdmi_data_gen/hs_de_reg/C
                         clock pessimism              0.254    -0.555    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.092    -0.463    u_hdmi_data_gen/hs_de_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/color_bar_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_data_gen/color_bar_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.763%)  route 0.115ns (38.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.553    -0.568    u_hdmi_data_gen/clk_out1
    SLICE_X57Y74         FDRE                                         r  u_hdmi_data_gen/color_bar_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  u_hdmi_data_gen/color_bar_reg[23]/Q
                         net (fo=2, routed)           0.115    -0.312    u_hdmi_data_gen/data4[7]
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  u_hdmi_data_gen/color_bar[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    u_hdmi_data_gen/color_bar[23]_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  u_hdmi_data_gen/color_bar_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.818    -0.809    u_hdmi_data_gen/clk_out1
    SLICE_X57Y74         FDRE                                         r  u_hdmi_data_gen/color_bar_reg[23]/C
                         clock pessimism              0.241    -0.568    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.091    -0.477    u_hdmi_data_gen/color_bar_reg[23]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_data_gen/hsync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.510%)  route 0.161ns (43.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.554    -0.567    u_hdmi_data_gen/clk_out1
    SLICE_X56Y73         FDRE                                         r  u_hdmi_data_gen/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  u_hdmi_data_gen/x_cnt_reg[2]/Q
                         net (fo=10, routed)          0.161    -0.243    u_hdmi_data_gen/x_cnt_reg_n_0_[2]
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  u_hdmi_data_gen/hsync_r_i_1/O
                         net (fo=1, routed)           0.000    -0.198    u_hdmi_data_gen/hsync_r_i_1_n_0
    SLICE_X54Y73         FDRE                                         r  u_hdmi_data_gen/hsync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_27M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.819    -0.808    u_hdmi_data_gen/clk_out1
    SLICE_X54Y73         FDRE                                         r  u_hdmi_data_gen/hsync_r_reg/C
                         clock pessimism              0.273    -0.535    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.120    -0.415    u_hdmi_data_gen/hsync_r_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.737       5.144      BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y73     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y70     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y67     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X61Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X64Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X64Y70     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X64Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X60Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X60Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X59Y74     u_hdmi_data_gen/VGA_B_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X60Y74     u_hdmi_data_gen/VGA_B_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X59Y74     u_hdmi_data_gen/VGA_R_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X59Y75     u_hdmi_data_gen/VGA_R_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X62Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X62Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X61Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X62Y75     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y75     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation       -1.234ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.245     BUFGCTRL_X0Y1    u_clk/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y73     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y70     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y67     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



