
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000225                       # Number of seconds simulated
sim_ticks                                   224977000                       # Number of ticks simulated
final_tick                                  224977000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51701                       # Simulator instruction rate (inst/s)
host_op_rate                                    96646                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78161108                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652892                       # Number of bytes of host memory used
host_seconds                                     2.88                       # Real time elapsed on the host
sim_insts                                      148811                       # Number of instructions simulated
sim_ops                                        278182                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           64320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          153344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             217664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3401                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          285895892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          681598563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             967494455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     285895892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        285895892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         285895892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         681598563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            967494455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 217728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  217728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     224962500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3402                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    425.612648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.430254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.041480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          138     27.27%     27.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          101     19.96%     47.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      8.70%     55.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      7.31%     63.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      6.72%     69.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      4.15%     74.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.38%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      3.36%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          107     21.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          506                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     44102750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               107890250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   17010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12963.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31713.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       967.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    967.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66126.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2384760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1248555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14858340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26707350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               412800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        74153010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1043520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              138018255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            613.477178                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            165316000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       191500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2715750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      52189500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    162600250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1313760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9424800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16425120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1176000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        55352700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6972960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         11675940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              117149715                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            520.718629                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            185860500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2175000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5986000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     46349000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     18156500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30922750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    121387750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   89707                       # Number of BP lookups
system.cpu.branchPred.condPredicted             89707                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7304                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                76201                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2002                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                476                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           76201                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              35429                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            40772                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3534                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       64427                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       17144                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1532                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           223                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       46602                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           183                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       224977000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           449955                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              82118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         384649                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       89707                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              37431                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        284559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   14788                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           444                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     46509                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2421                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             374607                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.899500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.193980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   259520     69.28%     69.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11501      3.07%     72.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7099      1.90%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6837      1.83%     76.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6492      1.73%     77.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3900      1.04%     78.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5246      1.40%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3684      0.98%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    70328     18.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               374607                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.199369                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.854861                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    69684                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                203072                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     81708                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 12749                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7394                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 648638                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7394                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    77070                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  150163                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1701                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     85296                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 52983                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 617456                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4155                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12364                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4018                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  32994                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              773004                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1604013                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           926599                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               622                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                352777                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   420227                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 50                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             49                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     53200                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                78155                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               21796                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1007                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              235                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     561660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 132                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    474245                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2037                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          283609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       394954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             99                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        374607                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.265980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.107532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              245003     65.40%     65.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               25443      6.79%     72.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17963      4.80%     76.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22011      5.88%     82.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               18740      5.00%     87.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               17405      4.65%     92.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               15696      4.19%     96.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8086      2.16%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4260      1.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          374607                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6440     86.03%     86.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     2      0.03%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    661      8.83%     94.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   380      5.08%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4955      1.04%      1.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                381166     80.37%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   36      0.01%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1427      0.30%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 189      0.04%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                68045     14.35%     96.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18389      3.88%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              26      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             12      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 474245                       # Type of FU issued
system.cpu.iq.rate                           1.053983                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        7486                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015785                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1332109                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            845027                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       447857                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 511                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                416                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          240                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 476518                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     258                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2396                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40441                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8954                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           265                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7394                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   97155                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3995                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              561792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               412                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 78155                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                21796                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 75                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    745                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2970                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2748                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6438                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9186                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                458474                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 64386                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15771                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        81526                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    49085                       # Number of branches executed
system.cpu.iew.exec_stores                      17140                       # Number of stores executed
system.cpu.iew.exec_rate                     1.018933                       # Inst execution rate
system.cpu.iew.wb_sent                         452069                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        448097                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    349074                       # num instructions producing a value
system.cpu.iew.wb_consumers                    558764                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.995871                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624725                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          283624                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7358                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       331506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.839146                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.935815                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       252341     76.12%     76.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        24173      7.29%     83.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8763      2.64%     86.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17380      5.24%     91.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6289      1.90%     93.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4853      1.46%     94.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2939      0.89%     95.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          856      0.26%     95.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        13912      4.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       331506                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               148811                       # Number of instructions committed
system.cpu.commit.committedOps                 278182                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          50556                       # Number of memory references committed
system.cpu.commit.loads                         37714                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      34663                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        206                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    274864                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  740                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3162      1.14%      1.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           222978     80.16%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.01%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1315      0.47%     81.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            156      0.06%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37690     13.55%     95.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          12842      4.62%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           24      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            278182                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 13912                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       879400                       # The number of ROB reads
system.cpu.rob.rob_writes                     1167297                       # The number of ROB writes
system.cpu.timesIdled                             625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           75348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      148811                       # Number of Instructions Simulated
system.cpu.committedOps                        278182                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.023668                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.023668                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.330724                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.330724                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   635057                       # number of integer regfile reads
system.cpu.int_regfile_writes                  384862                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       413                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      200                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    258522                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   169901                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  195000                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1774                       # number of replacements
system.cpu.dcache.tags.tagsinuse           785.757225                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               59727                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.346319                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         173076500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   785.757225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.767341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.767341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          840                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            149100                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           149100                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        47398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           47398                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        12329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12329                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         59727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            59727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        59727                       # number of overall hits
system.cpu.dcache.overall_hits::total           59727                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        12911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12911                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          513                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13424                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13424                       # number of overall misses
system.cpu.dcache.overall_misses::total         13424                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    810874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    810874000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     39894499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39894499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    850768499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    850768499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    850768499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    850768499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        60309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        12842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        73151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        73151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        73151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        73151                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.214081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.214081                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.039947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039947                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.183511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.183511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.183511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.183511                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62804.895051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62804.895051                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77767.054581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77767.054581                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63376.676028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63376.676028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63376.676028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63376.676028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15335                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.385281                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          573                       # number of writebacks
system.cpu.dcache.writebacks::total               573                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        10620                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10620                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10626                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10626                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10626                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10626                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2291                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          507                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2798                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    167266000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    167266000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     38978999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38978999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    206244999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    206244999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    206244999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    206244999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.037988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.039480                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039480                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.038250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038250                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73010.039284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73010.039284                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76881.654832                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76881.654832                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73711.579342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73711.579342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73711.579342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73711.579342                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                34                       # number of replacements
system.cpu.icache.tags.tagsinuse           571.724767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               45141                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1012                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             44.605731                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   571.724767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.279162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.279162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          978                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          636                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.477539                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             94030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            94030                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        45141                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           45141                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         45141                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            45141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        45141                       # number of overall hits
system.cpu.icache.overall_hits::total           45141                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1368                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1368                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1368                       # number of overall misses
system.cpu.icache.overall_misses::total          1368                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    109700499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109700499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    109700499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109700499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    109700499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109700499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        46509                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        46509                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        46509                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        46509                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        46509                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        46509                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.029414                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029414                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.029414                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029414                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.029414                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029414                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80190.423246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80190.423246                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80190.423246                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80190.423246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80190.423246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80190.423246                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          562                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           34                       # number of writebacks
system.cpu.icache.writebacks::total                34                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          354                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          354                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          354                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1014                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1014                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1014                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1014                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1014                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     85397999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     85397999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     85397999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     85397999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     85397999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     85397999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.021802                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021802                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.021802                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021802                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.021802                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021802                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84218.933925                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84218.933925                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84218.933925                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84218.933925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84218.933925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84218.933925                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1897.235666                       # Cycle average of tags in use
system.l2.tags.total_refs                        2211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3401                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.650103                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        570.490465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1326.745201                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.069640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.161956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.231596                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.415161                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     48305                       # Number of tag accesses
system.l2.tags.data_accesses                    48305                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          573                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              573                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               360                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   402                       # number of demand (read+write) hits
system.l2.demand_hits::total                      410                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    8                       # number of overall hits
system.l2.overall_hits::cpu.data                  402                       # number of overall hits
system.l2.overall_hits::total                     410                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 465                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1006                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1931                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1006                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2396                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3402                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1006                       # number of overall misses
system.l2.overall_misses::cpu.data               2396                       # number of overall misses
system.l2.overall_misses::total                  3402                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     37769000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37769000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     83860500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83860500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    159987000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    159987000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      83860500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     197756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        281616500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     83860500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    197756000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       281616500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          573                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1014                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2798                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3812                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1014                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2798                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3812                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917160                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.992110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992110                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.842863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842863                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.992110                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.856326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892445                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.992110                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.856326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892445                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81223.655914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81223.655914                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83360.337972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83360.337972                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82851.890212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82851.890212                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83360.337972                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82535.893155                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82779.688419                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83360.337972                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82535.893155                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82779.688419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            465                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1006                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1006                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1931                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3402                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     33119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     73810500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     73810500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    140677000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    140677000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     73810500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    173796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    247606500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     73810500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    173796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    247606500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.992110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.842863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.842863                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.992110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.856326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.992110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.856326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892445                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71223.655914                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71223.655914                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73370.278330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73370.278330                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72851.890212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72851.890212                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73370.278330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72535.893155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72782.627866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73370.278330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72535.893155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72782.627866                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3402                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2936                       # Transaction distribution
system.membus.trans_dist::ReadExReq               465                       # Transaction distribution
system.membus.trans_dist::ReadExResp              465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2937                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       217664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       217664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  217664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3402                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4141000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17988750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         5620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    224977000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1014                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2291                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       215744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 282688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045769                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3804     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3812                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3417000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1518000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4197000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
