{
    "code": "module TopModule (\n    input logic clk,\n    input logic rst_n,\n    input logic [7:0] in,\n    output logic [7:0] pedge\n);\n\n    logic [7:0] prev_in;\n\n    always_ff @(posedge clk) begin\n        if (!rst_n) begin\n            pedge <= 8'b0;\n            prev_in <= 8'b0;\n        end else begin\n            pedge <= (~prev_in) & in;\n            prev_in <= in;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}