Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 12:20:29 2024
| Host         : kd-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/Filter2d_accel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.295ns (24.923%)  route 3.901ns (75.077%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 4.048 - 3.300 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10257, unset)        0.787     0.787    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[28]/Q
                         net (fo=3, unplaced)         0.797     2.017    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt_reg[28]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.249 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0/O
                         net (fo=1, unplaced)         0.347     2.596    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_9__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     2.701 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0/O
                         net (fo=1, unplaced)         0.347     3.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_6__0_n_3
                         LUT6 (Prop_lut6_I5_O)        0.105     3.153 f  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3__0/O
                         net (fo=15, unplaced)        0.400     3.553    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in
                         LUT4 (Prop_lut4_I2_O)        0.105     3.658 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7/O
                         net (fo=2, unplaced)         0.593     4.251    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3
                         LUT5 (Prop_lut5_I0_O)        0.105     4.356 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0/O
                         net (fo=1, unplaced)         0.328     4.684    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3
                         LUT6 (Prop_lut6_I0_O)        0.105     4.789 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4__0/O
                         net (fo=5, unplaced)         0.375     5.164    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0
                         LUT5 (Prop_lut5_I1_O)        0.105     5.269 r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0/O
                         net (fo=30, unplaced)        0.714     5.983    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=10257, unset)        0.748     4.048    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]/C
                         clock pessimism              0.000     4.048    
                         clock uncertainty           -0.035     4.012    
                         FDRE (Setup_fdre_C_R)       -0.423     3.589    bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -2.394    




