;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP @232, #200
	JMZ -601, @-20
	JMP 0, @-20
	SUB -831, 400
	SUB -27, <-429
	SUB -831, 400
	CMP @127, 100
	SPL @72, #201
	SUB 12, @10
	SPL 12, <10
	CMP 115, 609
	SPL 0, #0
	JMP -4, @-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 5, @-0
	SPL <127, 100
	SPL @72, #201
	SUB 12, @10
	CMP 13, <0
	SUB 12, @10
	JMN <127, @100
	SUB 83, @240
	SUB @127, 100
	SPL 0, <2
	SUB @127, 100
	CMP #72, @201
	CMP @127, 100
	SPL @72, #201
	SLT 210, 31
	SUB 83, @286
	SPL @72, #201
	SPL <127, 106
	SUB #72, @201
	CMP 13, <0
	SLT 12, @10
	CMP 12, @10
	CMP 12, @10
	CMP -7, <-420
	CMP -7, <-420
	SUB 12, @10
	JMP 12, <10
	SUB 13, <0
	SUB 12, @10
	CMP <0, @2
	ADD 240, 60
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMN 115, 609
	JMZ -601, @-20
	JMP 0, @-20
	SUB -831, 400
