#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May  6 01:22:48 2025
# Process ID: 32600
# Current directory: C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1
# Command line: vivado.exe -log hand_comparator.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hand_comparator.tcl -notrace
# Log file: C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1/hand_comparator.vdi
# Journal file: C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1\vivado.jou
# Running On: SidFW, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 33618 MB
#-----------------------------------------------------------
source hand_comparator.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 372.789 ; gain = 52.184
Command: link_design -top hand_comparator -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 770.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.srcs/constrs_1/new/constraints.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.srcs/constrs_1/new/constraints.xdc:1]
Finished Parsing XDC File [C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 905.285 ; gain = 527.641
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 923.297 ; gain = 18.012

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.srcs/constrs_1/new/constraints.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13fd20f38

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1379.598 ; gain = 456.301

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13fd20f38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13fd20f38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15ad8fbc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15ad8fbc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15ad8fbc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15ad8fbc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1716.012 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b1d8490b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1716.012 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b1d8490b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1716.012 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b1d8490b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.012 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.012 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b1d8490b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1716.012 ; gain = 810.727
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1/hand_comparator_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hand_comparator_drc_opted.rpt -pb hand_comparator_drc_opted.pb -rpx hand_comparator_drc_opted.rpx
Command: report_drc -file hand_comparator_drc_opted.rpt -pb hand_comparator_drc_opted.pb -rpx hand_comparator_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1/hand_comparator_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.012 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90fdfd03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1716.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.srcs/constrs_1/new/constraints.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a7387d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.581 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 757b2305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 757b2305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 1716.012 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 757b2305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.682 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: b32d7445

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: b32d7445

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: b32d7445

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: b32d7445

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.012 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: b32d7445

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.012 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: b32d7445

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b32d7445

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b32d7445

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: d32f3901

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.012 ; gain = 0.000
Phase 2 Global Placement | Checksum: d32f3901

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d32f3901

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3a876d34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f3595776

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f3595776

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: b6b1f93f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b6b1f93f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b6b1f93f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b6b1f93f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: b6b1f93f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b6b1f93f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b6b1f93f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: b6b1f93f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.012 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 121006089

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000
Ending Placer Task | Checksum: aa70fd42

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1/hand_comparator_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hand_comparator_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1716.012 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hand_comparator_utilization_placed.rpt -pb hand_comparator_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hand_comparator_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1716.012 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1718.492 ; gain = 2.480
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1736.363 ; gain = 14.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1/hand_comparator_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 274ad0cf ConstDB: 0 ShapeSum: 83262c73 RouteDB: 0
Post Restoration Checksum: NetGraph: ede35937 NumContArr: ad5db46a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 19b410da1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1815.430 ; gain = 69.949

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19b410da1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1821.480 ; gain = 76.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19b410da1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1821.480 ; gain = 76.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19ffca399

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1827.465 ; gain = 81.984

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1514
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1514
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19ffca399

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1828.754 ; gain = 83.273

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19ffca399

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1828.754 ; gain = 83.273
Phase 3 Initial Routing | Checksum: 1b47bba95

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273
Phase 4 Rip-up And Reroute | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273
Phase 5 Delay and Skew Optimization | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273
Phase 6.1 Hold Fix Iter | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273
Phase 6 Post Hold Fix | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.397194 %
  Global Horizontal Routing Utilization  = 0.412546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1828.754 ; gain = 83.273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bfee7638

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1829.430 ; gain = 83.949

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1550397c1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1829.430 ; gain = 83.949

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1550397c1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1829.430 ; gain = 83.949
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1829.430 ; gain = 83.949

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1829.430 ; gain = 93.066
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1843.250 ; gain = 13.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1/hand_comparator_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hand_comparator_drc_routed.rpt -pb hand_comparator_drc_routed.pb -rpx hand_comparator_drc_routed.rpx
Command: report_drc -file hand_comparator_drc_routed.rpt -pb hand_comparator_drc_routed.pb -rpx hand_comparator_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1/hand_comparator_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hand_comparator_methodology_drc_routed.rpt -pb hand_comparator_methodology_drc_routed.pb -rpx hand_comparator_methodology_drc_routed.rpx
Command: report_methodology -file hand_comparator_methodology_drc_routed.rpt -pb hand_comparator_methodology_drc_routed.pb -rpx hand_comparator_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.srcs/constrs_1/new/constraints.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.runs/impl_1/hand_comparator_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hand_comparator_power_routed.rpt -pb hand_comparator_power_summary_routed.pb -rpx hand_comparator_power_routed.rpx
Command: report_power -file hand_comparator_power_routed.rpt -pb hand_comparator_power_summary_routed.pb -rpx hand_comparator_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/sidra/Documents/GitHub/Poker/sid_testing/sid_testing.srcs/constrs_1/new/constraints.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hand_comparator_route_status.rpt -pb hand_comparator_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file hand_comparator_timing_summary_routed.rpt -pb hand_comparator_timing_summary_routed.pb -rpx hand_comparator_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file hand_comparator_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hand_comparator_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hand_comparator_bus_skew_routed.rpt -pb hand_comparator_bus_skew_routed.pb -rpx hand_comparator_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May  6 01:24:00 2025...
