\subsection{rxiq\+\_\+siso\+\_\+sdr.\+vhd}
\label{rxiq__siso__sdr_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/rxiq\+\_\+siso\+\_\+sdr.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/rxiq\+\_\+siso\+\_\+sdr.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00002 \textcolor{keyword}{-- FILE:    rxiq\_siso\_sdr.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION: rxiq samples in SISO sdr mode}
00004 \textcolor{keyword}{-- DATE:    Jan 13, 2016}
00005 \textcolor{keyword}{-- AUTHOR(s):   Lime Microsystems}
00006 \textcolor{keyword}{-- REVISIONS:}
00007 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00008 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00009 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00010 \textcolor{vhdlkeyword}{use }ieee.numeric\_std.\textcolor{keywordflow}{all};
00011 
00012 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00013 \textcolor{keyword}{-- Entity declaration}
00014 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00015 \textcolor{keywordflow}{entity }rxiq_siso_sdr \textcolor{keywordflow}{is}
00016    \textcolor{keywordflow}{generic}\textcolor{vhdlchar}{(}
00017       \textcolor{vhdlchar}{iq_width}                  \textcolor{vhdlchar}{:} \textcolor{comment}{integer} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}
00018    \textcolor{vhdlchar}{)};
00019   \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00020       \textcolor{vhdlchar}{clk}         \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00021       \textcolor{vhdlchar}{reset_n}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00022       \textcolor{vhdlchar}{fidm}         \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{ -- External Frame ID mode. Frame start at fsync = 0, when 0. Frame start
       at fsync = 1, when 1.}
00023 \textcolor{keyword}{      --Rx interface data }
00024       \textcolor{vhdlchar}{DIQ_h}         \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00025         \textcolor{vhdlchar}{DIQ_l}          \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00026 \textcolor{keyword}{      --fifo ports }
00027       \textcolor{vhdlchar}{fifo_wfull}  \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00028       \textcolor{vhdlchar}{fifo_wrreq}  \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00029       \textcolor{vhdlchar}{fifo_wdata}  \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{*}\textcolor{vhdllogic}{4-1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}   
00030         \textcolor{vhdlchar}{)};
00031 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{rxiq\_siso\_sdr};
00032 
00033 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00034 \textcolor{keyword}{-- Architecture}
00035 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00036 \textcolor{keywordflow}{architecture} arch \textcolor{keywordflow}{of} rxiq_siso_sdr is
00037 \textcolor{keyword}{--declare signals,  components here}
00038 
00039 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{sdr_reg_0}            \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00040 
00041 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{diq_pos0_reg}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00042 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{diq_pos1_reg}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00043 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{diq_pos2_reg}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00044 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{diq_pos3_reg}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00045 
00046 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{diq_pos0_cap_en}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00047 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{diq_pos1_cap_en}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00048 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{diq_pos2_cap_en}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00049 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{diq_pos3_cap_en}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00050 
00051 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{sdr_diq_valid}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00052 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{sdr_fifo_data}            \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{*}\textcolor{vhdllogic}{4-1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00053 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{sdr_fifo_data_valid}  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00054 
00055  
00056 \textcolor{vhdlkeyword}{begin}
00057 
00058 \textcolor{vhdlchar}{sdr_diq_valid}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sdr_reg_0}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{XOR} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00059 
00060 
00061  sdr\_reg\_proc : \textcolor{keywordflow}{process}(reset_n, clk)
00062 \textcolor{vhdlkeyword}{    begin}
00063       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00064             \textcolor{vhdlchar}{sdr_reg_0}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00065       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00066             \textcolor{vhdlchar}{sdr_reg_0}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{DIQ_l}; 
00067         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00068     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00069 
00070 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00071 \textcolor{keyword}{-- To capture DIQ data in 0 position (frame start)}
00072 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00073 \textcolor{vhdlchar}{diq_pos0_cap_en} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{diq_pos1_cap_en} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{diq_pos2_cap_en}\textcolor{vhdlchar}{)};
00074 
00075  diq\_pos0\_reg\_proc : \textcolor{keywordflow}{process}(reset_n, clk)
00076 \textcolor{vhdlkeyword}{    begin}
00077       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00078          \textcolor{vhdlchar}{diq_pos0_reg}       \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00079             \textcolor{vhdlchar}{diq_pos1_cap_en}     \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; 
00080       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00081             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{fidm} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sdr_diq_valid}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{diq_pos0_cap_en}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00082             \textcolor{vhdlchar}{diq_pos0_reg}        \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00083                 \textcolor{vhdlchar}{diq_pos1_cap_en} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00084             \textcolor{keywordflow}{else} 
00085                 \textcolor{vhdlchar}{diq_pos0_reg}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{diq_pos0_reg};
00086                 \textcolor{vhdlchar}{diq_pos1_cap_en} \textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00087             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if}; 
00088         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00089     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00090 
00091 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00092 \textcolor{keyword}{-- To capture DIQ data in 1 position}
00093 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00094 
00095  diq\_pos1\_reg\_proc : \textcolor{keywordflow}{process}(reset_n, clk)
00096 \textcolor{vhdlkeyword}{    begin}
00097       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00098          \textcolor{vhdlchar}{diq_pos1_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00099             \textcolor{vhdlchar}{diq_pos2_cap_en} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};  
00100       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00101             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{fidm} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sdr_diq_valid}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      diq_pos1_cap_en}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00102             \textcolor{vhdlchar}{diq_pos1_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00103                 \textcolor{vhdlchar}{diq_pos2_cap_en} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00104             \textcolor{keywordflow}{else} 
00105                 \textcolor{vhdlchar}{diq_pos1_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{diq_pos1_reg};
00106                 \textcolor{vhdlchar}{diq_pos2_cap_en} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00107             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if}; 
00108         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00109     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00110 
00111 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00112 \textcolor{keyword}{-- To capture DIQ data in 2 position (frame start)}
00113 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00114 
00115  diq\_pos2\_reg\_proc : \textcolor{keywordflow}{process}(reset_n, clk)
00116 \textcolor{vhdlkeyword}{    begin}
00117       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00118          \textcolor{vhdlchar}{diq_pos2_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00119             \textcolor{vhdlchar}{diq_pos3_cap_en} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};  
00120       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00121             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{fidm} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sdr_diq_valid}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{diq_pos2_cap_en}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00122             \textcolor{vhdlchar}{diq_pos2_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00123                 \textcolor{vhdlchar}{diq_pos3_cap_en} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00124             \textcolor{keywordflow}{else} 
00125                 \textcolor{vhdlchar}{diq_pos2_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{diq_pos2_reg};
00126                 \textcolor{vhdlchar}{diq_pos3_cap_en} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00127             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if}; 
00128         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00129     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00130 
00131 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00132 \textcolor{keyword}{-- To capture DIQ data in 3 position}
00133 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00134 diq\_pos3\_reg\_proc : \textcolor{keywordflow}{process}(reset_n, clk)
00135 \textcolor{vhdlkeyword}{    begin}
00136       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00137          \textcolor{vhdlchar}{diq_pos3_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}; 
00138       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00139             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{fidm} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sdr_diq_valid}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      diq_pos3_cap_en}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00140             \textcolor{vhdlchar}{diq_pos3_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{DIQ_l}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00141             \textcolor{keywordflow}{else} 
00142                 \textcolor{vhdlchar}{diq_pos3_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{diq_pos3_reg};
00143             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if}; 
00144         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00145     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00146     
00147 \textcolor{keyword}{--sdr\_fifo\_data <= diq\_pos0\_reg & diq\_pos1\_reg & diq\_pos2\_reg & diq\_pos3\_reg;}
00148 \textcolor{vhdlchar}{sdr_fifo_data} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{diq_pos3_reg} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{diq_pos2_reg} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{diq_pos1_reg} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{diq_pos0_reg};
00149 
00150 sdr\_fifo\_data\_valid\_proc : \textcolor{keywordflow}{process}(reset_n, clk)
00151 \textcolor{vhdlkeyword}{    begin}
00152       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00153          \textcolor{vhdlchar}{sdr_fifo_data_valid}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; 
00154       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00155             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{diq_pos3_cap_en}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00156             \textcolor{vhdlchar}{sdr_fifo_data_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00157             \textcolor{keywordflow}{else} 
00158                 \textcolor{vhdlchar}{sdr_fifo_data_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00159             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if}; 
00160         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00161     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00162     
00163 \textcolor{vhdlchar}{fifo_wdata} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sdr_fifo_data};
00164 \textcolor{vhdlchar}{fifo_wrreq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sdr_fifo_data_valid} \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{fifo_wfull};
00165     
00166  
00167 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{arch};   
00168 
00169 
00170 
00171 
00172 
00173 
00174 
\end{DoxyCode}
