--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml RamAccess.twx RamAccess.ncd -o RamAccess.twr RamAccess.pcf
-ucf n3.ucf

Design file:              RamAccess.ncd
Physical constraint file: RamAccess.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btnMEMR
------------+------------+------------+------------+------------+-------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                               | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)              | Phase  |
------------+------------+------------+------------+------------+-------------------------------+--------+
DBUS<0>     |   -1.824(F)|      FAST  |    5.203(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<1>     |   -2.176(F)|      FAST  |    5.546(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<2>     |   -2.296(F)|      FAST  |    5.649(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<3>     |   -1.871(F)|      FAST  |    5.411(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<4>     |   -2.236(F)|      FAST  |    5.589(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<5>     |   -1.887(F)|      FAST  |    5.232(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<6>     |   -1.943(F)|      FAST  |    5.435(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<7>     |   -2.091(F)|      FAST  |    5.382(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<8>     |   -1.566(F)|      FAST  |    4.801(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<9>     |   -1.588(F)|      FAST  |    5.093(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<10>    |   -2.115(F)|      FAST  |    5.316(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<11>    |   -2.116(F)|      FAST  |    5.528(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<12>    |   -1.696(F)|      FAST  |    5.620(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<13>    |   -2.074(F)|      FAST  |    5.956(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<14>    |   -1.791(F)|      FAST  |    5.640(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<15>    |   -1.667(F)|      FAST  |    5.638(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
sw<0>       |   -2.756(F)|      FAST  |    6.417(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<1>       |   -2.643(F)|      FAST  |    7.536(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<2>       |   -2.529(F)|      FAST  |    7.581(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<3>       |   -2.531(F)|      FAST  |    7.653(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<4>       |   -2.339(F)|      FAST  |    5.209(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<5>       |   -2.467(F)|      FAST  |    5.386(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<6>       |   -2.506(F)|      FAST  |    5.396(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<7>       |   -2.509(F)|      FAST  |    5.342(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
------------+------------+------------+------------+------------+-------------------------------+--------+

Setup/Hold to clock btnRDL
------------+------------+------------+------------+------------+-------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                               | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)              | Phase  |
------------+------------+------------+------------+------------+-------------------------------+--------+
DBUS<0>     |   -2.010(F)|      FAST  |    5.536(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<1>     |   -2.362(F)|      FAST  |    5.879(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<2>     |   -2.482(F)|      FAST  |    5.982(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<3>     |   -2.057(F)|      FAST  |    5.744(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<4>     |   -2.422(F)|      FAST  |    5.922(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<5>     |   -2.073(F)|      FAST  |    5.565(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<6>     |   -2.129(F)|      FAST  |    5.768(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<7>     |   -2.277(F)|      FAST  |    5.715(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<8>     |   -1.752(F)|      FAST  |    5.134(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<9>     |   -1.774(F)|      FAST  |    5.426(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<10>    |   -2.301(F)|      FAST  |    5.649(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<11>    |   -2.302(F)|      FAST  |    5.861(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<12>    |   -1.882(F)|      FAST  |    5.953(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<13>    |   -2.260(F)|      FAST  |    6.289(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<14>    |   -1.977(F)|      FAST  |    5.973(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<15>    |   -1.853(F)|      FAST  |    5.971(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
sw<0>       |   -2.593(F)|      FAST  |    6.271(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<1>       |   -2.480(F)|      FAST  |    7.390(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<2>       |   -2.366(F)|      FAST  |    7.435(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<3>       |   -2.368(F)|      FAST  |    7.507(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<4>       |   -2.176(F)|      FAST  |    5.063(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<5>       |   -2.304(F)|      FAST  |    5.240(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<6>       |   -2.343(F)|      FAST  |    5.250(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<7>       |   -2.346(F)|      FAST  |    5.196(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
------------+------------+------------+------------+------------+-------------------------------+--------+

Setup/Hold to clock btnRDWordU
------------+------------+------------+------------+------------+-------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                               | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)              | Phase  |
------------+------------+------------+------------+------------+-------------------------------+--------+
DBUS<0>     |   -1.612(F)|      FAST  |    4.951(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<1>     |   -1.964(F)|      FAST  |    5.294(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<2>     |   -2.084(F)|      FAST  |    5.397(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<3>     |   -1.659(F)|      FAST  |    5.159(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<4>     |   -2.024(F)|      FAST  |    5.337(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<5>     |   -1.675(F)|      FAST  |    4.980(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<6>     |   -1.731(F)|      FAST  |    5.183(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<7>     |   -1.879(F)|      FAST  |    5.130(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<8>     |   -1.354(F)|      FAST  |    4.549(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<9>     |   -1.376(F)|      FAST  |    4.841(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<10>    |   -1.903(F)|      FAST  |    5.064(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<11>    |   -1.904(F)|      FAST  |    5.276(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<12>    |   -1.484(F)|      FAST  |    5.368(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<13>    |   -1.862(F)|      FAST  |    5.704(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<14>    |   -1.579(F)|      FAST  |    5.388(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
DBUS<15>    |   -1.455(F)|      FAST  |    5.386(F)|      SLOW  |btnMEMR_btnRDWordU_OR_12_o_BUFG|   0.000|
sw<0>       |   -2.401(F)|      FAST  |    5.968(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<1>       |   -2.288(F)|      FAST  |    7.087(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<2>       |   -2.174(F)|      FAST  |    7.132(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<3>       |   -2.176(F)|      FAST  |    7.204(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<4>       |   -1.984(F)|      FAST  |    4.760(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<5>       |   -2.112(F)|      FAST  |    4.937(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<6>       |   -2.151(F)|      FAST  |    4.947(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
sw<7>       |   -2.154(F)|      FAST  |    4.893(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o      |   0.000|
------------+------------+------------+------------+------------+-------------------------------+--------+

Setup/Hold to clock btnWRD
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
sw<0>       |   -1.815(F)|      FAST  |    4.970(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
sw<1>       |   -1.702(F)|      FAST  |    6.089(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
sw<2>       |   -1.588(F)|      FAST  |    6.134(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
sw<3>       |   -1.590(F)|      FAST  |    6.206(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
sw<4>       |   -1.398(F)|      FAST  |    3.762(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
sw<5>       |   -1.526(F)|      FAST  |    3.939(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
sw<6>       |   -1.565(F)|      FAST  |    3.949(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
sw<7>       |   -1.568(F)|      FAST  |    3.895(F)|      SLOW  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Clock btnMEMR to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
led<0>      |        13.421(F)|      SLOW  |         8.236(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<1>      |        15.954(F)|      SLOW  |        10.097(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<2>      |        15.699(F)|      SLOW  |         9.877(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<3>      |        15.974(F)|      SLOW  |        10.038(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<4>      |        12.881(F)|      SLOW  |         7.857(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<5>      |        12.881(F)|      SLOW  |         7.857(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<6>      |        12.771(F)|      SLOW  |         7.811(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<7>      |        12.771(F)|      SLOW  |         7.811(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock btnRDL to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
led<0>      |        13.275(F)|      SLOW  |         8.073(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<1>      |        15.808(F)|      SLOW  |         9.934(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<2>      |        15.553(F)|      SLOW  |         9.714(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<3>      |        15.828(F)|      SLOW  |         9.875(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<4>      |        12.735(F)|      SLOW  |         7.694(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<5>      |        12.735(F)|      SLOW  |         7.694(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<6>      |        12.625(F)|      SLOW  |         7.648(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<7>      |        12.625(F)|      SLOW  |         7.648(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock btnRDWordU to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
led<0>      |        12.972(F)|      SLOW  |         7.881(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<1>      |        15.505(F)|      SLOW  |         9.742(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<2>      |        15.250(F)|      SLOW  |         9.522(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<3>      |        15.525(F)|      SLOW  |         9.683(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<4>      |        12.432(F)|      SLOW  |         7.502(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<5>      |        12.432(F)|      SLOW  |         7.502(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<6>      |        12.322(F)|      SLOW  |         7.456(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<7>      |        12.322(F)|      SLOW  |         7.456(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock btnWRD to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
led<0>      |        11.974(F)|      SLOW  |         7.295(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<1>      |        14.507(F)|      SLOW  |         9.156(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<2>      |        14.252(F)|      SLOW  |         8.936(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<3>      |        14.527(F)|      SLOW  |         9.097(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<4>      |        11.434(F)|      SLOW  |         6.916(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<5>      |        11.434(F)|      SLOW  |         6.916(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<6>      |        11.324(F)|      SLOW  |         6.870(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
led<7>      |        11.324(F)|      SLOW  |         6.870(F)|      FAST  |btnMEMR_btnRDWordU_OR_4_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock to Setup on destination clock btnMEMR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnMEMR        |         |         |    0.999|    0.999|
btnWRD         |         |         |   -0.451|   -0.451|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btnRDL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnMEMR        |         |         |    1.154|    1.154|
btnWRD         |         |         |   -0.288|   -0.288|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btnRDWordU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnMEMR        |         |         |    1.449|    1.449|
btnWRD         |         |         |   -0.096|   -0.096|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btnWRD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnMEMR        |         |         |    2.382|    2.382|
btnWRD         |         |         |    0.507|    0.507|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.727|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btnMEMR        |ABUS<0>        |   12.290|
btnMEMR        |ABUS<1>        |   11.601|
btnMEMR        |ABUS<2>        |   12.442|
btnMEMR        |DBUS<0>        |   14.427|
btnMEMR        |DBUS<1>        |   13.897|
btnMEMR        |DBUS<2>        |   13.897|
btnMEMR        |DBUS<3>        |   13.499|
btnMEMR        |DBUS<4>        |   13.633|
btnMEMR        |DBUS<5>        |   13.962|
btnMEMR        |DBUS<6>        |   13.962|
btnMEMR        |DBUS<7>        |   13.549|
btnMEMR        |DBUS<8>        |   14.147|
btnMEMR        |DBUS<9>        |   14.147|
btnMEMR        |DBUS<10>       |   13.602|
btnMEMR        |DBUS<11>       |   13.867|
btnMEMR        |DBUS<12>       |   13.867|
btnMEMR        |DBUS<13>       |   12.277|
btnMEMR        |DBUS<14>       |   12.695|
btnMEMR        |DBUS<15>       |   12.695|
btnMEMR        |nBHE           |    9.637|
btnMEMR        |nBLE           |    9.689|
btnMEMR        |nMREQ          |   10.452|
btnMEMR        |nRD            |   11.002|
btnMEMR        |nWR            |   11.913|
btnRDL         |ABUS<0>        |   12.144|
btnRDL         |ABUS<1>        |   11.934|
btnRDL         |ABUS<2>        |   12.557|
btnRDL         |DBUS<0>        |   14.542|
btnRDL         |DBUS<1>        |   14.012|
btnRDL         |DBUS<2>        |   14.012|
btnRDL         |DBUS<3>        |   13.614|
btnRDL         |DBUS<4>        |   13.748|
btnRDL         |DBUS<5>        |   14.077|
btnRDL         |DBUS<6>        |   14.077|
btnRDL         |DBUS<7>        |   13.664|
btnRDL         |DBUS<8>        |   14.262|
btnRDL         |DBUS<9>        |   14.262|
btnRDL         |DBUS<10>       |   13.717|
btnRDL         |DBUS<11>       |   13.982|
btnRDL         |DBUS<12>       |   13.982|
btnRDL         |DBUS<13>       |   12.392|
btnRDL         |DBUS<14>       |   12.810|
btnRDL         |DBUS<15>       |   12.810|
btnRDL         |nBHE           |   10.522|
btnRDL         |nBLE           |   10.574|
btnRDL         |nMREQ          |   10.858|
btnRDL         |nRD            |   11.408|
btnRDL         |nWR            |   12.028|
btnRDWordU     |ABUS<0>        |   11.841|
btnRDWordU     |ABUS<1>        |   11.349|
btnRDWordU     |ABUS<2>        |   11.681|
btnRDWordU     |nBHE           |    9.993|
btnRDWordU     |nBLE           |   10.045|
btnRDWordU     |nMREQ          |   10.362|
btnRDWordU     |nRD            |   10.912|
btnWRD         |ABUS<0>        |   10.843|
btnWRD         |ABUS<1>        |   10.572|
btnWRD         |ABUS<2>        |   10.989|
btnWRD         |DBUS<0>        |   12.974|
btnWRD         |DBUS<1>        |   12.444|
btnWRD         |DBUS<2>        |   12.444|
btnWRD         |DBUS<3>        |   12.046|
btnWRD         |DBUS<4>        |   12.180|
btnWRD         |DBUS<5>        |   12.509|
btnWRD         |DBUS<6>        |   12.509|
btnWRD         |DBUS<7>        |   12.096|
btnWRD         |DBUS<8>        |   12.694|
btnWRD         |DBUS<9>        |   12.694|
btnWRD         |DBUS<10>       |   12.149|
btnWRD         |DBUS<11>       |   12.414|
btnWRD         |DBUS<12>       |   12.414|
btnWRD         |DBUS<13>       |   10.824|
btnWRD         |DBUS<14>       |   11.242|
btnWRD         |DBUS<15>       |   11.242|
btnWRD         |nBHE           |    9.971|
btnWRD         |nBLE           |   10.023|
btnWRD         |nMREQ          |   10.258|
btnWRD         |nRD            |   10.808|
btnWRD         |nWR            |   10.460|
sw<0>          |DBUS<0>        |    7.317|
sw<0>          |DBUS<4>        |    7.245|
sw<1>          |DBUS<1>        |    7.501|
sw<1>          |DBUS<5>        |    7.286|
sw<2>          |DBUS<2>        |    7.439|
sw<2>          |DBUS<6>        |    6.996|
sw<3>          |DBUS<3>        |    6.936|
sw<3>          |DBUS<7>        |    6.811|
sw<4>          |nBHE           |   10.411|
sw<4>          |nBLE           |   10.463|
sw<5>          |ABUS<0>        |    9.928|
sw<6>          |ABUS<1>        |   10.362|
sw<7>          |ABUS<2>        |   10.462|
---------------+---------------+---------+


Analysis completed Fri Jul 31 01:27:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



