# IAC-RISC-V-32I-CPU-Team-23-
Implementing a 32 bit RISCV-I instruction set CPU used to run a F1 light simulation, with additional pipelining and data caching.

| Name    | GitHub Username | Personal Statement                                              |
| :-----  | :-------------  | :------------------                                             |
| Raymond | M-uch           | [Raymond's Personal Statement](/Personal_Statements/Raymond.md) |
| Letong  | ksrxlt          | [Letong's Personal Statement](/Personal_Statements/Letong.md)   |
| Mathew  | MatthewGodsmark | [Matthew's Personal Statement](/Personal_Statements/Matthew.md) |
| Alex    | AlexSeferidis   | [Alex's Personal Statement](/Personal_Statments/Alex.md)        |

Project Decomposition
---
Below is a breakdown of how we distributed the work amongst ourselves:

| Component         | Raymond   | Letong   | Matthew   | Alex   |
| :---------        | :-------: | :------: | :-------: | :----: |
| PC                |           |          |           |        |           
| Intruction Memory |           |          |           |        |
| Sign Extend       |           |          |           |        |
| Control Unit      |           |          |           |        |
| Register File     |           |          |           |        |
| ALU               |           |          |           |        |

*Main Contributor = M*   
*Contribution = âœ“*


