verilog xil_defaultlib  \
"../../../../tangerineA7_100.gen/sources_1/ip/cacheDataRam/sim/cacheDataRam.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
