{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697982801920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697982801920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 10:53:21 2023 " "Processing started: Sun Oct 22 10:53:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697982801920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697982801920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Relogio -c Relogio " "Command: quartus_sta Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697982801920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697982802012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697982802587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697982802587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982802622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982802622 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio.sdc " "Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697982803036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982803036 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697982803036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697982803036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697982803036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697982803036 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697982803036 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697982803036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697982803036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697982804685 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697982804685 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697982804701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697982804854 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697982804854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.476 " "Worst-case setup slack is -12.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.476           -4949.254 CLOCK_50  " "  -12.476           -4949.254 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982804854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.504 " "Worst-case hold slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 CLOCK_50  " "    0.504               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982804879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.227 " "Worst-case recovery slack is -8.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.227              -8.227 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -8.227              -8.227 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.525              -5.525 KEY\[1\]  " "   -5.525              -5.525 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.410             -10.817 FPGA_RESET_N  " "   -5.410             -10.817 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.300             -10.596 KEY\[0\]  " "   -5.300             -10.596 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982804973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.026 " "Worst-case removal slack is 1.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 KEY\[0\]  " "    1.026               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 FPGA_RESET_N  " "    1.248               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.320               0.000 KEY\[1\]  " "    1.320               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.495               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    4.495               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982804996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.837 " "Worst-case minimum pulse width slack is -0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837              -2.963 KEY\[0\]  " "   -0.837              -2.963 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795            -770.657 CLOCK_50  " "   -0.795            -770.657 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753              -2.577 FPGA_RESET_N  " "   -0.753              -2.577 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -1.283 KEY\[1\]  " "   -0.743              -1.283 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.946 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.946 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982804999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982804999 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697982805015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697982805063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697982806442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697982808370 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697982808406 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697982808406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.377 " "Worst-case setup slack is -12.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.377           -4864.318 CLOCK_50  " "  -12.377           -4864.318 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982808418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.538 " "Worst-case hold slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 CLOCK_50  " "    0.538               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982808420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.130 " "Worst-case recovery slack is -8.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.130              -8.130 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -8.130              -8.130 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.579              -5.579 KEY\[1\]  " "   -5.579              -5.579 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.394             -10.784 FPGA_RESET_N  " "   -5.394             -10.784 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.357             -10.708 KEY\[0\]  " "   -5.357             -10.708 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982808438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.061 " "Worst-case removal slack is 1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 KEY\[0\]  " "    1.061               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.272               0.000 FPGA_RESET_N  " "    1.272               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.310               0.000 KEY\[1\]  " "    1.310               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.407               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    4.407               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982808454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.894 " "Worst-case minimum pulse width slack is -0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -3.400 KEY\[0\]  " "   -0.894              -3.400 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.820              -2.956 FPGA_RESET_N  " "   -0.820              -2.956 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785            -779.576 CLOCK_50  " "   -0.785            -779.576 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774              -1.408 KEY\[1\]  " "   -0.774              -1.408 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.938 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.938 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982808464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982808464 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697982808482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697982808679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697982810047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697982811982 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697982811998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697982811998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.155 " "Worst-case setup slack is -6.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982811998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982811998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.155           -2363.425 CLOCK_50  " "   -6.155           -2363.425 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982811998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982811998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 CLOCK_50  " "    0.126               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982812025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.694 " "Worst-case recovery slack is -3.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.694              -3.694 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -3.694              -3.694 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.443              -4.886 FPGA_RESET_N  " "   -2.443              -4.886 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324              -2.324 KEY\[1\]  " "   -2.324              -2.324 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.221              -4.441 KEY\[0\]  " "   -2.221              -4.441 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982812042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.163 " "Worst-case removal slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 KEY\[0\]  " "    0.163               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 KEY\[1\]  " "    0.243               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 FPGA_RESET_N  " "    0.390               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.783               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    1.783               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982812048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.885 " "Worst-case minimum pulse width slack is -0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885            -778.061 CLOCK_50  " "   -0.885            -778.061 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876              -3.791 KEY\[0\]  " "   -0.876              -3.791 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850              -3.577 FPGA_RESET_N  " "   -0.850              -3.577 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823              -2.180 KEY\[1\]  " "   -0.823              -2.180 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.076 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.076              -0.076 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982812069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982812069 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697982812087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697982813951 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697982813967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697982813967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.478 " "Worst-case setup slack is -5.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.478           -2080.712 CLOCK_50  " "   -5.478           -2080.712 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982813973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 CLOCK_50  " "    0.117               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982813991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.339 " "Worst-case recovery slack is -3.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.339              -3.339 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -3.339              -3.339 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.181              -4.362 FPGA_RESET_N  " "   -2.181              -4.362 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.082              -2.082 KEY\[1\]  " "   -2.082              -2.082 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.983              -3.966 KEY\[0\]  " "   -1.983              -3.966 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982813996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982813996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.116 " "Worst-case removal slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 KEY\[0\]  " "    0.116               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 KEY\[1\]  " "    0.191               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 FPGA_RESET_N  " "    0.329               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.617               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    1.617               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982814017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.883 " "Worst-case minimum pulse width slack is -0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.883              -3.942 KEY\[0\]  " "   -0.883              -3.942 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875            -805.375 CLOCK_50  " "   -0.875            -805.375 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -3.827 FPGA_RESET_N  " "   -0.870              -3.827 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -2.337 KEY\[1\]  " "   -0.834              -2.337 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.031 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.031              -0.031 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697982814020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697982814020 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697982815859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697982815859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5088 " "Peak virtual memory: 5088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697982815960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 10:53:35 2023 " "Processing ended: Sun Oct 22 10:53:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697982815960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697982815960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697982815960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697982815960 ""}
