{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574229639359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574229639366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 03:00:39 2019 " "Processing started: Wed Nov 20 03:00:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574229639366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574229639366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574229639368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574229639893 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/ULAWrapper.vhd " "Can't analyze file -- file Components/ULAWrapper.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574229640009 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/ULAControle.vhd " "Can't analyze file -- file Components/ULAControle.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574229640017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/AndOr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/AndOr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndOr-Behavior " "Found design unit 1: AndOr-Behavior" {  } { { "Components/AndOr.vhd" "" { Text "/work/mips/Components/AndOr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640508 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndOr " "Found entity 1: AndOr" {  } { { "Components/AndOr.vhd" "" { Text "/work/mips/Components/AndOr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ULA_Wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/ULA_Wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_Wrapper-Behavior " "Found design unit 1: ULA_Wrapper-Behavior" {  } { { "Components/ULA_Wrapper.vhd" "" { Text "/work/mips/Components/ULA_Wrapper.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640517 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Wrapper " "Found entity 1: ULA_Wrapper" {  } { { "Components/ULA_Wrapper.vhd" "" { Text "/work/mips/Components/ULA_Wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ULA_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/ULA_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_Control-Behavior " "Found design unit 1: ULA_Control-Behavior" {  } { { "Components/ULA_Control.vhd" "" { Text "/work/mips/Components/ULA_Control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640520 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Control " "Found entity 1: ULA_Control" {  } { { "Components/ULA_Control.vhd" "" { Text "/work/mips/Components/ULA_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavior " "Found design unit 1: ULA-Behavior" {  } { { "Components/ULA.vhd" "" { Text "/work/mips/Components/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640523 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Components/ULA.vhd" "" { Text "/work/mips/Components/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/SumSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/SumSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumSub-Behavior " "Found design unit 1: SumSub-Behavior" {  } { { "Components/SumSub.vhd" "" { Text "/work/mips/Components/SumSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640527 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumSub " "Found entity 1: SumSub" {  } { { "Components/SumSub.vhd" "" { Text "/work/mips/Components/SumSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/SignalExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/SignalExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalExtender-Behavior " "Found design unit 1: SignalExtender-Behavior" {  } { { "Components/SignalExtender.vhd" "" { Text "/work/mips/Components/SignalExtender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640537 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalExtender " "Found entity 1: SignalExtender" {  } { { "Components/SignalExtender.vhd" "" { Text "/work/mips/Components/SignalExtender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/shiftleft22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/shiftleft22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft22-Behavior " "Found design unit 1: shiftleft22-Behavior" {  } { { "Components/shiftleft22.vhd" "" { Text "/work/mips/Components/shiftleft22.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640540 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft22 " "Found entity 1: shiftleft22" {  } { { "Components/shiftleft22.vhd" "" { Text "/work/mips/Components/shiftleft22.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/shiftLeft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/shiftLeft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2-Behavior " "Found design unit 1: shiftLeft2-Behavior" {  } { { "Components/shiftLeft2.vhd" "" { Text "/work/mips/Components/shiftLeft2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640542 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "Components/shiftLeft2.vhd" "" { Text "/work/mips/Components/shiftLeft2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/regInstrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/regInstrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regInstrucao-behavior " "Found design unit 1: regInstrucao-behavior" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640548 ""} { "Info" "ISGN_ENTITY_NAME" "1 regInstrucao " "Found entity 1: regInstrucao" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "Components/reg_file.vhd" "" { Text "/work/mips/Components/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640553 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "Components/reg_file.vhd" "" { Text "/work/mips/Components/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/ProgramCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-Behavior " "Found design unit 1: ProgramCounter-Behavior" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640556 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/Mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4x1-behavior " "Found design unit 1: Mux4x1-behavior" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640558 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/Mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/Mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1-behavior " "Found design unit 1: Mux2x1-behavior" {  } { { "Components/Mux2x1.vhd" "" { Text "/work/mips/Components/Mux2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Components/Mux2x1.vhd" "" { Text "/work/mips/Components/Mux2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-estrutura " "Found design unit 1: MIPS-estrutura" {  } { { "Components/MIPS.vhd" "" { Text "/work/mips/Components/MIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640573 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "Components/MIPS.vhd" "" { Text "/work/mips/Components/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/memInstrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/memInstrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memInstrucao-rtl " "Found design unit 1: memInstrucao-rtl" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640576 ""} { "Info" "ISGN_ENTITY_NAME" "1 memInstrucao " "Found entity 1: memInstrucao" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/memDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/memDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memDados-rtl " "Found design unit 1: memDados-rtl" {  } { { "Components/memDados.vhd" "" { Text "/work/mips/Components/memDados.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640582 ""} { "Info" "ISGN_ENTITY_NAME" "1 memDados " "Found entity 1: memDados" {  } { { "Components/memDados.vhd" "" { Text "/work/mips/Components/memDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gate2-behavior " "Found design unit 1: gate2-behavior" {  } { { "Components/gate.vhd" "" { Text "/work/mips/Components/gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640587 ""} { "Info" "ISGN_ENTITY_NAME" "1 gate2 " "Found entity 1: gate2" {  } { { "Components/gate.vhd" "" { Text "/work/mips/Components/gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components/bitsReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Components/bitsReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitsReg-behavior " "Found design unit 1: bitsReg-behavior" {  } { { "Components/bitsReg.vhd" "" { Text "/work/mips/Components/bitsReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640592 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitsReg " "Found entity 1: bitsReg" {  } { { "Components/bitsReg.vhd" "" { Text "/work/mips/Components/bitsReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640592 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Components/And_Or.vhd " "Can't analyze file -- file Components/And_Or.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1574229640606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Behavior " "Found design unit 1: Datapath-Behavior" {  } { { "Datapath.vhd" "" { Text "/work/mips/Datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640609 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/work/mips/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-FSM " "Found design unit 1: Controle-FSM" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574229640618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574229640618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574229640754 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataEntradaMemInstrucao Datapath.vhd(155) " "VHDL Signal Declaration warning at Datapath.vhd(155): used implicit default value for signal \"dataEntradaMemInstrucao\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/work/mips/Datapath.vhd" 155 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574229640759 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp Datapath.vhd(183) " "Verilog HDL or VHDL warning at Datapath.vhd(183): object \"temp\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/work/mips/Datapath.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574229640760 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_dt1 Datapath.vhd(183) " "Verilog HDL or VHDL warning at Datapath.vhd(183): object \"temp_dt1\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/work/mips/Datapath.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574229640760 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_dt2 Datapath.vhd(183) " "Verilog HDL or VHDL warning at Datapath.vhd(183): object \"temp_dt2\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/work/mips/Datapath.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574229640760 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Control " "Elaborating entity \"Controle\" for hierarchy \"Controle:Control\"" {  } { { "Datapath.vhd" "Control" { Text "/work/mips/Datapath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640770 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState Controle.vhd(36) " "VHDL Process Statement warning at Controle.vhd(36): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574229640772 "|Datapath|Controle:Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState Controle.vhd(37) " "VHDL Process Statement warning at Controle.vhd(37): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574229640772 "|Datapath|Controle:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_Wrapper ULA_Wrapper:ULAUnit " "Elaborating entity \"ULA_Wrapper\" for hierarchy \"ULA_Wrapper:ULAUnit\"" {  } { { "Datapath.vhd" "ULAUnit" { Text "/work/mips/Datapath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA_Wrapper:ULAUnit\|ULA:UlaInstance " "Elaborating entity \"ULA\" for hierarchy \"ULA_Wrapper:ULAUnit\|ULA:UlaInstance\"" {  } { { "Components/ULA_Wrapper.vhd" "UlaInstance" { Text "/work/mips/Components/ULA_Wrapper.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumSub ULA_Wrapper:ULAUnit\|ULA:UlaInstance\|SumSub:Somador " "Elaborating entity \"SumSub\" for hierarchy \"ULA_Wrapper:ULAUnit\|ULA:UlaInstance\|SumSub:Somador\"" {  } { { "Components/ULA.vhd" "Somador" { Text "/work/mips/Components/ULA.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndOr ULA_Wrapper:ULAUnit\|ULA:UlaInstance\|AndOr:BinaryOperations " "Elaborating entity \"AndOr\" for hierarchy \"ULA_Wrapper:ULAUnit\|ULA:UlaInstance\|AndOr:BinaryOperations\"" {  } { { "Components/ULA.vhd" "BinaryOperations" { Text "/work/mips/Components/ULA.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 ULA_Wrapper:ULAUnit\|ULA:UlaInstance\|Mux2x1:Multiplexer " "Elaborating entity \"Mux2x1\" for hierarchy \"ULA_Wrapper:ULAUnit\|ULA:UlaInstance\|Mux2x1:Multiplexer\"" {  } { { "Components/ULA.vhd" "Multiplexer" { Text "/work/mips/Components/ULA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_Control ULA_Wrapper:ULAUnit\|ULA_Control:UlaControlInstance " "Elaborating entity \"ULA_Control\" for hierarchy \"ULA_Wrapper:ULAUnit\|ULA_Control:UlaControlInstance\"" {  } { { "Components/ULA_Wrapper.vhd" "UlaControlInstance" { Text "/work/mips/Components/ULA_Wrapper.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regInstrucao regInstrucao:RegIns " "Elaborating entity \"regInstrucao\" for hierarchy \"regInstrucao:RegIns\"" {  } { { "Datapath.vhd" "RegIns" { Text "/work/mips/Datapath.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640793 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_Output1 regInstrucao.vhd(38) " "VHDL Process Statement warning at regInstrucao.vhd(38): inferring latch(es) for signal or variable \"addr_Output1\", which holds its previous value in one or more paths through the process" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640798 "|Datapath|regInstrucao:RegIns"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_Output2 regInstrucao.vhd(38) " "VHDL Process Statement warning at regInstrucao.vhd(38): inferring latch(es) for signal or variable \"addr_Output2\", which holds its previous value in one or more paths through the process" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640798 "|Datapath|regInstrucao:RegIns"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_Output3 regInstrucao.vhd(38) " "VHDL Process Statement warning at regInstrucao.vhd(38): inferring latch(es) for signal or variable \"addr_Output3\", which holds its previous value in one or more paths through the process" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640798 "|Datapath|regInstrucao:RegIns"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_Output4 regInstrucao.vhd(38) " "VHDL Process Statement warning at regInstrucao.vhd(38): inferring latch(es) for signal or variable \"addr_Output4\", which holds its previous value in one or more paths through the process" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640798 "|Datapath|regInstrucao:RegIns"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_Output5 regInstrucao.vhd(38) " "VHDL Process Statement warning at regInstrucao.vhd(38): inferring latch(es) for signal or variable \"addr_Output5\", which holds its previous value in one or more paths through the process" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640798 "|Datapath|regInstrucao:RegIns"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_Output6 regInstrucao.vhd(38) " "VHDL Process Statement warning at regInstrucao.vhd(38): inferring latch(es) for signal or variable \"addr_Output6\", which holds its previous value in one or more paths through the process" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640798 "|Datapath|regInstrucao:RegIns"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_Output7 regInstrucao.vhd(38) " "VHDL Process Statement warning at regInstrucao.vhd(38): inferring latch(es) for signal or variable \"addr_Output7\", which holds its previous value in one or more paths through the process" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640798 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output7\[0\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output7\[0\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640799 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output7\[1\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output7\[1\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640799 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output7\[2\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output7\[2\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640799 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output7\[3\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output7\[3\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640799 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output7\[4\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output7\[4\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640799 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output7\[5\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output7\[5\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[0\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[0\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[1\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[1\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[2\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[2\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[3\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[3\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[4\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[4\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[5\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[5\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[6\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[6\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[7\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[7\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[8\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[8\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640800 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[9\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[9\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[10\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[10\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[11\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[11\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[12\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[12\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[13\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[13\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[14\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[14\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[15\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[15\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[16\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[16\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[17\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[17\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[18\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[18\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[19\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[19\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640801 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[20\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[20\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[21\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[21\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[22\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[22\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[23\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[23\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[24\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[24\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output6\[25\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output6\[25\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[0\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[0\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[1\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[1\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[2\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[2\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[3\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[3\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640802 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[4\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[4\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640803 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[5\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[5\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640803 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[6\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[6\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640803 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[7\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[7\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640803 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[8\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[8\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640803 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[9\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[9\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640803 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[10\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[10\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640803 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[11\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[11\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640803 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[12\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[12\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640804 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[13\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[13\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640804 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[14\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[14\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640804 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output5\[15\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output5\[15\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640804 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output4\[0\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output4\[0\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640804 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output4\[1\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output4\[1\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640804 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output4\[2\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output4\[2\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640804 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output4\[3\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output4\[3\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640804 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output4\[4\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output4\[4\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640805 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output3\[0\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output3\[0\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640805 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output3\[1\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output3\[1\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640805 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output3\[2\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output3\[2\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640805 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output3\[3\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output3\[3\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640805 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output3\[4\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output3\[4\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640805 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output2\[0\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output2\[0\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640805 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output2\[1\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output2\[1\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640805 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output2\[2\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output2\[2\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640806 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output2\[3\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output2\[3\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640806 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output2\[4\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output2\[4\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640807 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output1\[0\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output1\[0\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640807 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output1\[1\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output1\[1\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640807 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output1\[2\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output1\[2\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640808 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output1\[3\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output1\[3\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640808 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output1\[4\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output1\[4\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640808 "|Datapath|regInstrucao:RegIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output1\[5\] regInstrucao.vhd(38) " "Inferred latch for \"addr_Output1\[5\]\" at regInstrucao.vhd(38)" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640809 "|Datapath|regInstrucao:RegIns"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memInstrucao memInstrucao:MemIns " "Elaborating entity \"memInstrucao\" for hierarchy \"memInstrucao:MemIns\"" {  } { { "Datapath.vhd" "MemIns" { Text "/work/mips/Datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640812 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address1 memInstrucoes.vhd(34) " "VHDL Process Statement warning at memInstrucoes.vhd(34): signal \"address1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memInstrucoes.vhd(42) " "VHDL Process Statement warning at memInstrucoes.vhd(42): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address1 memInstrucoes.vhd(42) " "VHDL Process Statement warning at memInstrucoes.vhd(42): signal \"address1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out1 memInstrucoes.vhd(38) " "VHDL Process Statement warning at memInstrucoes.vhd(38): inferring latch(es) for signal or variable \"data_out1\", which holds its previous value in one or more paths through the process" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[0\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[0\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[1\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[1\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[2\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[2\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[3\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[3\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[4\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[4\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[5\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[5\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[6\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[6\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[7\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[7\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[8\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[8\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[9\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[9\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[10\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[10\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640818 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[11\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[11\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[12\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[12\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[13\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[13\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[14\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[14\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[15\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[15\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[16\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[16\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[17\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[17\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[18\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[18\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[19\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[19\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[20\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[20\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[21\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[21\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[22\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[22\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[23\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[23\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[24\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[24\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[25\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[25\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[26\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[26\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[27\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[27\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[28\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[28\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[29\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[29\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640819 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[30\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[30\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640820 "|Datapath|memInstrucao:MemIns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[31\] memInstrucoes.vhd(38) " "Inferred latch for \"data_out1\[31\]\" at memInstrucoes.vhd(38)" {  } { { "Components/memInstrucoes.vhd" "" { Text "/work/mips/Components/memInstrucoes.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640820 "|Datapath|memInstrucao:MemIns"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memDados memDados:MemDad " "Elaborating entity \"memDados\" for hierarchy \"memDados:MemDad\"" {  } { { "Datapath.vhd" "MemDad" { Text "/work/mips/Datapath.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640822 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memDados.vhd(44) " "VHDL Process Statement warning at memDados.vhd(44): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/memDados.vhd" "" { Text "/work/mips/Components/memDados.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574229640823 "|Datapath|memDados:MemDad"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memDados.vhd(45) " "VHDL Process Statement warning at memDados.vhd(45): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/memDados.vhd" "" { Text "/work/mips/Components/memDados.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574229640824 "|Datapath|memDados:MemDad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitsReg bitsReg:RegA " "Elaborating entity \"bitsReg\" for hierarchy \"bitsReg:RegA\"" {  } { { "Datapath.vhd" "RegA" { Text "/work/mips/Datapath.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:Mux2 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:Mux2\"" {  } { { "Datapath.vhd" "Mux2" { Text "/work/mips/Datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 Mux4x1:Mux5 " "Elaborating entity \"Mux4x1\" for hierarchy \"Mux4x1:Mux5\"" {  } { { "Datapath.vhd" "Mux5" { Text "/work/mips/Datapath.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640841 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] Mux4x1.vhd(20) " "Inferred latch for \"S\[0\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] Mux4x1.vhd(20) " "Inferred latch for \"S\[1\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] Mux4x1.vhd(20) " "Inferred latch for \"S\[2\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] Mux4x1.vhd(20) " "Inferred latch for \"S\[3\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] Mux4x1.vhd(20) " "Inferred latch for \"S\[4\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] Mux4x1.vhd(20) " "Inferred latch for \"S\[5\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] Mux4x1.vhd(20) " "Inferred latch for \"S\[6\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] Mux4x1.vhd(20) " "Inferred latch for \"S\[7\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] Mux4x1.vhd(20) " "Inferred latch for \"S\[8\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] Mux4x1.vhd(20) " "Inferred latch for \"S\[9\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] Mux4x1.vhd(20) " "Inferred latch for \"S\[10\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] Mux4x1.vhd(20) " "Inferred latch for \"S\[11\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] Mux4x1.vhd(20) " "Inferred latch for \"S\[12\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] Mux4x1.vhd(20) " "Inferred latch for \"S\[13\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] Mux4x1.vhd(20) " "Inferred latch for \"S\[14\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] Mux4x1.vhd(20) " "Inferred latch for \"S\[15\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640843 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] Mux4x1.vhd(20) " "Inferred latch for \"S\[16\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640844 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] Mux4x1.vhd(20) " "Inferred latch for \"S\[17\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640844 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] Mux4x1.vhd(20) " "Inferred latch for \"S\[18\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640844 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] Mux4x1.vhd(20) " "Inferred latch for \"S\[19\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640844 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] Mux4x1.vhd(20) " "Inferred latch for \"S\[20\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640844 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] Mux4x1.vhd(20) " "Inferred latch for \"S\[21\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640844 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] Mux4x1.vhd(20) " "Inferred latch for \"S\[22\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640846 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] Mux4x1.vhd(20) " "Inferred latch for \"S\[23\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640846 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] Mux4x1.vhd(20) " "Inferred latch for \"S\[24\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640846 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] Mux4x1.vhd(20) " "Inferred latch for \"S\[25\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640846 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] Mux4x1.vhd(20) " "Inferred latch for \"S\[26\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640846 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] Mux4x1.vhd(20) " "Inferred latch for \"S\[27\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640846 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] Mux4x1.vhd(20) " "Inferred latch for \"S\[28\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640847 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] Mux4x1.vhd(20) " "Inferred latch for \"S\[29\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640847 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] Mux4x1.vhd(20) " "Inferred latch for \"S\[30\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640847 "|Datapath|Mux4x1:Mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] Mux4x1.vhd(20) " "Inferred latch for \"S\[31\]\" at Mux4x1.vhd(20)" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640847 "|Datapath|Mux4x1:Mux5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtender SignalExtender:Extender1 " "Elaborating entity \"SignalExtender\" for hierarchy \"SignalExtender:Extender1\"" {  } { { "Datapath.vhd" "Extender1" { Text "/work/mips/Datapath.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2 shiftLeft2:Desloca1 " "Elaborating entity \"shiftLeft2\" for hierarchy \"shiftLeft2:Desloca1\"" {  } { { "Datapath.vhd" "Desloca1" { Text "/work/mips/Datapath.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft22 shiftleft22:Desloca2 " "Elaborating entity \"shiftleft22\" for hierarchy \"shiftleft22:Desloca2\"" {  } { { "Datapath.vhd" "Desloca2" { Text "/work/mips/Datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC1\"" {  } { { "Datapath.vhd" "PC1" { Text "/work/mips/Datapath.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229640859 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_Output ProgramCounter.vhd(17) " "VHDL Process Statement warning at ProgramCounter.vhd(17): inferring latch(es) for signal or variable \"addr_Output\", which holds its previous value in one or more paths through the process" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[0\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[0\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[1\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[1\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[2\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[2\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[3\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[3\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[4\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[4\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[5\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[5\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[6\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[6\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[7\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[7\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[8\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[8\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[9\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[9\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[10\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[10\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[11\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[11\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[12\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[12\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[13\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[13\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[14\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[14\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[15\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[15\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[16\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[16\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[17\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[17\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640860 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[18\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[18\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[19\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[19\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[20\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[20\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[21\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[21\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[22\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[22\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[23\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[23\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[24\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[24\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[25\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[25\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[26\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[26\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640861 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[27\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[27\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640862 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[28\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[28\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640863 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[29\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[29\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640863 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[30\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[30\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640863 "|Datapath|ProgramCounter:PC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_Output\[31\] ProgramCounter.vhd(17) " "Inferred latch for \"addr_Output\[31\]\" at ProgramCounter.vhd(17)" {  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574229640863 "|Datapath|ProgramCounter:PC1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[0\] " "LATCH primitive \"Mux4x1:Mux6\|S\[0\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[1\] " "LATCH primitive \"Mux4x1:Mux6\|S\[1\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[2\] " "LATCH primitive \"Mux4x1:Mux6\|S\[2\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[3\] " "LATCH primitive \"Mux4x1:Mux6\|S\[3\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[4\] " "LATCH primitive \"Mux4x1:Mux6\|S\[4\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[5\] " "LATCH primitive \"Mux4x1:Mux6\|S\[5\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[6\] " "LATCH primitive \"Mux4x1:Mux6\|S\[6\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[7\] " "LATCH primitive \"Mux4x1:Mux6\|S\[7\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[8\] " "LATCH primitive \"Mux4x1:Mux6\|S\[8\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[9\] " "LATCH primitive \"Mux4x1:Mux6\|S\[9\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[10\] " "LATCH primitive \"Mux4x1:Mux6\|S\[10\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[11\] " "LATCH primitive \"Mux4x1:Mux6\|S\[11\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[12\] " "LATCH primitive \"Mux4x1:Mux6\|S\[12\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[13\] " "LATCH primitive \"Mux4x1:Mux6\|S\[13\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[14\] " "LATCH primitive \"Mux4x1:Mux6\|S\[14\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[15\] " "LATCH primitive \"Mux4x1:Mux6\|S\[15\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[16\] " "LATCH primitive \"Mux4x1:Mux6\|S\[16\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[17\] " "LATCH primitive \"Mux4x1:Mux6\|S\[17\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[18\] " "LATCH primitive \"Mux4x1:Mux6\|S\[18\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[19\] " "LATCH primitive \"Mux4x1:Mux6\|S\[19\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[20\] " "LATCH primitive \"Mux4x1:Mux6\|S\[20\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[21\] " "LATCH primitive \"Mux4x1:Mux6\|S\[21\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[22\] " "LATCH primitive \"Mux4x1:Mux6\|S\[22\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[23\] " "LATCH primitive \"Mux4x1:Mux6\|S\[23\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[24\] " "LATCH primitive \"Mux4x1:Mux6\|S\[24\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[25\] " "LATCH primitive \"Mux4x1:Mux6\|S\[25\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[26\] " "LATCH primitive \"Mux4x1:Mux6\|S\[26\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[27\] " "LATCH primitive \"Mux4x1:Mux6\|S\[27\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[28\] " "LATCH primitive \"Mux4x1:Mux6\|S\[28\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[29\] " "LATCH primitive \"Mux4x1:Mux6\|S\[29\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[30\] " "LATCH primitive \"Mux4x1:Mux6\|S\[30\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux6\|S\[31\] " "LATCH primitive \"Mux4x1:Mux6\|S\[31\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[0\] " "LATCH primitive \"Mux4x1:Mux5\|S\[0\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[1\] " "LATCH primitive \"Mux4x1:Mux5\|S\[1\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[2\] " "LATCH primitive \"Mux4x1:Mux5\|S\[2\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[3\] " "LATCH primitive \"Mux4x1:Mux5\|S\[3\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[4\] " "LATCH primitive \"Mux4x1:Mux5\|S\[4\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[5\] " "LATCH primitive \"Mux4x1:Mux5\|S\[5\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[6\] " "LATCH primitive \"Mux4x1:Mux5\|S\[6\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[7\] " "LATCH primitive \"Mux4x1:Mux5\|S\[7\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[8\] " "LATCH primitive \"Mux4x1:Mux5\|S\[8\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[9\] " "LATCH primitive \"Mux4x1:Mux5\|S\[9\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[10\] " "LATCH primitive \"Mux4x1:Mux5\|S\[10\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[11\] " "LATCH primitive \"Mux4x1:Mux5\|S\[11\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[12\] " "LATCH primitive \"Mux4x1:Mux5\|S\[12\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[13\] " "LATCH primitive \"Mux4x1:Mux5\|S\[13\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[14\] " "LATCH primitive \"Mux4x1:Mux5\|S\[14\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[15\] " "LATCH primitive \"Mux4x1:Mux5\|S\[15\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[16\] " "LATCH primitive \"Mux4x1:Mux5\|S\[16\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[17\] " "LATCH primitive \"Mux4x1:Mux5\|S\[17\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[18\] " "LATCH primitive \"Mux4x1:Mux5\|S\[18\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[19\] " "LATCH primitive \"Mux4x1:Mux5\|S\[19\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[20\] " "LATCH primitive \"Mux4x1:Mux5\|S\[20\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[21\] " "LATCH primitive \"Mux4x1:Mux5\|S\[21\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[22\] " "LATCH primitive \"Mux4x1:Mux5\|S\[22\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[23\] " "LATCH primitive \"Mux4x1:Mux5\|S\[23\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[24\] " "LATCH primitive \"Mux4x1:Mux5\|S\[24\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[25\] " "LATCH primitive \"Mux4x1:Mux5\|S\[25\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[26\] " "LATCH primitive \"Mux4x1:Mux5\|S\[26\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[27\] " "LATCH primitive \"Mux4x1:Mux5\|S\[27\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[28\] " "LATCH primitive \"Mux4x1:Mux5\|S\[28\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[29\] " "LATCH primitive \"Mux4x1:Mux5\|S\[29\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[30\] " "LATCH primitive \"Mux4x1:Mux5\|S\[30\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux4x1:Mux5\|S\[31\] " "LATCH primitive \"Mux4x1:Mux5\|S\[31\]\" is permanently enabled" {  } { { "Components/Mux4x1.vhd" "" { Text "/work/mips/Components/Mux4x1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574229641172 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output7\[0\] regInstrucao:RegIns\|addr_Output5\[0\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[0\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[0\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[0\] regInstrucao:RegIns\|addr_Output5\[0\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[0\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[0\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[4\] regInstrucao:RegIns\|addr_Output7\[4\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[4\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[4\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output5\[4\] regInstrucao:RegIns\|addr_Output7\[4\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[4\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[4\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[5\] regInstrucao:RegIns\|addr_Output7\[5\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[5\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[5\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output5\[5\] regInstrucao:RegIns\|addr_Output7\[5\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[5\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[5\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[1\] regInstrucao:RegIns\|addr_Output7\[1\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[1\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[1\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output5\[1\] regInstrucao:RegIns\|addr_Output7\[1\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[1\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[1\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[2\] regInstrucao:RegIns\|addr_Output7\[2\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[2\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[2\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output5\[2\] regInstrucao:RegIns\|addr_Output7\[2\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[2\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[2\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[3\] regInstrucao:RegIns\|addr_Output7\[3\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[3\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[3\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output5\[3\] regInstrucao:RegIns\|addr_Output7\[3\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[3\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output7\[3\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[15\] regInstrucao:RegIns\|addr_Output5\[15\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[15\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[15\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output4\[4\] regInstrucao:RegIns\|addr_Output5\[15\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output4\[4\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[15\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[14\] regInstrucao:RegIns\|addr_Output5\[14\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[14\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[14\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output4\[3\] regInstrucao:RegIns\|addr_Output5\[14\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output4\[3\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[14\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[13\] regInstrucao:RegIns\|addr_Output5\[13\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[13\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[13\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output4\[2\] regInstrucao:RegIns\|addr_Output5\[13\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output4\[2\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[13\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[12\] regInstrucao:RegIns\|addr_Output5\[12\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[12\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[12\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output4\[1\] regInstrucao:RegIns\|addr_Output5\[12\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output4\[1\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[12\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[11\] regInstrucao:RegIns\|addr_Output5\[11\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[11\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[11\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output4\[0\] regInstrucao:RegIns\|addr_Output5\[11\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output4\[0\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[11\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[10\] regInstrucao:RegIns\|addr_Output5\[10\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[10\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[10\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[9\] regInstrucao:RegIns\|addr_Output5\[9\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[9\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[9\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[8\] regInstrucao:RegIns\|addr_Output5\[8\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[8\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[8\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[7\] regInstrucao:RegIns\|addr_Output5\[7\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[7\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[7\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[6\] regInstrucao:RegIns\|addr_Output5\[6\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[6\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output5\[6\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[16\] regInstrucao:RegIns\|addr_Output3\[0\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[16\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output3\[0\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[17\] regInstrucao:RegIns\|addr_Output3\[1\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[17\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output3\[1\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[18\] regInstrucao:RegIns\|addr_Output3\[2\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[18\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output3\[2\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[19\] regInstrucao:RegIns\|addr_Output3\[3\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[19\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output3\[3\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "regInstrucao:RegIns\|addr_Output6\[20\] regInstrucao:RegIns\|addr_Output3\[4\] " "Duplicate LATCH primitive \"regInstrucao:RegIns\|addr_Output6\[20\]\" merged with LATCH primitive \"regInstrucao:RegIns\|addr_Output3\[4\]\"" {  } { { "Components/regInstrucao.vhd" "" { Text "/work/mips/Components/regInstrucao.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574229641903 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1574229641903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[0\] " "Latch ProgramCounter:PC1\|addr_Output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641905 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[31\] " "Latch ProgramCounter:PC1\|addr_Output\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641906 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[30\] " "Latch ProgramCounter:PC1\|addr_Output\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641906 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[29\] " "Latch ProgramCounter:PC1\|addr_Output\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641906 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[28\] " "Latch ProgramCounter:PC1\|addr_Output\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641906 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[27\] " "Latch ProgramCounter:PC1\|addr_Output\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641906 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[26\] " "Latch ProgramCounter:PC1\|addr_Output\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641907 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[25\] " "Latch ProgramCounter:PC1\|addr_Output\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641907 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[24\] " "Latch ProgramCounter:PC1\|addr_Output\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641907 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[23\] " "Latch ProgramCounter:PC1\|addr_Output\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641907 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[22\] " "Latch ProgramCounter:PC1\|addr_Output\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641908 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[21\] " "Latch ProgramCounter:PC1\|addr_Output\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641908 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[20\] " "Latch ProgramCounter:PC1\|addr_Output\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641908 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[19\] " "Latch ProgramCounter:PC1\|addr_Output\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641908 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[18\] " "Latch ProgramCounter:PC1\|addr_Output\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641908 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[17\] " "Latch ProgramCounter:PC1\|addr_Output\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641909 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[16\] " "Latch ProgramCounter:PC1\|addr_Output\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641909 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[15\] " "Latch ProgramCounter:PC1\|addr_Output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641909 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[14\] " "Latch ProgramCounter:PC1\|addr_Output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641909 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[13\] " "Latch ProgramCounter:PC1\|addr_Output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641909 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[12\] " "Latch ProgramCounter:PC1\|addr_Output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641910 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[11\] " "Latch ProgramCounter:PC1\|addr_Output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641910 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[10\] " "Latch ProgramCounter:PC1\|addr_Output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641910 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[9\] " "Latch ProgramCounter:PC1\|addr_Output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641910 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[8\] " "Latch ProgramCounter:PC1\|addr_Output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641911 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[7\] " "Latch ProgramCounter:PC1\|addr_Output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641911 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[6\] " "Latch ProgramCounter:PC1\|addr_Output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641911 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[5\] " "Latch ProgramCounter:PC1\|addr_Output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641912 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[4\] " "Latch ProgramCounter:PC1\|addr_Output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641912 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[3\] " "Latch ProgramCounter:PC1\|addr_Output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641913 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[2\] " "Latch ProgramCounter:PC1\|addr_Output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641913 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProgramCounter:PC1\|addr_Output\[1\] " "Latch ProgramCounter:PC1\|addr_Output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:Control\|currentState.S0 " "Ports D and ENA on the latch are fed by the same signal Controle:Control\|currentState.S0" {  } { { "Controle.vhd" "" { Text "/work/mips/Controle.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574229641913 ""}  } { { "Components/ProgramCounter.vhd" "" { Text "/work/mips/Components/ProgramCounter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574229641913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574229642639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574229642639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "864 " "Implemented 864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574229642776 ""} { "Info" "ICUT_CUT_TM_OPINS" "181 " "Implemented 181 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574229642776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "585 " "Implemented 585 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574229642776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574229642776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574229642808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 03:00:42 2019 " "Processing ended: Wed Nov 20 03:00:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574229642808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574229642808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574229642808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574229642808 ""}
