#-----------------------------------------------------------
# Vivado v2022.1.1 (64-bit)
# SW Build 3557992 on Fri Jun  3 09:58:00 MDT 2022
# IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
# Start of session at: Fri Dec 16 08:10:26 2022
# Process ID: 20884
# Current directory: D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1
# Command line: vivado.exe -log Func_gen_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Func_gen_top.tcl
# Log file: D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1/Func_gen_top.vds
# Journal file: D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1\vivado.jou
# Running On: DESKTOP-1F1SJ1K, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 12, Host memory: 34282 MB
#-----------------------------------------------------------
source Func_gen_top.tcl -notrace
Command: synth_design -top Func_gen_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Func_gen_top' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/Func_gen_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Input_proc' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/Input_proc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Input_proc' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/Input_proc.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_gen' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1/.Xil/Vivado-20884-DESKTOP-1F1SJ1K/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1/.Xil/Vivado-20884-DESKTOP-1F1SJ1K/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (8) of module 'blk_mem_gen_0' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:38]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1/.Xil/Vivado-20884-DESKTOP-1F1SJ1K/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1/.Xil/Vivado-20884-DESKTOP-1F1SJ1K/realtime/blk_mem_gen_1_stub.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (8) of module 'blk_mem_gen_1' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:45]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1/.Xil/Vivado-20884-DESKTOP-1F1SJ1K/realtime/blk_mem_gen_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1/.Xil/Vivado-20884-DESKTOP-1F1SJ1K/realtime/blk_mem_gen_2_stub.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (8) of module 'blk_mem_gen_2' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:52]
INFO: [Synth 8-6155] done synthesizing module 'id_gen' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'clkw_gen' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/clkw_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clkw_gen' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/clkw_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'triw_gen' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/triw_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'triw_gen' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/triw_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'saww_gen' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/saww_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'saww_gen' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/saww_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Func_gen_top' (0#1) [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/new/Func_gen_top.v:3]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register id_reg in module id_gen. [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.707 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1284.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'trigo_gen/SINROM'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'trigo_gen/SINROM'
Parsing XDC File [d:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'trigo_gen/COSROM'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'trigo_gen/COSROM'
Parsing XDC File [d:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'trigo_gen/TANROM'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'trigo_gen/TANROM'
Parsing XDC File [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/constrs_1/new/Function_generator.xdc]
Finished Parsing XDC File [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/constrs_1/new/Function_generator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/constrs_1/new/Function_generator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Func_gen_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Func_gen_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1304.602 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'trigo_gen/COSROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'trigo_gen/SINROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'trigo_gen/TANROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for trigo_gen/SINROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for trigo_gen/COSROM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for trigo_gen/TANROM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 4     
	   4 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 15    
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
|3     |blk_mem_gen_2 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     3|
|4     |BUFG        |     1|
|5     |CARRY4      |    14|
|6     |LUT1        |     1|
|7     |LUT2        |    43|
|8     |LUT3        |    34|
|9     |LUT4        |    40|
|10    |LUT5        |    37|
|11    |LUT6        |   103|
|12    |MUXF7       |     4|
|13    |FDCE        |    52|
|14    |FDRE        |    10|
|15    |IBUF        |    19|
|16    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.297 ; gain = 22.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1307.297 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.297 ; gain = 22.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1307.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1307.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b979a478
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1307.297 ; gain = 22.590
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.runs/synth_1/Func_gen_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Func_gen_top_utilization_synth.rpt -pb Func_gen_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 16 08:11:04 2022...
