// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Manually excluded FSM unreachable states.
//==================================================
// This file contains the Excluded objects
// Generated By User: chencindy
// Format Version: 2
// Date: Fri Feb  4 11:57:07 2022
// ExclMode: default
//==================================================
CHECKSUM: "979204326 3647041052"
INSTANCE: tb.dut.gen_fsm_scramble_enabled.u_checker_fsm
ANNOTATION: "UNR"
Fsm state_d "1410404563"
Transition Checking->RomAhead "341->917"
ANNOTATION: "UNR"
Fsm state_d "1410404563"
Transition KmacAhead->ReadingHigh "629->181"

// In rom_ctrl_scrambled_rom, the wire scr_nonce is having a fixed value and is a part of RHS of
// the continuous assignment on line 81 and 82
INSTANCE: tb.dut.gen_rom_scramble_enabled.u_rom
ANNOTATION: "Waived the continuous assignment block as RHS is a fixed wire"
Block 1 "3862690173" "assign data_scr_nonce = scr_nonce[(63 - Aw):0];"

// In tlul_rsp_intg_gen, the wires on the RHS of continuous assignment at L32 and L43 are having
// constant bits
INSTANCE: tb.dut.u_reg_regs.u_reg_if.u_rsp_intg_gen
ANNOTATION: "Waived the continuous assignment block on L32 and L43 as the RHS is a fixed wire"
Block 1 "461445014" "assign rsp_intg = tl_i.d_user.rsp_intg;"
Block 2 "2643129081" "assign data_intg = tl_i.d_user.data_intg;"

// In u_tl_adapter_rom, data_i is wired to paramter (DataWhenError)
INSTANCE: tb.dut.u_tl_adapter_rom.u_tlul_data_integ_enc_data.u_data_gen
ANNOTATION: "Waived the assignment as the input is wired to a parameter"
Block 1 "3318159292" "data_o = 39'(data_i);"
INSTANCE: tb.dut.u_tl_adapter_rom.u_tlul_data_integ_enc_instr.u_data_gen
Block 1 "3318159292" "data_o = 39'(data_i);"
