<profile>

<section name = "Vivado HLS Report for 'fpga_convolution'" level="0">
<item name = "Date">Wed Mar 21 11:22:33 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">LAB4</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 11 ~ 13, -, -, ?, no</column>
<column name=" + Loop 1.1">10, 10, 1, -, -, 10, no</column>
<column name="- Loop 2">2660, 2660, 1, -, -, 2660, no</column>
<column name="- Loop 3">?, ?, 1483, -, -, ?, no</column>
<column name=" + Loop 3.1">1474, 1474, 134, -, -, 11, no</column>
<column name="  ++ Loop 3.1.1">132, 132, 12, -, -, 11, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 1546, 773</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 4, 827, 862</column>
<column name="Memory">256, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 434</column>
<column name="Register">-, -, 933, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">92, 1, 3, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fpga_convolution_AXILiteS_s_axi_U">fpga_convolution_AXILiteS_s_axi, 0, 0, 150, 232</column>
<column name="fpga_convolution_cud_U0">fpga_convolution_cud, 0, 4, 165, 50</column>
<column name="fpga_convolution_gmem_m_axi_U">fpga_convolution_gmem_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="empty_U">fpga_convolution_bkb, 256, 0, 0, 70756, 32, 1, 2264192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="column_1_fu_575_p2">+, 0, 17, 9, 4, 1</column>
<column name="counter_1_fu_521_p2">+, 0, 56, 22, 17, 1</column>
<column name="flag_2_op_fu_585_p2">+, 0, 101, 37, 32, 1</column>
<column name="flag_3_fu_482_p2">+, 0, 101, 37, 32, 1</column>
<column name="image2_sum_fu_437_p2">+, 0, 101, 37, 32, 32</column>
<column name="image_count_1_fu_442_p2">+, 0, 101, 37, 32, 1</column>
<column name="kernel4_sum_fu_650_p2">+, 0, 98, 36, 31, 31</column>
<column name="next_mul8_fu_635_p2">+, 0, 26, 12, 7, 4</column>
<column name="next_mul_fu_615_p2">+, 0, 41, 17, 12, 9</column>
<column name="output6_sum_fu_581_p2">+, 0, 98, 36, 31, 31</column>
<column name="pos_3_fu_453_p2">+, 0, 101, 37, 32, 4</column>
<column name="pos_4_fu_505_p2">+, 0, 56, 22, 17, 1</column>
<column name="pos_5_fu_476_p2">+, 0, 101, 37, 32, 4</column>
<column name="pos_6_fu_470_p2">+, 0, 101, 37, 32, 1</column>
<column name="position_1_fu_543_p2">+, 0, 101, 37, 4, 32</column>
<column name="position_2_fu_598_p2">+, 0, 101, 37, 32, 1</column>
<column name="row_1_fu_609_p2">+, 0, 17, 9, 4, 1</column>
<column name="sum3_fu_641_p2">+, 0, 26, 12, 7, 7</column>
<column name="tempsum_fu_674_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp1_fu_625_p2">+, 0, 0, 18, 18, 18</column>
<column name="tmp_4_fu_630_p2">+, 0, 0, 18, 18, 18</column>
<column name="tmp_9_fu_488_p2">+, 0, 101, 37, 32, 1</column>
<column name="exitcond1_fu_569_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond2_fu_499_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="exitcond3_fu_465_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="exitcond_fu_603_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp1_fu_537_p2">icmp, 0, 0, 13, 24, 1</column>
<column name="icmp_fu_428_p2">icmp, 0, 0, 13, 24, 1</column>
<column name="tmp_7_fu_515_p2">icmp, 0, 0, 16, 32, 17</column>
<column name="tmp_fu_412_p2">icmp, 0, 0, 16, 32, 17</column>
<column name="flag_4_fu_591_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_position_fu_549_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">161, 36, 1, 36</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">9, 2, 1, 2</column>
<column name="column_reg_304">9, 2, 4, 8</column>
<column name="counter_reg_269">9, 2, 17, 34</column>
<column name="empty_address0">27, 5, 17, 85</column>
<column name="empty_d0">15, 3, 32, 96</column>
<column name="flag_1_reg_224">9, 2, 32, 64</column>
<column name="flag_2_reg_257">9, 2, 32, 64</column>
<column name="flag_reg_188">9, 2, 32, 64</column>
<column name="gmem_ARADDR">15, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="image_count_fu_112">9, 2, 32, 64</column>
<column name="phi_mul7_reg_349">9, 2, 7, 14</column>
<column name="phi_mul_reg_338">9, 2, 12, 24</column>
<column name="pos1_reg_246">9, 2, 17, 34</column>
<column name="pos_1_reg_213">9, 2, 32, 64</column>
<column name="pos_2_reg_236">9, 2, 32, 64</column>
<column name="pos_reg_200">9, 2, 32, 64</column>
<column name="position_reg_280">9, 2, 32, 64</column>
<column name="row_reg_327">9, 2, 4, 8</column>
<column name="tempsum_1_reg_291">9, 2, 32, 64</column>
<column name="tempsum_2_reg_315">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">35, 0, 35, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="column_1_reg_805">4, 0, 4, 0</column>
<column name="column_cast4_reg_797">4, 0, 18, 14</column>
<column name="column_cast5_reg_792">4, 0, 7, 3</column>
<column name="column_reg_304">4, 0, 4, 0</column>
<column name="counter_1_reg_772">17, 0, 17, 0</column>
<column name="counter_cast_cast_reg_764">17, 0, 31, 14</column>
<column name="counter_reg_269">17, 0, 17, 0</column>
<column name="empty_9_reg_864">32, 0, 32, 0</column>
<column name="flag_1_reg_224">32, 0, 32, 0</column>
<column name="flag_2_reg_257">32, 0, 32, 0</column>
<column name="flag_4_reg_815">32, 0, 32, 0</column>
<column name="flag_reg_188">32, 0, 32, 0</column>
<column name="icmp1_reg_777">1, 0, 1, 0</column>
<column name="image2_sum_reg_717">32, 0, 32, 0</column>
<column name="image_count_fu_112">32, 0, 32, 0</column>
<column name="kernel4_sum_reg_848">31, 0, 31, 0</column>
<column name="next_mul8_reg_843">7, 0, 7, 0</column>
<column name="next_mul_reg_833">12, 0, 12, 0</column>
<column name="output6_sum_reg_810">31, 0, 31, 0</column>
<column name="p_position_reg_782">32, 0, 32, 0</column>
<column name="phi_mul7_reg_349">7, 0, 7, 0</column>
<column name="phi_mul_reg_338">12, 0, 12, 0</column>
<column name="pos1_reg_246">17, 0, 17, 0</column>
<column name="pos_1_reg_213">32, 0, 32, 0</column>
<column name="pos_2_reg_236">32, 0, 32, 0</column>
<column name="pos_3_reg_722">32, 0, 32, 0</column>
<column name="pos_reg_200">32, 0, 32, 0</column>
<column name="position_2_reg_820">32, 0, 32, 0</column>
<column name="position_reg_280">32, 0, 32, 0</column>
<column name="reg_360">32, 0, 32, 0</column>
<column name="row_1_reg_828">4, 0, 4, 0</column>
<column name="row_reg_327">4, 0, 4, 0</column>
<column name="tempsum_1_reg_291">32, 0, 32, 0</column>
<column name="tempsum_2_reg_315">32, 0, 32, 0</column>
<column name="tmp_3_cast_reg_696">30, 0, 31, 1</column>
<column name="tmp_4_reg_838">18, 0, 18, 0</column>
<column name="tmp_6_cast_reg_701">30, 0, 31, 1</column>
<column name="tmp_6_reg_787">18, 0, 18, 0</column>
<column name="tmp_8_reg_869">32, 0, 32, 0</column>
<column name="tmp_s_reg_706">30, 0, 32, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fpga_convolution, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fpga_convolution, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fpga_convolution, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'gmem_addr', LAB4/convolution.cpp:42">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'gmem_load_req', LAB4/convolution.cpp:41">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;gmem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
