// Seed: 1583799650
module module_0 (
    output uwire id_0,
    input tri id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output uwire id_5,
    input supply0 id_6,
    output tri id_7,
    input tri0 id_8#(
        .id_14(id_8 - ""),
        .id_15(1)
    ),
    input tri1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    output supply1 id_12
);
  assign id_10 = id_6;
  wire id_16;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    output tri0 id_8,
    output logic id_9,
    input wand id_10,
    output wor id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri1 id_15,
    input wand id_16,
    output tri1 id_17,
    output logic id_18
);
  module_0(
      id_18, id_10, id_12, id_5, id_1, id_3, id_4, id_9, id_2, id_2, id_14, id_15, id_18
  );
endmodule
