Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,9147
design__instance__area,65113.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,268
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,89
design__max_cap_violation__count__corner:nom_tt_025C_1v80,146
power__internal__total,0.06452467292547226
power__switching__total,0.13310429453849792
power__leakage__total,7.594078965666995E-8
power__total,0.19762904942035675
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.532904069289465
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5795200039435123
timing__hold__ws__corner:nom_tt_025C_1v80,0.3429352454631012
timing__setup__ws__corner:nom_tt_025C_1v80,60.48824901059697
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.342935
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,97.772667
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1148
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,89
design__max_cap_violation__count__corner:nom_ss_100C_1v60,158
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7348221128455139
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8027277958441909
timing__hold__ws__corner:nom_ss_100C_1v60,0.9077225894531696
timing__setup__ws__corner:nom_ss_100C_1v60,39.51722616542612
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.907723
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,96.007416
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,38
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,89
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,146
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.441007604028733
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.47609606493650247
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13729628933478655
timing__setup__ws__corner:nom_ff_n40C_1v95,68.12513412882295
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.137296
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,98.437592
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1454
design__max_fanout_violation__count,89
design__max_cap_violation__count,200
clock__skew__worst_hold,-0.43356933159798067
clock__skew__worst_setup,0.4602034161785479
timing__hold__ws,0.12403234346215733
timing__setup__ws,38.88593024313108
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.124032
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,95.870987
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,9147
design__instance__area__stdcell,65113.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.215309
design__instance__utilization__stdcell,0.215309
design__instance__count__class:inverter,173
design__instance__count__class:sequential_cell,252
design__instance__count__class:multi_input_combinational_cell,3395
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,23020
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,525993
design__violations,0
design__instance__count__class:timing_repair_buffer,427
design__instance__count__class:clock_buffer,29
design__instance__count__class:clock_inverter,21
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,107
antenna__violating__nets,58
antenna__violating__pins,69
route__antenna_violation__count,58
antenna_diodes_count,451
design__instance__count__class:antenna_cell,451
route__net,5563
route__net__special,2
route__drc_errors__iter:1,8614
route__wirelength__iter:1,652113
route__drc_errors__iter:2,3495
route__wirelength__iter:2,645293
route__drc_errors__iter:3,3073
route__wirelength__iter:3,641516
route__drc_errors__iter:4,476
route__wirelength__iter:4,641543
route__drc_errors__iter:5,114
route__wirelength__iter:5,641396
route__drc_errors__iter:6,27
route__wirelength__iter:6,641372
route__drc_errors__iter:7,0
route__wirelength__iter:7,641387
route__drc_errors,0
route__wirelength,641387
route__vias,56125
route__vias__singlecut,56125
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,1442.81
timing__unannotated_net__count__corner:nom_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,95
design__max_fanout_violation__count__corner:min_tt_025C_1v80,89
design__max_cap_violation__count__corner:min_tt_025C_1v80,109
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5201992317478497
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5559631801184808
timing__hold__ws__corner:min_tt_025C_1v80,0.3348856842177019
timing__setup__ws__corner:min_tt_025C_1v80,60.89782006592726
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.334886
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,97.893593
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,830
design__max_fanout_violation__count__corner:min_ss_100C_1v60,89
design__max_cap_violation__count__corner:min_ss_100C_1v60,111
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7144137705850621
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7682205089506738
timing__hold__ws__corner:min_ss_100C_1v60,0.8851488681442478
timing__setup__ws__corner:min_ss_100C_1v60,40.21385649412209
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.885149
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,96.238396
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,89
design__max_cap_violation__count__corner:min_ff_n40C_1v95,109
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.43356933159798067
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4602034161785479
timing__hold__ws__corner:min_ff_n40C_1v95,0.13380796849275786
timing__setup__ws__corner:min_ff_n40C_1v95,68.404654543549
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.133808
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,98.517982
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,371
design__max_fanout_violation__count__corner:max_tt_025C_1v80,89
design__max_cap_violation__count__corner:max_tt_025C_1v80,185
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5461802276157105
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.60641726689951
timing__hold__ws__corner:max_tt_025C_1v80,0.32693348953431584
timing__setup__ws__corner:max_tt_025C_1v80,60.07124567804042
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326934
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,97.699234
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1454
design__max_fanout_violation__count__corner:max_ss_100C_1v60,89
design__max_cap_violation__count__corner:max_ss_100C_1v60,200
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7568259566597785
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8425524960645369
timing__hold__ws__corner:max_ss_100C_1v60,0.9001779576536502
timing__setup__ws__corner:max_ss_100C_1v60,38.88593024313108
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.900178
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,95.870987
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,66
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,89
design__max_cap_violation__count__corner:max_ff_n40C_1v95,185
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4482327691438815
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.49456773409802535
timing__hold__ws__corner:max_ff_n40C_1v95,0.12403234346215733
timing__setup__ws__corner:max_ff_n40C_1v95,67.73735541981475
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.124032
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,98.386322
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,77
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.76669
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0333093
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0267763
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000180083
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0267763
design_powergrid__voltage__worst,0.0267763
design_powergrid__voltage__worst__net:VPWR,1.76669
design_powergrid__drop__worst,0.0333093
design_powergrid__drop__worst__net:VPWR,0.0333093
design_powergrid__voltage__worst__net:VGND,0.0267763
design_powergrid__drop__worst__net:VGND,0.0267763
ir__voltage__worst,1.770000000000000017763568394002504646778106689453125
ir__drop__avg,0.00017499999999999999822190843712377272822777740657329559326171875
ir__drop__worst,0.033300000000000003208544541166702401824295520782470703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
