<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="PDOR" description="Port Data Output Register">
    <alias type="CMSIS" value="PDOR"/>
    <bit_field offset="0" width="32" name="PDO" access="RW" reset_value="0" description="Port Data Output">
      <alias type="CMSIS" value="GPIO_PDOR_PDO(x)"/>
    </bit_field>
  </register>
  <register offset="0x4" width="32" name="PSOR" description="Port Set Output Register">
    <alias type="CMSIS" value="PSOR"/>
    <bit_field offset="0" width="32" name="PTSO" access="WORZ" reset_value="0" description="Port Set Output">
      <alias type="CMSIS" value="GPIO_PSOR_PTSO(x)"/>
    </bit_field>
  </register>
  <register offset="0x8" width="32" name="PCOR" description="Port Clear Output Register">
    <alias type="CMSIS" value="PCOR"/>
    <bit_field offset="0" width="32" name="PTCO" access="WORZ" reset_value="0" description="Port Clear Output">
      <alias type="CMSIS" value="GPIO_PCOR_PTCO(x)"/>
    </bit_field>
  </register>
  <register offset="0xC" width="32" name="PTOR" description="Port Toggle Output Register">
    <alias type="CMSIS" value="PTOR"/>
    <bit_field offset="0" width="32" name="PTTO" access="WORZ" reset_value="0" description="Port Toggle Output">
      <alias type="CMSIS" value="GPIO_PTOR_PTTO(x)"/>
    </bit_field>
  </register>
  <register offset="0x10" width="32" name="PDIR" description="Port Data Input Register">
    <alias type="CMSIS" value="PDIR"/>
    <bit_field offset="0" width="32" name="PDI" access="RO" reset_value="0" description="Port Data Input">
      <alias type="CMSIS" value="GPIO_PDIR_PDI(x)"/>
    </bit_field>
  </register>
  <register offset="0x14" width="32" name="PDDR" description="Port Data Direction Register">
    <alias type="CMSIS" value="PDDR"/>
    <bit_field offset="0" width="32" name="PDD" access="RW" reset_value="0" description="Port Data Direction">
      <alias type="CMSIS" value="GPIO_PDDR_PDD(x)"/>
    </bit_field>
  </register>
  <register offset="0x18" width="32" name="PIDR" description="Port Input Disable Register">
    <alias type="CMSIS" value="PIDR"/>
    <bit_field offset="0" width="32" name="PID" access="RW" reset_value="0" description="Port Input Disable">
      <alias type="CMSIS" value="GPIO_PIDR_PID(x)"/>
    </bit_field>
  </register>
</regs:peripheral>