mkdir -p ./results/asap7/riscv_v_csr/base ./logs/asap7/riscv_v_csr/base ./reports/asap7/riscv_v_csr/base ./objects/asap7/riscv_v_csr/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_csr/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_csr/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_csr/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
64.1. Analyzing design hierarchy..
64.2. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: b6cd4ef704, CPU: user 0.52s system 0.04s, MEM: 82.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 89% 6x read_liberty (0 sec), 9% 114x read_verilog (0 sec), ...
Elapsed time: 0:00.62[h:]min:sec. CPU time: user 0.57 sys 0.04 (100%). Peak memory: 85504KB.
mkdir -p ./results/asap7/riscv_v_csr/base ./logs/asap7/riscv_v_csr/base ./reports/asap7/riscv_v_csr/base
(export VERILOG_FILES=./results/asap7/riscv_v_csr/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_csr/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.25 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 12928KB.
mkdir -p ./results/asap7/riscv_v_csr/base ./logs/asap7/riscv_v_csr/base ./reports/asap7/riscv_v_csr/base ./objects/asap7/riscv_v_csr/base
(export VERILOG_FILES=./results/asap7/riscv_v_csr/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_csr/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_csr/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_csr/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_csr -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Rerunning OPT passes. (Maybe there is more to do..)
8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.12. Executing OPT_MERGE pass (detect identical cells).
8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.15. Executing OPT_EXPR pass (perform const folding).
8.7.16. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing TECHMAP pass (map to technology primitives).
12.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
12.2. Continuing TECHMAP pass.
13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
14. Executing OPT pass (performing simple optimizations).
14.1. Executing OPT_EXPR pass (perform const folding).
14.2. Executing OPT_MERGE pass (detect identical cells).
14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.5. Executing OPT_MERGE pass (detect identical cells).
14.6. Executing OPT_DFF pass (perform DFF optimizations).
14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.8. Executing OPT_EXPR pass (perform const folding).
14.9. Rerunning OPT passes. (Maybe there is more to do..)
14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.12. Executing OPT_MERGE pass (detect identical cells).
14.13. Executing OPT_DFF pass (perform DFF optimizations).
14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
14.15. Executing OPT_EXPR pass (perform const folding).
14.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_csr/base/lib/merged.lib -constr ./objects/asap7/riscv_v_csr/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
15. Executing ABC pass (technology mapping using ABC).
15.1. Extracting gate netlist of module `\riscv_v_csr' to `<abc-temp-dir>/input.blif'..
15.1.1. Executing ABC.
15.1.2. Re-integrating ABC results.
16. Executing SETUNDEF pass (replace undef values with defined constants).
17. Executing SPLITNETS pass (splitting up multi-bit signals).
18. Executing OPT_CLEAN pass (remove unused cells and wires).
19. Executing HILOMAP pass (mapping to constant drivers).
20. Executing INSBUF pass (insert buffer cells for connected wires).
21. Executing CHECK pass (checking for obvious problems).
22. Printing statistics.
23. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_csr/constraint.sdc ./results/asap7/riscv_v_csr/base/1_synth.sdc
End of script. Logfile hash: 0e3ed10efb, CPU: user 1.53s system 0.07s, MEM: 136.25 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 25% 2x abc (0 sec), 23% 6x read_liberty (0 sec), ...
Elapsed time: 0:02.24[h:]min:sec. CPU time: user 2.10 sys 0.13 (100%). Peak memory: 140160KB.
mkdir -p ./results/asap7/riscv_v_csr/base ./logs/asap7/riscv_v_csr/base ./reports/asap7/riscv_v_csr/base
cp ./results/asap7/riscv_v_csr/base/1_1_yosys.v ./results/asap7/riscv_v_csr/base/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 3 unconstrained endpoints.
number instances in verilog is 132
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 9 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 21 u^2 0% utilization.
Elapsed time: 0:01.44[h:]min:sec. CPU time: user 1.36 sys 0.07 (100%). Peak memory: 214276KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.37[h:]min:sec. CPU time: user 1.29 sys 0.08 (99%). Peak memory: 211768KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_csr/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_csr/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.03 (100%). Peak memory: 100736KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:01.38[h:]min:sec. CPU time: user 1.29 sys 0.09 (100%). Peak memory: 210436KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.39[h:]min:sec. CPU time: user 1.29 sys 0.09 (100%). Peak memory: 214148KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.28[h:]min:sec. CPU time: user 3.17 sys 0.11 (99%). Peak memory: 244860KB.
cp ./results/asap7/riscv_v_csr/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_csr/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:              9015
[INFO GPL-0007] NumPlaceInstances:          123
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    168
[INFO GPL-0011] NumPins:                    558
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:          21.360 um^2
[INFO GPL-0019] Util:                     0.024 %
[INFO GPL-0020] StdInstsArea:            21.360 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    537222
[INFO GPL-0032] FillerInit:NumGNets:        168
[INFO GPL-0033] FillerInit:NumGPins:        558
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.174 um^2
[INFO GPL-0025] IdealBinArea:             0.174 um^2
[INFO GPL-0026] IdealBinCnt:             517695
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:              9015
[INFO GPL-0007] NumPlaceInstances:          123
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    168
[INFO GPL-0011] NumPins:                    466
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:          21.360 um^2
[INFO GPL-0019] Util:                     0.024 %
[INFO GPL-0020] StdInstsArea:            21.360 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    274044
[INFO GPL-0032] FillerInit:NumGNets:        168
[INFO GPL-0033] FillerInit:NumGPins:        466
[INFO GPL-0023] TargetDensity:            0.510
[INFO GPL-0024] AvrgPlaceInstArea:        0.174 um^2
[INFO GPL-0025] IdealBinArea:             0.340 um^2
[INFO GPL-0026] IdealBinCnt:             264086
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.859 HPWL: 84136
[NesterovSolve] Iter:   10 overflow: 0.906 HPWL: 56331
[NesterovSolve] Iter:   20 overflow: 0.909 HPWL: 53754
[NesterovSolve] Iter:   30 overflow: 0.909 HPWL: 53089
[NesterovSolve] Iter:   40 overflow: 0.909 HPWL: 52878
[NesterovSolve] Iter:   50 overflow: 0.909 HPWL: 52769
[NesterovSolve] Iter:   60 overflow: 0.909 HPWL: 52762
[NesterovSolve] Iter:   70 overflow: 0.909 HPWL: 52725
[NesterovSolve] Iter:   80 overflow: 0.909 HPWL: 52739
[NesterovSolve] Iter:   90 overflow: 0.910 HPWL: 52778
[NesterovSolve] Iter:  100 overflow: 0.910 HPWL: 52901
[NesterovSolve] Iter:  110 overflow: 0.910 HPWL: 53147
[NesterovSolve] Iter:  120 overflow: 0.910 HPWL: 53521
[NesterovSolve] Iter:  130 overflow: 0.910 HPWL: 54084
[NesterovSolve] Iter:  140 overflow: 0.910 HPWL: 55022
[NesterovSolve] Iter:  150 overflow: 0.909 HPWL: 56547
[NesterovSolve] Iter:  160 overflow: 0.906 HPWL: 58930
[NesterovSolve] Iter:  170 overflow: 0.903 HPWL: 62696
[NesterovSolve] Iter:  180 overflow: 0.900 HPWL: 68276
[NesterovSolve] Iter:  190 overflow: 0.898 HPWL: 75114
[NesterovSolve] Iter:  200 overflow: 0.898 HPWL: 80153
[NesterovSolve] Iter:  210 overflow: 0.899 HPWL: 76659
[NesterovSolve] Iter:  220 overflow: 0.901 HPWL: 63402
[NesterovSolve] Iter:  230 overflow: 0.893 HPWL: 79641
[NesterovSolve] Iter:  240 overflow: 0.868 HPWL: 81229
[NesterovSolve] Iter:  250 overflow: 0.804 HPWL: 87893
[NesterovSolve] Iter:  260 overflow: 0.770 HPWL: 77970
[NesterovSolve] Iter:  270 overflow: 0.755 HPWL: 86469
[NesterovSolve] Iter:  280 overflow: 0.703 HPWL: 89927
[NesterovSolve] Iter:  290 overflow: 0.677 HPWL: 90508
[NesterovSolve] Iter:  300 overflow: 0.644 HPWL: 96502
[NesterovSolve] Iter:  310 overflow: 0.608 HPWL: 99972
[NesterovSolve] Iter:  320 overflow: 0.540 HPWL: 107741
[NesterovSolve] Iter:  330 overflow: 0.471 HPWL: 122562
[NesterovSolve] Iter:  340 overflow: 0.427 HPWL: 146159
[NesterovSolve] Iter:  350 overflow: 0.358 HPWL: 210229
[NesterovSolve] Iter:  360 overflow: 0.298 HPWL: 259348
[NesterovSolve] Iter:  370 overflow: 0.298 HPWL: 104084
[NesterovSolve] Iter:  380 overflow: 0.260 HPWL: 98455
[NesterovSolve] Iter:  390 overflow: 0.220 HPWL: 101107
[NesterovSolve] Iter:  400 overflow: 0.191 HPWL: 101590
[NesterovSolve] Iter:  410 overflow: 0.141 HPWL: 100924
[NesterovSolve] Iter:  420 overflow: 0.115 HPWL: 101414
[NesterovSolve] Finished with Overflow: 0.098210
Elapsed time: 0:53.62[h:]min:sec. CPU time: user 113.09 sys 0.29 (211%). Peak memory: 383440KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           20780
[INFO PPL-0002] Number of I/O             92
[INFO PPL-0003] Number of I/O w/sink      92
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 13929.89 um.
Elapsed time: 0:01.51[h:]min:sec. CPU time: user 1.39 sys 0.10 (99%). Peak memory: 232704KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:              9015
[INFO GPL-0007] NumPlaceInstances:          123
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    168
[INFO GPL-0011] NumPins:                    558
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:          21.360 um^2
[INFO GPL-0019] Util:                     0.024 %
[INFO GPL-0020] StdInstsArea:            21.360 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    537222
[INFO GPL-0032] FillerInit:NumGNets:        168
[INFO GPL-0033] FillerInit:NumGPins:        558
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.174 um^2
[INFO GPL-0025] IdealBinArea:             0.174 um^2
[INFO GPL-0026] IdealBinCnt:             517695
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5101191392802866 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:              9015
[INFO GPL-0007] NumPlaceInstances:          123
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                    168
[INFO GPL-0011] NumPins:                    558
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:          21.360 um^2
[INFO GPL-0019] Util:                     0.024 %
[INFO GPL-0020] StdInstsArea:            21.360 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000007 HPWL: 14100773
[InitialPlace]  Iter: 2 CG residual: 0.00000007 HPWL: 247181
[InitialPlace]  Iter: 3 CG residual: 0.00000008 HPWL: 243311
[InitialPlace]  Iter: 4 CG residual: 0.00000011 HPWL: 241803
[InitialPlace]  Iter: 5 CG residual: 0.00000009 HPWL: 242376
[INFO GPL-0031] FillerInit:NumGCells:    274044
[INFO GPL-0032] FillerInit:NumGNets:        168
[INFO GPL-0033] FillerInit:NumGPins:        558
[INFO GPL-0023] TargetDensity:            0.510
[INFO GPL-0024] AvrgPlaceInstArea:        0.174 um^2
[INFO GPL-0025] IdealBinArea:             0.340 um^2
[INFO GPL-0026] IdealBinCnt:             264086
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.793 HPWL: 176407
[NesterovSolve] Iter:   10 overflow: 0.848 HPWL: 165299
[NesterovSolve] Iter:   20 overflow: 0.848 HPWL: 164279
[NesterovSolve] Iter:   30 overflow: 0.848 HPWL: 164297
[NesterovSolve] Iter:   40 overflow: 0.848 HPWL: 164333
[NesterovSolve] Iter:   50 overflow: 0.848 HPWL: 164322
[NesterovSolve] Iter:   60 overflow: 0.848 HPWL: 164325
[NesterovSolve] Iter:   70 overflow: 0.848 HPWL: 164327
[NesterovSolve] Iter:   80 overflow: 0.848 HPWL: 164318
[NesterovSolve] Iter:   90 overflow: 0.848 HPWL: 164345
[NesterovSolve] Iter:  100 overflow: 0.848 HPWL: 164410
[NesterovSolve] Iter:  110 overflow: 0.848 HPWL: 164506
[NesterovSolve] Iter:  120 overflow: 0.847 HPWL: 164660
[NesterovSolve] Iter:  130 overflow: 0.847 HPWL: 164892
[NesterovSolve] Iter:  140 overflow: 0.846 HPWL: 165258
[NesterovSolve] Iter:  150 overflow: 0.845 HPWL: 165847
[NesterovSolve] Iter:  160 overflow: 0.844 HPWL: 167544
[NesterovSolve] Iter:  170 overflow: 0.842 HPWL: 170491
[NesterovSolve] Iter:  180 overflow: 0.841 HPWL: 174942
[NesterovSolve] Iter:  190 overflow: 0.839 HPWL: 180924
[NesterovSolve] Iter:  200 overflow: 0.838 HPWL: 186620
[NesterovSolve] Iter:  210 overflow: 0.837 HPWL: 187729
[NesterovSolve] Iter:  220 overflow: 0.839 HPWL: 178280
[NesterovSolve] Iter:  230 overflow: 0.838 HPWL: 175579
[NesterovSolve] Iter:  240 overflow: 0.832 HPWL: 188972
[NesterovSolve] Iter:  250 overflow: 0.819 HPWL: 173845
[NesterovSolve] Iter:  260 overflow: 0.779 HPWL: 185774
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.96e-09
[INFO GPL-0103] Timing-driven: weighted 16 nets.
[NesterovSolve] Iter:  270 overflow: 0.748 HPWL: 183289
[NesterovSolve] Iter:  280 overflow: 0.725 HPWL: 186557
[NesterovSolve] Iter:  290 overflow: 0.718 HPWL: 195397
[NesterovSolve] Iter:  300 overflow: 0.701 HPWL: 206763
[NesterovSolve] Iter:  310 overflow: 0.662 HPWL: 221912
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.96e-09
[INFO GPL-0103] Timing-driven: weighted 16 nets.
[NesterovSolve] Iter:  320 overflow: 0.610 HPWL: 231253
[NesterovSolve] Snapshot saved at iter = 322
[NesterovSolve] Iter:  330 overflow: 0.561 HPWL: 246910
[NesterovSolve] Iter:  340 overflow: 0.512 HPWL: 263114
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.96e-09
[INFO GPL-0103] Timing-driven: weighted 14 nets.
[NesterovSolve] Iter:  350 overflow: 0.445 HPWL: 291998
[NesterovSolve] Iter:  360 overflow: 0.403 HPWL: 272501
[NesterovSolve] Iter:  370 overflow: 0.330 HPWL: 278161
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     925  925
[INFO GPL-0040] NumTiles: 855625
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.6100368404895464
[INFO GPL-0084] 1.0%RC: 0.6031189110633771
[INFO GPL-0085] 2.0%RC: 0.5893468728811132
[INFO GPL-0086] 5.0%RC: 0.5762641284393454
[INFO GPL-0087] FinalRC: 0.6065779
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.96e-09
[INFO GPL-0103] Timing-driven: weighted 16 nets.
[NesterovSolve] Iter:  380 overflow: 0.280 HPWL: 283943
[NesterovSolve] Iter:  390 overflow: 0.243 HPWL: 294368
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.96e-09
[INFO GPL-0103] Timing-driven: weighted 15 nets.
[NesterovSolve] Iter:  400 overflow: 0.195 HPWL: 302904
[NesterovSolve] Iter:  410 overflow: 0.156 HPWL: 307831
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.96e-09
[INFO GPL-0103] Timing-driven: weighted 16 nets.
[NesterovSolve] Iter:  420 overflow: 0.145 HPWL: 311183
[NesterovSolve] Iter:  430 overflow: 0.108 HPWL: 314830
[NesterovSolve] Finished with Overflow: 0.095748
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 281 u^2 0% utilization.
Elapsed time: 0:59.44[h:]min:sec. CPU time: user 121.56 sys 0.71 (205%). Peak memory: 1254788KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 44 input buffers.
[INFO RSZ-0028] Inserted 44 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0039] Resized 8 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 3 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 37 tie TIEHIx1_ASAP7_75t_R instances.
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 290 u^2 0% utilization.
Instance count before 9015, after 9141
Pin count before 466, after 680
Elapsed time: 0:01.94[h:]min:sec. CPU time: user 1.69 sys 0.25 (100%). Peak memory: 494668KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement        233.7 u
average displacement        0.0 u
max displacement            3.2 u
original HPWL             330.0 u
legalized HPWL            574.6 u
delta HPWL                   74 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 9141 cells, 92 terminals, 294 edges, 772 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 9233, edges 294, pins 772
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 8984 fixed cells.
[INFO DPO-0318] Collected 249 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (499932, 499770)
[INFO DPO-0310] Assigned 249 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 5.587730e+05.
[INFO DPO-0301] Pass   2 of matching; objective is 5.489200e+05.
[INFO DPO-0302] End of matching; objective is 5.474915e+05, improvement is 2.02 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 5.328045e+05.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 5.304535e+05.
[INFO DPO-0307] End of global swaps; objective is 5.304535e+05, improvement is 3.11 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 5.285445e+05.
[INFO DPO-0309] End of vertical swaps; objective is 5.285445e+05, improvement is 0.36 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 5.045205e+05.
[INFO DPO-0304] Pass   2 of reordering; objective is 4.969775e+05.
[INFO DPO-0304] Pass   3 of reordering; objective is 4.949060e+05.
[INFO DPO-0305] End of reordering; objective is 4.949060e+05, improvement is 6.36 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 4980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 4980, swaps 1205, moves   641 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.949060e+05, Scratch cost 4.792210e+05, Incremental cost 4.792210e+05, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.792210e+05.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 3.17 percent.
[INFO DPO-0332] End of pass, Generator displacement called 4980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 9960, swaps 2404, moves  1312 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.792210e+05, Scratch cost 4.708855e+05, Incremental cost 4.708855e+05, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.708855e+05.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 1.74 percent.
[INFO DPO-0332] End of pass, Generator displacement called 4980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 14940, swaps 3525, moves  1979 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.708855e+05, Scratch cost 4.621890e+05, Incremental cost 4.621890e+05, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.621890e+05.
[INFO DPO-0327] Pass   3 of random improver; improvement in cost is 1.85 percent.
[INFO DPO-0332] End of pass, Generator displacement called 4980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 19920, swaps 4609, moves  2631 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.621890e+05, Scratch cost 4.539195e+05, Incremental cost 4.539195e+05, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.539195e+05.
[INFO DPO-0327] Pass   4 of random improver; improvement in cost is 1.79 percent.
[INFO DPO-0332] End of pass, Generator displacement called 4980 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 24900, swaps 5647, moves  3265 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.539195e+05, Scratch cost 4.498325e+05, Incremental cost 4.498325e+05, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.498325e+05.
[INFO DPO-0327] Pass   5 of random improver; improvement in cost is 0.90 percent.
[INFO DPO-0328] End of random improver; improvement is 9.107487 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 129 cell orientations for row compatibility.
[INFO DPO-0383] Performed 114 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.395300e+05, improvement is 2.29 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL              574.6 u
Final HPWL                 443.2 u
Delta HPWL                 -22.9 %

[INFO DPL-0020] Mirrored 11 instances
[INFO DPL-0021] HPWL before             443.2 u
[INFO DPL-0022] HPWL after              442.4 u
[INFO DPL-0023] HPWL delta               -0.2 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 290 u^2 0% utilization.
Elapsed time: 0:03.48[h:]min:sec. CPU time: user 3.02 sys 0.45 (99%). Peak memory: 1125124KB.
cp ./results/asap7/riscv_v_csr/base/3_5_place_dp.odb ./results/asap7/riscv_v_csr/base/3_place.odb
cp ./results/asap7/riscv_v_csr/base/2_floorplan.sdc ./results/asap7/riscv_v_csr/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 37 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 37.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(343696, 496168), (354334, 499408)].
[INFO CTS-0024]  Normalized sink region: [(254.59, 367.532), (262.47, 369.932)].
[INFO CTS-0025]     Width:  7.8800.
[INFO CTS-0026]     Height: 2.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 19
    Sub-region size: 3.9400 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 3.9400 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 37.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 40
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 3
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement         60.2 u
average displacement        0.0 u
max displacement            1.9 u
original HPWL             466.4 u
legalized HPWL            557.8 u
delta HPWL                   20 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             557.8 u
legalized HPWL            557.8 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 292 u^2 0% utilization.
Elapsed time: 0:04.82[h:]min:sec. CPU time: user 4.15 sys 0.65 (99%). Peak memory: 1438232KB.
cp ./results/asap7/riscv_v_csr/base/4_1_cts.odb ./results/asap7/riscv_v_csr/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_csr/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 6 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 38
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 2073

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical     12846400       4930062          61.62%
M2         Horizontal   11135150       6229522          44.06%
M3         Vertical     12846400       7638568          40.54%
M4         Horizontal    9421125       5957420          36.77%
M5         Vertical      9421125       5833324          38.08%
M6         Horizontal    6852400       4062296          40.72%
M7         Vertical      6852400       4278120          37.57%
M8         Horizontal    5140225       2568720          50.03%
M9         Vertical      5140225       2568720          50.03%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1248
[INFO GRT-0198] Via related Steiner nodes: 16
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1632
[INFO GRT-0112] Final usage 3D: 5908

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             4930062             0            0.00%             0 /  0 /  0
M2             6229522           450            0.01%             0 /  0 /  0
M3             7638568           337            0.00%             0 /  0 /  0
M4             5957420           157            0.00%             0 /  0 /  0
M5             5833324            57            0.00%             0 /  0 /  0
M6             4062296            11            0.00%             0 /  0 /  0
M7             4278120             0            0.00%             0 /  0 /  0
M8             2568720             0            0.00%             0 /  0 /  0
M9             2568720             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         44066752          1012            0.00%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 883 um
[INFO GRT-0014] Routed nets: 299
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             557.8 u
legalized HPWL            557.8 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             557.8 u
legalized HPWL            557.8 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 292 u^2 0% utilization.
[INFO FLW-0007] clock clk period 5000.000000
[INFO FLW-0008] Clock clk period 1972.146
[INFO FLW-0009] Clock clk slack 2924.056
[INFO FLW-0011] Path endpoint count 121
Elapsed time: 0:08.00[h:]min:sec. CPU time: user 7.40 sys 0.86 (103%). Peak memory: 1984328KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/asap7/riscv_v_csr/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_csr/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   riscv_v_csr
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     9149
Number of terminals:      92
Number of snets:          2
Number of nets:           299

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 38.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 24506.
[INFO DRT-0033] V1 shape region query size = 9257629.
[INFO DRT-0033] M2 shape region query size = 64734.
[INFO DRT-0033] V2 shape region query size = 186648.
[INFO DRT-0033] M3 shape region query size = 186648.
[INFO DRT-0033] V3 shape region query size = 124432.
[INFO DRT-0033] M4 shape region query size = 124435.
[INFO DRT-0033] V4 shape region query size = 124432.
[INFO DRT-0033] M5 shape region query size = 68689.
[INFO DRT-0033] V5 shape region query size = 12544.
[INFO DRT-0033] M6 shape region query size = 6384.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 82 pins.
[INFO DRT-0081]   Complete 34 unique inst patterns.
[INFO DRT-0084]   Complete 93 groups.
#scanned instances     = 9149
#unique  instances     = 38
#stdCellGenAp          = 992
#stdCellValidPlanarAp  = 18
#stdCellValidViaAp     = 889
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 653
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 565.98 (MB), peak = 900.41 (MB)

[INFO DRT-0157] Number of guides:     2015

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 925 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 925 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 563.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 531.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 314.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 109.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 93.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 3.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 970 vertical wires in 19 frboxes and 643 horizontal wires in 19 frboxes.
[INFO DRT-0186] Done with 122 vertical wires in 19 frboxes and 175 horizontal wires in 19 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:05, memory = 1372.01 (MB), peak = 1372.01 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1372.01 (MB), peak = 1372.01 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1372.51 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 1372.51 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1335.62 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1335.62 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:02, memory = 1335.73 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:02, memory = 1335.84 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:02, memory = 1335.84 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:03, memory = 1335.85 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:03, memory = 1335.85 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:05, memory = 1335.88 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer          M1     M2     M3     M4     M5
EOL                  0      2      0      0      2
Metal Spacing        1      0      6      0      4
Recheck              0      5      1      0      0
Short                0      2      0      0      1
eolKeepOut           0     12      0      5      1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1753.03 (MB), peak = 1789.25 (MB)
Total wire length = 631 um.
Total wire length on LAYER M1 = 2 um.
Total wire length on LAYER M2 = 199 um.
Total wire length on LAYER M3 = 227 um.
Total wire length on LAYER M4 = 124 um.
Total wire length on LAYER M5 = 72 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1984.
Up-via summary (total 1984):

---------------
 Active       0
     M1     661
     M2     993
     M3     219
     M4     105
     M5       6
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1984


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 1753.03 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:00, memory = 1753.03 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:01, memory = 1752.98 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:01, memory = 1752.98 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:02, memory = 1752.91 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:02, memory = 1752.91 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:02, memory = 1753.16 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:03, memory = 1752.89 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:03, memory = 1752.89 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:05, memory = 1753.08 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer          M1     M4     M5
EOL                  0      1      2
Metal Spacing        1      1      4
Short                2      0      1
eolKeepOut           0      5      2
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 1753.08 (MB), peak = 1897.98 (MB)
Total wire length = 623 um.
Total wire length on LAYER M1 = 2 um.
Total wire length on LAYER M2 = 192 um.
Total wire length on LAYER M3 = 224 um.
Total wire length on LAYER M4 = 124 um.
Total wire length on LAYER M5 = 74 um.
Total wire length on LAYER M6 = 4 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1922.
Up-via summary (total 1922):

---------------
 Active       0
     M1     657
     M2     942
     M3     212
     M4     103
     M5       6
     M6       2
     M7       0
     M8       0
     M9       0
---------------
           1922


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1753.08 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1753.08 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:01, memory = 1753.17 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 1753.17 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 1753.17 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 1753.17 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 1753.17 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M1     M5
Metal Spacing        1      4
Short                2      1
eolKeepOut           0      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 621 um.
Total wire length on LAYER M1 = 2 um.
Total wire length on LAYER M2 = 199 um.
Total wire length on LAYER M3 = 226 um.
Total wire length on LAYER M4 = 115 um.
Total wire length on LAYER M5 = 72 um.
Total wire length on LAYER M6 = 4 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1847.
Up-via summary (total 1847):

---------------
 Active       0
     M1     655
     M2     897
     M3     182
     M4     105
     M5       6
     M6       2
     M7       0
     M8       0
     M9       0
---------------
           1847


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer          M5
EOL                  1
Metal Spacing        3
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 226 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1849.
Up-via summary (total 1849):

---------------
 Active       0
     M1     651
     M2     893
     M3     188
     M4     105
     M5       8
     M6       4
     M7       0
     M8       0
     M9       0
---------------
           1849


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer          M5
EOL                  1
Metal Spacing        3
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 226 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1847.
Up-via summary (total 1847):

---------------
 Active       0
     M1     651
     M2     893
     M3     188
     M4     105
     M5      10
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1847


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer          M5
EOL                  1
Metal Spacing        3
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 226 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1847.
Up-via summary (total 1847):

---------------
 Active       0
     M1     651
     M2     893
     M3     188
     M4     105
     M5      10
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1847


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.96 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.96 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.96 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.96 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.96 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 225 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1855.
Up-via summary (total 1855):

---------------
 Active       0
     M1     651
     M2     893
     M3     190
     M4     107
     M5      10
     M6       4
     M7       0
     M8       0
     M9       0
---------------
           1855


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1752.99 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 225 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1855.
Up-via summary (total 1855):

---------------
 Active       0
     M1     651
     M2     893
     M3     190
     M4     107
     M5      10
     M6       4
     M7       0
     M8       0
     M9       0
---------------
           1855


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1752.99 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 225 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1855.
Up-via summary (total 1855):

---------------
 Active       0
     M1     651
     M2     893
     M3     190
     M4     107
     M5      10
     M6       4
     M7       0
     M8       0
     M9       0
---------------
           1855


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 1752.99 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1752.99 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 225 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1855.
Up-via summary (total 1855):

---------------
 Active       0
     M1     651
     M2     893
     M3     190
     M4     107
     M5      10
     M6       4
     M7       0
     M8       0
     M9       0
---------------
           1855


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.99 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.93 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.93 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.93 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.93 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.93 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 1752.93 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 1752.93 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:01, memory = 1752.93 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1752.93 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 225 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1851.
Up-via summary (total 1851):

---------------
 Active       0
     M1     651
     M2     893
     M3     188
     M4     107
     M5      10
     M6       2
     M7       0
     M8       0
     M9       0
---------------
           1851


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.93 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1752.93 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 622 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 225 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1851.
Up-via summary (total 1851):

---------------
 Active       0
     M1     651
     M2     893
     M3     188
     M4     107
     M5      10
     M6       2
     M7       0
     M8       0
     M9       0
---------------
           1851


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 621 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 225 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 74 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1847.
Up-via summary (total 1847):

---------------
 Active       0
     M1     651
     M2     893
     M3     188
     M4     107
     M5       8
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1847


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:01, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 621 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 227 um.
Total wire length on LAYER M4 = 118 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1847.
Up-via summary (total 1847):

---------------
 Active       0
     M1     651
     M2     893
     M3     190
     M4     105
     M5       8
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1847


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer          M5
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 621 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 227 um.
Total wire length on LAYER M4 = 117 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1845.
Up-via summary (total 1845):

---------------
 Active       0
     M1     651
     M2     895
     M3     186
     M4     105
     M5       8
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1845


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer          M5
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 621 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 227 um.
Total wire length on LAYER M4 = 117 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1845.
Up-via summary (total 1845):

---------------
 Active       0
     M1     651
     M2     895
     M3     186
     M4     105
     M5       8
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1845


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 1753.05 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer          M5
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1753.05 (MB), peak = 1897.98 (MB)
Total wire length = 621 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 227 um.
Total wire length on LAYER M4 = 117 um.
Total wire length on LAYER M5 = 73 um.
Total wire length on LAYER M6 = 5 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1845.
Up-via summary (total 1845):

---------------
 Active       0
     M1     651
     M2     895
     M3     186
     M4     105
     M5       8
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1845


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 1753.05 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:02, memory = 1752.94 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:02, memory = 1752.94 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:02, memory = 1752.94 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1752.94 (MB), peak = 1897.98 (MB)
Total wire length = 614 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 149 um.
Total wire length on LAYER M3 = 214 um.
Total wire length on LAYER M4 = 167 um.
Total wire length on LAYER M5 = 77 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1898.
Up-via summary (total 1898):

---------------
 Active       0
     M1     643
     M2     871
     M3     269
     M4     109
     M5       4
     M6       2
     M7       0
     M8       0
     M9       0
---------------
           1898


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 1752.94 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 1752.94 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 1752.94 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1752.94 (MB), peak = 1897.98 (MB)
Total wire length = 614 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 150 um.
Total wire length on LAYER M3 = 214 um.
Total wire length on LAYER M4 = 166 um.
Total wire length on LAYER M5 = 77 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1900.
Up-via summary (total 1900):

---------------
 Active       0
     M1     645
     M2     871
     M3     269
     M4     109
     M5       4
     M6       2
     M7       0
     M8       0
     M9       0
---------------
           1900


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 1752.94 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 1752.94 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:01, memory = 1752.94 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer          M5
EOL                  1
Metal Spacing        4
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1752.94 (MB), peak = 1897.98 (MB)
Total wire length = 615 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 149 um.
Total wire length on LAYER M3 = 215 um.
Total wire length on LAYER M4 = 166 um.
Total wire length on LAYER M5 = 77 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1910.
Up-via summary (total 1910):

---------------
 Active       0
     M1     645
     M2     871
     M3     271
     M4     111
     M5       6
     M6       6
     M7       0
     M8       0
     M9       0
---------------
           1910


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1752.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1752.94 (MB), peak = 1897.98 (MB)
Total wire length = 614 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 149 um.
Total wire length on LAYER M3 = 214 um.
Total wire length on LAYER M4 = 167 um.
Total wire length on LAYER M5 = 77 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1898.
Up-via summary (total 1898):

---------------
 Active       0
     M1     645
     M2     869
     M3     269
     M4     109
     M5       4
     M6       2
     M7       0
     M8       0
     M9       0
---------------
           1898


[INFO DRT-0198] Complete detail routing.
Total wire length = 614 um.
Total wire length on LAYER M1 = 1 um.
Total wire length on LAYER M2 = 149 um.
Total wire length on LAYER M3 = 214 um.
Total wire length on LAYER M4 = 167 um.
Total wire length on LAYER M5 = 77 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 1 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1898.
Up-via summary (total 1898):

---------------
 Active       0
     M1     645
     M2     869
     M3     269
     M4     109
     M5       4
     M6       2
     M7       0
     M8       0
     M9       0
---------------
           1898


[INFO DRT-0267] cpu time = 00:01:07, elapsed time = 00:00:49, memory = 1752.94 (MB), peak = 1897.98 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 1:00.54[h:]min:sec. CPU time: user 105.28 sys 2.92 (178%). Peak memory: 1943528KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 288611 filler instances.
Elapsed time: 0:04.61[h:]min:sec. CPU time: user 3.93 sys 0.58 (97%). Peak memory: 1262636KB.
cp ./results/asap7/riscv_v_csr/base/5_3_fillcell.odb ./results/asap7/riscv_v_csr/base/5_route.odb
cp ./results/asap7/riscv_v_csr/base/4_cts.sdc ./results/asap7/riscv_v_csr/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_csr/base/5_route.odb ./results/asap7/riscv_v_csr/base/6_1_fill.odb
Elapsed time: 0:02.13[h:]min:sec. CPU time: user 1.76 sys 0.27 (95%). Peak memory: 357892KB.
cp ./results/asap7/riscv_v_csr/base/5_route.sdc ./results/asap7/riscv_v_csr/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_csr (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1410 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_csr ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 5% of 66083 wires extracted
[INFO RCX-0442] 16% of 66083 wires extracted
[INFO RCX-0442] 28% of 66083 wires extracted
[INFO RCX-0442] 40% of 66083 wires extracted
[INFO RCX-0442] 52% of 66083 wires extracted
[INFO RCX-0442] 63% of 66083 wires extracted
[INFO RCX-0442] 75% of 66083 wires extracted
[INFO RCX-0442] 98% of 66083 wires extracted
[INFO RCX-0442] 100% of 66083 wires extracted
[INFO RCX-0045] Extract 299 nets, 1709 rsegs, 1709 caps, 1890 ccs
[INFO RCX-0443] 299 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.69e-01 V
Average voltage  : 7.70e-01 V
Average IR drop  : 2.62e-05 V
Worstcase IR drop: 5.65e-04 V
Percentage drop  : 0.07 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 6.03e-04 V
Average voltage  : 2.64e-05 V
Average IR drop  : 2.64e-05 V
Worstcase IR drop: 6.03e-04 V
Percentage drop  : 0.08 %
######################################
Cell type report:                       Count       Area
  Fill cell                            288611   89608.83
  Tap cell                               8892     259.29
  Tie cell                                 40       1.75
  Buffer                                    9       0.66
  Clock buffer                              6       2.36
  Timing Repair Buffer                     88       6.95
  Inverter                                  1       0.55
  Clock inverter                            2       0.12
  Sequential cell                          37      14.03
  Multi-Input combinational cell           74       6.47
  Total                                297760   89901.01
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 292 u^2 0% utilization.
Elapsed time: 4:15.62[h:]min:sec. CPU time: user 252.85 sys 2.68 (99%). Peak memory: 4199228KB.
cp ./results/asap7/riscv_v_csr/base/5_route.sdc ./results/asap7/riscv_v_csr/base/6_final.sdc
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_csr \
        -rd in_def=./results/asap7/riscv_v_csr/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_csr/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_csr/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_csr/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_csr'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_csr/base/6_1_merged.gds'
Elapsed time: 0:04.72[h:]min:sec. CPU time: user 4.36 sys 0.35 (99%). Peak memory: 909856KB.
cp results/asap7/riscv_v_csr/base/6_1_merged.gds results/asap7/riscv_v_csr/base/6_final.gds
./logs/asap7/riscv_v_csr/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                    2            136
1_1_yosys_canonicalize                       0             83
1_1_yosys_hier_report                        0             12
2_1_floorplan                                1            209
2_2_floorplan_io                             1            206
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          1            205
2_5_floorplan_tapcell                        1            209
2_6_floorplan_pdn                            3            239
3_1_place_gp_skip_io                        53            374
3_2_place_iop                                1            227
3_3_place_gp                                59           1225
3_4_place_resized                            1            483
3_5_place_dp                                 3           1098
4_1_cts                                      4           1404
5_1_grt                                      8           1937
5_2_route                                   60           1897
5_3_fillcell                                 4           1233
6_1_fill                                     2            349
6_1_merge                                    4            888
6_report                                   255           4100
Total                                      463           4100
