{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649620453873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649620453874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:54:13 2022 " "Processing started: Sun Apr 10 14:54:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649620453874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620453874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_PS2_CONTROLLER -c VGA_PS2_CONTROLLER " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_PS2_CONTROLLER -c VGA_PS2_CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620453874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649620455010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649620455010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 ps2.v(28) " "Verilog HDL Declaration information at ps2.v(28): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649620466706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgadecoder " "Found entity 1: vgadecoder" {  } { { "vgadecoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch.v 1 1 " "Found 1 design units, including 1 entities, in source file synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregv.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregv.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregV " "Found entity 1: shiftregV" {  } { { "shiftregV.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftregV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg2 " "Found entity 1: shiftreg2" {  } { { "shiftreg2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keysq.v 1 1 " "Found 1 design units, including 1 entities, in source file keysq.v" { { "Info" "ISGN_ENTITY_NAME" "1 keysq " "Found entity 1: keysq" {  } { { "keysq.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/keysq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649620466784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 ps2.v(43) " "Verilog HDL Implicit Net warning at ps2.v(43): created implicit net for \"clk2\"" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk25 vga_top.v(36) " "Verilog HDL Implicit Net warning at vga_top.v(36): created implicit net for \"clk25\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "midout vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"midout\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments0 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments0\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments1 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments1\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments2 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments2\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments3 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments3\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments4 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments4\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments5 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments5\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649620466847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(61) " "Verilog HDL assignment warning at vga_top.v(61): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(62) " "Verilog HDL assignment warning at vga_top.v(62): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(63) " "Verilog HDL assignment warning at vga_top.v(63): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(65) " "Verilog HDL assignment warning at vga_top.v(65): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(66) " "Verilog HDL assignment warning at vga_top.v(66): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(68) " "Verilog HDL assignment warning at vga_top.v(68): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(69) " "Verilog HDL assignment warning at vga_top.v(69): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(70) " "Verilog HDL assignment warning at vga_top.v(70): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(72) " "Verilog HDL assignment warning at vga_top.v(72): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(73) " "Verilog HDL assignment warning at vga_top.v(73): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(75) " "Verilog HDL assignment warning at vga_top.v(75): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(76) " "Verilog HDL assignment warning at vga_top.v(76): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(77) " "Verilog HDL assignment warning at vga_top.v(77): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(79) " "Verilog HDL assignment warning at vga_top.v(79): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466866 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(80) " "Verilog HDL assignment warning at vga_top.v(80): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(82) " "Verilog HDL assignment warning at vga_top.v(82): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(83) " "Verilog HDL assignment warning at vga_top.v(83): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(84) " "Verilog HDL assignment warning at vga_top.v(84): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(86) " "Verilog HDL assignment warning at vga_top.v(86): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(87) " "Verilog HDL assignment warning at vga_top.v(87): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(89) " "Verilog HDL assignment warning at vga_top.v(89): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(90) " "Verilog HDL assignment warning at vga_top.v(90): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(91) " "Verilog HDL assignment warning at vga_top.v(91): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(93) " "Verilog HDL assignment warning at vga_top.v(93): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(94) " "Verilog HDL assignment warning at vga_top.v(94): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(98) " "Verilog HDL assignment warning at vga_top.v(98): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(99) " "Verilog HDL assignment warning at vga_top.v(99): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(100) " "Verilog HDL assignment warning at vga_top.v(100): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(102) " "Verilog HDL assignment warning at vga_top.v(102): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(103) " "Verilog HDL assignment warning at vga_top.v(103): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(105) " "Verilog HDL assignment warning at vga_top.v(105): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(106) " "Verilog HDL assignment warning at vga_top.v(106): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(107) " "Verilog HDL assignment warning at vga_top.v(107): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466867 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(109) " "Verilog HDL assignment warning at vga_top.v(109): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(110) " "Verilog HDL assignment warning at vga_top.v(110): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(112) " "Verilog HDL assignment warning at vga_top.v(112): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(113) " "Verilog HDL assignment warning at vga_top.v(113): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(114) " "Verilog HDL assignment warning at vga_top.v(114): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(116) " "Verilog HDL assignment warning at vga_top.v(116): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(117) " "Verilog HDL assignment warning at vga_top.v(117): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(119) " "Verilog HDL assignment warning at vga_top.v(119): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(120) " "Verilog HDL assignment warning at vga_top.v(120): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(121) " "Verilog HDL assignment warning at vga_top.v(121): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(123) " "Verilog HDL assignment warning at vga_top.v(123): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(124) " "Verilog HDL assignment warning at vga_top.v(124): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(126) " "Verilog HDL assignment warning at vga_top.v(126): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(127) " "Verilog HDL assignment warning at vga_top.v(127): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(128) " "Verilog HDL assignment warning at vga_top.v(128): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(130) " "Verilog HDL assignment warning at vga_top.v(130): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(131) " "Verilog HDL assignment warning at vga_top.v(131): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(135) " "Verilog HDL assignment warning at vga_top.v(135): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(136) " "Verilog HDL assignment warning at vga_top.v(136): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466868 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(137) " "Verilog HDL assignment warning at vga_top.v(137): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(139) " "Verilog HDL assignment warning at vga_top.v(139): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(140) " "Verilog HDL assignment warning at vga_top.v(140): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(142) " "Verilog HDL assignment warning at vga_top.v(142): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(143) " "Verilog HDL assignment warning at vga_top.v(143): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(144) " "Verilog HDL assignment warning at vga_top.v(144): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(146) " "Verilog HDL assignment warning at vga_top.v(146): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(147) " "Verilog HDL assignment warning at vga_top.v(147): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(149) " "Verilog HDL assignment warning at vga_top.v(149): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(150) " "Verilog HDL assignment warning at vga_top.v(150): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(151) " "Verilog HDL assignment warning at vga_top.v(151): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(153) " "Verilog HDL assignment warning at vga_top.v(153): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(154) " "Verilog HDL assignment warning at vga_top.v(154): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(156) " "Verilog HDL assignment warning at vga_top.v(156): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(157) " "Verilog HDL assignment warning at vga_top.v(157): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(158) " "Verilog HDL assignment warning at vga_top.v(158): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(160) " "Verilog HDL assignment warning at vga_top.v(160): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(161) " "Verilog HDL assignment warning at vga_top.v(161): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(163) " "Verilog HDL assignment warning at vga_top.v(163): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(164) " "Verilog HDL assignment warning at vga_top.v(164): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(165) " "Verilog HDL assignment warning at vga_top.v(165): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(167) " "Verilog HDL assignment warning at vga_top.v(167): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(168) " "Verilog HDL assignment warning at vga_top.v(168): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466869 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(172) " "Verilog HDL assignment warning at vga_top.v(172): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(173) " "Verilog HDL assignment warning at vga_top.v(173): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(174) " "Verilog HDL assignment warning at vga_top.v(174): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(176) " "Verilog HDL assignment warning at vga_top.v(176): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(177) " "Verilog HDL assignment warning at vga_top.v(177): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(179) " "Verilog HDL assignment warning at vga_top.v(179): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(180) " "Verilog HDL assignment warning at vga_top.v(180): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(181) " "Verilog HDL assignment warning at vga_top.v(181): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(183) " "Verilog HDL assignment warning at vga_top.v(183): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(184) " "Verilog HDL assignment warning at vga_top.v(184): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(186) " "Verilog HDL assignment warning at vga_top.v(186): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(187) " "Verilog HDL assignment warning at vga_top.v(187): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(188) " "Verilog HDL assignment warning at vga_top.v(188): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(190) " "Verilog HDL assignment warning at vga_top.v(190): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(191) " "Verilog HDL assignment warning at vga_top.v(191): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(193) " "Verilog HDL assignment warning at vga_top.v(193): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(194) " "Verilog HDL assignment warning at vga_top.v(194): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(195) " "Verilog HDL assignment warning at vga_top.v(195): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(197) " "Verilog HDL assignment warning at vga_top.v(197): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(198) " "Verilog HDL assignment warning at vga_top.v(198): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(200) " "Verilog HDL assignment warning at vga_top.v(200): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466870 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(201) " "Verilog HDL assignment warning at vga_top.v(201): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(202) " "Verilog HDL assignment warning at vga_top.v(202): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(204) " "Verilog HDL assignment warning at vga_top.v(204): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(205) " "Verilog HDL assignment warning at vga_top.v(205): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(209) " "Verilog HDL assignment warning at vga_top.v(209): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(210) " "Verilog HDL assignment warning at vga_top.v(210): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(211) " "Verilog HDL assignment warning at vga_top.v(211): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(213) " "Verilog HDL assignment warning at vga_top.v(213): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(214) " "Verilog HDL assignment warning at vga_top.v(214): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(216) " "Verilog HDL assignment warning at vga_top.v(216): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(217) " "Verilog HDL assignment warning at vga_top.v(217): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(218) " "Verilog HDL assignment warning at vga_top.v(218): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(220) " "Verilog HDL assignment warning at vga_top.v(220): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(221) " "Verilog HDL assignment warning at vga_top.v(221): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(223) " "Verilog HDL assignment warning at vga_top.v(223): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(224) " "Verilog HDL assignment warning at vga_top.v(224): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(225) " "Verilog HDL assignment warning at vga_top.v(225): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(227) " "Verilog HDL assignment warning at vga_top.v(227): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(228) " "Verilog HDL assignment warning at vga_top.v(228): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(230) " "Verilog HDL assignment warning at vga_top.v(230): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466871 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(231) " "Verilog HDL assignment warning at vga_top.v(231): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(232) " "Verilog HDL assignment warning at vga_top.v(232): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(234) " "Verilog HDL assignment warning at vga_top.v(234): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(235) " "Verilog HDL assignment warning at vga_top.v(235): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(237) " "Verilog HDL assignment warning at vga_top.v(237): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(238) " "Verilog HDL assignment warning at vga_top.v(238): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(239) " "Verilog HDL assignment warning at vga_top.v(239): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(241) " "Verilog HDL assignment warning at vga_top.v(241): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(242) " "Verilog HDL assignment warning at vga_top.v(242): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(246) " "Verilog HDL assignment warning at vga_top.v(246): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(247) " "Verilog HDL assignment warning at vga_top.v(247): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(248) " "Verilog HDL assignment warning at vga_top.v(248): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(250) " "Verilog HDL assignment warning at vga_top.v(250): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(251) " "Verilog HDL assignment warning at vga_top.v(251): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(253) " "Verilog HDL assignment warning at vga_top.v(253): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(254) " "Verilog HDL assignment warning at vga_top.v(254): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(255) " "Verilog HDL assignment warning at vga_top.v(255): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(257) " "Verilog HDL assignment warning at vga_top.v(257): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(258) " "Verilog HDL assignment warning at vga_top.v(258): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466872 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(260) " "Verilog HDL assignment warning at vga_top.v(260): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(261) " "Verilog HDL assignment warning at vga_top.v(261): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(262) " "Verilog HDL assignment warning at vga_top.v(262): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(264) " "Verilog HDL assignment warning at vga_top.v(264): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(265) " "Verilog HDL assignment warning at vga_top.v(265): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(267) " "Verilog HDL assignment warning at vga_top.v(267): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(268) " "Verilog HDL assignment warning at vga_top.v(268): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(269) " "Verilog HDL assignment warning at vga_top.v(269): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(271) " "Verilog HDL assignment warning at vga_top.v(271): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(272) " "Verilog HDL assignment warning at vga_top.v(272): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(274) " "Verilog HDL assignment warning at vga_top.v(274): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(275) " "Verilog HDL assignment warning at vga_top.v(275): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(276) " "Verilog HDL assignment warning at vga_top.v(276): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(278) " "Verilog HDL assignment warning at vga_top.v(278): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(279) " "Verilog HDL assignment warning at vga_top.v(279): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(283) " "Verilog HDL assignment warning at vga_top.v(283): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(284) " "Verilog HDL assignment warning at vga_top.v(284): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(285) " "Verilog HDL assignment warning at vga_top.v(285): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(287) " "Verilog HDL assignment warning at vga_top.v(287): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466873 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(288) " "Verilog HDL assignment warning at vga_top.v(288): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(290) " "Verilog HDL assignment warning at vga_top.v(290): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(291) " "Verilog HDL assignment warning at vga_top.v(291): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(292) " "Verilog HDL assignment warning at vga_top.v(292): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(294) " "Verilog HDL assignment warning at vga_top.v(294): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(295) " "Verilog HDL assignment warning at vga_top.v(295): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(297) " "Verilog HDL assignment warning at vga_top.v(297): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(298) " "Verilog HDL assignment warning at vga_top.v(298): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(299) " "Verilog HDL assignment warning at vga_top.v(299): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(301) " "Verilog HDL assignment warning at vga_top.v(301): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(302) " "Verilog HDL assignment warning at vga_top.v(302): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(304) " "Verilog HDL assignment warning at vga_top.v(304): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(305) " "Verilog HDL assignment warning at vga_top.v(305): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(306) " "Verilog HDL assignment warning at vga_top.v(306): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(308) " "Verilog HDL assignment warning at vga_top.v(308): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(309) " "Verilog HDL assignment warning at vga_top.v(309): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(311) " "Verilog HDL assignment warning at vga_top.v(311): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(312) " "Verilog HDL assignment warning at vga_top.v(312): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(313) " "Verilog HDL assignment warning at vga_top.v(313): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(315) " "Verilog HDL assignment warning at vga_top.v(315): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(316) " "Verilog HDL assignment warning at vga_top.v(316): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(320) " "Verilog HDL assignment warning at vga_top.v(320): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(321) " "Verilog HDL assignment warning at vga_top.v(321): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(322) " "Verilog HDL assignment warning at vga_top.v(322): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(324) " "Verilog HDL assignment warning at vga_top.v(324): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(325) " "Verilog HDL assignment warning at vga_top.v(325): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466874 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(327) " "Verilog HDL assignment warning at vga_top.v(327): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(328) " "Verilog HDL assignment warning at vga_top.v(328): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(329) " "Verilog HDL assignment warning at vga_top.v(329): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(331) " "Verilog HDL assignment warning at vga_top.v(331): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(332) " "Verilog HDL assignment warning at vga_top.v(332): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(334) " "Verilog HDL assignment warning at vga_top.v(334): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(335) " "Verilog HDL assignment warning at vga_top.v(335): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(336) " "Verilog HDL assignment warning at vga_top.v(336): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(338) " "Verilog HDL assignment warning at vga_top.v(338): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(339) " "Verilog HDL assignment warning at vga_top.v(339): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(341) " "Verilog HDL assignment warning at vga_top.v(341): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(342) " "Verilog HDL assignment warning at vga_top.v(342): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(343) " "Verilog HDL assignment warning at vga_top.v(343): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(345) " "Verilog HDL assignment warning at vga_top.v(345): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(346) " "Verilog HDL assignment warning at vga_top.v(346): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(348) " "Verilog HDL assignment warning at vga_top.v(348): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(349) " "Verilog HDL assignment warning at vga_top.v(349): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(350) " "Verilog HDL assignment warning at vga_top.v(350): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(352) " "Verilog HDL assignment warning at vga_top.v(352): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(353) " "Verilog HDL assignment warning at vga_top.v(353): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_top.v(385) " "Verilog HDL assignment warning at vga_top.v(385): truncated value with size 32 to match size of target (10)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466875 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_top.v(386) " "Verilog HDL assignment warning at vga_top.v(386): truncated value with size 32 to match size of target (10)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466876 "|vga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:div25 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:div25\"" {  } { { "vga_top.v" "div25" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "vga_top.v" "hvsync" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(18) " "Verilog HDL assignment warning at hvsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466898 "|vga_top|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(27) " "Verilog HDL assignment warning at hvsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466898 "|vga_top|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:ps2 " "Elaborating entity \"ps2\" for hierarchy \"ps2:ps2\"" {  } { { "vga_top.v" "ps2" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466898 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk2 ps2.v(43) " "Verilog HDL or VHDL warning at ps2.v(43): object \"clk2\" assigned a value but never read" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649620466912 "|vga_top|ps2:ps2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2.v(49) " "Verilog HDL assignment warning at ps2.v(49): truncated value with size 32 to match size of target (1)" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466912 "|vga_top|ps2:ps2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2.v(72) " "Verilog HDL assignment warning at ps2.v(72): truncated value with size 32 to match size of target (1)" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466912 "|vga_top|ps2:ps2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2.v(82) " "Verilog HDL assignment warning at ps2.v(82): truncated value with size 32 to match size of target (1)" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466912 "|vga_top|ps2:ps2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2.v(90) " "Verilog HDL assignment warning at ps2.v(90): truncated value with size 32 to match size of target (9)" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466912 "|vga_top|ps2:ps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg ps2:ps2\|shiftreg:sr1 " "Elaborating entity \"shiftreg\" for hierarchy \"ps2:ps2\|shiftreg:sr1\"" {  } { { "ps2.v" "sr1" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ps2:ps2\|counter:c " "Elaborating entity \"counter\" for hierarchy \"ps2:ps2\|counter:c\"" {  } { { "ps2.v" "c" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(17) " "Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466932 "|vga_top|ps2:ps2|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch ps2:ps2\|synch:s " "Elaborating entity \"synch\" for hierarchy \"ps2:ps2\|synch:s\"" {  } { { "ps2.v" "s" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 synch.v(16) " "Verilog HDL assignment warning at synch.v(16): truncated value with size 32 to match size of target (1)" {  } { { "synch.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/synch.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649620466949 "|vga_top|ps2:ps2|synch:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg2 ps2:ps2\|shiftreg2:s2 " "Elaborating entity \"shiftreg2\" for hierarchy \"ps2:ps2\|shiftreg2:s2\"" {  } { { "ps2.v" "s2" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ps2:ps2\|decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"ps2:ps2\|decoder:d1\"" {  } { { "ps2.v" "d1" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregV shiftregV:vgas1 " "Elaborating entity \"shiftregV\" for hierarchy \"shiftregV:vgas1\"" {  } { { "vga_top.v" "vgas1" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620466987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgadecoder vgadecoder:vga1 " "Elaborating entity \"vgadecoder\" for hierarchy \"vgadecoder:vga1\"" {  } { { "vga_top.v" "vga1" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620467000 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vgadecoder.v(31) " "Verilog HDL Case Statement warning at vgadecoder.v(31): case item expression covers a value already covered by a previous case item" {  } { { "vgadecoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649620467030 "|vga_top|vgadecoder:vga1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vgadecoder.v(53) " "Verilog HDL Case Statement warning at vgadecoder.v(53): case item expression covers a value already covered by a previous case item" {  } { { "vgadecoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649620467030 "|vga_top|vgadecoder:vga1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vgadecoder.v(57) " "Verilog HDL Case Statement warning at vgadecoder.v(57): case item expression covers a value already covered by a previous case item" {  } { { "vgadecoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v" 57 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649620467030 "|vga_top|vgadecoder:vga1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649620468738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] GND " "Pin \"r\[3\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] GND " "Pin \"r\[4\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] GND " "Pin \"r\[5\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] GND " "Pin \"b\[3\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] GND " "Pin \"b\[4\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] GND " "Pin \"b\[5\]\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blank VCC " "Pin \"blank\" is stuck at VCC" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "synk GND " "Pin \"synk\" is stuck at GND" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649620472173 "|vga_top|synk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649620472173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649620472284 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/output_files/VGA_PS2_CONTROLLER.map.smsg " "Generated suppressed messages file C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/output_files/VGA_PS2_CONTROLLER.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620474261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649620474497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649620474497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1210 " "Implemented 1210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649620474720 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649620474720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1135 " "Implemented 1135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649620474720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649620474720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 237 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649620474748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:54:34 2022 " "Processing ended: Sun Apr 10 14:54:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649620474748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649620474748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649620474748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649620474748 ""}
