% =====================================================
% Fig. 6 : GAAï¼ˆGate-All-Aroundï¼‰ãƒŠãƒã‚·ãƒ¼ãƒˆæ§‹é€  æ–­é¢å›³ï¼ˆæ”¹è¨‚ç‰ˆãƒ»ğŸ’¯ï¼‰
% =====================================================
\begin{figure}[t]
  \centering
  \begin{tikzpicture}[scale=1.0, every node/.style={font=\footnotesize}]
    % ----- Substrate -----
    \fill[gray!25] (0,0) rectangle (4.0,0.4);
    \draw[black] (0,0) rectangle (4.0,0.4);
    \node[below] at (2.0,0) {Si Substrate};

    % ----- Gate stack (outer boundary) -----
    \draw[thick,fill=cyan!15] (0.5,0.5) rectangle (3.5,1.9);
    \node[right] at (3.55,1.2) {Gate-All-Around};

    % ----- Nanosheet channels (3å±¤) -----
    \foreach \y in {0.65,1.05,1.45} {
      \fill[orange!35] (0.9,\y) rectangle (3.1,\y+0.18);
      \draw[black!60] (0.9,\y) rectangle (3.1,\y+0.18);
    }

    % ----- Gate oxide (thin layer hint) -----
    \draw[gray!60,densely dashed,line width=0.3pt] (0.85,0.6) rectangle (3.15,1.68);
    \node at (2.0,1.75) {Gate dielectric (SiO$_2$/High-$k$)};

    % ----- Source / Drain regions -----
    \fill[gray!60] (0.0,0.6) rectangle (0.5,1.8);
    \fill[gray!60] (3.5,0.6) rectangle (4.0,1.8);
    \draw[black] (0.0,0.6) rectangle (0.5,1.8);
    \draw[black] (3.5,0.6) rectangle (4.0,1.8);
    \node[left]  at (0.0,1.2) {Source};
    \node[right] at (4.0,1.2) {Drain};

    % ----- Dimension arrows -----
    \draw[-{Latex[length=2mm]}, line width=0.3pt] (0.9,0.55) -- (0.9,1.65)
      node[midway,left=2pt] {$T_s$};
    \draw[-{Latex[length=2mm]}, line width=0.3pt] (0.9,1.85) -- (3.1,1.85)
      node[midway,above=2pt] {$W$};

    % ----- Annotation for nanosheet stack -----
    \node at (2.0,0.9) {Nanosheet Channels ($n=3$)};
  \end{tikzpicture}

  \caption{GAAãƒŠãƒã‚·ãƒ¼ãƒˆæ§‹é€ ã®æ¨¡å¼æ–­é¢å›³ï¼ˆS/Dé ˜åŸŸã¨ã‚²ãƒ¼ãƒˆåŒ…å›²æ§‹é€ ã‚’ç¤ºã™ï¼‰\\
  \footnotesize Schematic cross-section of a GAA nanosheet FET showing gate wrapping around vertically stacked channels.}
  \label{fig:gaa_cross}
\end{figure}
