# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../UART_232/src/UART_baudrate_generator.v" \
"../../../../../../UART_232/src/UART_rx.v" \
"../../../../../../UART_232/src/UART_tx.v" \
"../../../../../../UART_232/src/TOP.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
