<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : cmd_dma_channel_error_en</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : cmd_dma_channel_error_en</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a.html">Component : ALT_NAND_DMA</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Enable bits indicating CMD-DMA channel receiving an error condition. To get more information on the error, s/w needs to read the status field of the descriptor.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp87ba2c458d1b92123d306482d2273841"></a><a class="anchor" id="ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0"></a></p>
<p>enable bit for CMD-DMA channel 0 receiving an error</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga42c5948df12b5a474b4c7879cbaa3a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga42c5948df12b5a474b4c7879cbaa3a3a">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga42c5948df12b5a474b4c7879cbaa3a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3392ba0e414c1025966aef271af20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga3c3392ba0e414c1025966aef271af20d">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3c3392ba0e414c1025966aef271af20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7548806d2ff2ea8dc97d4929d75d10e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga7548806d2ff2ea8dc97d4929d75d10e3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7548806d2ff2ea8dc97d4929d75d10e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab6a7cd0ea22097634e1f0de01162c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gabab6a7cd0ea22097634e1f0de01162c9">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gabab6a7cd0ea22097634e1f0de01162c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709475a47d6f579d9d98b9d375484743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga709475a47d6f579d9d98b9d375484743">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga709475a47d6f579d9d98b9d375484743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4d82f4fb4ed02f4e42e85173b9f85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaae4d82f4fb4ed02f4e42e85173b9f85d">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaae4d82f4fb4ed02f4e42e85173b9f85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba87491220b1d2ed8038bee57f04c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaeba87491220b1d2ed8038bee57f04c93">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gaeba87491220b1d2ed8038bee57f04c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f0f60a18544e7e524d2dd736e67052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga34f0f60a18544e7e524d2dd736e67052">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga34f0f60a18544e7e524d2dd736e67052"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp93a85bf4244ddc9883fa2dede85ed621"></a><a class="anchor" id="ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1"></a></p>
<p>enable bit for CMD-DMA channel 1 receiving an error</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6e156f9069bf656babaa5833ab26501c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga6e156f9069bf656babaa5833ab26501c">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6e156f9069bf656babaa5833ab26501c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17ccbde5682e84b91d2ab769e58a6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gae17ccbde5682e84b91d2ab769e58a6e7">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae17ccbde5682e84b91d2ab769e58a6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021d977a41038bd427d898ac1c721e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga021d977a41038bd427d898ac1c721e8c">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga021d977a41038bd427d898ac1c721e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7412dc4154c5c582271bb2e44e53cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaf7412dc4154c5c582271bb2e44e53cec">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gaf7412dc4154c5c582271bb2e44e53cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595fdf3d72d7f339c6aac789feef76e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga595fdf3d72d7f339c6aac789feef76e8">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga595fdf3d72d7f339c6aac789feef76e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c472c44749907b7e37aac8693e263aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga5c472c44749907b7e37aac8693e263aa">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5c472c44749907b7e37aac8693e263aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b5a1dec842e39953e7520b6d559621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga60b5a1dec842e39953e7520b6d559621">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga60b5a1dec842e39953e7520b6d559621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20817861024a01ddf48d53d5caac1d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga20817861024a01ddf48d53d5caac1d30">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga20817861024a01ddf48d53d5caac1d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd09ed70441e6fdbbc782f33f872398f8"></a><a class="anchor" id="ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2"></a></p>
<p>enable bit for CMD-DMA channel 2 receiving an error</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0ba9905a0237150a15e1679bd5c33211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga0ba9905a0237150a15e1679bd5c33211">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0ba9905a0237150a15e1679bd5c33211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2278c8f0b31c41fcd2c0c99ad42a6b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga2278c8f0b31c41fcd2c0c99ad42a6b6e">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2278c8f0b31c41fcd2c0c99ad42a6b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5118ca54eb0555858acb4867b6582b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga7f5118ca54eb0555858acb4867b6582b">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7f5118ca54eb0555858acb4867b6582b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6022dbaeddae5371fd2b8244c8be52a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga6022dbaeddae5371fd2b8244c8be52a5">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga6022dbaeddae5371fd2b8244c8be52a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e582ee94910f5e59018216b2ea4c6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga8e582ee94910f5e59018216b2ea4c6d6">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga8e582ee94910f5e59018216b2ea4c6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aedbaf918652452d2ee354138aa32ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga9aedbaf918652452d2ee354138aa32ad">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9aedbaf918652452d2ee354138aa32ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa285bdb357d40ef8a21558bf2ed83e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaa285bdb357d40ef8a21558bf2ed83e3f">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gaa285bdb357d40ef8a21558bf2ed83e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dcc30be782dd7c28d18a26fdf3c4275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga0dcc30be782dd7c28d18a26fdf3c4275">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga0dcc30be782dd7c28d18a26fdf3c4275"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel3 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1fa4e9d316f97a4791af4a4e7a223604"></a><a class="anchor" id="ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3"></a></p>
<p>enable bit for CMD-DMA channel 3 receiving an error</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1d60f487c64093b12df8f290afee925d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga1d60f487c64093b12df8f290afee925d">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1d60f487c64093b12df8f290afee925d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac7baaf0cb07661458ba1821fc69f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gacac7baaf0cb07661458ba1821fc69f50">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gacac7baaf0cb07661458ba1821fc69f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04758f58f4581f5e95baa5117010d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaf04758f58f4581f5e95baa5117010d20">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf04758f58f4581f5e95baa5117010d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9908273eb1df7cb01d65f6d463b9bdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga9908273eb1df7cb01d65f6d463b9bdc3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga9908273eb1df7cb01d65f6d463b9bdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f889eeae8b40999989ff4d18eaef3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga5f889eeae8b40999989ff4d18eaef3cb">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga5f889eeae8b40999989ff4d18eaef3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92ae46c26cf01df8fd726adb051d294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaa92ae46c26cf01df8fd726adb051d294">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa92ae46c26cf01df8fd726adb051d294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8734cbe470054628068ae5408c5450a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaa8734cbe470054628068ae5408c5450a">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gaa8734cbe470054628068ae5408c5450a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3fa3061cb0691e2da25aff1da5edf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gabf3fa3061cb0691e2da25aff1da5edf0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gabf3fa3061cb0691e2da25aff1da5edf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n__s">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac2cbacdc17d4467858d51f5cc6ad385c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gac2cbacdc17d4467858d51f5cc6ad385c">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac2cbacdc17d4467858d51f5cc6ad385c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2d16e12f14507e7bbf2ae23bfff735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ga1b2d16e12f14507e7bbf2ae23bfff735">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_OFST</a>&#160;&#160;&#160;0xd0</td></tr>
<tr class="separator:ga1b2d16e12f14507e7bbf2ae23bfff735"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaa13b0bbb3baef7ee88f5f1a876f5c089"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n__s">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaa13b0bbb3baef7ee88f5f1a876f5c089">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_t</a></td></tr>
<tr class="separator:gaa13b0bbb3baef7ee88f5f1a876f5c089"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n__s" id="struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaf4426411fd44aca47f637b4812164a2"></a>uint32_t</td>
<td class="fieldname">
channel0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ace679d03c797612be00a3a0d5438ab11"></a>uint32_t</td>
<td class="fieldname">
channel1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad58d81d501a895077edf0797d5b1dffd"></a>uint32_t</td>
<td class="fieldname">
channel2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aca411c6a80cae00e72db2d5fe2f16d16"></a>uint32_t</td>
<td class="fieldname">
channel3: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae298ca85dfe9b2351fe2975d3afd88b2"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga42c5948df12b5a474b4c7879cbaa3a3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3c3392ba0e414c1025966aef271af20d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7548806d2ff2ea8dc97d4929d75d10e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabab6a7cd0ea22097634e1f0de01162c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga709475a47d6f579d9d98b9d375484743"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaae4d82f4fb4ed02f4e42e85173b9f85d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeba87491220b1d2ed8038bee57f04c93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga34f0f60a18544e7e524d2dd736e67052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6e156f9069bf656babaa5833ab26501c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae17ccbde5682e84b91d2ab769e58a6e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga021d977a41038bd427d898ac1c721e8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7412dc4154c5c582271bb2e44e53cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga595fdf3d72d7f339c6aac789feef76e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5c472c44749907b7e37aac8693e263aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga60b5a1dec842e39953e7520b6d559621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga20817861024a01ddf48d53d5caac1d30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0ba9905a0237150a15e1679bd5c33211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2278c8f0b31c41fcd2c0c99ad42a6b6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f5118ca54eb0555858acb4867b6582b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6022dbaeddae5371fd2b8244c8be52a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8e582ee94910f5e59018216b2ea4c6d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9aedbaf918652452d2ee354138aa32ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa285bdb357d40ef8a21558bf2ed83e3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0dcc30be782dd7c28d18a26fdf3c4275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1d60f487c64093b12df8f290afee925d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacac7baaf0cb07661458ba1821fc69f50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf04758f58f4581f5e95baa5117010d20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9908273eb1df7cb01d65f6d463b9bdc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5f889eeae8b40999989ff4d18eaef3cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa92ae46c26cf01df8fd726adb051d294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa8734cbe470054628068ae5408c5450a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabf3fa3061cb0691e2da25aff1da5edf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_CHANNEL3</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac2cbacdc17d4467858d51f5cc6ad385c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN</a> register. </p>

</div>
</div>
<a class="anchor" id="ga1b2d16e12f14507e7bbf2ae23bfff735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_OFST&#160;&#160;&#160;0xd0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaa13b0bbb3baef7ee88f5f1a876f5c089"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n__s">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_s</a> <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html#gaa13b0bbb3baef7ee88f5f1a876f5c089">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r___e_n.html">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
