{"vcs1":{"timestamp_begin":1684241705.323692245, "rt":1.63, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1684241707.045546955, "rt":0.97, "ut":0.32, "st":0.05}}
{"link":{"timestamp_begin":1684241708.109058271, "rt":0.70, "ut":0.35, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684241704.674239984}
{"VCS_COMP_START_TIME": 1684241704.674239984}
{"VCS_COMP_END_TIME": 1684241710.546653599}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 347896}}
{"stitch_vcselab": {"peak_mem": 230188}}
