$date
	Fri Sep 29 11:17:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ qbar $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 % i_nand_q $end
$var wire 1 & i_nand_qbar $end
$var wire 1 ' notd $end
$var wire 1 ! q $end
$var wire 1 ( qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
1'
0&
0%
x$
0#
0"
x!
$end
#2
0!
1%
1"
#4
1!
0%
0(
0'
1&
1#
#8
