# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx-sabreauto.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx-sabreauto.dts"
# 9 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx-sabreauto.dts"
/dts-v1/;

# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx.dtsi" 1
# 9 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx.dtsi"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/clock/imx6sx-clock.h" 1
# 10 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx.dtsi" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 11 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx.dtsi" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx.dtsi" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx-pinfunc.h" 1
# 13 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx.dtsi" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 14 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx.dtsi" 2

/ {
 aliases {
  can0 = &flexcan1;
  can1 = &flexcan2;
  ethernet0 = &fec1;
  ethernet1 = &fec2;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  gpio6 = &gpio7;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  serial5 = &uart6;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  spi3 = &ecspi4;
  spi4 = &ecspi5;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   operating-points = <

    996000 1250000
    792000 1175000
    396000 1075000
   >;
   fsl,soc-operating-points = <

    996000 1175000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   clocks = <&clks 129>,
     <&clks 20>,
     <&clks 35>,
     <&clks 36>,
     <&clks 4>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys";
   arm-supply = <&reg_arm>;
   soc-supply = <&reg_soc>;
  };
 };

 intc: interrupt-controller@00a01000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00a01000 0x1000>,
        <0x00a00100 0x100>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  ckil: clock@0 {
   compatible = "fixed-clock";
   reg = <0>;
   #clock-cells = <0>;
   clock-frequency = <32768>;
   clock-output-names = "ckil";
  };

  osc: clock@1 {
   compatible = "fixed-clock";
   reg = <1>;
   #clock-cells = <0>;
   clock-frequency = <24000000>;
   clock-output-names = "osc";
  };

  ipp_di0: clock@2 {
   compatible = "fixed-clock";
   reg = <2>;
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "ipp_di0";
  };

  ipp_di1: clock@3 {
   compatible = "fixed-clock";
   reg = <3>;
   #clock-cells = <0>;
   clock-frequency = <0>;
   clock-output-names = "ipp_di1";
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&intc>;
  ranges;

  pmu {
   compatible = "arm,cortex-a9-pmu";
   interrupts = <0 94 4>;
  };

  ocram: sram@00900000 {
   compatible = "mmio-sram";
   reg = <0x00900000 0x20000>;
   clocks = <&clks 126>;
  };

  L2: l2-cache@00a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  dma_apbh: dma-apbh@01804000 {
   compatible = "fsl,imx6sx-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x01804000 0x2000>;
   interrupts = <0 13 4>,
         <0 13 4>,
         <0 13 4>,
         <0 13 4>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clks 132>;
  };

  gpmi: gpmi-nand@01806000{
   compatible = "fsl,imx6sx-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x01806000 0x2000>, <0x01808000 0x4000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 15 4>;
   interrupt-names = "bch";
   clocks = <&clks 192>,
     <&clks 193>,
     <&clks 191>,
     <&clks 190>,
     <&clks 184>;
   clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
          "gpmi_bch_apb", "per1_bch";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  aips1: aips-bus@02000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba-bus@02000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@02004000 {
     compatible = "fsl,imx6sx-spdif", "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>,
            <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 197>,
       <&clks 3>,
       <&clks 197>,
       <&clks 0>, <&clks 0>, <&clks 0>,
       <&clks 82>,
       <&clks 0>, <&clks 0>,
       <&clks 196>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "dma";
     status = "disabled";
    };

    ecspi1: ecspi@02008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     clocks = <&clks 145>,
       <&clks 145>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi2: ecspi@0200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     clocks = <&clks 146>,
       <&clks 146>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi3: ecspi@02010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     clocks = <&clks 147>,
       <&clks 147>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi4: ecspi@02014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     clocks = <&clks 148>,
       <&clks 148>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart1: serial@02020000 {
     compatible = "fsl,imx6sx-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     clocks = <&clks 204>,
       <&clks 205>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    esai: esai@02024000 {
     reg = <0x02024000 0x4000>;
     interrupts = <0 51 4>;
     clocks = <&clks 239>,
       <&clks 240>,
       <&clks 152>,
       <&clks 239>,
       <&clks 196>;
     clock-names = "core", "mem", "extal",
            "fsys", "dma";
     status = "disabled";
    };

    ssi1: ssi@02028000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     clocks = <&clks 198>,
       <&clks 201>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 37 1 0>, <&sdma 38 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi2: ssi@0202c000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     clocks = <&clks 199>,
       <&clks 202>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 41 1 0>, <&sdma 42 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi3: ssi@02030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     clocks = <&clks 200>,
       <&clks 203>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 45 1 0>, <&sdma 46 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    asrc: asrc@02034000 {
     reg = <0x02034000 0x4000>;
     interrupts = <0 50 4>;
     clocks = <&clks 236>,
       <&clks 235>,
       <&clks 197>,
       <&clks 196>;
     clock-names = "mem", "ipg", "asrck", "dma";
     dmas = <&sdma 17 20 1>, <&sdma 18 20 1>,
            <&sdma 19 20 1>, <&sdma 20 20 1>,
            <&sdma 21 20 1>, <&sdma 22 20 1>;
     dma-names = "rxa", "rxb", "rxc",
          "txa", "txb", "txc";
     status = "okay";
    };
   };

   pwm1: pwm@02080000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 186>,
      <&clks 186>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm2: pwm@02084000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 187>,
      <&clks 187>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm3: pwm@02088000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 188>,
      <&clks 188>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm4: pwm@0208c000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 189>,
      <&clks 189>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   flexcan1: can@02090000 {
    compatible = "fsl,imx6sx-flexcan", "fsl,imx6q-flexcan";
    reg = <0x02090000 0x4000>;
    interrupts = <0 110 4>;
    clocks = <&clks 137>,
      <&clks 138>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   flexcan2: can@02094000 {
    compatible = "fsl,imx6sx-flexcan", "fsl,imx6q-flexcan";
    reg = <0x02094000 0x4000>;
    interrupts = <0 111 4>;
    clocks = <&clks 139>,
      <&clks 140>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   gpt: gpt@02098000 {
    compatible = "fsl,imx6sx-gpt", "fsl,imx31-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 154>,
      <&clks 227>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@0209c000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@020a0000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@020a4000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@020a8000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@020ac000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio6: gpio@020b0000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020b0000 0x4000>;
    interrupts = <0 76 4>,
          <0 77 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio7: gpio@020b4000 {
    compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
    reg = <0x020b4000 0x4000>;
    interrupts = <0 78 4>,
          <0 79 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: kpp@020b8000 {
    compatible = "fsl,imx6sx-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   wdog1: wdog@020bc000 {
    compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 0>;
   };

   wdog2: wdog@020c0000 {
    compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   clks: ccm@020c4000 {
    compatible = "fsl,imx6sx-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
    clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
    clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
   };

   anatop: anatop@020c8000 {
    compatible = "fsl,imx6sx-anatop", "fsl,imx6q-anatop",
          "syscon", "simple-bus";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    regulator-1p1@110 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <800000>;
     regulator-max-microvolt = <1375000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
    };

    regulator-3p0@120 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <3150000>;
     regulator-always-on;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
    };

    regulator-2p5@130 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2100000>;
     regulator-max-microvolt = <2875000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2100000>;
     anatop-max-voltage = <2875000>;
    };

    reg_arm: regulator-vddcore@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddarm";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_pcie: regulator-vddpcie@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpcie";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };

    reg_soc: regulator-vddsoc@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
    };
   };

   tempmon: tempmon {
    compatible = "fsl,imx6sx-tempmon", "fsl,imx6q-tempmon";
    interrupts = <0 49 4>;
    fsl,tempmon = <&anatop>;
    fsl,tempmon-data = <&ocotp>;
    clocks = <&clks 6>;
   };

   usbphy1: usbphy@020c9000 {
    compatible = "fsl,imx6sx-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clks 11>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@020ca000 {
    compatible = "fsl,imx6sx-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clks 12>;
    fsl,anatop = <&anatop>;
   };

   snvs: snvs@020cc000 {
    compatible = "fsl,sec-v4.0-mon", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x020cc000 0x4000>;

    snvs-rtc-lp@34 {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     reg = <0x34 0x58>;
     interrupts = <0 19 4>, <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff@38 {
     compatible = "fsl,sec-v4.0-poweroff";
     reg = <0x38 0x4>;
     status = "disabled";
    };
   };

   epit1: epit@020d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@020d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: src@020d8000 {
    compatible = "fsl,imx6sx-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@020dc000 {
    compatible = "fsl,imx6sx-gpc", "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupts = <0 89 4>;
   };

   iomuxc: iomuxc@020e0000 {
    compatible = "fsl,imx6sx-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   gpr: iomuxc-gpr@020e4000 {
    compatible = "fsl,imx6sx-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e4000 0x4000>;
   };

   sdma: sdma@020ec000 {
    compatible = "fsl,imx6sx-sdma", "fsl,imx6q-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 195>,
      <&clks 195>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;

    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };
  };

  aips2: aips-bus@02100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   usbotg1: usb@02184000 {
    compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 208>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbotg2: usb@02184200 {
    compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 208>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    status = "disabled";
   };

   usbh: usb@02184400 {
    compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clks 208>;
    fsl,usbmisc = <&usbmisc 2>;
    phy_type = "hsic";
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbmisc: usbmisc@02184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6sx-usbmisc", "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 208>;
   };

   fec1: ethernet@02188000 {
    compatible = "fsl,imx6sx-fec", "fsl,imx6q-fec";
    reg = <0x02188000 0x4000>;
    interrupts = <0 118 4>,
          <0 119 4>;
    clocks = <&clks 172>,
      <&clks 225>,
      <&clks 228>,
      <&clks 17>,
      <&clks 228>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    fsl,num-tx-queues=<3>;
    fsl,num-rx-queues=<3>;
    status = "disabled";
                        };

   mlb: mlb@0218c000 {
    reg = <0x0218c000 0x4000>;
    interrupts = <0 53 4>,
          <0 117 4>,
          <0 126 4>;
    clocks = <&clks 178>;
    status = "disabled";
   };

   usdhc1: usdhc@02190000 {
    compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 209>,
      <&clks 209>,
      <&clks 209>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: usdhc@02194000 {
    compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 210>,
      <&clks 210>,
      <&clks 210>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: usdhc@02198000 {
    compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 211>,
      <&clks 211>,
      <&clks 211>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: usdhc@0219c000 {
    compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 4>;
    clocks = <&clks 212>,
      <&clks 212>,
      <&clks 212>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@021a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 160>;
    status = "disabled";
   };

   i2c2: i2c@021a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 161>;
    status = "disabled";
   };

   i2c3: i2c@021a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 162>;
    status = "disabled";
   };

   mmdc: mmdc@021b0000 {
    compatible = "fsl,imx6sx-mmdc", "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
   };

   fec2: ethernet@021b4000 {
    compatible = "fsl,imx6sx-fec", "fsl,imx6q-fec";
    reg = <0x021b4000 0x4000>;
    interrupts = <0 102 4>,
          <0 103 4>;
    clocks = <&clks 172>,
      <&clks 225>,
      <&clks 228>,
      <&clks 231>,
      <&clks 228>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    status = "disabled";
   };

   weim: weim@021b8000 {
    compatible = "fsl,imx6sx-weim", "fsl,imx6q-weim";
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 4>;
    clocks = <&clks 213>;
   };

   ocotp: ocotp@021bc000 {
    compatible = "fsl,imx6sx-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 163>;
   };

   sai1: sai@021d4000 {
    compatible = "fsl,imx6sx-sai";
    reg = <0x021d4000 0x4000>;
    interrupts = <0 97 4>;
    clocks = <&clks 237>,
      <&clks 206>,
      <&clks 0>, <&clks 0>;
    clock-names = "bus", "mclk1", "mclk2", "mclk3";
    dma-names = "rx", "tx";
    dmas = <&sdma 31 23 0>, <&sdma 32 23 0>;
    dma-source = <&gpr 0 15 0 16>;
    status = "disabled";
   };

   audmux: audmux@021d8000 {
    compatible = "fsl,imx6sx-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   sai2: sai@021dc000 {
    compatible = "fsl,imx6sx-sai";
    reg = <0x021dc000 0x4000>;
    interrupts = <0 98 4>;
    clocks = <&clks 238>,
      <&clks 207>,
      <&clks 0>, <&clks 0>;
    clock-names = "bus", "mclk1", "mclk2", "mclk3";
    dma-names = "rx", "tx";
    dmas = <&sdma 33 23 0>, <&sdma 34 23 0>;
    dma-source = <&gpr 0 17 0 18>;
    status = "disabled";
   };

   qspi1: qspi@021e0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-qspi";
    reg = <0x021e0000 0x4000>, <0x60000000 0x10000000>;
    reg-names = "QuadSPI", "QuadSPI-memory";
    interrupts = <0 107 4>;
    clocks = <&clks 177>,
      <&clks 177>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   qspi2: qspi@021e4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-qspi";
    reg = <0x021e4000 0x4000>, <0x70000000 0x10000000>;
    reg-names = "QuadSPI", "QuadSPI-memory";
    interrupts = <0 109 4>;
    clocks = <&clks 183>,
      <&clks 183>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   uart2: serial@021e8000 {
    compatible = "fsl,imx6sx-uart", "fsl,imx21-uart";
    reg = <0x021e8000 0x4000>;
    interrupts = <0 27 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart3: serial@021ec000 {
    compatible = "fsl,imx6sx-uart", "fsl,imx21-uart";
    reg = <0x021ec000 0x4000>;
    interrupts = <0 28 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart4: serial@021f0000 {
    compatible = "fsl,imx6sx-uart", "fsl,imx21-uart";
    reg = <0x021f0000 0x4000>;
    interrupts = <0 29 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart5: serial@021f4000 {
    compatible = "fsl,imx6sx-uart", "fsl,imx21-uart";
    reg = <0x021f4000 0x4000>;
    interrupts = <0 30 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   i2c4: i2c@021f8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
    reg = <0x021f8000 0x4000>;
    interrupts = <0 35 4>;
    clocks = <&clks 217>;
    status = "disabled";
   };
  };

  aips3: aips-bus@02200000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02200000 0x100000>;
   ranges;

   spba-bus@02200000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02240000 0x40000>;
    ranges;

    csi1: csi@02214000 {
     reg = <0x02214000 0x4000>;
     interrupts = <0 7 4>;
     clocks = <&clks 173>,
       <&clks 159>,
       <&clks 142>;
     clock-names = "disp-axi", "csi_mclk", "dcic";
     status = "disabled";
    };

    pxp: pxp@02218000 {
     reg = <0x02218000 0x4000>;
     interrupts = <0 8 4>;
     clocks = <&clks 170>,
       <&clks 173>;
     clock-names = "pxp-axi", "disp-axi";
     status = "disabled";
    };

    csi2: csi@0221c000 {
     reg = <0x0221c000 0x4000>;
     interrupts = <0 41 4>;
     clocks = <&clks 173>,
       <&clks 159>,
       <&clks 143>;
     clock-names = "disp-axi", "csi_mclk", "dcic";
     status = "disabled";
    };

    lcdif1: lcdif@02220000 {
     compatible = "fsl,imx6sx-lcdif", "fsl,imx28-lcdif";
     reg = <0x02220000 0x4000>;
     interrupts = <0 5 4>;
     clocks = <&clks 175>,
       <&clks 169>,
       <&clks 173>;
     clock-names = "pix", "axi", "disp_axi";
     status = "disabled";
    };

    lcdif2: lcdif@02224000 {
     compatible = "fsl,imx6sx-lcdif", "fsl,imx28-lcdif";
     reg = <0x02224000 0x4000>;
     interrupts = <0 6 4>;
     clocks = <&clks 174>,
       <&clks 169>,
       <&clks 173>;
     clock-names = "pix", "axi", "disp_axi";
     status = "disabled";
    };

    vadc: vadc@02228000 {
     reg = <0x02228000 0x4000>, <0x0222c000 0x4000>;
     reg-names = "vadc-vafe", "vadc-vdec";
     clocks = <&clks 215>,
       <&clks 159>;
     clock-names = "vadc", "csi";
     status = "disabled";
    };
   };

   adc1: adc@02280000 {
    compatible = "fsl,imx6sx-adc", "fsl,vf610-adc";
    reg = <0x02280000 0x4000>;
    interrupts = <0 100 4>;
    clocks = <&clks 82>;
    clock-names = "adc";
    status = "disabled";
                        };

   adc2: adc@02284000 {
    compatible = "fsl,imx6sx-adc", "fsl,vf610-adc";
    reg = <0x02284000 0x4000>;
    interrupts = <0 101 4>;
    clocks = <&clks 82>;
    clock-names = "adc";
    status = "disabled";
                        };

   wdog3: wdog@02288000 {
    compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
    reg = <0x02288000 0x4000>;
    interrupts = <0 11 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   ecspi5: ecspi@0228c000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
    reg = <0x0228c000 0x4000>;
    interrupts = <0 18 4>;
    clocks = <&clks 149>,
      <&clks 149>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart6: serial@022a0000 {
    compatible = "fsl,imx6sx-uart", "fsl,imx21-uart";
    reg = <0x022a0000 0x4000>;
    interrupts = <0 17 4>;
    clocks = <&clks 204>,
      <&clks 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma 0 4 0>, <&sdma 47 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   pwm5: pwm@022a4000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x022a4000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 218>,
      <&clks 218>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm6: pwm@022a8000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x022a8000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 219>,
      <&clks 219>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm7: pwm@022ac000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x022ac000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 220>,
      <&clks 220>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };

   pwm8: pwm@0022b0000 {
    compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
    reg = <0x0022b0000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 214>,
      <&clks 214>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
   };
  };

  pcie: pcie@0x08000000 {
   compatible = "fsl,imx6sx-pcie", "snps,dw-pcie";
   reg = <0x08ffc000 0x4000>;
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";

   ranges = <0x00000800 0 0x08f00000 0x08f00000 0 0x00080000

      0x81000000 0 0 0x08f80000 0 0x00010000

      0x82000000 0 0x08000000 0x08000000 0 0x00f00000>;
   num-lanes = <1>;
   interrupts = <0 123 4>;
   clocks = <&clks 16>,
     <&clks 182>,
     <&clks 234>,
     <&clks 173>;
   clock-names = "pcie_ref_125m", "pcie_axi",
          "lvds_gate", "display_axi";
   status = "disabled";
  };
 };
};
# 12 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/imx6sx-sabreauto.dts" 2

/ {
 model = "Freescale i.MX6 SoloX Sabre Auto Board";
 compatible = "fsl,imx6sx-sabreauto", "fsl,imx6sx";

 memory {
  reg = <0x80000000 0x80000000>;
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  vcc_sd3: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_vcc_sd3>;
   regulator-name = "VCC_SD3";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   gpio = <&gpio2 11 0>;
   enable-active-high;
  };
 };
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <8>;
 cd-gpios = <&gpio7 10 0>;
 wp-gpios = <&gpio3 19 0>;
 keep-power-in-suspend;
 enable-sdio-wakeup;
 vmmc-supply = <&vcc_sd3>;
 status = "okay";
};

&usdhc4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc4>;
 bus-width = <8>;
 cd-gpios = <&gpio7 11 0>;
 no-1-8-v;
 keep-power-in-suspend;
 enable-sdio-wakup;
 status = "okay";
};

&iomuxc {
 imx6x-sabreauto {
  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x0024 0x036C 0x0000 0x0 0x0 0x1b0b1
    0x0028 0x0370 0x0830 0x0 0x1 0x1b0b1
   >;
  };

  pinctrl_usdhc3: usdhc3grp {
   fsl,pins = <
    0x0254 0x059C 0x0000 0x0 0x0 0x17059
    0x0250 0x0598 0x0000 0x0 0x0 0x10059
    0x0258 0x05A0 0x0000 0x0 0x0 0x17059
    0x025C 0x05A4 0x0000 0x0 0x0 0x17059
    0x0260 0x05A8 0x0000 0x0 0x0 0x17059
    0x0264 0x05AC 0x0000 0x0 0x0 0x17059
    0x0268 0x05B0 0x0000 0x0 0x0 0x17059
    0x026C 0x05B4 0x0000 0x0 0x0 0x17059
    0x0270 0x05B8 0x0000 0x0 0x0 0x17059
    0x0274 0x05BC 0x0000 0x0 0x0 0x17059
    0x00A4 0x03EC 0x0000 0x5 0x0 0x17059
    0x00B8 0x0400 0x0000 0x5 0x0 0x17059
   >;
  };

  pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
   fsl,pins = <
    0x0254 0x059C 0x0000 0x0 0x0 0x170b9
    0x0250 0x0598 0x0000 0x0 0x0 0x100b9
    0x0258 0x05A0 0x0000 0x0 0x0 0x170b9
    0x025C 0x05A4 0x0000 0x0 0x0 0x170b9
    0x0260 0x05A8 0x0000 0x0 0x0 0x170b9
    0x0264 0x05AC 0x0000 0x0 0x0 0x170b9
    0x0268 0x05B0 0x0000 0x0 0x0 0x170b9
    0x026C 0x05B4 0x0000 0x0 0x0 0x170b9
    0x0270 0x05B8 0x0000 0x0 0x0 0x170b9
    0x0274 0x05BC 0x0000 0x0 0x0 0x170b9
   >;
  };

  pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
   fsl,pins = <
    0x0254 0x059C 0x0000 0x0 0x0 0x170f9
    0x0250 0x0598 0x0000 0x0 0x0 0x100f9
    0x0258 0x05A0 0x0000 0x0 0x0 0x170f9
    0x025C 0x05A4 0x0000 0x0 0x0 0x170f9
    0x0260 0x05A8 0x0000 0x0 0x0 0x170f9
    0x0264 0x05AC 0x0000 0x0 0x0 0x170f9
    0x0268 0x05B0 0x0000 0x0 0x0 0x170f9
    0x026C 0x05B4 0x0000 0x0 0x0 0x170f9
    0x0270 0x05B8 0x0000 0x0 0x0 0x170f9
    0x0274 0x05BC 0x0000 0x0 0x0 0x170f9
   >;
  };

  pinctrl_usdhc4: usdhc4grp {
   fsl,pins = <
    0x027C 0x05C4 0x0000 0x0 0x0 0x17059
    0x0278 0x05C0 0x0000 0x0 0x0 0x10059
    0x0280 0x05C8 0x0000 0x0 0x0 0x17059
    0x0284 0x05CC 0x0000 0x0 0x0 0x17059
    0x0288 0x05D0 0x0000 0x0 0x0 0x17059
    0x028C 0x05D4 0x0000 0x0 0x0 0x17059
    0x029C 0x05E4 0x0000 0x5 0x0 0x17059
    0x0298 0x05E0 0x0000 0x5 0x0 0x17059
   >;
  };

  pinctrl_vcc_sd3: vccsd3grp {
   fsl,pins = <
    0x00A8 0x03F0 0x0000 0x5 0x0 0x17059
   >;
  };
 };
};
