Counter next to instruction register
BUG - bus is not a register, should be zeroed out every time

BUG - clock raises are not working correctly
FIX? - clock should be part of state? should take clock into consideration

some debugging options - next instruction, stop, run

rename op-codes counter correctly based on ben eater's naming convention
add / generate favicon
optimize for phones
add ui tests
add prettier
improve webpack, generate css and html?
setup ci/cd process using github actions
host
unify vocabulary?
add instruction parser
add used resources
add readme
more sample programs?
snake or game of life?