

================================================================
== Vitis HLS Report for 'norm1_Pipeline_L2_L3'
================================================================
* Date:           Sun Jan 26 19:55:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      794|      794|  7.940 us|  7.940 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |      792|      792|        65|          1|          1|   729|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 1
  Pipeline-0 : II = 1, D = 65, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63]   --->   Operation 68 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 69 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 70 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten19"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln60 = store i5 0, i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 72 'store' 'store_ln60' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln63 = store i5 0, i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63]   --->   Operation 73 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L4"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i10 %indvar_flatten19" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 75 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.78ns)   --->   "%icmp_ln60 = icmp_eq  i10 %indvar_flatten19_load, i10 729" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 76 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln60_1 = add i10 %indvar_flatten19_load, i10 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 77 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc74, void %L7.preheader.exitStub" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 78 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63]   --->   Operation 79 'load' 'y_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 80 'load' 'x_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln60 = add i5 %x_load, i5 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 81 'add' 'add_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%icmp_ln63 = icmp_eq  i5 %y_load, i5 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63]   --->   Operation 82 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.41ns)   --->   "%select_ln60 = select i1 %icmp_ln63, i5 0, i5 %y_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 83 'select' 'select_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.41ns)   --->   "%select_ln60_1 = select i1 %icmp_ln63, i5 %add_ln60, i5 %x_load" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 84 'select' 'select_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %select_ln60_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 85 'zext' 'zext_ln68' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 86 [3/3] (0.99ns) (grouped into DSP with root node add_ln68)   --->   "%mul_ln68 = mul i10 %zext_ln68, i10 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 86 'mul' 'mul_ln68' <Predicate = (!icmp_ln60)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln63 = add i5 %select_ln60, i5 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63]   --->   Operation 87 'add' 'add_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln60 = store i10 %add_ln60_1, i10 %indvar_flatten19" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 88 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln60 = store i5 %select_ln60_1, i5 %x" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60]   --->   Operation 89 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln63 = store i5 %add_ln63, i5 %y" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63]   --->   Operation 90 'store' 'store_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 91 [2/3] (0.99ns) (grouped into DSP with root node add_ln68)   --->   "%mul_ln68 = mul i10 %zext_ln68, i10 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 91 'mul' 'mul_ln68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln68)   --->   "%mul_ln68 = mul i10 %zext_ln68, i10 27" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 92 'mul' 'mul_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i5 %select_ln60" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 93 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln68 = add i10 %mul_ln68, i10 %zext_ln68_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 94 'add' 'add_ln68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln68 = add i10 %mul_ln68, i10 %zext_ln68_1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 95 'add' 'add_ln68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i10 %add_ln68" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 96 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%inp_image_addr = getelementptr i32 %inp_image, i64 0, i64 %zext_ln68_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 97 'getelementptr' 'inp_image_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (1.23ns)   --->   "%inp_image_load = load i10 %inp_image_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 98 'load' 'inp_image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 99 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_load = load i10 %inp_image_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 99 'load' 'inp_image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_5 : Operation 100 [13/13] (1.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 100 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 101 [12/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 101 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 102 [11/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 102 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.23>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%inp_image_1_addr = getelementptr i32 %inp_image_1, i64 0, i64 %zext_ln68_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 103 'getelementptr' 'inp_image_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [10/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 104 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 105 [2/2] (1.23ns)   --->   "%inp_image_1_load = load i10 %inp_image_1_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 105 'load' 'inp_image_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 9 <SV = 8> <Delay = 7.23>
ST_9 : Operation 106 [9/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 106 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 107 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_1_load = load i10 %inp_image_1_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 107 'load' 'inp_image_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_9 : Operation 108 [13/13] (1.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 108 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 7.23>
ST_10 : Operation 109 [8/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 109 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 110 [12/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 110 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 111 [7/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 111 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 112 [11/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 112 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.23>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%inp_image_2_addr = getelementptr i32 %inp_image_2, i64 0, i64 %zext_ln68_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 113 'getelementptr' 'inp_image_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [6/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 114 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 115 [10/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 115 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 116 [2/2] (1.23ns)   --->   "%inp_image_2_load = load i10 %inp_image_2_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 116 'load' 'inp_image_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>

State 13 <SV = 12> <Delay = 7.23>
ST_13 : Operation 117 [5/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 117 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 118 [9/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 118 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 119 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_2_load = load i10 %inp_image_2_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 119 'load' 'inp_image_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 729> <RAM>
ST_13 : Operation 120 [13/13] (1.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 120 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.23>
ST_14 : Operation 121 [4/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 121 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 122 [8/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 122 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 123 [12/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 123 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.23>
ST_15 : Operation 124 [3/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 124 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 125 [7/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 125 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 126 [11/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 126 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.23>
ST_16 : Operation 127 [2/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 127 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 128 [6/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 128 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 129 [10/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 129 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.23>
ST_17 : Operation 130 [1/13] (2.44ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 130 'call' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 131 [5/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 131 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 132 [9/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 132 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.23>
ST_18 : Operation 133 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 133 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [4/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 134 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 135 [8/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 135 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.23>
ST_19 : Operation 136 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 136 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [3/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 137 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 138 [7/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 138 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.23>
ST_20 : Operation 139 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 139 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [2/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 140 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 141 [6/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 141 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.23>
ST_21 : Operation 142 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 142 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/13] (2.44ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 143 'call' 'tmp_s' <Predicate = (!icmp_ln60)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 144 [5/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 144 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.23>
ST_22 : Operation 145 [4/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add, i32 %tmp_s" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 145 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [4/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 146 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.23>
ST_23 : Operation 147 [3/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add, i32 %tmp_s" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 147 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [3/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 148 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 7.23>
ST_24 : Operation 149 [2/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add, i32 %tmp_s" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 149 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [2/13] (7.23ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 150 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 151 [1/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add, i32 %tmp_s" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 151 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [1/13] (2.44ns)   --->   "%tmp_33 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 152 'call' 'tmp_33' <Predicate = (!icmp_ln60)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 153 [4/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %tmp_33" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 153 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 154 [3/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %tmp_33" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 154 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 155 [2/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %tmp_33" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 155 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 156 [1/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %tmp_33" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68]   --->   Operation 156 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.30>
ST_30 : Operation 157 [2/2] (2.30ns)   --->   "%conv = fpext i32 %add51_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 157 'fpext' 'conv' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.30>
ST_31 : Operation 158 [1/2] (2.30ns)   --->   "%conv = fpext i32 %add51_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 158 'fpext' 'conv' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.04>
ST_32 : Operation 159 [5/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 159 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 160 [4/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 160 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.04>
ST_34 : Operation 161 [3/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 161 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.04>
ST_35 : Operation 162 [2/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 162 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 163 [1/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 163 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.06>
ST_37 : Operation 164 [5/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 164 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.06>
ST_38 : Operation 165 [4/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 165 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.06>
ST_39 : Operation 166 [3/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 166 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.06>
ST_40 : Operation 167 [2/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 167 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.06>
ST_41 : Operation 168 [1/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 168 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 169 [2/2] (2.89ns)   --->   "%x_assign_s = fptrunc i64 %add1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 169 'fptrunc' 'x_assign_s' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.12>
ST_43 : Operation 170 [1/2] (2.89ns)   --->   "%x_assign_s = fptrunc i64 %add1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 170 'fptrunc' 'x_assign_s' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 171 [13/13] (1.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 171 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 7.23>
ST_44 : Operation 172 [12/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 172 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 7.23>
ST_45 : Operation 173 [11/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 173 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 7.23>
ST_46 : Operation 174 [10/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 174 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.23>
ST_47 : Operation 175 [9/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 175 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.23>
ST_48 : Operation 176 [8/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 176 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 7.23>
ST_49 : Operation 177 [7/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 177 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 7.23>
ST_50 : Operation 178 [6/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 178 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 7.23>
ST_51 : Operation 179 [5/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 179 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 7.23>
ST_52 : Operation 180 [4/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 180 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.23>
ST_53 : Operation 181 [3/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 181 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 7.23>
ST_54 : Operation 182 [2/13] (7.23ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 182 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 2.44>
ST_55 : Operation 183 [1/13] (2.44ns)   --->   "%tmp_34 = call i32 @pow_generic<float>, i32 %x_assign_s, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 183 'call' 'tmp_34' <Predicate = (!icmp_ln60)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 7.05>
ST_56 : Operation 184 [9/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 184 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 185 [8/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 185 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.05>
ST_58 : Operation 186 [7/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 186 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.05>
ST_59 : Operation 187 [6/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 187 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.05>
ST_60 : Operation 188 [5/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 188 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.05>
ST_61 : Operation 189 [4/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 189 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.05>
ST_62 : Operation 190 [3/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 190 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.05>
ST_63 : Operation 191 [2/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 191 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.05>
ST_64 : Operation 192 [1/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_34" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 192 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 199 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.42>

State 65 <SV = 64> <Delay = 1.23>
ST_65 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str"   --->   Operation 193 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 729, i64 729, i64 729"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 195 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:64]   --->   Operation 195 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 196 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln68_2" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 196 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 197 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln71 = store i32 %div, i17 %out_img_addr" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71]   --->   Operation 197 'store' 'store_ln71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 69984> <RAM>
ST_65 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln63 = br void %L4" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63]   --->   Operation 198 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln63', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63) of constant 0 on local variable 'y', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63 [17]  (0.427 ns)
	'load' operation 5 bit ('y_load', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63) on local variable 'y', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln63', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63) [30]  (0.789 ns)
	'select' operation 5 bit ('select_ln60', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:60) [31]  (0.414 ns)
	'add' operation 5 bit ('add_ln63', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63) [59]  (0.789 ns)
	'store' operation 0 bit ('store_ln63', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63) of variable 'add_ln63', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63 on local variable 'y', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63 [62]  (0.427 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[36] ('mul_ln68', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [34]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[36] ('mul_ln68', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [34]  (0.000 ns)
	'add' operation 10 bit of DSP[36] ('add_ln68', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [36]  (0.645 ns)

 <State 4>: 1.882ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[36] ('add_ln68', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [36]  (0.645 ns)
	'getelementptr' operation 10 bit ('inp_image_addr', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [38]  (0.000 ns)
	'load' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) on array 'inp_image' [42]  (1.237 ns)

 <State 5>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) on array 'inp_image' [42]  (1.237 ns)
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (1.237 ns)

 <State 6>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 7>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 8>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 9>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 10>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 11>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 12>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 13>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 14>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 15>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 16>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [43]  (7.232 ns)

 <State 17>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 18>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 19>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 20>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [46]  (7.232 ns)

 <State 21>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_33', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 22>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_33', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 23>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_33', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 24>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_33', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [47]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_2', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [50]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_2', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [50]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_2', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [50]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_2', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:68) [50]  (6.437 ns)

 <State 30>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [51]  (2.306 ns)

 <State 31>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [51]  (2.306 ns)

 <State 32>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [52]  (7.042 ns)

 <State 33>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [52]  (7.042 ns)

 <State 34>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [52]  (7.042 ns)

 <State 35>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [52]  (7.042 ns)

 <State 36>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [52]  (7.042 ns)

 <State 37>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [53]  (5.069 ns)

 <State 38>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [53]  (5.069 ns)

 <State 39>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [53]  (5.069 ns)

 <State 40>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [53]  (5.069 ns)

 <State 41>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [53]  (5.069 ns)

 <State 42>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [54]  (2.891 ns)

 <State 43>: 4.128ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [54]  (2.891 ns)
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (1.237 ns)

 <State 44>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 45>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 46>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 47>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 48>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 49>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 50>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 51>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 52>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 53>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 54>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 55>: 2.443ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_34', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) to 'pow_generic<float>' [55]  (2.443 ns)

 <State 56>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 57>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 58>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 59>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 60>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 61>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 62>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 63>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 64>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [56]  (7.057 ns)

 <State 65>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 17 bit ('out_img_addr', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) [57]  (0.000 ns)
	'store' operation 0 bit ('store_ln71', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71) of variable 'div', ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:71 on array 'out_img' [58]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
