`default_nettype none

/*
* é«?32ä½å­˜åœ¨BaseRAMä¸­ï¼Œä½?32ä½å­˜åœ¨ExtRAMä¸?
* è¦å†™å…¥çš„1Byteä½äºwdataçš„ä½8ä½ï¼Œ2Byteä½äºwdataçš„ä½16ä½ï¼Œ4Byteä½äºwdataçš„ä½ä¸?åŠã?‚è¯»å‡ºæ—¶åŒç†
*/
module ram (
	input wire clk,					//æ—¶é’Ÿä¿¡å·
	
	input wire [63:0] addr,			// è®¿å­˜åœ°å€ï¼Œä½23ä½æœ‰æ•?
	output wire ready,
	output wire [63:0] rdata,		// è¯»å‡ºçš„æ•°æ?
	input wire [63:0] wdata,		// å†™å…¥çš„æ•°æ?
	input wire [3:0] mode,			// è®¿å­˜æ¨¡å¼

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire base_ram_ce_n,       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?
);

// mode
/*
* æœ?é«˜ä½ä»£è¡¨è¯?/å†?
* [2:0]æ ¹æ®instä¸­çš„widthåŸŸæ¥åŒºåˆ†ï¼Œæ–¹ä¾¿æµæ°´çº¿ç›´æ¥ä½¿ç”¨ï¼ˆis it okï¼Ÿfix meï¼?
* ç‰¹æ®Šæƒ…å†µï¼Œå…¨1ä»£è¡¨ä»?ä¹ˆéƒ½ä¸åš
*/
parameter NOP = 4'b1111;
parameter LB  = 4'b1000;
parameter LBU = 4'b1100;
parameter LH  = 4'b1001;
parameter LHU = 4'b1101;
parameter LW  = 4'b1010;
parameter LWU = 4'b1110;
parameter LD  = 4'b1011;
parameter SB  = 4'b0000;
parameter SH  = 4'b0001;
parameter SW  = 4'b0010;
parameter SD  = 4'b0011;

reg [63:0] lock_addr;
reg [3:0]  lock_mode;
reg [63:0] lock_wdata;

always @ (posedge clk) begin	// å½“æ—¶é’Ÿä¿¡å·ä¸Šå‡æ²¿åˆ°æ¥
	lock_addr  <= addr;
	lock_mode  <= mode;
	lock_wdata <= wdata;
end

assign ready = (lock_mode != nop);

// Decide op type
wire use_all_word = (lock_mode == LD || lock_mode == SD) && lock_mode != NOP;
wire is_write = ~lock_mode[3];
wire is_read  = lock_mode[3] && (lock_mode != NOP);

wire chip_selbase_n  = lock_addr[2];
wire [19:0] word_sel = lock_addr[22:3];
wire [1:0] byte_sel  = lock_addr[1:0];
wire access_base = chip_selbase_n || use_all_word;
wire access_ext  = ~chip_selbase_n;

wire [3:0] be = 
	(lock_mode == SH || lock_mode == LH || lock_mode == LHU) ? 
		(byte_sel[1]? 4'b0011 : 4'b1100) :
	(lock_mode == SB || lock_mode == LB || lock_mode == LBU) ?
		~(1 << byte_sel) :
	/*LW, LWU, SW, LD, SD, NOP */4'b0000;

// è®¾ç½®BaseRAMç‰‡é??
assign base_ram_ce_n = ~access_base;
assign ext_ram_ce_n  = ~access_ext;

// è®¾ç½®RAMè®¿å­˜åœ°å€
assign base_ram_addr = word_sel;
assign ext_ram_addr = word_sel;

// è®¾ç½®è¯»ä½¿èƒ?
assign base_ram_oe_n = ~is_read;
assign ext_ram_oe_n = ~is_read;

// è®¾ç½®å†™ä½¿èƒ?
assign base_ram_we_n = is_write ? clk : 1;
assign ext_ram_we_n  = is_write ? clk : 1;

// è®¾ç½®BaseRAMå­—èŠ‚ä½¿èƒ½
assign base_ram_be_n = be;
assign ext_ram_be_n  = be;

// å¾…å†™å…¥æ•°æ®çš„è®¾å®š
assign base_ram_data = 
	(access_base && is_write)? 
		(use_all_word ? lock_wdata[63:32] : lock_wdata[31:0]<<(8 * byte_sel)) :
	/*å½“å‰å¹¶ä¸å¤„ç†è¯¥BaseRAM*/{32{1'bz}};
assign ext_ram_data  = (access_ext && is_write)? lock_wdata[31:0]<<(8 * byte_sel) : {32{1'bz}};

// å¾…è¯»å‡ºæ•°æ®çš„è®¾å®š
wire [63:0] rdata_raw = ({base_ram_data, ext_ram_data} >> (32 * chip_selbase_n)) >> (8 * byte_sel);
assign rdata = 
                (lock_mode == LW) ? {{32{rdata_raw[31]}}, rdata_raw[31:0]} :
                (lock_mode == LWU) ? {{32{1'b0}}, rdata_raw[31:0]} :
                (lock_mode == LH) ? {{48{rdata_raw[15]}}, rdata_raw[15:0]} :
                (lock_mode == LHU) ? {{48{1'b0}}, rdata_raw[15:0]} :
                (lock_mode == LB) ? {{56{rdata_raw[7]}}, rdata_raw[7:0]} :
                (lock_mode == LBU) ? {{56{1'b0}}, rdata_raw[7:0]} :
                rdata_raw;

endmodule
