
*** Running vivado
    with args -log operator_int_div11.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_int_div11.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_int_div11.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div11/impl/vhdl/project.runs/impl_1/operator_int_div11.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.344 ; gain = 0.000 ; free physical = 1093 ; free virtual = 8729
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1983.953 ; gain = 800.609 ; free physical = 343 ; free virtual = 7988
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2032.969 ; gain = 49.016 ; free physical = 337 ; free virtual = 7980

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 342e5b6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 338 ; free virtual = 7981

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 342e5b6e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 342e5b6e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 342e5b6e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 342e5b6e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 342e5b6e

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 342e5b6e

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048
Ending Logic Optimization Task | Checksum: 342e5b6e

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 342e5b6e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 342e5b6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 398 ; free virtual = 8048
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div11/impl/vhdl/project.runs/impl_1/operator_int_div11_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_int_div11_drc_opted.rpt -pb operator_int_div11_drc_opted.pb -rpx operator_int_div11_drc_opted.rpx
Command: report_drc -file operator_int_div11_drc_opted.rpt -pb operator_int_div11_drc_opted.pb -rpx operator_int_div11_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div11/impl/vhdl/project.runs/impl_1/operator_int_div11_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 372 ; free virtual = 8016
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 372 ; free virtual = 8016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 372 ; free virtual = 8016

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: af64d284

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2032.969 ; gain = 0.000 ; free physical = 371 ; free virtual = 8012

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f01dd21a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2056.980 ; gain = 24.012 ; free physical = 369 ; free virtual = 8011

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f01dd21a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2056.980 ; gain = 24.012 ; free physical = 369 ; free virtual = 8011
Phase 1 Placer Initialization | Checksum: f01dd21a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2056.980 ; gain = 24.012 ; free physical = 369 ; free virtual = 8011

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f2d880a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2088.996 ; gain = 56.027 ; free physical = 366 ; free virtual = 8008

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 348 ; free virtual = 7994

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19f150d73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 348 ; free virtual = 7994
Phase 2 Global Placement | Checksum: b5d10aeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 348 ; free virtual = 7995

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b5d10aeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 348 ; free virtual = 7995

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a4db33a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 347 ; free virtual = 7994

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11829ea59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 347 ; free virtual = 7994

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11829ea59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 347 ; free virtual = 7994

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11829ea59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 347 ; free virtual = 7994

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14e2c2b29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 347 ; free virtual = 7993

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1ff51153a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 346 ; free virtual = 7989

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 169e3366d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 346 ; free virtual = 7989

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 169e3366d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 346 ; free virtual = 7989

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 25a52fdc7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 346 ; free virtual = 7989
Phase 3 Detail Placement | Checksum: 25a52fdc7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 346 ; free virtual = 7989

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24b8b6092

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24b8b6092

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 348 ; free virtual = 7990
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.081. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15df68266

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 348 ; free virtual = 7988
Phase 4.1 Post Commit Optimization | Checksum: 15df68266

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 348 ; free virtual = 7988

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15df68266

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 349 ; free virtual = 7990

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15df68266

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 349 ; free virtual = 7990

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ae91afe2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 349 ; free virtual = 7990
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ae91afe2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 349 ; free virtual = 7990
Ending Placer Task | Checksum: 2ba3675c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 367 ; free virtual = 8007
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2113.008 ; gain = 80.039 ; free physical = 367 ; free virtual = 8007
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8008
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div11/impl/vhdl/project.runs/impl_1/operator_int_div11_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_int_div11_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 354 ; free virtual = 7995
INFO: [runtcl-4] Executing : report_utilization -file operator_int_div11_utilization_placed.rpt -pb operator_int_div11_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 365 ; free virtual = 8006
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_int_div11_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 365 ; free virtual = 8006
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 365 ; free virtual = 8006

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.284 |
Phase 1 Physical Synthesis Initialization | Checksum: d615d38a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 363 ; free virtual = 8003
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.284 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: d615d38a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 363 ; free virtual = 8003

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 19 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_0[0].  Did not re-place instance grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_2
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_1.  Did not re-place instance grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_7
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_2.  Did not re-place instance grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_17
INFO: [Physopt 32-662] Processed net ap_CS_fsm_state32.  Did not re-place instance ap_CS_fsm_reg[31]
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/q0_U/lut_div11_chunk_q0_rom_U/g0_b0__3_n_0.  Did not re-place instance grp_lut_div11_chunk_fu_98/q0_U/lut_div11_chunk_q0_rom_U/g0_b0__3
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/q0_U/lut_div11_chunk_q0_rom_U/ap_return_0_preg_reg[0].  Did not re-place instance grp_lut_div11_chunk_fu_98/q0_U/lut_div11_chunk_q0_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/r1_U/lut_div11_chunk_r1_rom_U/g0_b0__0_n_0.  Did not re-place instance grp_lut_div11_chunk_fu_98/r1_U/lut_div11_chunk_r1_rom_U/g0_b0__0
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/r1_U/lut_div11_chunk_r1_rom_U/r1_q0.  Did not re-place instance grp_lut_div11_chunk_fu_98/r1_U/lut_div11_chunk_r1_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/r3_U/lut_div11_chunk_r3_rom_U/g0_b0__2_n_0.  Did not re-place instance grp_lut_div11_chunk_fu_98/r3_U/lut_div11_chunk_r3_rom_U/g0_b0__2
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/r3_U/lut_div11_chunk_r3_rom_U/r3_q0.  Did not re-place instance grp_lut_div11_chunk_fu_98/r3_U/lut_div11_chunk_r3_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/r0_U/lut_div11_chunk_r0_rom_U/p_0_out.  Did not re-place instance grp_lut_div11_chunk_fu_98/r0_U/lut_div11_chunk_r0_rom_U/g0_b0
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/r0_U/lut_div11_chunk_r0_rom_U/q0.  Did not re-place instance grp_lut_div11_chunk_fu_98/r0_U/lut_div11_chunk_r0_rom_U/q0_reg[0]
INFO: [Physopt 32-663] Processed net ap_CS_fsm_state26.  Re-placed instance ap_CS_fsm_reg[25]
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/r2_U/lut_div11_chunk_r2_rom_U/g0_b0__1_n_0.  Did not re-place instance grp_lut_div11_chunk_fu_98/r2_U/lut_div11_chunk_r2_rom_U/g0_b0__1
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/r2_U/lut_div11_chunk_r2_rom_U/r2_q0.  Did not re-place instance grp_lut_div11_chunk_fu_98/r2_U/lut_div11_chunk_r2_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/q0_U/lut_div11_chunk_q0_rom_U/sel[0].  Did not re-place instance grp_lut_div11_chunk_fu_98/q0_U/lut_div11_chunk_q0_rom_U/g0_b0_i_1
INFO: [Physopt 32-663] Processed net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_3.  Re-placed instance grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_18
INFO: [Physopt 32-662] Processed net ap_CS_fsm_state10.  Did not re-place instance ap_CS_fsm_reg[9]
INFO: [Physopt 32-662] Processed net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_14_n_0.  Did not re-place instance grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/g0_b0_i_14
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.284 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 367 ; free virtual = 8002
Phase 3 Placement Based Optimization | Checksum: 89273cef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 367 ; free virtual = 8002

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001
Phase 4 Rewire | Checksum: 131dce008

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 18 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_2 was not replicated.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state32. Replicated 1 times.
INFO: [Physopt 32-571] Net grp_lut_div11_chunk_fu_98/q0_U/lut_div11_chunk_q0_rom_U/sel[0] was not replicated.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state26. Replicated 1 times.
INFO: [Physopt 32-571] Net ap_CS_fsm_state4 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_3 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state10 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_5 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state12 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state8 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state28 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state30 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state18 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state6 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div11_chunk_fu_98/q1_U/lut_div11_chunk_q1_rom_U/q0_reg[0]_4 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state22 was not replicated.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.043 | TNS=-0.094 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001
Phase 5 Critical Cell Optimization | Checksum: 1244bce4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1244bce4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1244bce4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1244bce4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1244bce4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 14 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 8 nets.  Swapped 169 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 169 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.050 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001
Phase 10 Critical Pin Optimization | Checksum: 1244bce4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1244bce4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1244bce4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.050 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.038  |          0.190  |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.093  |          0.094  |            0  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.131  |          0.284  |            2  |              0  |                    12  |           0  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: b6f21a39

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 366 ; free virtual = 8001
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2113.008 ; gain = 0.000 ; free physical = 367 ; free virtual = 8003
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div11/impl/vhdl/project.runs/impl_1/operator_int_div11_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 50003999 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10b7491c9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2246.820 ; gain = 133.812 ; free physical = 164 ; free virtual = 7799
Post Restoration Checksum: NetGraph: 1740832a NumContArr: f4340e9f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10b7491c9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2246.820 ; gain = 133.812 ; free physical = 164 ; free virtual = 7799

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10b7491c9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2262.820 ; gain = 149.812 ; free physical = 146 ; free virtual = 7781

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10b7491c9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2262.820 ; gain = 149.812 ; free physical = 146 ; free virtual = 7781
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8248a832

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 144 ; free virtual = 7780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.132  | TNS=0.000  | WHS=0.111  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 85b8ef40

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 143 ; free virtual = 7778

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 182d5ec67

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 140 ; free virtual = 7775

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.110  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 167c65a5e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7773
Phase 4 Rip-up And Reroute | Checksum: 167c65a5e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 167c65a5e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167c65a5e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7773
Phase 5 Delay and Skew Optimization | Checksum: 167c65a5e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b751b29

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.110  | TNS=0.000  | WHS=0.132  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18b751b29

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7773
Phase 6 Post Hold Fix | Checksum: 18b751b29

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0108369 %
  Global Horizontal Routing Utilization  = 0.0137681 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16a0546ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2274.641 ; gain = 161.633 ; free physical = 137 ; free virtual = 7772

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16a0546ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2275.641 ; gain = 162.633 ; free physical = 136 ; free virtual = 7772

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13bd1215c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2275.641 ; gain = 162.633 ; free physical = 136 ; free virtual = 7772

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.110  | TNS=0.000  | WHS=0.132  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13bd1215c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2275.641 ; gain = 162.633 ; free physical = 137 ; free virtual = 7772
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2275.641 ; gain = 162.633 ; free physical = 159 ; free virtual = 7794

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2275.641 ; gain = 162.633 ; free physical = 159 ; free virtual = 7794
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2275.641 ; gain = 0.000 ; free physical = 157 ; free virtual = 7793
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div11/impl/vhdl/project.runs/impl_1/operator_int_div11_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_int_div11_drc_routed.rpt -pb operator_int_div11_drc_routed.pb -rpx operator_int_div11_drc_routed.rpx
Command: report_drc -file operator_int_div11_drc_routed.rpt -pb operator_int_div11_drc_routed.pb -rpx operator_int_div11_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div11/impl/vhdl/project.runs/impl_1/operator_int_div11_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_int_div11_methodology_drc_routed.rpt -pb operator_int_div11_methodology_drc_routed.pb -rpx operator_int_div11_methodology_drc_routed.rpx
Command: report_methodology -file operator_int_div11_methodology_drc_routed.rpt -pb operator_int_div11_methodology_drc_routed.pb -rpx operator_int_div11_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div11/impl/vhdl/project.runs/impl_1/operator_int_div11_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_int_div11_power_routed.rpt -pb operator_int_div11_power_summary_routed.pb -rpx operator_int_div11_power_routed.rpx
Command: report_power -file operator_int_div11_power_routed.rpt -pb operator_int_div11_power_summary_routed.pb -rpx operator_int_div11_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
156 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_int_div11_route_status.rpt -pb operator_int_div11_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_int_div11_timing_summary_routed.rpt -pb operator_int_div11_timing_summary_routed.pb -rpx operator_int_div11_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_int_div11_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_int_div11_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_int_div11_bus_skew_routed.rpt -pb operator_int_div11_bus_skew_routed.pb -rpx operator_int_div11_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 16:47:51 2018...
