Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,857
design__inferred_latch__count,0
design__instance__count,1080
design__instance__area,27108.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,777
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,6
power__internal__total,0.0005223816260695457
power__switching__total,0.000045243214117363095
power__leakage__total,1.1251251663679795E-7
power__total,0.0005677373264916241
clock__skew__worst_hold__corner:nom_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.0
timing__hold__ws__corner:nom_tt_025C_3v30,81.33031545100758
timing__setup__ws__corner:nom_tt_025C_3v30,82.84923559477258
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,796
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,6
clock__skew__worst_hold__corner:nom_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.0
timing__hold__ws__corner:nom_ss_125C_3v00,82.84453890715638
timing__setup__ws__corner:nom_ss_125C_3v00,50.354161376916394
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,733
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,6
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.0
timing__hold__ws__corner:nom_ff_n40C_3v60,80.67717033896997
timing__setup__ws__corner:nom_ff_n40C_3v60,96.81092468368912
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,804
design__max_fanout_violation__count,6
design__max_cap_violation__count,6
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,80.66782670173048
timing__setup__ws,48.95704957778772
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1080
design__instance__area__stdcell,27108.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.521649
design__instance__utilization__stdcell,0.521649
design__instance__count__class:tie_cell,18
design__instance__count__class:buffer,28
design__instance__count__class:inverter,37
design__instance__count__class:clock_gate_cell,6
design__instance__count__class:sequential_cell,48
design__instance__count__class:multi_input_combinational_cell,302
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,307
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23991.6
design__violations,0
design__instance__count__class:timing_repair_buffer,256
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,710
route__net__special,2
route__drc_errors__iter:1,170
route__wirelength__iter:1,31652
route__drc_errors__iter:2,19
route__wirelength__iter:2,31263
route__drc_errors__iter:3,10
route__wirelength__iter:3,31282
route__drc_errors__iter:4,0
route__wirelength__iter:4,31277
route__drc_errors,0
route__wirelength,31277
route__vias,4219
route__vias__singlecut,4219
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,2234.36
design__instance__count__class:fill_cell,983
timing__unannotated_net__count__corner:nom_tt_025C_3v30,102
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,102
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,102
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,777
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,6
clock__skew__worst_hold__corner:min_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.0
timing__hold__ws__corner:min_tt_025C_3v30,81.31520931201808
timing__setup__ws__corner:min_tt_025C_3v30,83.47640326365611
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,102
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,790
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,6
clock__skew__worst_hold__corner:min_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.0
timing__hold__ws__corner:min_ss_125C_3v00,82.81641562487961
timing__setup__ws__corner:min_ss_125C_3v00,51.511699475053234
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,102
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,731
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,6
clock__skew__worst_hold__corner:min_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.0
timing__hold__ws__corner:min_ff_n40C_3v60,80.66782670173048
timing__setup__ws__corner:min_ff_n40C_3v60,97.2026184832821
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,102
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,777
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,6
clock__skew__worst_hold__corner:max_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.0
timing__hold__ws__corner:max_tt_025C_3v30,81.34893167121099
timing__setup__ws__corner:max_tt_025C_3v30,82.09252887606903
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,102
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,804
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,6
clock__skew__worst_hold__corner:max_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.0
timing__hold__ws__corner:max_ss_125C_3v00,82.8783962694729
timing__setup__ws__corner:max_ss_125C_3v00,48.95704957778772
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,102
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,735
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,6
clock__skew__worst_hold__corner:max_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.0
timing__hold__ws__corner:max_ff_n40C_3v60,80.6885674447739
timing__setup__ws__corner:max_ff_n40C_3v60,96.33844217275536
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,102
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,102
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00000615575
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00000910736
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000254132
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00000910736
design_powergrid__voltage__worst,0.00000910736
design_powergrid__voltage__worst__net:VPWR,3.29999
design_powergrid__drop__worst,0.00000910736
design_powergrid__drop__worst__net:VPWR,0.00000615575
design_powergrid__voltage__worst__net:VGND,0.00000910736
design_powergrid__drop__worst__net:VGND,0.00000910736
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000025500000000000001493054811729788156071663252077996730804443359375
ir__drop__worst,0.000006160000000000000314171431925469590851207613013684749603271484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
