
****** PlanAhead v13.1 (64-bit)
  **** Build 117799 by hdbuild on Thu Feb 17 11:36:42 PST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from /opt/Xilinx/13.1/ISE_DS/PlanAhead/parts/arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file '/opt/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file '/opt/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml'
start_gui -source /media/disk2/trigger/Trigger/HW/HDL/top_10/top/pa.fromNetlist.tcl
starting gui ...
# create_project -name top -dir "/media/disk2/trigger/Trigger/HW/HDL/top_10/top/planAhead_run_1" -part xc5vfx30tff665-1
Parsing template File [/opt/Xilinx/13.1/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/opt/Xilinx/13.1/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/opt/Xilinx/13.1/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/opt/Xilinx/13.1/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/opt/Xilinx/13.1/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/opt/Xilinx/13.1/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/media/disk2/trigger/Trigger/HW/HDL/top_10/top/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/media/disk2/trigger/Trigger/HW/HDL/top_10/top} {../../rate_counter/fifo} {../../UDP/UDP_mr} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "/media/disk2/trigger/Trigger/HW/HDL/top/top.ucf"
# add_files "/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf" -fileset [get_property constrset [current_run]]
# add_files "/media/disk2/trigger/Trigger/HW/HDL/top/top.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to constrset part: xc5vfx30tff665-1
Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader
   /Checksum32_n_mux0002<9 : 7> on block top is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader
   /Madd_Checksum32_n_addsub0000_lut<15 : 0> on block top is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader
   /Madd_sum_add0000_cy<13 : 9> on block top is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader
   /Madd_sum_add0003_lut<14 : 0> on block top is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader
   /Madd_sum_add0004_lut<15 : 3> on block top is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader
   /Madd_sum_add0005_lut<8 : 0> on block top is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader
   /Madd_sum_add0007_cy<13 : 8> on block top is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Maccum_rd_addr_lut<11 : 0>
   on block top is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 74704 kilobytes

Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/top.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/top.edif]
Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dist_mem_64x8.ngc ...
WARNING:NetListWriters:298 - No output is written to dist_mem_64x8.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dist_mem_64x8.edif ...
ngc2edif: Total memory usage is 69140 kilobytes

Reading core file '/media/disk2/trigger/Trigger/HW/HDL/UDP/UDP_mr/dist_mem_64x8.ngc' for (cell view 'dist_mem_64x8', library 'top_lib', file 'top.ngc')
Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/dist_mem_64x8.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/dist_mem_64x8.edif]
Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design comp_6b_equal.ngc ...
WARNING:NetListWriters:298 - No output is written to comp_6b_equal.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file comp_6b_equal.edif ...
ngc2edif: Total memory usage is 69100 kilobytes

Reading core file '/media/disk2/trigger/Trigger/HW/HDL/UDP/UDP_mr/comp_6b_equal.ngc' for (cell view 'comp_6b_equal', library 'top_lib', file 'top.ngc')
Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/comp_6b_equal.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/comp_6b_equal.edif]
Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design comp_11b_equal.ngc ...
WARNING:NetListWriters:298 - No output is written to comp_11b_equal.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file comp_11b_equal.edif ...
ngc2edif: Total memory usage is 69104 kilobytes

Reading core file '/media/disk2/trigger/Trigger/HW/HDL/UDP/UDP_mr/comp_11b_equal.ngc' for (cell view 'comp_11b_equal', library 'top_lib', file 'top.ngc')
Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/comp_11b_equal.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/comp_11b_equal.edif]
Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.1 - ngc2edif O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_generator_v4_4.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_generator_v4_4.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/grf.rf/rstblk/rd_rst_reg<2 : 0> on
   block fifo_generator_v4_4_fifo_generator_v4_4_xst_1 is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file fifo_generator_v4_4.edif ...
ngc2edif: Total memory usage is 69540 kilobytes

Reading core file '/media/disk2/trigger/Trigger/HW/HDL/rate_counter/fifo/fifo_generator_v4_4.ngc' for (cell view 'fifo_generator_v4_4', library 'top_lib', file 'top.ngc')
Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/fifo_generator_v4_4.edif]
Finished Parsing EDIF File [./.Xil-PlanAhead-24084-COMPETReadout002/ngc2edif/fifo_generator_v4_4.edif]
INFO: [HD-ArchReader 18] Reading macro library /opt/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5fx/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5fx/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5fx/hd_int_macros.edn]
WARN: [HD-NETLIST 3] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' defined in file 'top.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [HD-ArchReader 15] Reading bus macro file /opt/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/pr_bus_macros.xml
INFO: [HD-ArchReader 7] Loading clock regions from /opt/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5fx/xc5vfx30t/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from /opt/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5fx/xc5vfx30t/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from /opt/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5fx/xc5vfx30t/ff665/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from /opt/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from /opt/Xilinx/13.1/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5fx/xc5vfx30t/ff665/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : /opt/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/drc.xml
INFO: [HD-LIB 0] Reading timing library /opt/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5.lib .
INFO: [HD-LIB 1] Done reading timing library /opt/Xilinx/13.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5.lib .
Parsing UCF File [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf]
Finished Parsing UCF File [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf]
Parsing UCF File [/media/disk2/trigger/Trigger/HW/HDL/top/top.ucf]
Finished Parsing UCF File [/media/disk2/trigger/Trigger/HW/HDL/top/top.ucf]
WARNING: [Constraints-71] No definition for group 'v5_emac_v1_5_client_clk_tx0' [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf:181]
WARNING: [Constraints-71] No definition for group 'v5_emac_v1_5_client_clk_tx0' [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf:182]
WARNING: [Constraints-71] No definition for group 'v5_emac_v1_5_client_clk_tx0' [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf:204]
WARNING: [Constraints-71] No definition for group 'v5_emac_v1_5_client_clk_rx0' [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf:205]
WARNING: [Constraints-65] Ignoring timing constraint since referred group or timespec is undefined [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf:181]
WARNING: [Constraints-65] Ignoring timing constraint since referred group or timespec is undefined [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf:182]
WARNING: [Constraints-65] Ignoring timing constraint since referred group or timespec is undefined [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf:204]
WARNING: [Constraints-65] Ignoring timing constraint since referred group or timespec is undefined [/media/disk2/trigger/Trigger/HW/HDL/top/emac.ucf:205]
Time (s): 9.610u 0.430s 8.170w. Memory (MB): 4552.434p 166.027g
Time (s): 12.650u 0.910s 10.840w. Memory (MB): 4552.434p 181.164g
startgroup
set_property IOSTANDARD {} [get_ports {SYNC_TRIGGER_OUT_b[0]} {SYNC_TRIGGER_OUT[0]}]
endgroup
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
