# CMOS-VLSI-Design

This repository contains the labwork and assignments for course of CMOS VLSI Designs Laboratoy. Various sequential and combinational circuits are designed using verilog HDL.

## Table of Contents

### 1. Gate Level Modelling


  a. Half adder design
  
  b. Full adder design
  
  c. 2:1 Multiplexer design
  
  d. Full adder using half adder

### 2. Data Flow Level Modelling 
