INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kyle/Desktop/rtl/rtl.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kyle/Desktop/rtl/rtl.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kyle/Desktop/rtl/rtl.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kyle/Desktop/rtl/rtl.srcs/sim_1/new/main_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_testbench
