

================================================================
== Vivado HLS Report for 'scurve_adder'
================================================================
* Date:           Fri Nov 11 12:50:49 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        scurve_adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.05|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- scurve_adder_label0    |    8|    8|         1|          1|          1|     8|    yes   |
        |- L_scurve_adder_label1  |    ?|    ?|         5|          1|          1|     ?|    yes   |
        |- scurve_adder_label2    |   16|   16|         2|          1|          1|    16|    yes   |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    168|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    104|
|Memory           |        4|      -|      36|      6|
|Multiplexer      |        -|      -|       -|     86|
|Register         |        -|      -|     321|     23|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     431|    387|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+----+-----+
    |scurve_adder_CTRL_BUS_s_axi_U  |scurve_adder_CTRL_BUS_s_axi  |        0|      0|  74|  104|
    +-------------------------------+-----------------------------+---------+-------+----+-----+
    |Total                          |                             |        0|      0|  74|  104|
    +-------------------------------+-----------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |            Module           | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |dub_pix_dest_V_U  |scurve_adder_dub_pix_dest_V  |        0|  12|   1|     8|    6|     1|           48|
    |dub_pix_id_V_U    |scurve_adder_dub_pix_id_V    |        0|  10|   1|     8|    5|     1|           40|
    |dub_pix_keep_V_U  |scurve_adder_dub_pix_keep_V  |        0|   4|   1|     8|    2|     1|           16|
    |dub_pix_strb_V_U  |scurve_adder_dub_pix_keep_V  |        0|   4|   1|     8|    2|     1|           16|
    |dub_pix_user_V_U  |scurve_adder_dub_pix_keep_V  |        0|   4|   1|     8|    2|     1|           16|
    |dub_pix_last_V_U  |scurve_adder_dub_pix_last_V  |        0|   2|   1|     8|    1|     1|            8|
    |sum_pix1_U        |scurve_adder_sum_pix1        |        2|   0|   0|     8|   32|     1|          256|
    |sum_pix2_U        |scurve_adder_sum_pix1        |        2|   0|   0|     8|   32|     1|          256|
    +------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                             |        4|  36|   6|    64|   82|     8|          656|
    +------------------+-----------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_417_p2                  |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_441_p2  |     +    |      0|  0|  35|          35|           1|
    |k_1_fu_503_p2                  |     +    |      0|  0|   4|           1|           4|
    |l_1_fu_550_p2                  |     +    |      0|  0|   5|           5|           1|
    |tmp_1_fu_531_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_9_fu_523_p2                |     +    |      0|  0|  32|          32|          32|
    |ap_sig_158                     |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_411_p2            |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_447_p2            |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_436_p2     |   icmp   |      0|  0|  12|          35|          35|
    |exitcond_fu_544_p2             |   icmp   |      0|  0|   3|           5|           6|
    |k_mid2_fu_453_p3               |  select  |      0|  0|   4|           1|           1|
    |outStream_TDATA                |  select  |      0|  0|  32|           1|          32|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 168|         160|         156|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   4|          9|    1|          9|
    |ap_reg_ppiten_pp1_it4            |   1|          2|    1|          2|
    |ap_sig_ioackin_outStream_TREADY  |   1|          2|    1|          2|
    |dub_pix_dest_V_address0          |   3|          3|    3|          9|
    |dub_pix_id_V_address0            |   3|          3|    3|          9|
    |dub_pix_keep_V_address0          |   3|          3|    3|          9|
    |dub_pix_last_V_address0          |   3|          3|    3|          9|
    |dub_pix_strb_V_address0          |   3|          3|    3|          9|
    |dub_pix_user_V_address0          |   3|          3|    3|          9|
    |i_reg_367                        |   4|          2|    4|          8|
    |inStream_TDATA_blk_n             |   1|          2|    1|          2|
    |indvar_flatten_reg_378           |  35|          2|   35|         70|
    |k_reg_389                        |   4|          2|    4|          8|
    |l_reg_400                        |   5|          2|    5|         10|
    |outStream_TDATA_blk_n            |   1|          2|    1|          2|
    |sum_pix1_address0                |   3|          3|    3|          9|
    |sum_pix1_address1                |   3|          3|    3|          9|
    |sum_pix2_address0                |   3|          3|    3|          9|
    |sum_pix2_address1                |   3|          3|    3|          9|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  86|         55|   83|        203|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_reg_ioackin_outStream_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it3            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it4            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1            |   1|   0|    1|          0|
    |exitcond_flatten_reg_602         |   1|   0|    1|          0|
    |exitcond_reg_753                 |   1|   0|    1|          0|
    |i_reg_367                        |   4|   0|    4|          0|
    |indvar_flatten_reg_378           |  35|   0|   35|          0|
    |k_mid2_reg_611                   |   4|   0|    4|          0|
    |k_reg_389                        |   4|   0|    4|          0|
    |l_reg_400                        |   5|   0|    5|          0|
    |param_read_reg_584               |  32|   0|   32|          0|
    |phitmp_reg_651                   |   8|   0|    8|          0|
    |sum_pix1_addr_1_reg_661          |   3|   0|    3|          0|
    |sum_pix1_load_reg_673            |  32|   0|   32|          0|
    |sum_pix2_addr_1_reg_667          |   3|   0|    3|          0|
    |sum_pix2_load_reg_678            |  32|   0|   32|          0|
    |tmp_11_reg_762                   |   1|   0|    1|          0|
    |tmp_1_reg_688                    |  32|   0|   32|          0|
    |tmp_2_reg_597                    |  32|   0|   35|          3|
    |tmp_6_reg_646                    |   8|   0|    8|          0|
    |tmp_9_reg_683                    |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_748             |   6|   0|    6|          0|
    |tmp_dest_V_reg_641               |   6|   0|    6|          0|
    |tmp_id_V_1_reg_743               |   5|   0|    5|          0|
    |tmp_id_V_reg_636                 |   5|   0|    5|          0|
    |tmp_keep_V_1_reg_723             |   2|   0|    4|          2|
    |tmp_keep_V_reg_616               |   2|   0|    2|          0|
    |tmp_last_V_1_reg_738             |   1|   0|    1|          0|
    |tmp_last_V_reg_631               |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_728             |   2|   0|    4|          2|
    |tmp_strb_V_reg_621               |   2|   0|    2|          0|
    |tmp_user_V_1_reg_733             |   2|   0|    2|          0|
    |tmp_user_V_reg_626               |   2|   0|    2|          0|
    |exitcond_flatten_reg_602         |   0|   1|    1|          0|
    |phitmp_reg_651                   |   0|   8|    8|          0|
    |sum_pix1_addr_1_reg_661          |   0|   3|    3|          0|
    |sum_pix2_addr_1_reg_667          |   0|   3|    3|          0|
    |tmp_6_reg_646                    |   0|   8|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 321|  23|  351|          7|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |      CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    scurve_adder    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    scurve_adder    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    scurve_adder    | return value |
|inStream_TDATA          |  in |   16|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    2|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    2|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 5, States = { 4 5 6 7 8 }
  Pipeline-2: II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	9  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	4  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond)
	12  / (!exitcond)
12 --> 
	11  / true
13 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_14 [1/1] 0.00ns
.preheader89:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %inStream_V_data_V), !map !62

ST_1: stg_15 [1/1] 0.00ns
.preheader89:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_keep_V), !map !66

ST_1: stg_16 [1/1] 0.00ns
.preheader89:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_strb_V), !map !70

ST_1: stg_17 [1/1] 0.00ns
.preheader89:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !74

ST_1: stg_18 [1/1] 0.00ns
.preheader89:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !78

ST_1: stg_19 [1/1] 0.00ns
.preheader89:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !82

ST_1: stg_20 [1/1] 0.00ns
.preheader89:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !86

ST_1: stg_21 [1/1] 0.00ns
.preheader89:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !90

ST_1: stg_22 [1/1] 0.00ns
.preheader89:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !94

ST_1: stg_23 [1/1] 0.00ns
.preheader89:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !98

ST_1: stg_24 [1/1] 0.00ns
.preheader89:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !102

ST_1: stg_25 [1/1] 0.00ns
.preheader89:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !106

ST_1: stg_26 [1/1] 0.00ns
.preheader89:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !110

ST_1: stg_27 [1/1] 0.00ns
.preheader89:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !114

ST_1: stg_28 [1/1] 0.00ns
.preheader89:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %param), !map !118

ST_1: stg_29 [1/1] 0.00ns
.preheader89:15  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @scurve_adder_str) nounwind

ST_1: param_read [1/1] 1.00ns
.preheader89:16  %param_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %param)

ST_1: sum_pix1 [1/1] 2.39ns
.preheader89:17  %sum_pix1 = alloca [8 x i32], align 16

ST_1: sum_pix2 [1/1] 2.39ns
.preheader89:18  %sum_pix2 = alloca [8 x i32], align 16

ST_1: dub_pix_keep_V [1/1] 2.39ns
.preheader89:19  %dub_pix_keep_V = alloca [8 x i2], align 1

ST_1: dub_pix_strb_V [1/1] 2.39ns
.preheader89:20  %dub_pix_strb_V = alloca [8 x i2], align 1

ST_1: dub_pix_user_V [1/1] 2.39ns
.preheader89:21  %dub_pix_user_V = alloca [8 x i2], align 1

ST_1: dub_pix_last_V [1/1] 2.39ns
.preheader89:22  %dub_pix_last_V = alloca [8 x i1], align 1

ST_1: dub_pix_id_V [1/1] 2.39ns
.preheader89:23  %dub_pix_id_V = alloca [8 x i5], align 1

ST_1: dub_pix_dest_V [1/1] 2.39ns
.preheader89:24  %dub_pix_dest_V = alloca [8 x i6], align 1

ST_1: stg_39 [1/1] 0.00ns
.preheader89:25  call void (...)* @_ssdm_op_SpecInterface(i16* %inStream_V_data_V, i2* %inStream_V_keep_V, i2* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
.preheader89:26  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
.preheader89:27  call void (...)* @_ssdm_op_SpecInterface(i32 %param, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
.preheader89:28  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 1.57ns
.preheader89:29  br label %0


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ %i_1, %1 ], [ 0, %.preheader89 ]

ST_2: exitcond1 [1/1] 1.88ns
:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: i_1 [1/1] 0.80ns
:2  %i_1 = add i4 %i, 1

ST_2: stg_47 [1/1] 0.00ns
:3  br i1 %exitcond1, label %.preheader84.preheader, label %1

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: stg_49 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str4) nounwind

ST_2: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str4)

ST_2: stg_51 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:4  %tmp = zext i4 %i to i64

ST_2: sum_pix1_addr [1/1] 0.00ns
:5  %sum_pix1_addr = getelementptr inbounds [8 x i32]* %sum_pix1, i64 0, i64 %tmp

ST_2: stg_54 [1/1] 2.39ns
:6  store i32 0, i32* %sum_pix1_addr, align 4

ST_2: sum_pix2_addr [1/1] 0.00ns
:7  %sum_pix2_addr = getelementptr inbounds [8 x i32]* %sum_pix2, i64 0, i64 %tmp

ST_2: stg_56 [1/1] 2.39ns
:8  store i32 0, i32* %sum_pix2_addr, align 4

ST_2: empty_7 [1/1] 0.00ns
:9  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str4, i32 %tmp_3)

ST_2: stg_58 [1/1] 0.00ns
:10  br label %0


 <State 3>: 1.57ns
ST_3: tmp_2 [1/1] 0.00ns
.preheader84.preheader:0  %tmp_2 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %param_read, i3 0)

ST_3: stg_60 [1/1] 1.57ns
.preheader84.preheader:1  br label %.preheader83


 <State 4>: 4.05ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader83:0  %indvar_flatten = phi i35 [ 0, %.preheader84.preheader ], [ %indvar_flatten_next, %.preheader84 ]

ST_4: k [1/1] 0.00ns
.preheader83:1  %k = phi i4 [ 0, %.preheader84.preheader ], [ %k_1, %.preheader84 ]

ST_4: exitcond_flatten [1/1] 2.54ns
.preheader83:2  %exitcond_flatten = icmp eq i35 %indvar_flatten, %tmp_2

ST_4: indvar_flatten_next [1/1] 2.56ns
.preheader83:3  %indvar_flatten_next = add i35 %indvar_flatten, 1

ST_4: stg_65 [1/1] 0.00ns
.preheader83:4  br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader84

ST_4: exitcond2 [1/1] 1.88ns
.preheader84:1  %exitcond2 = icmp eq i4 %k, -8

ST_4: k_mid2 [1/1] 1.37ns
.preheader84:2  %k_mid2 = select i1 %exitcond2, i4 0, i4 %k

ST_4: empty_8 [1/1] 0.00ns
.preheader84:7  %empty_8 = call { i16, i2, i2, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i2P.i1P.i5P.i6P(i16* %inStream_V_data_V, i2* %inStream_V_keep_V, i2* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_4: tmp_data_V [1/1] 0.00ns
.preheader84:8  %tmp_data_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 0

ST_4: tmp_keep_V [1/1] 0.00ns
.preheader84:9  %tmp_keep_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 1

ST_4: tmp_strb_V [1/1] 0.00ns
.preheader84:10  %tmp_strb_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 2

ST_4: tmp_user_V [1/1] 0.00ns
.preheader84:11  %tmp_user_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 3

ST_4: tmp_last_V [1/1] 0.00ns
.preheader84:12  %tmp_last_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 4

ST_4: tmp_id_V [1/1] 0.00ns
.preheader84:13  %tmp_id_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 5

ST_4: tmp_dest_V [1/1] 0.00ns
.preheader84:14  %tmp_dest_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 6

ST_4: tmp_6 [1/1] 0.00ns
.preheader84:27  %tmp_6 = trunc i16 %tmp_data_V to i8

ST_4: phitmp [1/1] 0.00ns
.preheader84:28  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_data_V, i32 8, i32 15)

ST_4: k_1 [1/1] 0.80ns
.preheader84:40  %k_1 = add i4 1, %k_mid2


 <State 5>: 2.39ns
ST_5: tmp_4 [1/1] 0.00ns
.preheader84:6  %tmp_4 = zext i4 %k_mid2 to i64

ST_5: dub_pix_keep_V_addr_1 [1/1] 0.00ns
.preheader84:15  %dub_pix_keep_V_addr_1 = getelementptr [8 x i2]* %dub_pix_keep_V, i64 0, i64 %tmp_4

ST_5: stg_81 [1/1] 2.39ns
.preheader84:16  store i2 %tmp_keep_V, i2* %dub_pix_keep_V_addr_1, align 2

ST_5: dub_pix_strb_V_addr_1 [1/1] 0.00ns
.preheader84:17  %dub_pix_strb_V_addr_1 = getelementptr [8 x i2]* %dub_pix_strb_V, i64 0, i64 %tmp_4

ST_5: stg_83 [1/1] 2.39ns
.preheader84:18  store i2 %tmp_strb_V, i2* %dub_pix_strb_V_addr_1, align 1

ST_5: dub_pix_user_V_addr_1 [1/1] 0.00ns
.preheader84:19  %dub_pix_user_V_addr_1 = getelementptr [8 x i2]* %dub_pix_user_V, i64 0, i64 %tmp_4

ST_5: stg_85 [1/1] 2.39ns
.preheader84:20  store i2 %tmp_user_V, i2* %dub_pix_user_V_addr_1, align 4

ST_5: dub_pix_last_V_addr_1 [1/1] 0.00ns
.preheader84:21  %dub_pix_last_V_addr_1 = getelementptr [8 x i1]* %dub_pix_last_V, i64 0, i64 %tmp_4

ST_5: stg_87 [1/1] 2.39ns
.preheader84:22  store i1 %tmp_last_V, i1* %dub_pix_last_V_addr_1, align 1

ST_5: dub_pix_id_V_addr_1 [1/1] 0.00ns
.preheader84:23  %dub_pix_id_V_addr_1 = getelementptr [8 x i5]* %dub_pix_id_V, i64 0, i64 %tmp_4

ST_5: stg_89 [1/1] 2.39ns
.preheader84:24  store i5 %tmp_id_V, i5* %dub_pix_id_V_addr_1, align 2

ST_5: dub_pix_dest_V_addr_1 [1/1] 0.00ns
.preheader84:25  %dub_pix_dest_V_addr_1 = getelementptr [8 x i6]* %dub_pix_dest_V, i64 0, i64 %tmp_4

ST_5: stg_91 [1/1] 2.39ns
.preheader84:26  store i6 %tmp_dest_V, i6* %dub_pix_dest_V_addr_1, align 1

ST_5: sum_pix1_addr_1 [1/1] 0.00ns
.preheader84:30  %sum_pix1_addr_1 = getelementptr inbounds [8 x i32]* %sum_pix1, i64 0, i64 %tmp_4

ST_5: sum_pix1_load [2/2] 2.39ns
.preheader84:31  %sum_pix1_load = load i32* %sum_pix1_addr_1, align 4

ST_5: sum_pix2_addr_1 [1/1] 0.00ns
.preheader84:35  %sum_pix2_addr_1 = getelementptr inbounds [8 x i32]* %sum_pix2, i64 0, i64 %tmp_4

ST_5: sum_pix2_load [2/2] 2.39ns
.preheader84:36  %sum_pix2_load = load i32* %sum_pix2_addr_1, align 4


 <State 6>: 2.39ns
ST_6: sum_pix1_load [1/2] 2.39ns
.preheader84:31  %sum_pix1_load = load i32* %sum_pix1_addr_1, align 4

ST_6: sum_pix2_load [1/2] 2.39ns
.preheader84:36  %sum_pix2_load = load i32* %sum_pix2_addr_1, align 4


 <State 7>: 2.44ns
ST_7: tmp_8 [1/1] 0.00ns
.preheader84:29  %tmp_8 = zext i8 %tmp_6 to i32

ST_7: tmp_9 [1/1] 2.44ns
.preheader84:32  %tmp_9 = add nsw i32 %tmp_8, %sum_pix1_load

ST_7: tmp_s [1/1] 0.00ns
.preheader84:34  %tmp_s = zext i8 %phitmp to i32

ST_7: tmp_1 [1/1] 2.44ns
.preheader84:37  %tmp_1 = add nsw i32 %tmp_s, %sum_pix2_load


 <State 8>: 2.39ns
ST_8: stg_102 [1/1] 0.00ns
.preheader84:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @L_scurve_adder_label1_str)

ST_8: stg_103 [1/1] 0.00ns
.preheader84:3  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str5) nounwind

ST_8: tmp_5 [1/1] 0.00ns
.preheader84:4  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str5)

ST_8: stg_105 [1/1] 0.00ns
.preheader84:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: stg_106 [1/1] 2.39ns
.preheader84:33  store i32 %tmp_9, i32* %sum_pix1_addr_1, align 4

ST_8: stg_107 [1/1] 2.39ns
.preheader84:38  store i32 %tmp_1, i32* %sum_pix2_addr_1, align 4

ST_8: empty_9 [1/1] 0.00ns
.preheader84:39  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str5, i32 %tmp_5)

ST_8: stg_109 [1/1] 0.00ns
.preheader84:41  br label %.preheader83


 <State 9>: 2.39ns
ST_9: dub_pix_keep_V_addr [1/1] 0.00ns
.preheader.preheader:0  %dub_pix_keep_V_addr = getelementptr [8 x i2]* %dub_pix_keep_V, i64 0, i64 0

ST_9: dub_pix_strb_V_addr [1/1] 0.00ns
.preheader.preheader:1  %dub_pix_strb_V_addr = getelementptr [8 x i2]* %dub_pix_strb_V, i64 0, i64 0

ST_9: dub_pix_user_V_addr [1/1] 0.00ns
.preheader.preheader:2  %dub_pix_user_V_addr = getelementptr [8 x i2]* %dub_pix_user_V, i64 0, i64 0

ST_9: dub_pix_last_V_addr [1/1] 0.00ns
.preheader.preheader:3  %dub_pix_last_V_addr = getelementptr [8 x i1]* %dub_pix_last_V, i64 0, i64 0

ST_9: dub_pix_id_V_addr [1/1] 0.00ns
.preheader.preheader:4  %dub_pix_id_V_addr = getelementptr [8 x i5]* %dub_pix_id_V, i64 0, i64 0

ST_9: dub_pix_dest_V_addr [1/1] 0.00ns
.preheader.preheader:5  %dub_pix_dest_V_addr = getelementptr [8 x i6]* %dub_pix_dest_V, i64 0, i64 0

ST_9: dub_pix_keep_V_load [2/2] 2.39ns
.preheader.preheader:6  %dub_pix_keep_V_load = load i2* %dub_pix_keep_V_addr, align 2

ST_9: dub_pix_strb_V_load [2/2] 2.39ns
.preheader.preheader:8  %dub_pix_strb_V_load = load i2* %dub_pix_strb_V_addr, align 1

ST_9: tmp_user_V_1 [2/2] 2.39ns
.preheader.preheader:10  %tmp_user_V_1 = load i2* %dub_pix_user_V_addr, align 4

ST_9: tmp_last_V_1 [2/2] 2.39ns
.preheader.preheader:11  %tmp_last_V_1 = load i1* %dub_pix_last_V_addr, align 1

ST_9: tmp_id_V_1 [2/2] 2.39ns
.preheader.preheader:12  %tmp_id_V_1 = load i5* %dub_pix_id_V_addr, align 2

ST_9: tmp_dest_V_1 [2/2] 2.39ns
.preheader.preheader:13  %tmp_dest_V_1 = load i6* %dub_pix_dest_V_addr, align 1


 <State 10>: 2.39ns
ST_10: dub_pix_keep_V_load [1/2] 2.39ns
.preheader.preheader:6  %dub_pix_keep_V_load = load i2* %dub_pix_keep_V_addr, align 2

ST_10: tmp_keep_V_1 [1/1] 0.00ns
.preheader.preheader:7  %tmp_keep_V_1 = zext i2 %dub_pix_keep_V_load to i4

ST_10: dub_pix_strb_V_load [1/2] 2.39ns
.preheader.preheader:8  %dub_pix_strb_V_load = load i2* %dub_pix_strb_V_addr, align 1

ST_10: tmp_strb_V_1 [1/1] 0.00ns
.preheader.preheader:9  %tmp_strb_V_1 = zext i2 %dub_pix_strb_V_load to i4

ST_10: tmp_user_V_1 [1/2] 2.39ns
.preheader.preheader:10  %tmp_user_V_1 = load i2* %dub_pix_user_V_addr, align 4

ST_10: tmp_last_V_1 [1/2] 2.39ns
.preheader.preheader:11  %tmp_last_V_1 = load i1* %dub_pix_last_V_addr, align 1

ST_10: tmp_id_V_1 [1/2] 2.39ns
.preheader.preheader:12  %tmp_id_V_1 = load i5* %dub_pix_id_V_addr, align 2

ST_10: tmp_dest_V_1 [1/2] 2.39ns
.preheader.preheader:13  %tmp_dest_V_1 = load i6* %dub_pix_dest_V_addr, align 1

ST_10: stg_130 [1/1] 1.57ns
.preheader.preheader:14  br label %.preheader


 <State 11>: 3.28ns
ST_11: l [1/1] 0.00ns
.preheader:0  %l = phi i5 [ %l_1, %_ifconv ], [ 0, %.preheader.preheader ]

ST_11: exitcond [1/1] 1.91ns
.preheader:1  %exitcond = icmp eq i5 %l, -16

ST_11: l_1 [1/1] 1.72ns
.preheader:2  %l_1 = add i5 %l, 1

ST_11: stg_134 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %2, label %_ifconv

ST_11: tmp_11 [1/1] 0.00ns
_ifconv:0  %tmp_11 = trunc i5 %l to i1

ST_11: p_lshr_f_cast [1/1] 0.00ns
_ifconv:5  %p_lshr_f_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %l, i32 1, i32 3)

ST_11: tmp_10 [1/1] 0.00ns
_ifconv:6  %tmp_10 = zext i3 %p_lshr_f_cast to i64

ST_11: sum_pix2_addr_2 [1/1] 0.00ns
_ifconv:7  %sum_pix2_addr_2 = getelementptr inbounds [8 x i32]* %sum_pix2, i64 0, i64 %tmp_10

ST_11: sum_pix2_load_1 [2/2] 2.39ns
_ifconv:8  %sum_pix2_load_1 = load i32* %sum_pix2_addr_2, align 4

ST_11: sum_pix1_addr_2 [1/1] 0.00ns
_ifconv:9  %sum_pix1_addr_2 = getelementptr inbounds [8 x i32]* %sum_pix1, i64 0, i64 %tmp_10

ST_11: sum_pix1_load_1 [2/2] 2.39ns
_ifconv:10  %sum_pix1_load_1 = load i32* %sum_pix1_addr_2, align 4


 <State 12>: 3.76ns
ST_12: empty_10 [1/1] 0.00ns
_ifconv:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_12: stg_143 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str6) nounwind

ST_12: tmp_7 [1/1] 0.00ns
_ifconv:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str6)

ST_12: stg_145 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_12: sum_pix2_load_1 [1/2] 2.39ns
_ifconv:8  %sum_pix2_load_1 = load i32* %sum_pix2_addr_2, align 4

ST_12: sum_pix1_load_1 [1/2] 2.39ns
_ifconv:10  %sum_pix1_load_1 = load i32* %sum_pix1_addr_2, align 4

ST_12: tmp_data_V_1 [1/1] 1.37ns
_ifconv:11  %tmp_data_V_1 = select i1 %tmp_11, i32 %sum_pix1_load_1, i32 %sum_pix2_load_1

ST_12: stg_149 [1/1] 0.00ns
_ifconv:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 %tmp_last_V_1, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)

ST_12: empty_11 [1/1] 0.00ns
_ifconv:13  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str6, i32 %tmp_7)

ST_12: stg_151 [1/1] 0.00ns
_ifconv:14  br label %.preheader


 <State 13>: 0.00ns
ST_13: stg_152 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_14                (specbitsmap      ) [ 00000000000000]
stg_15                (specbitsmap      ) [ 00000000000000]
stg_16                (specbitsmap      ) [ 00000000000000]
stg_17                (specbitsmap      ) [ 00000000000000]
stg_18                (specbitsmap      ) [ 00000000000000]
stg_19                (specbitsmap      ) [ 00000000000000]
stg_20                (specbitsmap      ) [ 00000000000000]
stg_21                (specbitsmap      ) [ 00000000000000]
stg_22                (specbitsmap      ) [ 00000000000000]
stg_23                (specbitsmap      ) [ 00000000000000]
stg_24                (specbitsmap      ) [ 00000000000000]
stg_25                (specbitsmap      ) [ 00000000000000]
stg_26                (specbitsmap      ) [ 00000000000000]
stg_27                (specbitsmap      ) [ 00000000000000]
stg_28                (specbitsmap      ) [ 00000000000000]
stg_29                (spectopmodule    ) [ 00000000000000]
param_read            (read             ) [ 00110000000000]
sum_pix1              (alloca           ) [ 00111111111110]
sum_pix2              (alloca           ) [ 00111111111110]
dub_pix_keep_V        (alloca           ) [ 00111111110000]
dub_pix_strb_V        (alloca           ) [ 00111111110000]
dub_pix_user_V        (alloca           ) [ 00111111110000]
dub_pix_last_V        (alloca           ) [ 00111111110000]
dub_pix_id_V          (alloca           ) [ 00111111110000]
dub_pix_dest_V        (alloca           ) [ 00111111110000]
stg_39                (specinterface    ) [ 00000000000000]
stg_40                (specinterface    ) [ 00000000000000]
stg_41                (specinterface    ) [ 00000000000000]
stg_42                (specinterface    ) [ 00000000000000]
stg_43                (br               ) [ 01100000000000]
i                     (phi              ) [ 00100000000000]
exitcond1             (icmp             ) [ 00100000000000]
i_1                   (add              ) [ 01100000000000]
stg_47                (br               ) [ 00000000000000]
empty                 (speclooptripcount) [ 00000000000000]
stg_49                (specloopname     ) [ 00000000000000]
tmp_3                 (specregionbegin  ) [ 00000000000000]
stg_51                (specpipeline     ) [ 00000000000000]
tmp                   (zext             ) [ 00000000000000]
sum_pix1_addr         (getelementptr    ) [ 00000000000000]
stg_54                (store            ) [ 00000000000000]
sum_pix2_addr         (getelementptr    ) [ 00000000000000]
stg_56                (store            ) [ 00000000000000]
empty_7               (specregionend    ) [ 00000000000000]
stg_58                (br               ) [ 01100000000000]
tmp_2                 (bitconcatenate   ) [ 00001111100000]
stg_60                (br               ) [ 00011111100000]
indvar_flatten        (phi              ) [ 00001000000000]
k                     (phi              ) [ 00001000000000]
exitcond_flatten      (icmp             ) [ 00001111100000]
indvar_flatten_next   (add              ) [ 00011111100000]
stg_65                (br               ) [ 00000000000000]
exitcond2             (icmp             ) [ 00000000000000]
k_mid2                (select           ) [ 00001100000000]
empty_8               (read             ) [ 00000000000000]
tmp_data_V            (extractvalue     ) [ 00000000000000]
tmp_keep_V            (extractvalue     ) [ 00001100000000]
tmp_strb_V            (extractvalue     ) [ 00001100000000]
tmp_user_V            (extractvalue     ) [ 00001100000000]
tmp_last_V            (extractvalue     ) [ 00001100000000]
tmp_id_V              (extractvalue     ) [ 00001100000000]
tmp_dest_V            (extractvalue     ) [ 00001100000000]
tmp_6                 (trunc            ) [ 00001111000000]
phitmp                (partselect       ) [ 00001111000000]
k_1                   (add              ) [ 00011111100000]
tmp_4                 (zext             ) [ 00000000000000]
dub_pix_keep_V_addr_1 (getelementptr    ) [ 00000000000000]
stg_81                (store            ) [ 00000000000000]
dub_pix_strb_V_addr_1 (getelementptr    ) [ 00000000000000]
stg_83                (store            ) [ 00000000000000]
dub_pix_user_V_addr_1 (getelementptr    ) [ 00000000000000]
stg_85                (store            ) [ 00000000000000]
dub_pix_last_V_addr_1 (getelementptr    ) [ 00000000000000]
stg_87                (store            ) [ 00000000000000]
dub_pix_id_V_addr_1   (getelementptr    ) [ 00000000000000]
stg_89                (store            ) [ 00000000000000]
dub_pix_dest_V_addr_1 (getelementptr    ) [ 00000000000000]
stg_91                (store            ) [ 00000000000000]
sum_pix1_addr_1       (getelementptr    ) [ 00001011100000]
sum_pix2_addr_1       (getelementptr    ) [ 00001011100000]
sum_pix1_load         (load             ) [ 00001001000000]
sum_pix2_load         (load             ) [ 00001001000000]
tmp_8                 (zext             ) [ 00000000000000]
tmp_9                 (add              ) [ 00001000100000]
tmp_s                 (zext             ) [ 00000000000000]
tmp_1                 (add              ) [ 00001000100000]
stg_102               (specloopname     ) [ 00000000000000]
stg_103               (specloopname     ) [ 00000000000000]
tmp_5                 (specregionbegin  ) [ 00000000000000]
stg_105               (specpipeline     ) [ 00000000000000]
stg_106               (store            ) [ 00000000000000]
stg_107               (store            ) [ 00000000000000]
empty_9               (specregionend    ) [ 00000000000000]
stg_109               (br               ) [ 00011111100000]
dub_pix_keep_V_addr   (getelementptr    ) [ 00000000001000]
dub_pix_strb_V_addr   (getelementptr    ) [ 00000000001000]
dub_pix_user_V_addr   (getelementptr    ) [ 00000000001000]
dub_pix_last_V_addr   (getelementptr    ) [ 00000000001000]
dub_pix_id_V_addr     (getelementptr    ) [ 00000000001000]
dub_pix_dest_V_addr   (getelementptr    ) [ 00000000001000]
dub_pix_keep_V_load   (load             ) [ 00000000000000]
tmp_keep_V_1          (zext             ) [ 00000000000110]
dub_pix_strb_V_load   (load             ) [ 00000000000000]
tmp_strb_V_1          (zext             ) [ 00000000000110]
tmp_user_V_1          (load             ) [ 00000000000110]
tmp_last_V_1          (load             ) [ 00000000000110]
tmp_id_V_1            (load             ) [ 00000000000110]
tmp_dest_V_1          (load             ) [ 00000000000110]
stg_130               (br               ) [ 00000000001110]
l                     (phi              ) [ 00000000000100]
exitcond              (icmp             ) [ 00000000000110]
l_1                   (add              ) [ 00000000001110]
stg_134               (br               ) [ 00000000000000]
tmp_11                (trunc            ) [ 00000000000110]
p_lshr_f_cast         (partselect       ) [ 00000000000000]
tmp_10                (zext             ) [ 00000000000000]
sum_pix2_addr_2       (getelementptr    ) [ 00000000000110]
sum_pix1_addr_2       (getelementptr    ) [ 00000000000110]
empty_10              (speclooptripcount) [ 00000000000000]
stg_143               (specloopname     ) [ 00000000000000]
tmp_7                 (specregionbegin  ) [ 00000000000000]
stg_145               (specpipeline     ) [ 00000000000000]
sum_pix2_load_1       (load             ) [ 00000000000000]
sum_pix1_load_1       (load             ) [ 00000000000000]
tmp_data_V_1          (select           ) [ 00000000000000]
stg_149               (write            ) [ 00000000000000]
empty_11              (specregionend    ) [ 00000000000000]
stg_151               (br               ) [ 00000000001110]
stg_152               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="param">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scurve_adder_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_scurve_adder_label1_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="sum_pix1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sum_pix2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="dub_pix_keep_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dub_pix_keep_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dub_pix_strb_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dub_pix_strb_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="dub_pix_user_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dub_pix_user_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dub_pix_last_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dub_pix_last_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="dub_pix_id_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dub_pix_id_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="dub_pix_dest_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dub_pix_dest_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="param_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_8_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="34" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="2" slack="0"/>
<pin id="156" dir="0" index="3" bw="2" slack="0"/>
<pin id="157" dir="0" index="4" bw="2" slack="0"/>
<pin id="158" dir="0" index="5" bw="1" slack="0"/>
<pin id="159" dir="0" index="6" bw="5" slack="0"/>
<pin id="160" dir="0" index="7" bw="6" slack="0"/>
<pin id="161" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_8/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="stg_149_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="4" slack="0"/>
<pin id="175" dir="0" index="4" bw="2" slack="0"/>
<pin id="176" dir="0" index="5" bw="1" slack="0"/>
<pin id="177" dir="0" index="6" bw="5" slack="0"/>
<pin id="178" dir="0" index="7" bw="6" slack="0"/>
<pin id="179" dir="0" index="8" bw="32" slack="0"/>
<pin id="180" dir="0" index="9" bw="2" slack="2"/>
<pin id="181" dir="0" index="10" bw="2" slack="2"/>
<pin id="182" dir="0" index="11" bw="2" slack="2"/>
<pin id="183" dir="0" index="12" bw="1" slack="2"/>
<pin id="184" dir="0" index="13" bw="5" slack="2"/>
<pin id="185" dir="0" index="14" bw="6" slack="2"/>
<pin id="186" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_149/12 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sum_pix1_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="3" bw="3" slack="0"/>
<pin id="300" dir="0" index="4" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
<pin id="301" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_54/2 sum_pix1_load/5 stg_106/8 sum_pix1_load_1/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sum_pix2_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="3" bw="3" slack="0"/>
<pin id="303" dir="0" index="4" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
<pin id="304" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_56/2 sum_pix2_load/5 stg_107/8 sum_pix2_load_1/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="dub_pix_keep_V_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_keep_V_addr_1/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="1"/>
<pin id="228" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_81/5 dub_pix_keep_V_load/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="dub_pix_strb_V_addr_1_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_strb_V_addr_1/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="1"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_83/5 dub_pix_strb_V_load/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="dub_pix_user_V_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_user_V_addr_1/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="2" slack="1"/>
<pin id="250" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_85/5 tmp_user_V_1/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dub_pix_last_V_addr_1_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_last_V_addr_1/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="1"/>
<pin id="261" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_87/5 tmp_last_V_1/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="dub_pix_id_V_addr_1_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_id_V_addr_1/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="1"/>
<pin id="272" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_89/5 tmp_id_V_1/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="dub_pix_dest_V_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_dest_V_addr_1/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="6" slack="1"/>
<pin id="283" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_91/5 tmp_dest_V_1/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sum_pix1_addr_1_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_1/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sum_pix2_addr_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_1/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="dub_pix_keep_V_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_keep_V_addr/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="dub_pix_strb_V_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_strb_V_addr/9 "/>
</bind>
</comp>

<comp id="319" class="1004" name="dub_pix_user_V_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_user_V_addr/9 "/>
</bind>
</comp>

<comp id="326" class="1004" name="dub_pix_last_V_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_last_V_addr/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dub_pix_id_V_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_id_V_addr/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="dub_pix_dest_V_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dub_pix_dest_V_addr/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sum_pix2_addr_2_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_2/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sum_pix1_addr_2_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_2/11 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="i_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="1" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="378" class="1005" name="indvar_flatten_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="35" slack="1"/>
<pin id="380" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="indvar_flatten_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="35" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="389" class="1005" name="k_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="k_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="400" class="1005" name="l_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="1"/>
<pin id="402" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="l_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="1" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="exitcond1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="35" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="2"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="exitcond_flatten_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="35" slack="0"/>
<pin id="438" dir="0" index="1" bw="35" slack="1"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="indvar_flatten_next_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="35" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="exitcond2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="k_mid2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="0" index="2" bw="4" slack="0"/>
<pin id="457" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_data_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="34" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_keep_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="34" slack="0"/>
<pin id="467" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_strb_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="34" slack="0"/>
<pin id="471" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_user_V_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="34" slack="0"/>
<pin id="475" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_last_V_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="34" slack="0"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_id_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="34" slack="0"/>
<pin id="483" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_dest_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="34" slack="0"/>
<pin id="487" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="phitmp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="0" index="3" bw="5" slack="0"/>
<pin id="498" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="k_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_8_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="3"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_9_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="1"/>
<pin id="526" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_s_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="3"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="1"/>
<pin id="534" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_keep_V_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_keep_V_1/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_strb_V_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_strb_V_1/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="exitcond_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="l_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_11_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_lshr_f_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="0" index="1" bw="5" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="0" index="3" bw="3" slack="0"/>
<pin id="565" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_10_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_data_V_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="32" slack="0"/>
<pin id="580" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_1/12 "/>
</bind>
</comp>

<comp id="584" class="1005" name="param_read_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2"/>
<pin id="586" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="param_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="i_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="35" slack="1"/>
<pin id="599" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="exitcond_flatten_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="606" class="1005" name="indvar_flatten_next_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="35" slack="0"/>
<pin id="608" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="611" class="1005" name="k_mid2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="1"/>
<pin id="613" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_keep_V_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="1"/>
<pin id="618" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_strb_V_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="1"/>
<pin id="623" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_user_V_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="1"/>
<pin id="628" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_last_V_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_id_V_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="1"/>
<pin id="638" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_dest_V_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="1"/>
<pin id="643" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="3"/>
<pin id="648" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="phitmp_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="3"/>
<pin id="653" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="656" class="1005" name="k_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="sum_pix1_addr_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="1"/>
<pin id="663" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_addr_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="sum_pix2_addr_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="1"/>
<pin id="669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_addr_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="sum_pix1_load_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_load "/>
</bind>
</comp>

<comp id="678" class="1005" name="sum_pix2_load_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_load "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_9_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="dub_pix_keep_V_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="1"/>
<pin id="695" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dub_pix_keep_V_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="dub_pix_strb_V_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="1"/>
<pin id="700" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dub_pix_strb_V_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="dub_pix_user_V_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="1"/>
<pin id="705" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dub_pix_user_V_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="dub_pix_last_V_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="1"/>
<pin id="710" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dub_pix_last_V_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="dub_pix_id_V_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="1"/>
<pin id="715" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dub_pix_id_V_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="dub_pix_dest_V_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="1"/>
<pin id="720" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dub_pix_dest_V_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_keep_V_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="2"/>
<pin id="725" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_strb_V_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="2"/>
<pin id="730" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_user_V_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="2"/>
<pin id="735" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_last_V_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="2"/>
<pin id="740" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_id_V_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="2"/>
<pin id="745" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_dest_V_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="2"/>
<pin id="750" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="exitcond_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="757" class="1005" name="l_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="0"/>
<pin id="759" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_11_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sum_pix2_addr_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="3" slack="1"/>
<pin id="769" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_addr_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="sum_pix1_addr_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="1"/>
<pin id="774" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="187"><net_src comp="112" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="74" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="74" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="74" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="74" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="74" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="74" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="74" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="297"><net_src comp="74" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="310"><net_src comp="74" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="74" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="74" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="305" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="348"><net_src comp="312" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="349"><net_src comp="319" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="350"><net_src comp="326" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="351"><net_src comp="333" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="358"><net_src comp="74" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="3"/><net_sink comp="213" pin=3"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="3"/><net_sink comp="201" pin=3"/></net>

<net id="370"><net_src comp="52" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="82" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="98" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="371" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="371" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="371" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="434"><net_src comp="78" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="382" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="382" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="84" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="393" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="54" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="393" pin="4"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="152" pin="8"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="152" pin="8"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="152" pin="8"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="152" pin="8"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="152" pin="8"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="152" pin="8"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="152" pin="8"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="461" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="461" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="90" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="92" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="453" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="225" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="236" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="404" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="100" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="404" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="102" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="404" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="104" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="404" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="106" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="573"><net_src comp="560" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="581"><net_src comp="201" pin="5"/><net_sink comp="576" pin=1"/></net>

<net id="582"><net_src comp="213" pin="5"/><net_sink comp="576" pin=2"/></net>

<net id="583"><net_src comp="576" pin="3"/><net_sink comp="170" pin=8"/></net>

<net id="587"><net_src comp="146" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="595"><net_src comp="417" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="600"><net_src comp="429" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="605"><net_src comp="436" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="441" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="614"><net_src comp="453" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="619"><net_src comp="465" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="624"><net_src comp="469" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="629"><net_src comp="473" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="634"><net_src comp="477" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="639"><net_src comp="481" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="644"><net_src comp="485" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="649"><net_src comp="489" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="654"><net_src comp="493" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="659"><net_src comp="503" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="664"><net_src comp="285" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="670"><net_src comp="292" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="676"><net_src comp="201" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="681"><net_src comp="213" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="686"><net_src comp="523" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="691"><net_src comp="531" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="696"><net_src comp="305" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="701"><net_src comp="312" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="706"><net_src comp="319" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="711"><net_src comp="326" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="716"><net_src comp="333" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="721"><net_src comp="340" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="726"><net_src comp="536" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="170" pin=9"/></net>

<net id="731"><net_src comp="540" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="170" pin=10"/></net>

<net id="736"><net_src comp="247" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="170" pin=11"/></net>

<net id="741"><net_src comp="258" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="170" pin=12"/></net>

<net id="746"><net_src comp="269" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="170" pin=13"/></net>

<net id="751"><net_src comp="280" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="170" pin=14"/></net>

<net id="756"><net_src comp="544" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="550" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="765"><net_src comp="556" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="770"><net_src comp="353" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="775"><net_src comp="360" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="201" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {12 }
	Port: outStream_V_keep_V | {12 }
	Port: outStream_V_strb_V | {12 }
	Port: outStream_V_user_V | {12 }
	Port: outStream_V_last_V | {12 }
	Port: outStream_V_id_V | {12 }
	Port: outStream_V_dest_V | {12 }
 - Input state : 
	Port: scurve_adder : inStream_V_data_V | {4 }
	Port: scurve_adder : inStream_V_keep_V | {4 }
	Port: scurve_adder : inStream_V_strb_V | {4 }
	Port: scurve_adder : inStream_V_user_V | {4 }
	Port: scurve_adder : inStream_V_last_V | {4 }
	Port: scurve_adder : inStream_V_id_V | {4 }
	Port: scurve_adder : inStream_V_dest_V | {4 }
	Port: scurve_adder : param | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_47 : 2
		tmp : 1
		sum_pix1_addr : 2
		stg_54 : 3
		sum_pix2_addr : 2
		stg_56 : 3
		empty_7 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_65 : 2
		exitcond2 : 1
		k_mid2 : 2
		tmp_6 : 1
		phitmp : 1
		k_1 : 3
	State 5
		dub_pix_keep_V_addr_1 : 1
		stg_81 : 2
		dub_pix_strb_V_addr_1 : 1
		stg_83 : 2
		dub_pix_user_V_addr_1 : 1
		stg_85 : 2
		dub_pix_last_V_addr_1 : 1
		stg_87 : 2
		dub_pix_id_V_addr_1 : 1
		stg_89 : 2
		dub_pix_dest_V_addr_1 : 1
		stg_91 : 2
		sum_pix1_addr_1 : 1
		sum_pix1_load : 2
		sum_pix2_addr_1 : 1
		sum_pix2_load : 2
	State 6
	State 7
		tmp_9 : 1
		tmp_1 : 1
	State 8
		empty_9 : 1
	State 9
		dub_pix_keep_V_load : 1
		dub_pix_strb_V_load : 1
		tmp_user_V_1 : 1
		tmp_last_V_1 : 1
		tmp_id_V_1 : 1
		tmp_dest_V_1 : 1
	State 10
		tmp_keep_V_1 : 1
		tmp_strb_V_1 : 1
	State 11
		exitcond : 1
		l_1 : 1
		stg_134 : 2
		tmp_11 : 1
		p_lshr_f_cast : 1
		tmp_10 : 2
		sum_pix2_addr_2 : 3
		sum_pix2_load_1 : 4
		sum_pix1_addr_2 : 3
		sum_pix1_load_1 : 4
	State 12
		tmp_data_V_1 : 1
		stg_149 : 2
		empty_11 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_1_fu_417         |    0    |    4    |
|          | indvar_flatten_next_fu_441 |    0    |    35   |
|    add   |         k_1_fu_503         |    0    |    4    |
|          |        tmp_9_fu_523        |    0    |    32   |
|          |        tmp_1_fu_531        |    0    |    32   |
|          |         l_1_fu_550         |    0    |    5    |
|----------|----------------------------|---------|---------|
|  select  |        k_mid2_fu_453       |    0    |    4    |
|          |     tmp_data_V_1_fu_576    |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      exitcond1_fu_411      |    0    |    2    |
|   icmp   |   exitcond_flatten_fu_436  |    0    |    12   |
|          |      exitcond2_fu_447      |    0    |    2    |
|          |       exitcond_fu_544      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |   param_read_read_fu_146   |    0    |    0    |
|          |     empty_8_read_fu_152    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    stg_149_write_fu_170    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_423         |    0    |    0    |
|          |        tmp_4_fu_509        |    0    |    0    |
|          |        tmp_8_fu_520        |    0    |    0    |
|   zext   |        tmp_s_fu_528        |    0    |    0    |
|          |     tmp_keep_V_1_fu_536    |    0    |    0    |
|          |     tmp_strb_V_1_fu_540    |    0    |    0    |
|          |        tmp_10_fu_570       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_2_fu_429        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      tmp_data_V_fu_461     |    0    |    0    |
|          |      tmp_keep_V_fu_465     |    0    |    0    |
|          |      tmp_strb_V_fu_469     |    0    |    0    |
|extractvalue|      tmp_user_V_fu_473     |    0    |    0    |
|          |      tmp_last_V_fu_477     |    0    |    0    |
|          |       tmp_id_V_fu_481      |    0    |    0    |
|          |      tmp_dest_V_fu_485     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_6_fu_489        |    0    |    0    |
|          |        tmp_11_fu_556       |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        phitmp_fu_493       |    0    |    0    |
|          |    p_lshr_f_cast_fu_560    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   166   |
|----------|----------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|dub_pix_dest_V|    0   |   12   |    1   |
| dub_pix_id_V |    0   |   10   |    1   |
|dub_pix_keep_V|    0   |    4   |    1   |
|dub_pix_last_V|    0   |    2   |    1   |
|dub_pix_strb_V|    0   |    4   |    1   |
|dub_pix_user_V|    0   |    4   |    1   |
|   sum_pix1   |    2   |    0   |    0   |
|   sum_pix2   |    2   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    4   |   36   |    6   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|dub_pix_dest_V_addr_reg_718|    3   |
| dub_pix_id_V_addr_reg_713 |    3   |
|dub_pix_keep_V_addr_reg_693|    3   |
|dub_pix_last_V_addr_reg_708|    3   |
|dub_pix_strb_V_addr_reg_698|    3   |
|dub_pix_user_V_addr_reg_703|    3   |
|  exitcond_flatten_reg_602 |    1   |
|      exitcond_reg_753     |    1   |
|        i_1_reg_592        |    4   |
|         i_reg_367         |    4   |
|indvar_flatten_next_reg_606|   35   |
|   indvar_flatten_reg_378  |   35   |
|        k_1_reg_656        |    4   |
|       k_mid2_reg_611      |    4   |
|         k_reg_389         |    4   |
|        l_1_reg_757        |    5   |
|         l_reg_400         |    5   |
|     param_read_reg_584    |   32   |
|       phitmp_reg_651      |    8   |
|  sum_pix1_addr_1_reg_661  |    3   |
|  sum_pix1_addr_2_reg_772  |    3   |
|   sum_pix1_load_reg_673   |   32   |
|  sum_pix2_addr_1_reg_667  |    3   |
|  sum_pix2_addr_2_reg_767  |    3   |
|   sum_pix2_load_reg_678   |   32   |
|       tmp_11_reg_762      |    1   |
|       tmp_1_reg_688       |   32   |
|       tmp_2_reg_597       |   35   |
|       tmp_6_reg_646       |    8   |
|       tmp_9_reg_683       |   32   |
|    tmp_dest_V_1_reg_748   |    6   |
|     tmp_dest_V_reg_641    |    6   |
|     tmp_id_V_1_reg_743    |    5   |
|      tmp_id_V_reg_636     |    5   |
|    tmp_keep_V_1_reg_723   |    4   |
|     tmp_keep_V_reg_616    |    2   |
|    tmp_last_V_1_reg_738   |    1   |
|     tmp_last_V_reg_631    |    1   |
|    tmp_strb_V_1_reg_728   |    4   |
|     tmp_strb_V_reg_621    |    2   |
|    tmp_user_V_1_reg_733   |    2   |
|     tmp_user_V_reg_626    |    2   |
+---------------------------+--------+
|           Total           |   384  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_201 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_201 |  p3  |   3  |   3  |    9   ||    3    |
| grp_access_fu_213 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_213 |  p3  |   3  |   3  |    9   ||    3    |
| grp_access_fu_225 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_236 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_247 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_258 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_269 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_280 |  p0  |   3  |   3  |    9   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||  15.71  ||    30   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   166  |
|   Memory  |    4   |    -   |   36   |    6   |
|Multiplexer|    -   |   15   |    -   |   30   |
|  Register |    -   |    -   |   384  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   15   |   420  |   202  |
+-----------+--------+--------+--------+--------+
