INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/verilog/NTHU-HDL-LAB1/hw1/Mux_1bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/verilog/NTHU-HDL-LAB1/hw1/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2458] undeclared symbol nSel, assumed default net type wire [C:/Users/Administrator/verilog/NTHU-HDL-LAB1/hw1/Lab1_TeamX_Mux_8bits.v:24]
INFO: [VRFC 10-2458] undeclared symbol topStream, assumed default net type wire [C:/Users/Administrator/verilog/NTHU-HDL-LAB1/hw1/Lab1_TeamX_Mux_8bits.v:25]
INFO: [VRFC 10-2458] undeclared symbol bottomStream, assumed default net type wire [C:/Users/Administrator/verilog/NTHU-HDL-LAB1/hw1/Lab1_TeamX_Mux_8bits.v:26]
