\hypertarget{group___s_p_i__reception__fifo__status__level}{}\doxysection{SPI Reception FIFO Status Level}
\label{group___s_p_i__reception__fifo__status__level}\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_gae6af55d98ad99eb4657a8c209a91e3ad}{SPI\+\_\+\+RX\+\_\+\+FIFO\+\_\+0\+PACKET}}~(0x00000000\+UL)                      /$\ast$ 0 or multiple of 4 packets available in the Rx\+FIFO $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_ga256694027539fe571c57602573150cbf}{SPI\+\_\+\+RX\+\_\+\+FIFO\+\_\+1\+PACKET}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927d85d0857d7a63232e1668f30957b2}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_gaa31f8bf709d8a7b8b17ca44f261abc7e}{SPI\+\_\+\+RX\+\_\+\+FIFO\+\_\+2\+PACKET}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d2c44cda484d3ac4dc9d81cf056183}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_ga0ad493fbe3f6dffa865bfb3bbac55bed}{SPI\+\_\+\+RX\+\_\+\+FIFO\+\_\+3\+PACKET}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d2c44cda484d3ac4dc9d81cf056183}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927d85d0857d7a63232e1668f30957b2}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i__reception__fifo__status__level_gae6af55d98ad99eb4657a8c209a91e3ad}\label{group___s_p_i__reception__fifo__status__level_gae6af55d98ad99eb4657a8c209a91e3ad}} 
\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}!SPI\_RX\_FIFO\_0PACKET@{SPI\_RX\_FIFO\_0PACKET}}
\index{SPI\_RX\_FIFO\_0PACKET@{SPI\_RX\_FIFO\_0PACKET}!SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsubsection{\texorpdfstring{SPI\_RX\_FIFO\_0PACKET}{SPI\_RX\_FIFO\_0PACKET}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RX\+\_\+\+FIFO\+\_\+0\+PACKET~(0x00000000\+UL)                      /$\ast$ 0 or multiple of 4 packets available in the Rx\+FIFO $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00636}{636}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i__reception__fifo__status__level_ga256694027539fe571c57602573150cbf}\label{group___s_p_i__reception__fifo__status__level_ga256694027539fe571c57602573150cbf}} 
\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}!SPI\_RX\_FIFO\_1PACKET@{SPI\_RX\_FIFO\_1PACKET}}
\index{SPI\_RX\_FIFO\_1PACKET@{SPI\_RX\_FIFO\_1PACKET}!SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsubsection{\texorpdfstring{SPI\_RX\_FIFO\_1PACKET}{SPI\_RX\_FIFO\_1PACKET}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RX\+\_\+\+FIFO\+\_\+1\+PACKET~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927d85d0857d7a63232e1668f30957b2}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00637}{637}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i__reception__fifo__status__level_gaa31f8bf709d8a7b8b17ca44f261abc7e}\label{group___s_p_i__reception__fifo__status__level_gaa31f8bf709d8a7b8b17ca44f261abc7e}} 
\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}!SPI\_RX\_FIFO\_2PACKET@{SPI\_RX\_FIFO\_2PACKET}}
\index{SPI\_RX\_FIFO\_2PACKET@{SPI\_RX\_FIFO\_2PACKET}!SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsubsection{\texorpdfstring{SPI\_RX\_FIFO\_2PACKET}{SPI\_RX\_FIFO\_2PACKET}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RX\+\_\+\+FIFO\+\_\+2\+PACKET~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d2c44cda484d3ac4dc9d81cf056183}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00638}{638}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i__reception__fifo__status__level_ga0ad493fbe3f6dffa865bfb3bbac55bed}\label{group___s_p_i__reception__fifo__status__level_ga0ad493fbe3f6dffa865bfb3bbac55bed}} 
\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}!SPI\_RX\_FIFO\_3PACKET@{SPI\_RX\_FIFO\_3PACKET}}
\index{SPI\_RX\_FIFO\_3PACKET@{SPI\_RX\_FIFO\_3PACKET}!SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsubsection{\texorpdfstring{SPI\_RX\_FIFO\_3PACKET}{SPI\_RX\_FIFO\_3PACKET}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RX\+\_\+\+FIFO\+\_\+3\+PACKET~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d2c44cda484d3ac4dc9d81cf056183}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927d85d0857d7a63232e1668f30957b2}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00639}{639}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

