Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Oct 31 07:46:20 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  4528 |       |     23040 | 19.65 |
|   SLR1 -> SLR2                   |  2349 |       |           | 10.20 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   529 |     1 |           |       |
|   SLR2 -> SLR1                   |  2179 |       |           |  9.46 |
|     Using TX_REG only            |   348 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   333 |     0 |           |       |
| SLR1 <-> SLR0                    | 10628 |       |     23040 | 46.13 |
|   SLR0 -> SLR1                   |  4761 |       |           | 20.66 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   583 |    55 |           |       |
|   SLR1 -> SLR0                   |  5867 |       |           | 25.46 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   741 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15156 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2044 |  135 |
| SLR1      | 2246 |    0 | 5732 |
| SLR0      |  103 | 4658 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  51836 |  27268 |  7820 |  94.32 |  50.50 |  14.48 |
|   CLBL                     |  27563 |  14442 |  4077 |  94.14 |  49.32 |  13.92 |
|   CLBM                     |  24273 |  12826 |  3743 |  94.52 |  51.89 |  15.14 |
| CLB LUTs                   | 247083 | 149327 | 33880 |  56.20 |  34.57 |   7.84 |
|   LUT as Logic             | 210708 | 137234 | 31064 |  47.92 |  31.77 |   7.19 |
|     using O5 output only   |   2731 |    445 |   934 |   0.62 |   0.10 |   0.22 |
|     using O6 output only   | 141035 |  99646 | 18950 |  32.08 |  23.07 |   4.39 |
|     using O5 and O6        |  66942 |  37143 | 11180 |  15.23 |   8.60 |   2.59 |
|   LUT as Memory            |  36375 |  12093 |  2816 |  17.71 |   6.11 |   1.42 |
|     LUT as Distributed RAM |  20056 |   3837 |   936 |   9.76 |   1.94 |   0.47 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     84 |    215 |    80 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  19972 |   3622 |   856 |   9.72 |   1.83 |   0.43 |
|     LUT as Shift Register  |  16319 |   8256 |  1880 |   7.94 |   4.17 |   0.95 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  12413 |   6432 |  1750 |   6.04 |   3.25 |   0.88 |
|       using O5 and O6      |   3906 |   1824 |   130 |   1.90 |   0.92 |   0.07 |
| CLB Registers              | 394771 | 199430 | 60640 |  44.89 |  23.08 |   7.02 |
| CARRY8                     |  15194 |   9143 |   299 |  27.65 |  16.93 |   0.55 |
| F7 Muxes                   |   2512 |   1725 |  1316 |   1.14 |   0.80 |   0.61 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  180.5 |  177.5 |    94 |  26.86 |  26.41 |  13.99 |
|   RAMB36/FIFO              |    174 |    174 |    92 |  25.89 |  25.89 |  13.69 |
|     RAMB36E2 only          |    174 |    174 |    92 |  25.89 |  25.89 |  13.69 |
|   RAMB18                   |     13 |      7 |     4 |   0.97 |   0.52 |   0.30 |
|     RAMB18E2 only          |     13 |      7 |     4 |   0.97 |   0.52 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     20 |     12 |     4 |   0.69 |   0.39 |   0.13 |
| Unique Control Sets        |   6632 |   2984 |  2617 |   6.03 |   2.76 |   2.42 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


