#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000100fd70 .scope module, "ALU_Control" "ALU_Control" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "FunctField";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUCtrl";
v0000000000ffdfe0_0 .var "ALUCtrl", 2 0;
o000000000100ff38 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000ffcfa0_0 .net "ALUOp", 1 0, o000000000100ff38;  0 drivers
o000000000100ff68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000000000ffd2c0_0 .net "FunctField", 5 0, o000000000100ff68;  0 drivers
E_00000000010007c0 .event edge, v0000000000ffcfa0_0, v0000000000ffd2c0_0;
S_0000000000ff9310 .scope module, "SingleCycleMain_tb" "SingleCycleMain_tb" 3 4;
 .timescale 0 0;
v0000000001056ff0_0 .var "clk", 0 0;
v0000000001057130_0 .var "initialPCval", 31 0;
S_0000000000ff94a0 .scope module, "instance1" "SingleCycleMain" 3 21, 4 15 0, S_0000000000ff9310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "initialPCval";
    .port_info 1 /INPUT 1 "clk";
L_0000000001006960 .functor AND 1, L_000000000105a1f0, v0000000000ffe620_0, C4<1>, C4<1>;
RS_0000000001010298 .resolv tri, v0000000001055c60_0, L_000000000105a970;
v0000000001058170_0 .net8 "ALUCtrl", 2 0, RS_0000000001010298;  2 drivers
v0000000001058710_0 .net "ALUOp", 1 0, L_000000000105b690;  1 drivers
v0000000001057810_0 .net "ALUSrc2", 31 0, L_000000000105afb0;  1 drivers
v00000000010587b0_0 .net "ALUout", 31 0, v0000000000ffd9a0_0;  1 drivers
v0000000001058490_0 .net "Branch", 0 0, L_000000000105a1f0;  1 drivers
v0000000001057e50_0 .net "BranchEnabled", 0 0, L_0000000001006960;  1 drivers
v00000000010578b0_0 .net "MemRead", 0 0, L_000000000105a8d0;  1 drivers
v0000000001057310_0 .net "MemWrite", 0 0, L_000000000105b730;  1 drivers
v0000000001057630_0 .net "MemtoReg", 1 0, L_000000000105abf0;  1 drivers
v00000000010571d0_0 .var "PC", 31 0;
v00000000010588f0_0 .net "RegDst", 1 0, L_000000000105ba50;  1 drivers
v0000000001057770_0 .net "RegWrite", 0 0, L_000000000105a650;  1 drivers
v0000000001057c70_0 .net "ZeroOUT", 0 0, v0000000000ffe620_0;  1 drivers
v0000000001058530_0 .net "aluSrc", 0 0, L_000000000105b190;  1 drivers
v0000000001057950_0 .net "clk", 0 0, v0000000001056ff0_0;  1 drivers
v00000000010582b0_0 .var "constantFour", 31 0;
v0000000001057ef0_0 .var "counter", 0 0;
v00000000010573b0_0 .var "init_PC", 31 0;
v0000000001057d10_0 .net "initialPCval", 31 0, v0000000001057130_0;  1 drivers
v0000000001057bd0_0 .net "instrWire", 31 0, v0000000001056e80_0;  1 drivers
v0000000001057db0_0 .net "is_jr", 0 0, L_000000000105a290;  1 drivers
v00000000010574f0_0 .var "jumpTarget", 31 0;
v0000000001058990_0 .net "nextPCactual", 31 0, L_000000000105b5f0;  1 drivers
v0000000001058df0_0 .net "nextPCval", 31 0, L_000000000105bb90;  1 drivers
v0000000001057270_0 .net "nextPCvalPlusOffset", 31 0, L_000000000105b2d0;  1 drivers
v0000000001058ad0_0 .net "outputData", 31 0, v0000000000ffca00_0;  1 drivers
v0000000001058a30_0 .net "outputDataSEXT", 31 0, L_000000000105aa10;  1 drivers
v0000000001057f90_0 .net "outputFromShiftLeft", 31 0, L_000000000105aab0;  1 drivers
v00000000010580d0_0 .net "overflow1", 0 0, L_000000000105a830;  1 drivers
v0000000001058210_0 .net "overflow2", 0 0, L_000000000105a470;  1 drivers
v0000000001058350_0 .var "prevInstrWasJ", 0 0;
v00000000010583f0_0 .net "readData1", 31 0, v0000000001055760_0;  1 drivers
v0000000001058e90_0 .net "readData2", 31 0, v0000000001058030_0;  1 drivers
v0000000001058b70_0 .net "reg2_mux", 4 0, L_000000000105ab50;  1 drivers
v0000000001058cb0_0 .net "writeDataToReg", 31 0, L_000000000105a510;  1 drivers
v0000000001057590_0 .net "writeRegWire", 4 0, L_000000000105b4b0;  1 drivers
E_0000000001000540 .event posedge, v0000000001057950_0;
E_00000000010008c0 .event edge, v0000000001057d10_0;
L_000000000105b410 .part v0000000001056e80_0, 16, 5;
L_000000000105a330 .part v0000000001056e80_0, 11, 5;
L_000000000105bd70 .part v0000000001056e80_0, 16, 5;
L_000000000105a0b0 .part v0000000001056e80_0, 21, 5;
L_000000000105b550 .part v0000000001056e80_0, 0, 16;
L_000000000105a150 .part v0000000001056e80_0, 26, 6;
L_000000000105b690 .part v00000000010551c0_0, 13, 2;
L_000000000105ba50 .part v00000000010551c0_0, 11, 2;
L_000000000105a1f0 .part v00000000010551c0_0, 10, 1;
L_000000000105a8d0 .part v00000000010551c0_0, 9, 1;
L_000000000105b730 .part v00000000010551c0_0, 8, 1;
L_000000000105b190 .part v00000000010551c0_0, 7, 1;
L_000000000105abf0 .part v00000000010551c0_0, 5, 2;
L_000000000105a650 .part v00000000010551c0_0, 4, 1;
L_000000000105a970 .part v00000000010551c0_0, 1, 3;
L_000000000105a290 .part v00000000010551c0_0, 0, 1;
L_000000000105b230 .part v0000000001056e80_0, 0, 6;
S_0000000000fcd8d0 .scope module, "PCafterBranch" "Adder32Bit" 4 34, 5 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /OUTPUT 32 "out";
    .port_info 3 /OUTPUT 1 "overflowBit";
L_0000000001073988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ffd360_0 .net *"_ivl_10", 0 0, L_0000000001073988;  1 drivers
v0000000000ffce60_0 .net *"_ivl_11", 32 0, L_000000000105bc30;  1 drivers
v0000000000ffe080_0 .net *"_ivl_3", 32 0, L_000000000105ad30;  1 drivers
L_0000000001073940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ffd4a0_0 .net *"_ivl_6", 0 0, L_0000000001073940;  1 drivers
v0000000000ffcb40_0 .net *"_ivl_7", 32 0, L_000000000105b910;  1 drivers
v0000000000ffd400_0 .net "input1", 31 0, L_000000000105bb90;  alias, 1 drivers
v0000000000ffd7c0_0 .net "input2", 31 0, L_000000000105aab0;  alias, 1 drivers
v0000000000ffe120_0 .net "out", 31 0, L_000000000105b2d0;  alias, 1 drivers
v0000000000ffd540_0 .net "overflowBit", 0 0, L_000000000105a470;  alias, 1 drivers
L_000000000105a470 .part L_000000000105bc30, 32, 1;
L_000000000105b2d0 .part L_000000000105bc30, 0, 32;
L_000000000105ad30 .concat [ 32 1 0 0], L_000000000105bb90, L_0000000001073940;
L_000000000105b910 .concat [ 32 1 0 0], L_000000000105aab0, L_0000000001073988;
L_000000000105bc30 .arith/sum 33, L_000000000105ad30, L_000000000105b910;
S_0000000000fcda60 .scope module, "aluCoreInstance" "ALU_Core" 4 66, 6 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUSrc1";
    .port_info 1 /INPUT 32 "ALUSrc2";
    .port_info 2 /INPUT 3 "ALUCtrl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0000000000ffd5e0_0 .net8 "ALUCtrl", 2 0, RS_0000000001010298;  alias, 2 drivers
v0000000000ffd9a0_0 .var "ALUResult", 31 0;
v0000000000ffe4e0_0 .net "ALUSrc1", 31 0, v0000000001055760_0;  alias, 1 drivers
v0000000000ffe1c0_0 .net "ALUSrc2", 31 0, L_000000000105afb0;  alias, 1 drivers
v0000000000ffe620_0 .var "Zero", 0 0;
E_0000000001000940 .event edge, v0000000000ffd5e0_0, v0000000000ffe4e0_0, v0000000000ffe1c0_0, v0000000000ffd9a0_0;
S_0000000000fcdbf0 .scope module, "aluSrc2MUX" "MUX_2to1" 4 58, 7 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0000000000ffd860_0 .net "input0", 31 0, v0000000001058030_0;  alias, 1 drivers
v0000000000ffd900_0 .net "input1", 31 0, L_000000000105aa10;  alias, 1 drivers
v0000000000ffda40_0 .net "out", 31 0, L_000000000105afb0;  alias, 1 drivers
v0000000000ffe3a0_0 .net "select", 0 0, L_000000000105b190;  alias, 1 drivers
L_000000000105afb0 .functor MUXZ 32, v0000000001058030_0, L_000000000105aa10, L_000000000105b190, C4<>;
S_0000000000fb6f90 .scope module, "dataMem" "DataMemory" 4 38, 8 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inputAddress";
    .port_info 1 /INPUT 32 "inputData32bit";
    .port_info 2 /OUTPUT 32 "outputData32bit";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemWrite";
v0000000000ffe440 .array "MM", 0 255, 7 0;
v0000000000ffc820_0 .net "MemRead", 0 0, L_000000000105a8d0;  alias, 1 drivers
v0000000000ffe580_0 .net "MemWrite", 0 0, L_000000000105b730;  alias, 1 drivers
v0000000000ffc8c0_0 .net "inputAddress", 31 0, v0000000000ffd9a0_0;  alias, 1 drivers
v0000000000ffc960_0 .net "inputData32bit", 31 0, v0000000001058030_0;  alias, 1 drivers
v0000000000ffca00_0 .var "outputData32bit", 31 0;
v0000000000ffe440_0 .array/port v0000000000ffe440, 0;
v0000000000ffe440_1 .array/port v0000000000ffe440, 1;
E_0000000001000980/0 .event edge, v0000000000ffc820_0, v0000000000ffd9a0_0, v0000000000ffe440_0, v0000000000ffe440_1;
v0000000000ffe440_2 .array/port v0000000000ffe440, 2;
v0000000000ffe440_3 .array/port v0000000000ffe440, 3;
v0000000000ffe440_4 .array/port v0000000000ffe440, 4;
v0000000000ffe440_5 .array/port v0000000000ffe440, 5;
E_0000000001000980/1 .event edge, v0000000000ffe440_2, v0000000000ffe440_3, v0000000000ffe440_4, v0000000000ffe440_5;
v0000000000ffe440_6 .array/port v0000000000ffe440, 6;
v0000000000ffe440_7 .array/port v0000000000ffe440, 7;
v0000000000ffe440_8 .array/port v0000000000ffe440, 8;
v0000000000ffe440_9 .array/port v0000000000ffe440, 9;
E_0000000001000980/2 .event edge, v0000000000ffe440_6, v0000000000ffe440_7, v0000000000ffe440_8, v0000000000ffe440_9;
v0000000000ffe440_10 .array/port v0000000000ffe440, 10;
v0000000000ffe440_11 .array/port v0000000000ffe440, 11;
v0000000000ffe440_12 .array/port v0000000000ffe440, 12;
v0000000000ffe440_13 .array/port v0000000000ffe440, 13;
E_0000000001000980/3 .event edge, v0000000000ffe440_10, v0000000000ffe440_11, v0000000000ffe440_12, v0000000000ffe440_13;
v0000000000ffe440_14 .array/port v0000000000ffe440, 14;
v0000000000ffe440_15 .array/port v0000000000ffe440, 15;
v0000000000ffe440_16 .array/port v0000000000ffe440, 16;
v0000000000ffe440_17 .array/port v0000000000ffe440, 17;
E_0000000001000980/4 .event edge, v0000000000ffe440_14, v0000000000ffe440_15, v0000000000ffe440_16, v0000000000ffe440_17;
v0000000000ffe440_18 .array/port v0000000000ffe440, 18;
v0000000000ffe440_19 .array/port v0000000000ffe440, 19;
v0000000000ffe440_20 .array/port v0000000000ffe440, 20;
v0000000000ffe440_21 .array/port v0000000000ffe440, 21;
E_0000000001000980/5 .event edge, v0000000000ffe440_18, v0000000000ffe440_19, v0000000000ffe440_20, v0000000000ffe440_21;
v0000000000ffe440_22 .array/port v0000000000ffe440, 22;
v0000000000ffe440_23 .array/port v0000000000ffe440, 23;
v0000000000ffe440_24 .array/port v0000000000ffe440, 24;
v0000000000ffe440_25 .array/port v0000000000ffe440, 25;
E_0000000001000980/6 .event edge, v0000000000ffe440_22, v0000000000ffe440_23, v0000000000ffe440_24, v0000000000ffe440_25;
v0000000000ffe440_26 .array/port v0000000000ffe440, 26;
v0000000000ffe440_27 .array/port v0000000000ffe440, 27;
v0000000000ffe440_28 .array/port v0000000000ffe440, 28;
v0000000000ffe440_29 .array/port v0000000000ffe440, 29;
E_0000000001000980/7 .event edge, v0000000000ffe440_26, v0000000000ffe440_27, v0000000000ffe440_28, v0000000000ffe440_29;
v0000000000ffe440_30 .array/port v0000000000ffe440, 30;
v0000000000ffe440_31 .array/port v0000000000ffe440, 31;
v0000000000ffe440_32 .array/port v0000000000ffe440, 32;
v0000000000ffe440_33 .array/port v0000000000ffe440, 33;
E_0000000001000980/8 .event edge, v0000000000ffe440_30, v0000000000ffe440_31, v0000000000ffe440_32, v0000000000ffe440_33;
v0000000000ffe440_34 .array/port v0000000000ffe440, 34;
v0000000000ffe440_35 .array/port v0000000000ffe440, 35;
v0000000000ffe440_36 .array/port v0000000000ffe440, 36;
v0000000000ffe440_37 .array/port v0000000000ffe440, 37;
E_0000000001000980/9 .event edge, v0000000000ffe440_34, v0000000000ffe440_35, v0000000000ffe440_36, v0000000000ffe440_37;
v0000000000ffe440_38 .array/port v0000000000ffe440, 38;
v0000000000ffe440_39 .array/port v0000000000ffe440, 39;
v0000000000ffe440_40 .array/port v0000000000ffe440, 40;
v0000000000ffe440_41 .array/port v0000000000ffe440, 41;
E_0000000001000980/10 .event edge, v0000000000ffe440_38, v0000000000ffe440_39, v0000000000ffe440_40, v0000000000ffe440_41;
v0000000000ffe440_42 .array/port v0000000000ffe440, 42;
v0000000000ffe440_43 .array/port v0000000000ffe440, 43;
v0000000000ffe440_44 .array/port v0000000000ffe440, 44;
v0000000000ffe440_45 .array/port v0000000000ffe440, 45;
E_0000000001000980/11 .event edge, v0000000000ffe440_42, v0000000000ffe440_43, v0000000000ffe440_44, v0000000000ffe440_45;
v0000000000ffe440_46 .array/port v0000000000ffe440, 46;
v0000000000ffe440_47 .array/port v0000000000ffe440, 47;
v0000000000ffe440_48 .array/port v0000000000ffe440, 48;
v0000000000ffe440_49 .array/port v0000000000ffe440, 49;
E_0000000001000980/12 .event edge, v0000000000ffe440_46, v0000000000ffe440_47, v0000000000ffe440_48, v0000000000ffe440_49;
v0000000000ffe440_50 .array/port v0000000000ffe440, 50;
v0000000000ffe440_51 .array/port v0000000000ffe440, 51;
v0000000000ffe440_52 .array/port v0000000000ffe440, 52;
v0000000000ffe440_53 .array/port v0000000000ffe440, 53;
E_0000000001000980/13 .event edge, v0000000000ffe440_50, v0000000000ffe440_51, v0000000000ffe440_52, v0000000000ffe440_53;
v0000000000ffe440_54 .array/port v0000000000ffe440, 54;
v0000000000ffe440_55 .array/port v0000000000ffe440, 55;
v0000000000ffe440_56 .array/port v0000000000ffe440, 56;
v0000000000ffe440_57 .array/port v0000000000ffe440, 57;
E_0000000001000980/14 .event edge, v0000000000ffe440_54, v0000000000ffe440_55, v0000000000ffe440_56, v0000000000ffe440_57;
v0000000000ffe440_58 .array/port v0000000000ffe440, 58;
v0000000000ffe440_59 .array/port v0000000000ffe440, 59;
v0000000000ffe440_60 .array/port v0000000000ffe440, 60;
v0000000000ffe440_61 .array/port v0000000000ffe440, 61;
E_0000000001000980/15 .event edge, v0000000000ffe440_58, v0000000000ffe440_59, v0000000000ffe440_60, v0000000000ffe440_61;
v0000000000ffe440_62 .array/port v0000000000ffe440, 62;
v0000000000ffe440_63 .array/port v0000000000ffe440, 63;
v0000000000ffe440_64 .array/port v0000000000ffe440, 64;
v0000000000ffe440_65 .array/port v0000000000ffe440, 65;
E_0000000001000980/16 .event edge, v0000000000ffe440_62, v0000000000ffe440_63, v0000000000ffe440_64, v0000000000ffe440_65;
v0000000000ffe440_66 .array/port v0000000000ffe440, 66;
v0000000000ffe440_67 .array/port v0000000000ffe440, 67;
v0000000000ffe440_68 .array/port v0000000000ffe440, 68;
v0000000000ffe440_69 .array/port v0000000000ffe440, 69;
E_0000000001000980/17 .event edge, v0000000000ffe440_66, v0000000000ffe440_67, v0000000000ffe440_68, v0000000000ffe440_69;
v0000000000ffe440_70 .array/port v0000000000ffe440, 70;
v0000000000ffe440_71 .array/port v0000000000ffe440, 71;
v0000000000ffe440_72 .array/port v0000000000ffe440, 72;
v0000000000ffe440_73 .array/port v0000000000ffe440, 73;
E_0000000001000980/18 .event edge, v0000000000ffe440_70, v0000000000ffe440_71, v0000000000ffe440_72, v0000000000ffe440_73;
v0000000000ffe440_74 .array/port v0000000000ffe440, 74;
v0000000000ffe440_75 .array/port v0000000000ffe440, 75;
v0000000000ffe440_76 .array/port v0000000000ffe440, 76;
v0000000000ffe440_77 .array/port v0000000000ffe440, 77;
E_0000000001000980/19 .event edge, v0000000000ffe440_74, v0000000000ffe440_75, v0000000000ffe440_76, v0000000000ffe440_77;
v0000000000ffe440_78 .array/port v0000000000ffe440, 78;
v0000000000ffe440_79 .array/port v0000000000ffe440, 79;
v0000000000ffe440_80 .array/port v0000000000ffe440, 80;
v0000000000ffe440_81 .array/port v0000000000ffe440, 81;
E_0000000001000980/20 .event edge, v0000000000ffe440_78, v0000000000ffe440_79, v0000000000ffe440_80, v0000000000ffe440_81;
v0000000000ffe440_82 .array/port v0000000000ffe440, 82;
v0000000000ffe440_83 .array/port v0000000000ffe440, 83;
v0000000000ffe440_84 .array/port v0000000000ffe440, 84;
v0000000000ffe440_85 .array/port v0000000000ffe440, 85;
E_0000000001000980/21 .event edge, v0000000000ffe440_82, v0000000000ffe440_83, v0000000000ffe440_84, v0000000000ffe440_85;
v0000000000ffe440_86 .array/port v0000000000ffe440, 86;
v0000000000ffe440_87 .array/port v0000000000ffe440, 87;
v0000000000ffe440_88 .array/port v0000000000ffe440, 88;
v0000000000ffe440_89 .array/port v0000000000ffe440, 89;
E_0000000001000980/22 .event edge, v0000000000ffe440_86, v0000000000ffe440_87, v0000000000ffe440_88, v0000000000ffe440_89;
v0000000000ffe440_90 .array/port v0000000000ffe440, 90;
v0000000000ffe440_91 .array/port v0000000000ffe440, 91;
v0000000000ffe440_92 .array/port v0000000000ffe440, 92;
v0000000000ffe440_93 .array/port v0000000000ffe440, 93;
E_0000000001000980/23 .event edge, v0000000000ffe440_90, v0000000000ffe440_91, v0000000000ffe440_92, v0000000000ffe440_93;
v0000000000ffe440_94 .array/port v0000000000ffe440, 94;
v0000000000ffe440_95 .array/port v0000000000ffe440, 95;
v0000000000ffe440_96 .array/port v0000000000ffe440, 96;
v0000000000ffe440_97 .array/port v0000000000ffe440, 97;
E_0000000001000980/24 .event edge, v0000000000ffe440_94, v0000000000ffe440_95, v0000000000ffe440_96, v0000000000ffe440_97;
v0000000000ffe440_98 .array/port v0000000000ffe440, 98;
v0000000000ffe440_99 .array/port v0000000000ffe440, 99;
v0000000000ffe440_100 .array/port v0000000000ffe440, 100;
v0000000000ffe440_101 .array/port v0000000000ffe440, 101;
E_0000000001000980/25 .event edge, v0000000000ffe440_98, v0000000000ffe440_99, v0000000000ffe440_100, v0000000000ffe440_101;
v0000000000ffe440_102 .array/port v0000000000ffe440, 102;
v0000000000ffe440_103 .array/port v0000000000ffe440, 103;
v0000000000ffe440_104 .array/port v0000000000ffe440, 104;
v0000000000ffe440_105 .array/port v0000000000ffe440, 105;
E_0000000001000980/26 .event edge, v0000000000ffe440_102, v0000000000ffe440_103, v0000000000ffe440_104, v0000000000ffe440_105;
v0000000000ffe440_106 .array/port v0000000000ffe440, 106;
v0000000000ffe440_107 .array/port v0000000000ffe440, 107;
v0000000000ffe440_108 .array/port v0000000000ffe440, 108;
v0000000000ffe440_109 .array/port v0000000000ffe440, 109;
E_0000000001000980/27 .event edge, v0000000000ffe440_106, v0000000000ffe440_107, v0000000000ffe440_108, v0000000000ffe440_109;
v0000000000ffe440_110 .array/port v0000000000ffe440, 110;
v0000000000ffe440_111 .array/port v0000000000ffe440, 111;
v0000000000ffe440_112 .array/port v0000000000ffe440, 112;
v0000000000ffe440_113 .array/port v0000000000ffe440, 113;
E_0000000001000980/28 .event edge, v0000000000ffe440_110, v0000000000ffe440_111, v0000000000ffe440_112, v0000000000ffe440_113;
v0000000000ffe440_114 .array/port v0000000000ffe440, 114;
v0000000000ffe440_115 .array/port v0000000000ffe440, 115;
v0000000000ffe440_116 .array/port v0000000000ffe440, 116;
v0000000000ffe440_117 .array/port v0000000000ffe440, 117;
E_0000000001000980/29 .event edge, v0000000000ffe440_114, v0000000000ffe440_115, v0000000000ffe440_116, v0000000000ffe440_117;
v0000000000ffe440_118 .array/port v0000000000ffe440, 118;
v0000000000ffe440_119 .array/port v0000000000ffe440, 119;
v0000000000ffe440_120 .array/port v0000000000ffe440, 120;
v0000000000ffe440_121 .array/port v0000000000ffe440, 121;
E_0000000001000980/30 .event edge, v0000000000ffe440_118, v0000000000ffe440_119, v0000000000ffe440_120, v0000000000ffe440_121;
v0000000000ffe440_122 .array/port v0000000000ffe440, 122;
v0000000000ffe440_123 .array/port v0000000000ffe440, 123;
v0000000000ffe440_124 .array/port v0000000000ffe440, 124;
v0000000000ffe440_125 .array/port v0000000000ffe440, 125;
E_0000000001000980/31 .event edge, v0000000000ffe440_122, v0000000000ffe440_123, v0000000000ffe440_124, v0000000000ffe440_125;
v0000000000ffe440_126 .array/port v0000000000ffe440, 126;
v0000000000ffe440_127 .array/port v0000000000ffe440, 127;
v0000000000ffe440_128 .array/port v0000000000ffe440, 128;
v0000000000ffe440_129 .array/port v0000000000ffe440, 129;
E_0000000001000980/32 .event edge, v0000000000ffe440_126, v0000000000ffe440_127, v0000000000ffe440_128, v0000000000ffe440_129;
v0000000000ffe440_130 .array/port v0000000000ffe440, 130;
v0000000000ffe440_131 .array/port v0000000000ffe440, 131;
v0000000000ffe440_132 .array/port v0000000000ffe440, 132;
v0000000000ffe440_133 .array/port v0000000000ffe440, 133;
E_0000000001000980/33 .event edge, v0000000000ffe440_130, v0000000000ffe440_131, v0000000000ffe440_132, v0000000000ffe440_133;
v0000000000ffe440_134 .array/port v0000000000ffe440, 134;
v0000000000ffe440_135 .array/port v0000000000ffe440, 135;
v0000000000ffe440_136 .array/port v0000000000ffe440, 136;
v0000000000ffe440_137 .array/port v0000000000ffe440, 137;
E_0000000001000980/34 .event edge, v0000000000ffe440_134, v0000000000ffe440_135, v0000000000ffe440_136, v0000000000ffe440_137;
v0000000000ffe440_138 .array/port v0000000000ffe440, 138;
v0000000000ffe440_139 .array/port v0000000000ffe440, 139;
v0000000000ffe440_140 .array/port v0000000000ffe440, 140;
v0000000000ffe440_141 .array/port v0000000000ffe440, 141;
E_0000000001000980/35 .event edge, v0000000000ffe440_138, v0000000000ffe440_139, v0000000000ffe440_140, v0000000000ffe440_141;
v0000000000ffe440_142 .array/port v0000000000ffe440, 142;
v0000000000ffe440_143 .array/port v0000000000ffe440, 143;
v0000000000ffe440_144 .array/port v0000000000ffe440, 144;
v0000000000ffe440_145 .array/port v0000000000ffe440, 145;
E_0000000001000980/36 .event edge, v0000000000ffe440_142, v0000000000ffe440_143, v0000000000ffe440_144, v0000000000ffe440_145;
v0000000000ffe440_146 .array/port v0000000000ffe440, 146;
v0000000000ffe440_147 .array/port v0000000000ffe440, 147;
v0000000000ffe440_148 .array/port v0000000000ffe440, 148;
v0000000000ffe440_149 .array/port v0000000000ffe440, 149;
E_0000000001000980/37 .event edge, v0000000000ffe440_146, v0000000000ffe440_147, v0000000000ffe440_148, v0000000000ffe440_149;
v0000000000ffe440_150 .array/port v0000000000ffe440, 150;
v0000000000ffe440_151 .array/port v0000000000ffe440, 151;
v0000000000ffe440_152 .array/port v0000000000ffe440, 152;
v0000000000ffe440_153 .array/port v0000000000ffe440, 153;
E_0000000001000980/38 .event edge, v0000000000ffe440_150, v0000000000ffe440_151, v0000000000ffe440_152, v0000000000ffe440_153;
v0000000000ffe440_154 .array/port v0000000000ffe440, 154;
v0000000000ffe440_155 .array/port v0000000000ffe440, 155;
v0000000000ffe440_156 .array/port v0000000000ffe440, 156;
v0000000000ffe440_157 .array/port v0000000000ffe440, 157;
E_0000000001000980/39 .event edge, v0000000000ffe440_154, v0000000000ffe440_155, v0000000000ffe440_156, v0000000000ffe440_157;
v0000000000ffe440_158 .array/port v0000000000ffe440, 158;
v0000000000ffe440_159 .array/port v0000000000ffe440, 159;
v0000000000ffe440_160 .array/port v0000000000ffe440, 160;
v0000000000ffe440_161 .array/port v0000000000ffe440, 161;
E_0000000001000980/40 .event edge, v0000000000ffe440_158, v0000000000ffe440_159, v0000000000ffe440_160, v0000000000ffe440_161;
v0000000000ffe440_162 .array/port v0000000000ffe440, 162;
v0000000000ffe440_163 .array/port v0000000000ffe440, 163;
v0000000000ffe440_164 .array/port v0000000000ffe440, 164;
v0000000000ffe440_165 .array/port v0000000000ffe440, 165;
E_0000000001000980/41 .event edge, v0000000000ffe440_162, v0000000000ffe440_163, v0000000000ffe440_164, v0000000000ffe440_165;
v0000000000ffe440_166 .array/port v0000000000ffe440, 166;
v0000000000ffe440_167 .array/port v0000000000ffe440, 167;
v0000000000ffe440_168 .array/port v0000000000ffe440, 168;
v0000000000ffe440_169 .array/port v0000000000ffe440, 169;
E_0000000001000980/42 .event edge, v0000000000ffe440_166, v0000000000ffe440_167, v0000000000ffe440_168, v0000000000ffe440_169;
v0000000000ffe440_170 .array/port v0000000000ffe440, 170;
v0000000000ffe440_171 .array/port v0000000000ffe440, 171;
v0000000000ffe440_172 .array/port v0000000000ffe440, 172;
v0000000000ffe440_173 .array/port v0000000000ffe440, 173;
E_0000000001000980/43 .event edge, v0000000000ffe440_170, v0000000000ffe440_171, v0000000000ffe440_172, v0000000000ffe440_173;
v0000000000ffe440_174 .array/port v0000000000ffe440, 174;
v0000000000ffe440_175 .array/port v0000000000ffe440, 175;
v0000000000ffe440_176 .array/port v0000000000ffe440, 176;
v0000000000ffe440_177 .array/port v0000000000ffe440, 177;
E_0000000001000980/44 .event edge, v0000000000ffe440_174, v0000000000ffe440_175, v0000000000ffe440_176, v0000000000ffe440_177;
v0000000000ffe440_178 .array/port v0000000000ffe440, 178;
v0000000000ffe440_179 .array/port v0000000000ffe440, 179;
v0000000000ffe440_180 .array/port v0000000000ffe440, 180;
v0000000000ffe440_181 .array/port v0000000000ffe440, 181;
E_0000000001000980/45 .event edge, v0000000000ffe440_178, v0000000000ffe440_179, v0000000000ffe440_180, v0000000000ffe440_181;
v0000000000ffe440_182 .array/port v0000000000ffe440, 182;
v0000000000ffe440_183 .array/port v0000000000ffe440, 183;
v0000000000ffe440_184 .array/port v0000000000ffe440, 184;
v0000000000ffe440_185 .array/port v0000000000ffe440, 185;
E_0000000001000980/46 .event edge, v0000000000ffe440_182, v0000000000ffe440_183, v0000000000ffe440_184, v0000000000ffe440_185;
v0000000000ffe440_186 .array/port v0000000000ffe440, 186;
v0000000000ffe440_187 .array/port v0000000000ffe440, 187;
v0000000000ffe440_188 .array/port v0000000000ffe440, 188;
v0000000000ffe440_189 .array/port v0000000000ffe440, 189;
E_0000000001000980/47 .event edge, v0000000000ffe440_186, v0000000000ffe440_187, v0000000000ffe440_188, v0000000000ffe440_189;
v0000000000ffe440_190 .array/port v0000000000ffe440, 190;
v0000000000ffe440_191 .array/port v0000000000ffe440, 191;
v0000000000ffe440_192 .array/port v0000000000ffe440, 192;
v0000000000ffe440_193 .array/port v0000000000ffe440, 193;
E_0000000001000980/48 .event edge, v0000000000ffe440_190, v0000000000ffe440_191, v0000000000ffe440_192, v0000000000ffe440_193;
v0000000000ffe440_194 .array/port v0000000000ffe440, 194;
v0000000000ffe440_195 .array/port v0000000000ffe440, 195;
v0000000000ffe440_196 .array/port v0000000000ffe440, 196;
v0000000000ffe440_197 .array/port v0000000000ffe440, 197;
E_0000000001000980/49 .event edge, v0000000000ffe440_194, v0000000000ffe440_195, v0000000000ffe440_196, v0000000000ffe440_197;
v0000000000ffe440_198 .array/port v0000000000ffe440, 198;
v0000000000ffe440_199 .array/port v0000000000ffe440, 199;
v0000000000ffe440_200 .array/port v0000000000ffe440, 200;
v0000000000ffe440_201 .array/port v0000000000ffe440, 201;
E_0000000001000980/50 .event edge, v0000000000ffe440_198, v0000000000ffe440_199, v0000000000ffe440_200, v0000000000ffe440_201;
v0000000000ffe440_202 .array/port v0000000000ffe440, 202;
v0000000000ffe440_203 .array/port v0000000000ffe440, 203;
v0000000000ffe440_204 .array/port v0000000000ffe440, 204;
v0000000000ffe440_205 .array/port v0000000000ffe440, 205;
E_0000000001000980/51 .event edge, v0000000000ffe440_202, v0000000000ffe440_203, v0000000000ffe440_204, v0000000000ffe440_205;
v0000000000ffe440_206 .array/port v0000000000ffe440, 206;
v0000000000ffe440_207 .array/port v0000000000ffe440, 207;
v0000000000ffe440_208 .array/port v0000000000ffe440, 208;
v0000000000ffe440_209 .array/port v0000000000ffe440, 209;
E_0000000001000980/52 .event edge, v0000000000ffe440_206, v0000000000ffe440_207, v0000000000ffe440_208, v0000000000ffe440_209;
v0000000000ffe440_210 .array/port v0000000000ffe440, 210;
v0000000000ffe440_211 .array/port v0000000000ffe440, 211;
v0000000000ffe440_212 .array/port v0000000000ffe440, 212;
v0000000000ffe440_213 .array/port v0000000000ffe440, 213;
E_0000000001000980/53 .event edge, v0000000000ffe440_210, v0000000000ffe440_211, v0000000000ffe440_212, v0000000000ffe440_213;
v0000000000ffe440_214 .array/port v0000000000ffe440, 214;
v0000000000ffe440_215 .array/port v0000000000ffe440, 215;
v0000000000ffe440_216 .array/port v0000000000ffe440, 216;
v0000000000ffe440_217 .array/port v0000000000ffe440, 217;
E_0000000001000980/54 .event edge, v0000000000ffe440_214, v0000000000ffe440_215, v0000000000ffe440_216, v0000000000ffe440_217;
v0000000000ffe440_218 .array/port v0000000000ffe440, 218;
v0000000000ffe440_219 .array/port v0000000000ffe440, 219;
v0000000000ffe440_220 .array/port v0000000000ffe440, 220;
v0000000000ffe440_221 .array/port v0000000000ffe440, 221;
E_0000000001000980/55 .event edge, v0000000000ffe440_218, v0000000000ffe440_219, v0000000000ffe440_220, v0000000000ffe440_221;
v0000000000ffe440_222 .array/port v0000000000ffe440, 222;
v0000000000ffe440_223 .array/port v0000000000ffe440, 223;
v0000000000ffe440_224 .array/port v0000000000ffe440, 224;
v0000000000ffe440_225 .array/port v0000000000ffe440, 225;
E_0000000001000980/56 .event edge, v0000000000ffe440_222, v0000000000ffe440_223, v0000000000ffe440_224, v0000000000ffe440_225;
v0000000000ffe440_226 .array/port v0000000000ffe440, 226;
v0000000000ffe440_227 .array/port v0000000000ffe440, 227;
v0000000000ffe440_228 .array/port v0000000000ffe440, 228;
v0000000000ffe440_229 .array/port v0000000000ffe440, 229;
E_0000000001000980/57 .event edge, v0000000000ffe440_226, v0000000000ffe440_227, v0000000000ffe440_228, v0000000000ffe440_229;
v0000000000ffe440_230 .array/port v0000000000ffe440, 230;
v0000000000ffe440_231 .array/port v0000000000ffe440, 231;
v0000000000ffe440_232 .array/port v0000000000ffe440, 232;
v0000000000ffe440_233 .array/port v0000000000ffe440, 233;
E_0000000001000980/58 .event edge, v0000000000ffe440_230, v0000000000ffe440_231, v0000000000ffe440_232, v0000000000ffe440_233;
v0000000000ffe440_234 .array/port v0000000000ffe440, 234;
v0000000000ffe440_235 .array/port v0000000000ffe440, 235;
v0000000000ffe440_236 .array/port v0000000000ffe440, 236;
v0000000000ffe440_237 .array/port v0000000000ffe440, 237;
E_0000000001000980/59 .event edge, v0000000000ffe440_234, v0000000000ffe440_235, v0000000000ffe440_236, v0000000000ffe440_237;
v0000000000ffe440_238 .array/port v0000000000ffe440, 238;
v0000000000ffe440_239 .array/port v0000000000ffe440, 239;
v0000000000ffe440_240 .array/port v0000000000ffe440, 240;
v0000000000ffe440_241 .array/port v0000000000ffe440, 241;
E_0000000001000980/60 .event edge, v0000000000ffe440_238, v0000000000ffe440_239, v0000000000ffe440_240, v0000000000ffe440_241;
v0000000000ffe440_242 .array/port v0000000000ffe440, 242;
v0000000000ffe440_243 .array/port v0000000000ffe440, 243;
v0000000000ffe440_244 .array/port v0000000000ffe440, 244;
v0000000000ffe440_245 .array/port v0000000000ffe440, 245;
E_0000000001000980/61 .event edge, v0000000000ffe440_242, v0000000000ffe440_243, v0000000000ffe440_244, v0000000000ffe440_245;
v0000000000ffe440_246 .array/port v0000000000ffe440, 246;
v0000000000ffe440_247 .array/port v0000000000ffe440, 247;
v0000000000ffe440_248 .array/port v0000000000ffe440, 248;
v0000000000ffe440_249 .array/port v0000000000ffe440, 249;
E_0000000001000980/62 .event edge, v0000000000ffe440_246, v0000000000ffe440_247, v0000000000ffe440_248, v0000000000ffe440_249;
v0000000000ffe440_250 .array/port v0000000000ffe440, 250;
v0000000000ffe440_251 .array/port v0000000000ffe440, 251;
v0000000000ffe440_252 .array/port v0000000000ffe440, 252;
v0000000000ffe440_253 .array/port v0000000000ffe440, 253;
E_0000000001000980/63 .event edge, v0000000000ffe440_250, v0000000000ffe440_251, v0000000000ffe440_252, v0000000000ffe440_253;
v0000000000ffe440_254 .array/port v0000000000ffe440, 254;
v0000000000ffe440_255 .array/port v0000000000ffe440, 255;
E_0000000001000980/64 .event edge, v0000000000ffe440_254, v0000000000ffe440_255, v0000000000ffe580_0, v0000000000ffd860_0;
E_0000000001000980 .event/or E_0000000001000980/0, E_0000000001000980/1, E_0000000001000980/2, E_0000000001000980/3, E_0000000001000980/4, E_0000000001000980/5, E_0000000001000980/6, E_0000000001000980/7, E_0000000001000980/8, E_0000000001000980/9, E_0000000001000980/10, E_0000000001000980/11, E_0000000001000980/12, E_0000000001000980/13, E_0000000001000980/14, E_0000000001000980/15, E_0000000001000980/16, E_0000000001000980/17, E_0000000001000980/18, E_0000000001000980/19, E_0000000001000980/20, E_0000000001000980/21, E_0000000001000980/22, E_0000000001000980/23, E_0000000001000980/24, E_0000000001000980/25, E_0000000001000980/26, E_0000000001000980/27, E_0000000001000980/28, E_0000000001000980/29, E_0000000001000980/30, E_0000000001000980/31, E_0000000001000980/32, E_0000000001000980/33, E_0000000001000980/34, E_0000000001000980/35, E_0000000001000980/36, E_0000000001000980/37, E_0000000001000980/38, E_0000000001000980/39, E_0000000001000980/40, E_0000000001000980/41, E_0000000001000980/42, E_0000000001000980/43, E_0000000001000980/44, E_0000000001000980/45, E_0000000001000980/46, E_0000000001000980/47, E_0000000001000980/48, E_0000000001000980/49, E_0000000001000980/50, E_0000000001000980/51, E_0000000001000980/52, E_0000000001000980/53, E_0000000001000980/54, E_0000000001000980/55, E_0000000001000980/56, E_0000000001000980/57, E_0000000001000980/58, E_0000000001000980/59, E_0000000001000980/60, E_0000000001000980/61, E_0000000001000980/62, E_0000000001000980/63, E_0000000001000980/64;
S_0000000000fb7120 .scope module, "instLftShft" "LeftShifter_2bit" 4 25, 9 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inData";
    .port_info 1 /OUTPUT 32 "outData";
v0000000000ffcaa0_0 .net *"_ivl_2", 29 0, L_000000000105a6f0;  1 drivers
L_0000000001073868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001056d40_0 .net *"_ivl_4", 1 0, L_0000000001073868;  1 drivers
v0000000001055f80_0 .net "inData", 31 0, L_000000000105aa10;  alias, 1 drivers
v0000000001055b20_0 .net "outData", 31 0, L_000000000105aab0;  alias, 1 drivers
L_000000000105a6f0 .part L_000000000105aa10, 0, 30;
L_000000000105aab0 .concat [ 2 30 0 0], L_0000000001073868, L_000000000105a6f0;
S_0000000000fb72b0 .scope module, "instrMem" "InstructionMemory" 4 22, 10 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0000000001055a80 .array "InstructionMemory", 31 0, 0 7;
v0000000001056e80_0 .var "instruction", 31 0;
v0000000001055bc0_0 .net "readAddress", 31 0, v00000000010571d0_0;  1 drivers
v0000000001055a80_0 .array/port v0000000001055a80, 0;
v0000000001055a80_1 .array/port v0000000001055a80, 1;
v0000000001055a80_2 .array/port v0000000001055a80, 2;
E_00000000010009c0/0 .event edge, v0000000001055bc0_0, v0000000001055a80_0, v0000000001055a80_1, v0000000001055a80_2;
v0000000001055a80_3 .array/port v0000000001055a80, 3;
v0000000001055a80_4 .array/port v0000000001055a80, 4;
v0000000001055a80_5 .array/port v0000000001055a80, 5;
v0000000001055a80_6 .array/port v0000000001055a80, 6;
E_00000000010009c0/1 .event edge, v0000000001055a80_3, v0000000001055a80_4, v0000000001055a80_5, v0000000001055a80_6;
v0000000001055a80_7 .array/port v0000000001055a80, 7;
v0000000001055a80_8 .array/port v0000000001055a80, 8;
v0000000001055a80_9 .array/port v0000000001055a80, 9;
v0000000001055a80_10 .array/port v0000000001055a80, 10;
E_00000000010009c0/2 .event edge, v0000000001055a80_7, v0000000001055a80_8, v0000000001055a80_9, v0000000001055a80_10;
v0000000001055a80_11 .array/port v0000000001055a80, 11;
v0000000001055a80_12 .array/port v0000000001055a80, 12;
v0000000001055a80_13 .array/port v0000000001055a80, 13;
v0000000001055a80_14 .array/port v0000000001055a80, 14;
E_00000000010009c0/3 .event edge, v0000000001055a80_11, v0000000001055a80_12, v0000000001055a80_13, v0000000001055a80_14;
v0000000001055a80_15 .array/port v0000000001055a80, 15;
v0000000001055a80_16 .array/port v0000000001055a80, 16;
v0000000001055a80_17 .array/port v0000000001055a80, 17;
v0000000001055a80_18 .array/port v0000000001055a80, 18;
E_00000000010009c0/4 .event edge, v0000000001055a80_15, v0000000001055a80_16, v0000000001055a80_17, v0000000001055a80_18;
v0000000001055a80_19 .array/port v0000000001055a80, 19;
v0000000001055a80_20 .array/port v0000000001055a80, 20;
v0000000001055a80_21 .array/port v0000000001055a80, 21;
v0000000001055a80_22 .array/port v0000000001055a80, 22;
E_00000000010009c0/5 .event edge, v0000000001055a80_19, v0000000001055a80_20, v0000000001055a80_21, v0000000001055a80_22;
v0000000001055a80_23 .array/port v0000000001055a80, 23;
v0000000001055a80_24 .array/port v0000000001055a80, 24;
v0000000001055a80_25 .array/port v0000000001055a80, 25;
v0000000001055a80_26 .array/port v0000000001055a80, 26;
E_00000000010009c0/6 .event edge, v0000000001055a80_23, v0000000001055a80_24, v0000000001055a80_25, v0000000001055a80_26;
v0000000001055a80_27 .array/port v0000000001055a80, 27;
v0000000001055a80_28 .array/port v0000000001055a80, 28;
v0000000001055a80_29 .array/port v0000000001055a80, 29;
v0000000001055a80_30 .array/port v0000000001055a80, 30;
E_00000000010009c0/7 .event edge, v0000000001055a80_27, v0000000001055a80_28, v0000000001055a80_29, v0000000001055a80_30;
v0000000001055a80_31 .array/port v0000000001055a80, 31;
E_00000000010009c0/8 .event edge, v0000000001055a80_31;
E_00000000010009c0 .event/or E_00000000010009c0/0, E_00000000010009c0/1, E_00000000010009c0/2, E_00000000010009c0/3, E_00000000010009c0/4, E_00000000010009c0/5, E_00000000010009c0/6, E_00000000010009c0/7, E_00000000010009c0/8;
S_0000000000fb2f20 .scope module, "main_controller" "Controller" 4 83, 11 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OpCode";
    .port_info 1 /OUTPUT 15 "ctrl_signals";
    .port_info 2 /INPUT 6 "FunctField";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUCtrl";
v0000000001055c60_0 .var "ALUCtrl", 2 0;
v00000000010553a0_0 .net "ALUOp", 1 0, L_000000000105b690;  alias, 1 drivers
v0000000001055800_0 .net "FunctField", 5 0, L_000000000105b230;  1 drivers
v0000000001055440_0 .net "OpCode", 5 0, L_000000000105a150;  1 drivers
v00000000010551c0_0 .var "ctrl_signals", 14 0;
E_0000000001000a80 .event edge, v00000000010553a0_0, v0000000001055800_0, v0000000001055440_0;
S_0000000000fcbf50 .scope module, "mem2regSrcMUX" "MUX_4to1" 4 77, 12 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 32 "input3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0000000001055940_0 .net *"_ivl_1", 0 0, L_000000000105b9b0;  1 drivers
v00000000010558a0_0 .net *"_ivl_3", 0 0, L_000000000105a3d0;  1 drivers
v0000000001055620_0 .net *"_ivl_4", 31 0, L_000000000105add0;  1 drivers
v0000000001055260_0 .net *"_ivl_7", 0 0, L_000000000105b050;  1 drivers
v0000000001056840_0 .net *"_ivl_8", 31 0, L_000000000105a5b0;  1 drivers
v0000000001055d00_0 .net "input0", 31 0, v0000000000ffd9a0_0;  alias, 1 drivers
v0000000001056480_0 .net "input1", 31 0, v0000000000ffca00_0;  alias, 1 drivers
v0000000001055da0_0 .net "input2", 31 0, v00000000010574f0_0;  1 drivers
v00000000010568e0_0 .net "input3", 31 0, v00000000010573b0_0;  1 drivers
v0000000001055e40_0 .net "out", 31 0, L_000000000105a510;  alias, 1 drivers
v0000000001055ee0_0 .net "select", 1 0, L_000000000105abf0;  alias, 1 drivers
L_000000000105b9b0 .part L_000000000105abf0, 1, 1;
L_000000000105a3d0 .part L_000000000105abf0, 0, 1;
L_000000000105add0 .functor MUXZ 32, v00000000010574f0_0, v00000000010573b0_0, L_000000000105a3d0, C4<>;
L_000000000105b050 .part L_000000000105abf0, 0, 1;
L_000000000105a5b0 .functor MUXZ 32, v0000000000ffd9a0_0, v0000000000ffca00_0, L_000000000105b050, C4<>;
L_000000000105a510 .functor MUXZ 32, L_000000000105a5b0, L_000000000105add0, L_000000000105b9b0, C4<>;
S_0000000000fcc0e0 .scope module, "nextPCvalue" "Adder32Bit" 4 30, 5 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /OUTPUT 32 "out";
    .port_info 3 /OUTPUT 1 "overflowBit";
L_00000000010738f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001056de0_0 .net *"_ivl_10", 0 0, L_00000000010738f8;  1 drivers
v00000000010559e0_0 .net *"_ivl_11", 32 0, L_000000000105bcd0;  1 drivers
v0000000001056a20_0 .net *"_ivl_3", 32 0, L_000000000105be10;  1 drivers
L_00000000010738b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001056660_0 .net *"_ivl_6", 0 0, L_00000000010738b0;  1 drivers
v0000000001056020_0 .net *"_ivl_7", 32 0, L_000000000105ac90;  1 drivers
v00000000010560c0_0 .net "input1", 31 0, v00000000010571d0_0;  alias, 1 drivers
v0000000001056160_0 .net "input2", 31 0, v00000000010582b0_0;  1 drivers
v0000000001056980_0 .net "out", 31 0, L_000000000105bb90;  alias, 1 drivers
v0000000001056ac0_0 .net "overflowBit", 0 0, L_000000000105a830;  alias, 1 drivers
L_000000000105a830 .part L_000000000105bcd0, 32, 1;
L_000000000105bb90 .part L_000000000105bcd0, 0, 32;
L_000000000105be10 .concat [ 32 1 0 0], v00000000010571d0_0, L_00000000010738b0;
L_000000000105ac90 .concat [ 32 1 0 0], v00000000010582b0_0, L_00000000010738f8;
L_000000000105bcd0 .arith/sum 33, L_000000000105be10, L_000000000105ac90;
S_0000000000fcc270 .scope module, "pcSrcMUX" "MUX_2to1" 4 73, 7 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input0";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v00000000010563e0_0 .net "input0", 31 0, L_000000000105bb90;  alias, 1 drivers
v0000000001056700_0 .net "input1", 31 0, L_000000000105b2d0;  alias, 1 drivers
v0000000001055080_0 .net "out", 31 0, L_000000000105b5f0;  alias, 1 drivers
v00000000010554e0_0 .net "select", 0 0, L_0000000001006960;  alias, 1 drivers
L_000000000105b5f0 .functor MUXZ 32, L_000000000105bb90, L_000000000105b2d0, L_0000000001006960, C4<>;
S_0000000000fc85b0 .scope module, "regDstMUX" "MUX_4to1_5bit" 4 44, 13 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "input0";
    .port_info 1 /INPUT 5 "input1";
    .port_info 2 /INPUT 5 "input2";
    .port_info 3 /INPUT 5 "input3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 5 "out";
v0000000001056b60_0 .net *"_ivl_1", 0 0, L_000000000105beb0;  1 drivers
v0000000001056c00_0 .net *"_ivl_3", 0 0, L_000000000105b870;  1 drivers
v0000000001055120_0 .net *"_ivl_4", 4 0, L_000000000105b0f0;  1 drivers
v0000000001056200_0 .net *"_ivl_7", 0 0, L_000000000105b370;  1 drivers
v00000000010567a0_0 .net *"_ivl_8", 4 0, L_000000000105a010;  1 drivers
v0000000001055300_0 .net "input0", 4 0, L_000000000105b410;  1 drivers
v00000000010556c0_0 .net "input1", 4 0, L_000000000105a330;  1 drivers
L_00000000010739d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000000010562a0_0 .net "input2", 4 0, L_00000000010739d0;  1 drivers
L_0000000001073a18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000001056520_0 .net "input3", 4 0, L_0000000001073a18;  1 drivers
v0000000001054fe0_0 .net "out", 4 0, L_000000000105b4b0;  alias, 1 drivers
v0000000001056ca0_0 .net "select", 1 0, L_000000000105ba50;  alias, 1 drivers
L_000000000105beb0 .part L_000000000105ba50, 1, 1;
L_000000000105b870 .part L_000000000105ba50, 0, 1;
L_000000000105b0f0 .functor MUXZ 5, L_00000000010739d0, L_0000000001073a18, L_000000000105b870, C4<>;
L_000000000105b370 .part L_000000000105ba50, 0, 1;
L_000000000105a010 .functor MUXZ 5, L_000000000105b410, L_000000000105a330, L_000000000105b370, C4<>;
L_000000000105b4b0 .functor MUXZ 5, L_000000000105a010, L_000000000105b0f0, L_000000000105beb0, C4<>;
S_0000000000fc8740 .scope module, "regFile" "RegisterFile" 4 51, 14 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "readReg1";
    .port_info 1 /INPUT 5 "readReg2";
    .port_info 2 /INPUT 5 "writeReg";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData1";
    .port_info 5 /OUTPUT 32 "readData2";
    .port_info 6 /INPUT 1 "RegWrite";
v0000000001055580 .array "RegMemory", 31 0, 31 0;
v00000000010565c0_0 .net "RegWrite", 0 0, L_000000000105a650;  alias, 1 drivers
v0000000001055760_0 .var "readData1", 31 0;
v0000000001058030_0 .var "readData2", 31 0;
v0000000001058c10_0 .net "readReg1", 4 0, L_000000000105a0b0;  1 drivers
v00000000010579f0_0 .net "readReg2", 4 0, L_000000000105ab50;  alias, 1 drivers
v0000000001057a90_0 .net "writeData", 31 0, L_000000000105a510;  alias, 1 drivers
v00000000010585d0_0 .net "writeReg", 4 0, L_000000000105b4b0;  alias, 1 drivers
E_0000000001000100/0 .event edge, v00000000010565c0_0, v0000000001055e40_0, v0000000001054fe0_0, v0000000001058c10_0;
v0000000001055580_0 .array/port v0000000001055580, 0;
v0000000001055580_1 .array/port v0000000001055580, 1;
v0000000001055580_2 .array/port v0000000001055580, 2;
v0000000001055580_3 .array/port v0000000001055580, 3;
E_0000000001000100/1 .event edge, v0000000001055580_0, v0000000001055580_1, v0000000001055580_2, v0000000001055580_3;
v0000000001055580_4 .array/port v0000000001055580, 4;
v0000000001055580_5 .array/port v0000000001055580, 5;
v0000000001055580_6 .array/port v0000000001055580, 6;
v0000000001055580_7 .array/port v0000000001055580, 7;
E_0000000001000100/2 .event edge, v0000000001055580_4, v0000000001055580_5, v0000000001055580_6, v0000000001055580_7;
v0000000001055580_8 .array/port v0000000001055580, 8;
v0000000001055580_9 .array/port v0000000001055580, 9;
v0000000001055580_10 .array/port v0000000001055580, 10;
v0000000001055580_11 .array/port v0000000001055580, 11;
E_0000000001000100/3 .event edge, v0000000001055580_8, v0000000001055580_9, v0000000001055580_10, v0000000001055580_11;
v0000000001055580_12 .array/port v0000000001055580, 12;
v0000000001055580_13 .array/port v0000000001055580, 13;
v0000000001055580_14 .array/port v0000000001055580, 14;
v0000000001055580_15 .array/port v0000000001055580, 15;
E_0000000001000100/4 .event edge, v0000000001055580_12, v0000000001055580_13, v0000000001055580_14, v0000000001055580_15;
v0000000001055580_16 .array/port v0000000001055580, 16;
v0000000001055580_17 .array/port v0000000001055580, 17;
v0000000001055580_18 .array/port v0000000001055580, 18;
v0000000001055580_19 .array/port v0000000001055580, 19;
E_0000000001000100/5 .event edge, v0000000001055580_16, v0000000001055580_17, v0000000001055580_18, v0000000001055580_19;
v0000000001055580_20 .array/port v0000000001055580, 20;
v0000000001055580_21 .array/port v0000000001055580, 21;
v0000000001055580_22 .array/port v0000000001055580, 22;
v0000000001055580_23 .array/port v0000000001055580, 23;
E_0000000001000100/6 .event edge, v0000000001055580_20, v0000000001055580_21, v0000000001055580_22, v0000000001055580_23;
v0000000001055580_24 .array/port v0000000001055580, 24;
v0000000001055580_25 .array/port v0000000001055580, 25;
v0000000001055580_26 .array/port v0000000001055580, 26;
v0000000001055580_27 .array/port v0000000001055580, 27;
E_0000000001000100/7 .event edge, v0000000001055580_24, v0000000001055580_25, v0000000001055580_26, v0000000001055580_27;
v0000000001055580_28 .array/port v0000000001055580, 28;
v0000000001055580_29 .array/port v0000000001055580, 29;
v0000000001055580_30 .array/port v0000000001055580, 30;
v0000000001055580_31 .array/port v0000000001055580, 31;
E_0000000001000100/8 .event edge, v0000000001055580_28, v0000000001055580_29, v0000000001055580_30, v0000000001055580_31;
E_0000000001000100/9 .event edge, v00000000010579f0_0;
E_0000000001000100 .event/or E_0000000001000100/0, E_0000000001000100/1, E_0000000001000100/2, E_0000000001000100/3, E_0000000001000100/4, E_0000000001000100/5, E_0000000001000100/6, E_0000000001000100/7, E_0000000001000100/8, E_0000000001000100/9;
S_0000000000faf720 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 14 12, 14 12 0, S_0000000000fc8740;
 .timescale 0 0;
v0000000001056340_0 .var/i "i", 31 0;
S_0000000000faf8b0 .scope module, "regfile_sec_jr" "MUX_2to1_5bit" 4 50, 15 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "input0";
    .port_info 1 /INPUT 5 "input1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 5 "out";
v0000000001058670_0 .net "input0", 4 0, L_000000000105bd70;  1 drivers
L_0000000001073a60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000000001058d50_0 .net "input1", 4 0, L_0000000001073a60;  1 drivers
v00000000010576d0_0 .net "out", 4 0, L_000000000105ab50;  alias, 1 drivers
v0000000001057b30_0 .net "select", 0 0, L_000000000105a290;  alias, 1 drivers
L_000000000105ab50 .functor MUXZ 5, L_000000000105bd70, L_0000000001073a60, L_000000000105a290, C4<>;
S_0000000001059640 .scope module, "signExt" "SignExtender_16to32" 4 54, 16 1 0, S_0000000000ff94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inputData";
    .port_info 1 /OUTPUT 32 "outputData";
L_0000000001073aa8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001057450_0 .net/2u *"_ivl_0", 15 0, L_0000000001073aa8;  1 drivers
v0000000001057090_0 .net "inputData", 15 0, L_000000000105b550;  1 drivers
v0000000001058850_0 .net "outputData", 31 0, L_000000000105aa10;  alias, 1 drivers
L_000000000105aa10 .concat [ 16 16 0 0], L_000000000105b550, L_0000000001073aa8;
    .scope S_000000000100fd70;
T_0 ;
    %wait E_00000000010007c0;
    %load/vec4 v0000000000ffcfa0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000ffd2c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000000ffdfe0_0, 0, 3;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000000ffdfe0_0, 0, 3;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000ffdfe0_0, 0, 3;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000ffdfe0_0, 0, 3;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000000ffdfe0_0, 0, 3;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.0 ;
    %load/vec4 v0000000000ffcfa0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000000ffdfe0_0, 0, 3;
T_0.8 ;
    %load/vec4 v0000000000ffcfa0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000000ffdfe0_0, 0, 3;
T_0.10 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000fb72b0;
T_1 ;
    %pushi/vec4 911409153, 0, 32;
    %split/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %pushi/vec4 201326598, 0, 32;
    %split/vec4 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %split/vec4 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %pushi/vec4 577896452, 0, 32;
    %split/vec4 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %pushi/vec4 8, 0, 32;
    %split/vec4 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001055a80, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000000000fb72b0;
T_2 ;
    %wait E_00000000010009c0;
    %load/vec4 v0000000001055bc0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001055a80, 4;
    %load/vec4 v0000000001055bc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001055a80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001055bc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001055a80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001055bc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001055a80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001056e80_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000fb6f90;
T_3 ;
    %wait E_0000000001000980;
    %load/vec4 v0000000000ffc820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000000000ffc8c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ffe440, 4;
    %load/vec4 v0000000000ffc8c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ffe440, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ffc8c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ffe440, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000ffc8c0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000ffe440, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000ffca00_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000ffe580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000000000ffc960_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000ffc8c0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ffe440, 4, 0;
    %load/vec4 v0000000000ffc960_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000ffc8c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ffe440, 4, 0;
    %load/vec4 v0000000000ffc960_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000ffc8c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ffe440, 4, 0;
    %load/vec4 v0000000000ffc960_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000000ffc8c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000ffe440, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000fc8740;
T_4 ;
    %fork t_1, S_0000000000faf720;
    %jmp t_0;
    .scope S_0000000000faf720;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001056340_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000000001056340_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001056340_0;
    %store/vec4a v0000000001055580, 4, 0;
    %load/vec4 v0000000001056340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001056340_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0000000000fc8740;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0000000000fc8740;
T_5 ;
    %wait E_0000000001000100;
    %load/vec4 v00000000010565c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000001057a90_0;
    %load/vec4 v00000000010585d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000001055580, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001058c10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001055580, 4;
    %store/vec4 v0000000001055760_0, 0, 32;
    %load/vec4 v00000000010579f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001055580, 4;
    %store/vec4 v0000000001058030_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000fcda60;
T_6 ;
    %wait E_0000000001000940;
    %load/vec4 v0000000000ffd5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %load/vec4 v0000000000ffe1c0_0;
    %store/vec4 v0000000000ffd9a0_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0000000000ffe4e0_0;
    %load/vec4 v0000000000ffe1c0_0;
    %and;
    %store/vec4 v0000000000ffd9a0_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0000000000ffe4e0_0;
    %load/vec4 v0000000000ffe1c0_0;
    %or;
    %store/vec4 v0000000000ffd9a0_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000ffe4e0_0;
    %load/vec4 v0000000000ffe1c0_0;
    %add;
    %store/vec4 v0000000000ffd9a0_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000000000ffe1c0_0;
    %store/vec4 v0000000000ffd9a0_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0000000000ffe4e0_0;
    %load/vec4 v0000000000ffe1c0_0;
    %sub;
    %store/vec4 v0000000000ffd9a0_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000000000ffe4e0_0;
    %load/vec4 v0000000000ffe1c0_0;
    %sub;
    %store/vec4 v0000000000ffd9a0_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ffd9a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000000000ffe620_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000fb2f20;
T_7 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %end;
    .thread T_7;
    .scope S_0000000000fb2f20;
T_8 ;
    %wait E_0000000001000a80;
    %load/vec4 v0000000001055440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 6, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.0 ;
    %pushi/vec4 18454, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.1 ;
    %pushi/vec4 6, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.2 ;
    %pushi/vec4 28790, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.3 ;
    %pushi/vec4 694, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 422, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 9254, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 9254, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 8338, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 8340, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %load/vec4 v00000000010553a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0000000001055800_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %jmp T_8.19;
T_8.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001055c60_0, 0, 3;
    %jmp T_8.19;
T_8.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000001055c60_0, 0, 3;
    %jmp T_8.19;
T_8.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001055c60_0, 0, 3;
    %jmp T_8.19;
T_8.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001055c60_0, 0, 3;
    %jmp T_8.19;
T_8.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001055c60_0, 0, 3;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 16391, 0, 15;
    %store/vec4 v00000000010551c0_0, 0, 15;
    %jmp T_8.19;
T_8.19 ;
    %pop/vec4 1;
T_8.11 ;
    %load/vec4 v00000000010553a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001055c60_0, 0, 3;
T_8.20 ;
    %load/vec4 v00000000010553a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000001055c60_0, 0, 3;
T_8.22 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000ff94a0;
T_9 ;
    %wait E_00000000010008c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001057ef0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000010582b0_0, 0, 32;
    %load/vec4 v0000000001057d10_0;
    %store/vec4 v00000000010571d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001058350_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000ff94a0;
T_10 ;
    %wait E_0000000001000540;
    %vpi_call 4 98 "$display", "PC = %d", v00000000010571d0_0 {0 0 0};
    %vpi_call 4 100 "$display", "---------------------------------" {0 0 0};
    %load/vec4 v0000000001057bd0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001057bd0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000001058df0_0;
    %store/vec4 v00000000010573b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001058350_0, 0, 1;
    %load/vec4 v00000000010571d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000000001057bd0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000000010574f0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000001057bd0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001057bd0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001058350_0, 0, 1;
    %load/vec4 v00000000010587b0_0;
    %store/vec4 v00000000010574f0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001058350_0, 0, 1;
T_10.3 ;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001057ef0_0, 0, 1;
    %load/vec4 v0000000001057ef0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0000000001058990_0;
    %store/vec4 v00000000010571d0_0, 0, 32;
T_10.4 ;
    %load/vec4 v0000000001058350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v00000000010574f0_0;
    %store/vec4 v00000000010571d0_0, 0, 32;
T_10.6 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000ff9310;
T_11 ;
    %vpi_call 3 6 "$dumpfile", "SingleCycleMain.vcd" {0 0 0};
    %vpi_call 3 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000ff9310 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000000000ff9310;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001056ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001057130_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000000000ff9310;
T_13 ;
    %delay 20, 0;
    %load/vec4 v0000000001056ff0_0;
    %inv;
    %store/vec4 v0000000001056ff0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000ff9310;
T_14 ;
    %delay 400, 0;
    %vpi_call 3 26 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./ALU_Control.v";
    "SingleCycleMain_tb.v";
    "./SingleCycleMain.v";
    "./Adder32Bit.v";
    "./ALU_Core.v";
    "./MUX_2to1.v";
    "./DataMemory.v";
    "./LeftShifter_2bit.v";
    "./InstructionMemory.v";
    "./Controller.v";
    "./MUX_4to1.v";
    "./MUX_4to1_5bit.v";
    "./RegisterFile.v";
    "./MUX_2to1_5bit.v";
    "./SignExtender_16to32.v";
