<profile>

<section name = "Vivado HLS Report for 'cache_update'" level="0">
<item name = "Date">Thu Nov 28 07:55:45 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">attention.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.687 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 14, 14, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CACHE_UPDATE_LOOP_1_CACHE_UPDATE_LOOP_2">12, 12, 2, 1, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 325, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 84, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 182, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="dut_mux_42_40_1_1_U86">dut_mux_42_40_1_1, 0, 0, 0, 21, 0</column>
<column name="dut_mux_42_40_1_1_U87">dut_mux_42_40_1_1, 0, 0, 0, 21, 0</column>
<column name="dut_mux_42_40_1_1_U88">dut_mux_42_40_1_1, 0, 0, 0, 21, 0</column>
<column name="dut_mux_42_40_1_1_U89">dut_mux_42_40_1_1, 0, 0, 0, 21, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln203_fu_471_p2">+, 0, 0, 40, 5, 5</column>
<column name="add_ln236_fu_341_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln239_fu_395_p2">+, 0, 0, 15, 5, 5</column>
<column name="i_fu_347_p2">+, 0, 0, 12, 1, 3</column>
<column name="j_fu_449_p2">+, 0, 0, 10, 1, 2</column>
<column name="sub_ln203_fu_465_p2">-, 0, 0, 40, 5, 5</column>
<column name="icmp_ln236_fu_335_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln237_fu_353_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln239_fu_484_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="cache_out_0_V_d0">select, 0, 0, 40, 1, 40</column>
<column name="cache_out_1_V_d0">select, 0, 0, 40, 1, 40</column>
<column name="cache_out_2_V_d0">select, 0, 0, 40, 1, 40</column>
<column name="cache_out_3_V_d0">select, 0, 0, 40, 1, 40</column>
<column name="select_ln239_4_fu_359_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln239_5_fu_367_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i_0_phi_fu_317_p4">9, 2, 3, 6</column>
<column name="i_0_reg_313">9, 2, 3, 6</column>
<column name="indvar_flatten_reg_302">9, 2, 4, 8</column>
<column name="j_0_reg_324">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_reg_313">3, 0, 3, 0</column>
<column name="icmp_ln236_reg_601">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_302">4, 0, 4, 0</column>
<column name="j_0_reg_324">2, 0, 2, 0</column>
<column name="select_ln239_4_reg_610">2, 0, 2, 0</column>
<column name="select_ln239_5_reg_615">3, 0, 3, 0</column>
<column name="tmp_6_reg_647">40, 0, 40, 0</column>
<column name="tmp_7_reg_652">40, 0, 40, 0</column>
<column name="tmp_8_reg_657">40, 0, 40, 0</column>
<column name="tmp_9_reg_662">40, 0, 40, 0</column>
<column name="zext_ln239_1_reg_622">2, 0, 5, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cache_update, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cache_update, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cache_update, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cache_update, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cache_update, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cache_update, return value</column>
<column name="cache_in_0_V_address0">out, 3, ap_memory, cache_in_0_V, array</column>
<column name="cache_in_0_V_ce0">out, 1, ap_memory, cache_in_0_V, array</column>
<column name="cache_in_0_V_q0">in, 40, ap_memory, cache_in_0_V, array</column>
<column name="cache_in_1_V_address0">out, 3, ap_memory, cache_in_1_V, array</column>
<column name="cache_in_1_V_ce0">out, 1, ap_memory, cache_in_1_V, array</column>
<column name="cache_in_1_V_q0">in, 40, ap_memory, cache_in_1_V, array</column>
<column name="cache_in_2_V_address0">out, 3, ap_memory, cache_in_2_V, array</column>
<column name="cache_in_2_V_ce0">out, 1, ap_memory, cache_in_2_V, array</column>
<column name="cache_in_2_V_q0">in, 40, ap_memory, cache_in_2_V, array</column>
<column name="cache_in_3_V_address0">out, 3, ap_memory, cache_in_3_V, array</column>
<column name="cache_in_3_V_ce0">out, 1, ap_memory, cache_in_3_V, array</column>
<column name="cache_in_3_V_q0">in, 40, ap_memory, cache_in_3_V, array</column>
<column name="cache_out_0_V_address0">out, 4, ap_memory, cache_out_0_V, array</column>
<column name="cache_out_0_V_ce0">out, 1, ap_memory, cache_out_0_V, array</column>
<column name="cache_out_0_V_we0">out, 1, ap_memory, cache_out_0_V, array</column>
<column name="cache_out_0_V_d0">out, 40, ap_memory, cache_out_0_V, array</column>
<column name="cache_out_1_V_address0">out, 4, ap_memory, cache_out_1_V, array</column>
<column name="cache_out_1_V_ce0">out, 1, ap_memory, cache_out_1_V, array</column>
<column name="cache_out_1_V_we0">out, 1, ap_memory, cache_out_1_V, array</column>
<column name="cache_out_1_V_d0">out, 40, ap_memory, cache_out_1_V, array</column>
<column name="cache_out_2_V_address0">out, 4, ap_memory, cache_out_2_V, array</column>
<column name="cache_out_2_V_ce0">out, 1, ap_memory, cache_out_2_V, array</column>
<column name="cache_out_2_V_we0">out, 1, ap_memory, cache_out_2_V, array</column>
<column name="cache_out_2_V_d0">out, 40, ap_memory, cache_out_2_V, array</column>
<column name="cache_out_3_V_address0">out, 4, ap_memory, cache_out_3_V, array</column>
<column name="cache_out_3_V_ce0">out, 1, ap_memory, cache_out_3_V, array</column>
<column name="cache_out_3_V_we0">out, 1, ap_memory, cache_out_3_V, array</column>
<column name="cache_out_3_V_d0">out, 40, ap_memory, cache_out_3_V, array</column>
<column name="p_read">in, 40, ap_none, p_read, scalar</column>
<column name="p_read1">in, 40, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 40, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 40, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 40, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 40, ap_none, p_read5, scalar</column>
<column name="p_read6">in, 40, ap_none, p_read6, scalar</column>
<column name="p_read7">in, 40, ap_none, p_read7, scalar</column>
<column name="p_read8">in, 40, ap_none, p_read8, scalar</column>
<column name="p_read9">in, 40, ap_none, p_read9, scalar</column>
<column name="p_read10">in, 40, ap_none, p_read10, scalar</column>
<column name="p_read11">in, 40, ap_none, p_read11, scalar</column>
<column name="p_read12">in, 40, ap_none, p_read12, scalar</column>
<column name="p_read13">in, 40, ap_none, p_read13, scalar</column>
<column name="p_read14">in, 40, ap_none, p_read14, scalar</column>
<column name="p_read15">in, 40, ap_none, p_read15, scalar</column>
</table>
</item>
</section>
</profile>
