<dec f='llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc' l='60' type='40'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='7039' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='595' u='r' c='_ZL29DecodeDoubleRegsRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.h' l='97' u='r' c='_ZNK4llvm20HexagonFrameLowering24getCalleeSavedSpillSlotsERj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1080' u='r' c='_ZNK4llvm20HexagonFrameLowering23insertCFIInstructionsAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='292' u='r' c='_ZNK4llvm21HexagonTargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE'/>
