/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_2z;
  wire [22:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [9:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [5:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [15:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [22:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [5:0] celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_2z);
  assign celloutsig_1_7z = ~(celloutsig_1_3z & celloutsig_1_3z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z[9] & celloutsig_1_4z[5]);
  assign celloutsig_0_17z = ~(celloutsig_0_16z & celloutsig_0_5z[1]);
  assign celloutsig_1_1z = ~in_data[104];
  assign celloutsig_0_31z = ~celloutsig_0_27z[3];
  assign celloutsig_1_10z = celloutsig_1_9z[1] ^ celloutsig_1_0z[4];
  assign celloutsig_0_53z = { celloutsig_0_30z[6:0], celloutsig_0_52z, celloutsig_0_52z, celloutsig_0_52z } + { celloutsig_0_9z[12:4], celloutsig_0_46z };
  assign celloutsig_1_18z = celloutsig_1_9z / { 1'h1, celloutsig_1_16z[1], celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_9z } / { 1'h1, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_27z = { celloutsig_0_5z[1:0], celloutsig_0_23z, celloutsig_0_16z } / { 1'h1, celloutsig_0_6z[3:1] };
  assign celloutsig_0_8z = { celloutsig_0_6z[19:10], celloutsig_0_2z, celloutsig_0_6z } == { in_data[89:56], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_7z[2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_2z } == { in_data[82:63], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_15z = { in_data[173:170], celloutsig_1_8z } >= in_data[153:149];
  assign celloutsig_0_1z = in_data[46:44] >= in_data[75:73];
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_12z } >= { celloutsig_0_7z[4:1], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_10z[5:2], celloutsig_0_13z, celloutsig_0_12z } >= celloutsig_0_7z;
  assign celloutsig_0_11z = { in_data[53:47], celloutsig_0_7z } || { in_data[15:11], celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_5z[4:3], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z } || celloutsig_0_7z;
  assign celloutsig_0_26z = { celloutsig_0_10z[3:0], celloutsig_0_2z, celloutsig_0_19z } || { celloutsig_0_0z[16:13], celloutsig_0_25z, celloutsig_0_20z };
  assign celloutsig_0_25z = { celloutsig_0_9z[6:0], celloutsig_0_5z } < { celloutsig_0_15z[4:0], celloutsig_0_20z };
  assign celloutsig_0_5z = { celloutsig_0_0z[6:2], celloutsig_0_1z } % { 1'h1, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_5z[2:0], celloutsig_0_0z } % { 1'h1, in_data[41:31], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_16z = { celloutsig_1_6z[8:6], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_15z } % { 1'h1, in_data[165:151], celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_0_2z = celloutsig_0_0z[11:4] % { 1'h1, celloutsig_0_0z[15:9] };
  assign celloutsig_1_0z = in_data[161:148] * in_data[174:161];
  assign celloutsig_1_6z = celloutsig_1_0z[12:4] * celloutsig_1_0z[13:5];
  assign celloutsig_1_9z = - { celloutsig_1_0z[7], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_17z = celloutsig_1_4z[2] & celloutsig_1_7z;
  assign celloutsig_0_13z = celloutsig_0_9z[5] & celloutsig_0_9z[12];
  assign celloutsig_0_18z = | { celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_0z[12:7] >> in_data[17:12];
  assign celloutsig_0_10z = { in_data[55:51], celloutsig_0_3z } >> celloutsig_0_6z[14:9];
  assign celloutsig_0_15z = { celloutsig_0_4z[1:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z } >> { celloutsig_0_9z[7:3], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_30z = { celloutsig_0_4z[3], celloutsig_0_4z, celloutsig_0_0z } >> { celloutsig_0_9z[15:2], celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_0_20z = { celloutsig_0_4z, celloutsig_0_4z } <<< { in_data[73:67], celloutsig_0_18z };
  assign celloutsig_0_14z = celloutsig_0_6z[8:4] >>> { in_data[50:49], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_4z = { celloutsig_0_2z[4:3], celloutsig_0_1z, celloutsig_0_1z } ^ in_data[6:3];
  assign celloutsig_0_3z = ~((in_data[73] & celloutsig_0_2z[6]) | celloutsig_0_1z);
  assign celloutsig_0_52z = ~((celloutsig_0_18z & celloutsig_0_25z) | celloutsig_0_31z);
  assign celloutsig_0_54z = ~((celloutsig_0_53z[4] & celloutsig_0_31z) | celloutsig_0_30z[11]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[11] & celloutsig_1_1z) | in_data[191]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_0z = 18'h00000;
    else if (clkin_data[32]) celloutsig_0_0z = in_data[33:16];
  always_latch
    if (clkin_data[128]) celloutsig_1_4z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_4z = celloutsig_1_0z[5:0];
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_5z = in_data[176:170];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_9z = 16'h0000;
    else if (clkin_data[32]) celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_46z = ~((celloutsig_0_26z & celloutsig_0_1z) | (celloutsig_0_17z & celloutsig_0_19z));
  assign celloutsig_1_13z = ~((celloutsig_1_1z & celloutsig_1_10z) | (celloutsig_1_5z[3] & celloutsig_1_4z[2]));
  assign celloutsig_1_14z = ~((celloutsig_1_4z[0] & celloutsig_1_3z) | (celloutsig_1_1z & celloutsig_1_2z));
  assign { out_data[130:128], out_data[114:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
