Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 10 22:05:46 2022
| Host         : DESKTOP-1TCF4DO running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 826
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-16 | Warning  | Large setup violation                           | 812        |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X39Y27 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X37Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X37Y29 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X37Y27 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X31Y28 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X31Y26 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X29Y27 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X55Y29 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X56Y31 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X55Y32 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][4][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][1][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_24/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_5504_5567_0_2/RAMA/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_5504_5567_0_2/RAMB/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_5504_5567_0_2/RAMC/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_5504_5567_0_2/RAMD/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between main_logic/field_with_color_reg[4][5][2]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[14][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between main_logic/field_with_color_reg[4][5][2]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[14][6][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][1][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][1][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_32/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_2/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_27072_27135_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_27072_27135_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_22976_23039_3_5/RAMA/WADR4 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_22976_23039_3_5/RAMB/WADR4 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_22976_23039_3_5/RAMC/WADR4 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_22976_23039_3_5/RAMD/WADR4 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_rep_replica_4/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_4/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][4][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][5][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31744_31807_3_5/RAMA/WADR4 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31744_31807_3_5/RAMB/WADR4 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31744_31807_3_5/RAMC/WADR4 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31744_31807_3_5/RAMD/WADR4 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][4][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_33/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_17/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_replica_7/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][10][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_23/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31552_31615_3_5/RAMA/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31552_31615_3_5/RAMB/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31552_31615_3_5/RAMC/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31552_31615_3_5/RAMD/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][10][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][6][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_27712_27775_3_5/RAMA/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_27712_27775_3_5/RAMB/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_27712_27775_3_5/RAMC/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_27712_27775_3_5/RAMD/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_16384_16447_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_16384_16447_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_28480_28543_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_28480_28543_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31296_31359_3_5/RAMA/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31296_31359_3_5/RAMB/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31296_31359_3_5/RAMC/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_31296_31359_3_5/RAMD/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_48064_48127_3_5/RAMA/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_48064_48127_3_5/RAMB/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_48064_48127_3_5/RAMC/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_48064_48127_3_5/RAMD/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_32/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][3][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_32/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][6][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_19008_19071_7_7/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_19008_19071_7_7/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][6][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.075 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_21/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_27/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_24960_25023_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_24960_25023_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][3][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_6/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_32512_32575_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_32512_32575_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_17/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[13][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_37632_37695_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_37632_37695_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_9/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_19/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[10]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[7]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[8]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[9]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_35712_35775_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_35712_35775_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between main_logic/stat/lines_cnt_reg[6]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[15]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between main_logic/stat/lines_cnt_reg[6]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[17]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between main_logic/stat/lines_cnt_reg[6]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[6]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_25088_25151_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_25088_25151_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_21312_21375_0_2/RAMA/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_21312_21375_0_2/RAMB/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_21312_21375_0_2/RAMC/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_21312_21375_0_2/RAMD/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between main_logic/FSM_onehot_state_reg[6]_rep__3/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][2][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_rep/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_42/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_7552_7615_7_7/DP/WADR3 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_7552_7615_7_7/SP/WADR3 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][7][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][5][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_11328_11391_3_5/RAMA/WADR3 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_11328_11391_3_5/RAMB/WADR3 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_11328_11391_3_5/RAMC/WADR3 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_11328_11391_3_5/RAMD/WADR3 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][10][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_36/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][9][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_replica_2/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_24896_24959_6_6/DP/WADR3 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_24896_24959_6_6/SP/WADR3 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_rep/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_29/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between main_logic/cur_block_reg[x][4]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][2][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][7][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][10][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_41/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_43/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_43/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_10/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_17/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_21/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_9/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_11/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_12/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_22592_22655_7_7/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_22592_22655_7_7/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][2][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_7/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][3][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][9][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_21/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_16/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between main_logic/cur_block_reg[x][3]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[1][10][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_14/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between main_logic/FSM_onehot_state_reg[6]_rep__3/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][3][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_22/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_38/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between main_logic/cur_block_reg[x][3]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[1][10][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][1][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][1][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][7][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][7][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_42/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMA/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMB/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMC/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_19200_19263_3_5/RAMD/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_28032_28095_0_2/RAMA/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_28032_28095_0_2/RAMB/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_28032_28095_0_2/RAMC/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_28032_28095_0_2/RAMD/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_28608_28671_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[2]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[2]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][4][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[5]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[5]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[20][8][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][9][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_34/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.210 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_7/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_38/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_19264_19327_7_7/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between main_logic/field_with_color_reg[4][5][2]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[20][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between main_logic/field_with_color_reg[4][5][2]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[20][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_13/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_rep_replica/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_29/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_31/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][8][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_24/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[11]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[12]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[13]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][10][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[11]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[11]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_32/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/DP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between user_input/async_fifo_user_input/wptr_full/wbin_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/fifomem/mem_reg_22400_22463_6_6/SP/WADR0 (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][6][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][6][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_10/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_25/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_40/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[4]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_20/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[8]_rep__0/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][8][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_15/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][9][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_40/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][3][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[5]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_23/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_17/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][6][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][7][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_22/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_replica_5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[14]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[14]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[7]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_3/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.280 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_25/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_20/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][6][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][7][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[31]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.287 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.287 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.287 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_15/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[6]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[6]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][6][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.294 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_rep_replica_5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.308 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][5][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_6/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_38/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[1]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][9][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_16/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.323 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.324 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][1][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.324 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_18/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.325 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][1][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_16/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_36/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[13][5][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][8][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][8][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][9][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][4][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][4][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][1][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_3/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.346 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_replica_3/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][9][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_28/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][4][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][5][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][4][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_13/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.362 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[2]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_39/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[9]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[9]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_25/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][2][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][2][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[11]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[11]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.370 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_18/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_20/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[3]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[3]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.373 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[6]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][8][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[0]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[0]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_22/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][9][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][9][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][9][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[8]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[8]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][6][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[7]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[7]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between main_logic/FSM_onehot_state_reg[5]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[4]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_31/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.395 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][3][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.395 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_34/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][9][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][6][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.400 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[19]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.400 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[20]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.403 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_3/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[15]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[15]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.414 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_replica/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[16]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[16]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[13][5][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_36/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][9][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between main_logic/cur_block_reg[y][1]_rep/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][10][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_replica/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_6/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][4][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][10][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_10/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_34/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.438 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[15]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[15]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.440 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][1][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.440 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][1][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[13][1][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.442 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][6][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.442 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][6][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.442 ns between main_logic/cur_block_reg[x][4]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][4][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.443 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[10]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[10]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][2][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][9][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.449 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][8][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.449 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[12]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[12]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][9][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[0]_replica_38/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[4]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[4]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][4][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][4][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][6][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][8][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_11/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_29/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[13]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[13]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.458 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][1][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.458 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[3]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[10]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[10]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.462 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][5][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][1][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.464 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_9/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.464 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_rep_replica_5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_29/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[13][7][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.468 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.468 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][10][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.468 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_1/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.473 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.473 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_27/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_18/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[8]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[8]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.477 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_30/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.483 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[0]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][3][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_41/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[14]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[14]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][10][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_44/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.491 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][2][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.491 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][2][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.491 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between user_input/async_fifo_user_input/wptr_full/wptr_reg[16]/C (clocked by clk_out3_clk_wiz) and user_input/async_fifo_user_input/sync_w2r/rq1_wptr_reg[16]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_16/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_44/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[1]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[1]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][2][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][4][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][4][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][8][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.503 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][7][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.510 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][3][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_29/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[13]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[13]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[11]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -1.521 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][6][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -1.521 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[9]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[9]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][6][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -1.523 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[14][3][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -1.524 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][6][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -1.524 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][7][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -1.527 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_2/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][9][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_30/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][6][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between main_logic/FSM_onehot_state_reg[5]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[4]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[9]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between user_input/async_fifo_user_input/rptr_empty/rptr_reg[12]/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/sync_r2w/wq1_rptr_reg[12]/D (clocked by clk_out3_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -1.536 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][3][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -1.538 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -1.541 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][6][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][8][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][8][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -1.544 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_15/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_1/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[1]_replica_31/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[23]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[26]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][1][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][1][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[8]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -1.553 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_36/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[20]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[21]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[22]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[23]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][3][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_1/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -1.570 ns between main_logic/cur_block_reg[x][3]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[1][10][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -1.571 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_31/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -1.579 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][6][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[16]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[17]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[18]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[19]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_37/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -1.585 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][9][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][9][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][4][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][6][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][3][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -1.605 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[12]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -1.605 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[13]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -1.605 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[14]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -1.605 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[15]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_7/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][3][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -1.622 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][4][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][5][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -1.635 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][4][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_37/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_35/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -1.641 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][9][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][8][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][10][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -1.654 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][4][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -1.658 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][8][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -1.659 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][1][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_28/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][7][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -1.668 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][6][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -1.668 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][6][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][2][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][2][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between main_logic/FSM_onehot_state_reg[5]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[5]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between main_logic/FSM_onehot_state_reg[5]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[6]/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][6][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_13/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[16][8][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[28]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[29]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[30]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[31]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[27]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[28]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[29]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[30]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -1.691 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][3][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][9][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][5][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -1.697 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][6][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -1.699 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][7][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][2][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][3][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][8][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][2][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -1.715 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][8][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -1.723 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][1][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -1.723 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_28/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_13/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -1.726 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][6][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -1.726 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][6][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -1.726 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][6][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][8][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][8][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][9][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][9][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -1.739 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_1/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][10][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_23/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -1.742 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[15][9][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -1.742 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[14]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_6/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][3][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][8][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_3/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][1][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][1][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][1][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -1.750 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][2][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -1.752 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_11/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -1.753 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[4]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -1.753 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[5]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -1.753 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[6]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -1.753 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[7]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -1.753 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][8][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -1.753 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][8][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -1.761 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -1.763 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_28/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -1.764 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][1][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_event_period_reg[16]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -1.770 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -1.774 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_10/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][2][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][4][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -1.781 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][7][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -1.800 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[10]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -1.800 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[11]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -1.800 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[8]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -1.800 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[9]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -1.804 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_28/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_2/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][7][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -1.815 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][8][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -1.815 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][8][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][8][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -1.819 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][1][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][6][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][7][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -1.826 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[15]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -1.829 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][7][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -1.841 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][4][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -1.841 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][8][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -1.843 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[5]_replica_31/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][2][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][2][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][2][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[0]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[1]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[2]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[3]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[24]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[25]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[26]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between main_logic/FSM_onehot_state_reg[1]/C (clocked by clk_out2_clk_wiz) and main_logic/gen_sys_event/sys_counter_reg[27]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -1.849 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][6][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -1.851 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][8][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -1.851 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_27/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][3][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][9][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -1.873 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -1.876 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_35/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -1.879 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -1.882 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[16][1][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_2/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -1.900 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -1.900 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[12]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -1.903 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][10][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -1.903 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][2][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -1.907 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][3][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][9][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][9][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -1.927 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_replica_1/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -1.930 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -1.935 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][5][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -1.935 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[4]_replica_20/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -1.937 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -1.937 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -1.939 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][4][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][10][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][9][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -1.947 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -1.947 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][3][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -1.950 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][2][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -1.951 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][3][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -1.967 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_replica_5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -1.970 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][1][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -1.973 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -1.976 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -1.976 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_25/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -1.982 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -1.991 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_replica_4/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -1.992 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -10.031 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -10.136 ns between user_input/async_fifo_user_input/fifomem/mem_reg_15552_15615_3_5/RAMA/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -10.424 ns between user_input/async_fifo_user_input/fifomem/mem_reg_8064_8127_6_6/DP/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -10.637 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/y_move_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -10.716 ns between user_input/async_fifo_user_input/fifomem/mem_reg_5568_5631_3_5/RAMB/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -10.718 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/x_move_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -10.740 ns between user_input/async_fifo_user_input/fifomem/mem_reg_5312_5375_3_5/RAMC/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -10.771 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -10.890 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/x_move_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -10.986 ns between user_input/async_fifo_user_input/fifomem/mem_reg_9408_9471_0_2/RAMC/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -11.028 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -11.029 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]_rep__0/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -11.075 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -11.083 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]_rep__6/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -11.090 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[1][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -11.095 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[0][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -11.095 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[0][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -11.104 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]_rep__1/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -11.108 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[1][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -11.118 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[1][3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -11.182 ns between user_input/async_fifo_user_input/fifomem/mem_reg_11968_12031_0_2/RAMB/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -11.185 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[8]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -11.187 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]_rep/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -11.189 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]_rep__4/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -11.209 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[0][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -11.213 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -11.232 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]_rep__3/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -11.234 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]_rep__5/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -11.307 ns between user_input/async_fifo_user_input/fifomem/mem_reg_2240_2303_0_2/RAMA/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -11.317 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[2][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -11.318 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -11.322 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[2][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -11.332 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -11.339 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_lines_first_tick_reg/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -11.352 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -11.375 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[2][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -11.382 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[3][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -11.531 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -11.637 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/FSM_onehot_state_reg[6]_rep__2/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -11.734 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[0][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -11.734 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[0][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -11.736 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[0][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -11.736 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[1][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -11.736 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[1][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -11.736 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[2][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -11.736 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[2][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -11.736 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/y_move_reg[0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -11.737 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[1][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -11.737 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[2][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -11.737 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -11.759 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/req_move_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -11.761 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_data_reg[1][3]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -11.761 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/x_move_reg[0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -11.765 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/req_move_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -11.777 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/req_move_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -11.933 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/x_move_reg[1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -11.968 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/can_move_o_reg/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -11.968 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/cur_block_i_reg[0]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -11.968 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/cur_block_i_reg[1]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -11.968 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/cur_block_j_reg[0]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -11.968 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/cur_block_j_reg[1]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -11.974 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/check_en_reg/S (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -11.974 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/cur_block_i_reg[2]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -11.974 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and main_logic/check_move/done_o_reg/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -2.002 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][9][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_rep_replica_3/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -2.014 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[2]_replica_33/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -2.015 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -2.015 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -2.027 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][3][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -2.038 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_24/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -2.043 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][6][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -2.043 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][6][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -2.050 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][5][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][4][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][5][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -2.057 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][10][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][2][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][3][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -2.076 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_12/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -2.083 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][1][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -2.088 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[11]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -2.100 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[4][3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][9][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[12]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -2.120 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][3][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -2.124 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][10][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -2.127 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -2.129 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[10][3][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between main_logic/cur_block_reg[rotation][0]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][8][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -2.155 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][3][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -2.156 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][4][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -2.161 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][7][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -2.174 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][5][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -2.189 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -2.189 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[5][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][9][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][9][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -2.195 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -2.195 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[2][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -2.198 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][7][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][5][1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][5][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -2.246 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][7][0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -2.246 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[3][7][2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -2.253 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[12][5][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -2.275 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[10]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -2.284 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[15][3][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -2.341 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_replica_4/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -2.349 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[7]_rep_replica_1/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -2.383 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][8][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -2.410 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][6][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -2.428 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_rep_replica_4/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[3]_replica_22/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -2.438 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[7][7][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -2.441 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[13][6][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -2.457 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rbin_reg[6]_rep_replica/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -2.557 ns between main_logic/cur_block_reg[x][4]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[8][6][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -2.563 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[15][3][0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -2.607 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][8][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -2.655 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -2.684 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[6][7][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rptr_reg[13]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -2.785 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[14][5][2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -2.789 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[9][8][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -2.812 ns between user_input/async_fifo_user_input/rptr_empty/rempty_reg/C (clocked by clk_out2_clk_wiz) and user_input/async_fifo_user_input/rptr_empty/rempty_reg/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -2.855 ns between main_logic/FSM_onehot_state_reg[7]/C (clocked by clk_out2_clk_wiz) and main_logic/field_with_color_reg[11][6][1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -2.857 ns between user_input/ps2_key_data_sr_reg[0][1]/C (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -2.966 ns between user_input/ps2_key_data_sr_reg[0][1]/C (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -3.319 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[13]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -3.699 ns between user_input/ps2_key_data_sr_reg[1][5]/C (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -3.736 ns between user_input/ps2_key_data_sr_reg[1][6]/C (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -3.781 ns between user_input/ps2_key_data_sr_reg[1][6]/C (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -3.824 ns between user_input/ps2_key_data_sr_reg[1][5]/C (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -4.108 ns between user_input/ps2_key_data_sr_reg[1][5]/C (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -4.183 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -4.186 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[8]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -4.191 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[10]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -4.236 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -4.241 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -4.286 ns between user_input/ps2_key_data_sr_reg[1][5]/C (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -4.382 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -4.607 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[9]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -4.643 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -4.753 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[8]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -4.758 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[9]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -4.792 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -4.805 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -4.807 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -4.807 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -5.073 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -5.084 ns between main_logic/check_move/y_move_reg[0]/C (clocked by clk_out2_clk_wiz) and main_logic/check_move/can_move_o_reg/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -5.430 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[7]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -5.487 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[11]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -5.496 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[4]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -5.496 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[5]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -5.496 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[6]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -5.496 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[7]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -5.501 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/score_hundred_reg[12]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -5.571 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[0]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -5.571 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[1]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -5.571 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[2]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -5.571 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[5]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -5.571 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[6]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -5.571 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[8]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -5.571 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[9]/CE (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -5.620 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -5.724 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -5.734 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_b_o_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -5.738 ns between main_logic/cur_block_reg[x][4]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -5.765 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[3]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between main_logic/field_with_color_reg[3][9][0]/C (clocked by clk_out2_clk_wiz) and main_logic/stat/lines_cnt_reg[4]/R (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -5.783 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -5.791 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -5.796 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -5.796 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -5.815 ns between main_logic/cur_block_reg[x][4]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -5.896 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -5.900 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_b_o_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -5.933 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -5.947 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -5.969 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_b_o_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -6.062 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_b_o_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -6.081 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_b_o_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -6.116 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -6.131 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_b_o_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -6.131 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -6.168 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_b_o_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -6.385 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -6.393 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_b_o_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -6.518 ns between main_logic/cur_block_reg[x][4]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_g_o_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -6.616 ns between main_logic/cur_block_reg[data][2][2][1]/C (clocked by clk_out2_clk_wiz) and draw_tetris/vga_r_o_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -8.983 ns between user_input/async_fifo_user_input/fifomem/mem_reg_15552_15615_3_5/RAMA/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -9.096 ns between user_input/async_fifo_user_input/fifomem/mem_reg_6528_6591_7_7/DP/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -9.417 ns between user_input/async_fifo_user_input/fifomem/mem_reg_11968_12031_0_2/RAMB/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -9.461 ns between user_input/async_fifo_user_input/fifomem/mem_reg_9408_9471_0_2/RAMC/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -9.486 ns between user_input/async_fifo_user_input/fifomem/mem_reg_8064_8127_6_6/DP/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -9.555 ns between user_input/async_fifo_user_input/fifomem/mem_reg_2240_2303_0_2/RAMA/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -9.685 ns between user_input/async_fifo_user_input/fifomem/mem_reg_5568_5631_3_5/RAMB/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -9.693 ns between user_input/async_fifo_user_input/fifomem/mem_reg_5312_5375_3_5/RAMC/CLK (clocked by clk_out3_clk_wiz) and user_input/user_input_fifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D (clocked by clk_out2_clk_wiz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


