
Prova_CMSIS_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1b4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800f458  0800f458  00010458  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f94c  0800f94c  0001094c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f954  0800f954  00010954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f958  0800f958  00010958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0800f95c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004344  240001dc  0800fb38  000111dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24004520  0800fb38  00011520  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021745  00000000  00000000  0001120a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003f98  00000000  00000000  0003294f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001908  00000000  00000000  000368e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001378  00000000  00000000  000381f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b47d  00000000  00000000  00039568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020e64  00000000  00000000  000749e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017565d  00000000  00000000  00095849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020aea6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007d44  00000000  00000000  0020aeec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000073  00000000  00000000  00212c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f43c 	.word	0x0800f43c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	0800f43c 	.word	0x0800f43c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	4a07      	ldr	r2, [pc, #28]	@ (8000ad0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ab4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ab6:	68bb      	ldr	r3, [r7, #8]
 8000ab8:	4a06      	ldr	r2, [pc, #24]	@ (8000ad4 <vApplicationGetIdleTaskMemory+0x30>)
 8000aba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2280      	movs	r2, #128	@ 0x80
 8000ac0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ac2:	bf00      	nop
 8000ac4:	3714      	adds	r7, #20
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	240001f8 	.word	0x240001f8
 8000ad4:	24000298 	.word	0x24000298

08000ad8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ad8:	b5b0      	push	{r4, r5, r7, lr}
 8000ada:	b098      	sub	sp, #96	@ 0x60
 8000adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000ade:	f000 fa77 	bl	8000fd0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ae2:	f000 fe39 	bl	8001758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ae6:	f000 f865 	bl	8000bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aea:	f000 f97f 	bl	8000dec <MX_GPIO_Init>
  MX_SPI3_Init();
 8000aee:	f000 f8db 	bl	8000ca8 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8000af2:	f000 f92f 	bl	8000d54 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_RegisterCallback(&huart3, HAL_UART_TX_COMPLETE_CB_ID, User_UartCompleteCallback);
 8000af6:	4a26      	ldr	r2, [pc, #152]	@ (8000b90 <main+0xb8>)
 8000af8:	2101      	movs	r1, #1
 8000afa:	4826      	ldr	r0, [pc, #152]	@ (8000b94 <main+0xbc>)
 8000afc:	f005 fd5a 	bl	80065b4 <HAL_UART_RegisterCallback>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinSem */
  osSemaphoreDef(BinSem);
 8000b00:	2300      	movs	r3, #0
 8000b02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000b04:	2300      	movs	r3, #0
 8000b06:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BinSemHandle = osSemaphoreCreate(osSemaphore(BinSem), 1);
 8000b08:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f007 fe51 	bl	80087b6 <osSemaphoreCreate>
 8000b14:	4603      	mov	r3, r0
 8000b16:	4a20      	ldr	r2, [pc, #128]	@ (8000b98 <main+0xc0>)
 8000b18:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8000b1a:	4b20      	ldr	r3, [pc, #128]	@ (8000b9c <main+0xc4>)
 8000b1c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000b20:	461d      	mov	r5, r3
 8000b22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b26:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b2e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f007 fdde 	bl	80086f6 <osThreadCreate>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	4a18      	ldr	r2, [pc, #96]	@ (8000ba0 <main+0xc8>)
 8000b3e:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Misure */
  osThreadDef(Task_Misure, StartMisure, osPriorityHigh, 0, 128);
 8000b40:	4b18      	ldr	r3, [pc, #96]	@ (8000ba4 <main+0xcc>)
 8000b42:	f107 0420 	add.w	r4, r7, #32
 8000b46:	461d      	mov	r5, r3
 8000b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_MisureHandle = osThreadCreate(osThread(Task_Misure), NULL);
 8000b54:	f107 0320 	add.w	r3, r7, #32
 8000b58:	2100      	movs	r1, #0
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f007 fdcb 	bl	80086f6 <osThreadCreate>
 8000b60:	4603      	mov	r3, r0
 8000b62:	4a11      	ldr	r2, [pc, #68]	@ (8000ba8 <main+0xd0>)
 8000b64:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Comm */
  osThreadDef(Task_Comm, StartComm, osPriorityNormal, 0, 128);
 8000b66:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <main+0xd4>)
 8000b68:	1d3c      	adds	r4, r7, #4
 8000b6a:	461d      	mov	r5, r3
 8000b6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b70:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_CommHandle = osThreadCreate(osThread(Task_Comm), NULL);
 8000b78:	1d3b      	adds	r3, r7, #4
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f007 fdba 	bl	80086f6 <osThreadCreate>
 8000b82:	4603      	mov	r3, r0
 8000b84:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb0 <main+0xd8>)
 8000b86:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000b88:	f007 fdae 	bl	80086e8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <main+0xb4>
 8000b90:	08000f2d 	.word	0x08000f2d
 8000b94:	2400054c 	.word	0x2400054c
 8000b98:	24000624 	.word	0x24000624
 8000b9c:	0800f464 	.word	0x0800f464
 8000ba0:	24000618 	.word	0x24000618
 8000ba4:	0800f48c 	.word	0x0800f48c
 8000ba8:	2400061c 	.word	0x2400061c
 8000bac:	0800f4b4 	.word	0x0800f4b4
 8000bb0:	24000620 	.word	0x24000620

08000bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b09c      	sub	sp, #112	@ 0x70
 8000bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bbe:	224c      	movs	r2, #76	@ 0x4c
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f00b f8c3 	bl	800bd4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	2220      	movs	r2, #32
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f00b f8bd 	bl	800bd4e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000bd4:	2002      	movs	r0, #2
 8000bd6:	f001 fec7 	bl	8002968 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bda:	2300      	movs	r3, #0
 8000bdc:	603b      	str	r3, [r7, #0]
 8000bde:	4b30      	ldr	r3, [pc, #192]	@ (8000ca0 <SystemClock_Config+0xec>)
 8000be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000be2:	4a2f      	ldr	r2, [pc, #188]	@ (8000ca0 <SystemClock_Config+0xec>)
 8000be4:	f023 0301 	bic.w	r3, r3, #1
 8000be8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000bea:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca0 <SystemClock_Config+0xec>)
 8000bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bee:	f003 0301 	and.w	r3, r3, #1
 8000bf2:	603b      	str	r3, [r7, #0]
 8000bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8000ca4 <SystemClock_Config+0xf0>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	4a2a      	ldr	r2, [pc, #168]	@ (8000ca4 <SystemClock_Config+0xf0>)
 8000bfa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bfe:	6193      	str	r3, [r2, #24]
 8000c00:	4b28      	ldr	r3, [pc, #160]	@ (8000ca4 <SystemClock_Config+0xf0>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c08:	603b      	str	r3, [r7, #0]
 8000c0a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c0c:	bf00      	nop
 8000c0e:	4b25      	ldr	r3, [pc, #148]	@ (8000ca4 <SystemClock_Config+0xf0>)
 8000c10:	699b      	ldr	r3, [r3, #24]
 8000c12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c1a:	d1f8      	bne.n	8000c0e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c24:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c26:	2302      	movs	r3, #2
 8000c28:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000c32:	2364      	movs	r3, #100	@ 0x64
 8000c34:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000c36:	2302      	movs	r3, #2
 8000c38:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8000c3a:	230f      	movs	r3, #15
 8000c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000c42:	230c      	movs	r3, #12
 8000c44:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c52:	4618      	mov	r0, r3
 8000c54:	f001 fec2 	bl	80029dc <HAL_RCC_OscConfig>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c5e:	f000 f9f5 	bl	800104c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c62:	233f      	movs	r3, #63	@ 0x3f
 8000c64:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c66:	2303      	movs	r3, #3
 8000c68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000c6e:	2308      	movs	r3, #8
 8000c70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000c72:	2340      	movs	r3, #64	@ 0x40
 8000c74:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000c76:	2340      	movs	r3, #64	@ 0x40
 8000c78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000c7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c7e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000c80:	2340      	movs	r3, #64	@ 0x40
 8000c82:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2102      	movs	r1, #2
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f002 fb01 	bl	8003290 <HAL_RCC_ClockConfig>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000c94:	f000 f9da 	bl	800104c <Error_Handler>
  }
}
 8000c98:	bf00      	nop
 8000c9a:	3770      	adds	r7, #112	@ 0x70
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	58000400 	.word	0x58000400
 8000ca4:	58024800 	.word	0x58024800

08000ca8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000cac:	4b27      	ldr	r3, [pc, #156]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cae:	4a28      	ldr	r2, [pc, #160]	@ (8000d50 <MX_SPI3_Init+0xa8>)
 8000cb0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000cb2:	4b26      	ldr	r3, [pc, #152]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cb4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000cb8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000cba:	4b24      	ldr	r3, [pc, #144]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cc0:	4b22      	ldr	r3, [pc, #136]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cc2:	2207      	movs	r2, #7
 8000cc4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cc6:	4b21      	ldr	r3, [pc, #132]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cd4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000cd8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000cda:	4b1c      	ldr	r3, [pc, #112]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cdc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ce0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ce8:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cee:	4b17      	ldr	r3, [pc, #92]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000cf4:	4b15      	ldr	r3, [pc, #84]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cfa:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000cfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d00:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000d02:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000d08:	4b10      	ldr	r3, [pc, #64]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d14:	4b0d      	ldr	r3, [pc, #52]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000d20:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000d26:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000d2c:	4b07      	ldr	r3, [pc, #28]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000d32:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d38:	4804      	ldr	r0, [pc, #16]	@ (8000d4c <MX_SPI3_Init+0xa4>)
 8000d3a:	f004 fca3 	bl	8005684 <HAL_SPI_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8000d44:	f000 f982 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	24000498 	.word	0x24000498
 8000d50:	40003c00 	.word	0x40003c00

08000d54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d58:	4b22      	ldr	r3, [pc, #136]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d5a:	4a23      	ldr	r2, [pc, #140]	@ (8000de8 <MX_USART3_UART_Init+0x94>)
 8000d5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d5e:	4b21      	ldr	r3, [pc, #132]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d66:	4b1f      	ldr	r3, [pc, #124]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d72:	4b1c      	ldr	r3, [pc, #112]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d78:	4b1a      	ldr	r3, [pc, #104]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d7e:	4b19      	ldr	r3, [pc, #100]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d84:	4b17      	ldr	r3, [pc, #92]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d8a:	4b16      	ldr	r3, [pc, #88]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d90:	4b14      	ldr	r3, [pc, #80]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d96:	4b13      	ldr	r3, [pc, #76]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d9c:	4811      	ldr	r0, [pc, #68]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d9e:	f005 fba9 	bl	80064f4 <HAL_UART_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000da8:	f000 f950 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dac:	2100      	movs	r1, #0
 8000dae:	480d      	ldr	r0, [pc, #52]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000db0:	f007 fba6 	bl	8008500 <HAL_UARTEx_SetTxFifoThreshold>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000dba:	f000 f947 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4808      	ldr	r0, [pc, #32]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000dc2:	f007 fbdb 	bl	800857c <HAL_UARTEx_SetRxFifoThreshold>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000dcc:	f000 f93e 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000dd0:	4804      	ldr	r0, [pc, #16]	@ (8000de4 <MX_USART3_UART_Init+0x90>)
 8000dd2:	f007 fb5c 	bl	800848e <HAL_UARTEx_DisableFifoMode>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ddc:	f000 f936 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000de0:	bf00      	nop
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	2400054c 	.word	0x2400054c
 8000de8:	40004800 	.word	0x40004800

08000dec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08a      	sub	sp, #40	@ 0x28
 8000df0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df2:	f107 0314 	add.w	r3, r7, #20
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]
 8000dfc:	609a      	str	r2, [r3, #8]
 8000dfe:	60da      	str	r2, [r3, #12]
 8000e00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e02:	4b46      	ldr	r3, [pc, #280]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e08:	4a44      	ldr	r2, [pc, #272]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e12:	4b42      	ldr	r3, [pc, #264]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e1c:	613b      	str	r3, [r7, #16]
 8000e1e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e20:	4b3e      	ldr	r3, [pc, #248]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e26:	4a3d      	ldr	r2, [pc, #244]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e28:	f043 0302 	orr.w	r3, r3, #2
 8000e2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e30:	4b3a      	ldr	r3, [pc, #232]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e3e:	4b37      	ldr	r3, [pc, #220]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	4a35      	ldr	r2, [pc, #212]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e46:	f043 0308 	orr.w	r3, r3, #8
 8000e4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e4e:	4b33      	ldr	r3, [pc, #204]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e54:	f003 0308 	and.w	r3, r3, #8
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e62:	4a2e      	ldr	r2, [pc, #184]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e64:	f043 0304 	orr.w	r3, r3, #4
 8000e68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e6c:	4b2b      	ldr	r3, [pc, #172]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e72:	f003 0304 	and.w	r3, r3, #4
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e7a:	4b28      	ldr	r3, [pc, #160]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e80:	4a26      	ldr	r2, [pc, #152]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e82:	f043 0310 	orr.w	r3, r3, #16
 8000e86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e8a:	4b24      	ldr	r3, [pc, #144]	@ (8000f1c <MX_GPIO_Init+0x130>)
 8000e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e90:	f003 0310 	and.w	r3, r3, #16
 8000e94:	603b      	str	r3, [r7, #0]
 8000e96:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e9e:	4820      	ldr	r0, [pc, #128]	@ (8000f20 <MX_GPIO_Init+0x134>)
 8000ea0:	f001 fd2e 	bl	8002900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000eaa:	481e      	ldr	r0, [pc, #120]	@ (8000f24 <MX_GPIO_Init+0x138>)
 8000eac:	f001 fd28 	bl	8002900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2102      	movs	r1, #2
 8000eb4:	481c      	ldr	r0, [pc, #112]	@ (8000f28 <MX_GPIO_Init+0x13c>)
 8000eb6:	f001 fd23 	bl	8002900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000eba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4813      	ldr	r0, [pc, #76]	@ (8000f20 <MX_GPIO_Init+0x134>)
 8000ed4:	f001 fb64 	bl	80025a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ed8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000edc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	4619      	mov	r1, r3
 8000ef0:	480c      	ldr	r0, [pc, #48]	@ (8000f24 <MX_GPIO_Init+0x138>)
 8000ef2:	f001 fb55 	bl	80025a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efa:	2301      	movs	r3, #1
 8000efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4806      	ldr	r0, [pc, #24]	@ (8000f28 <MX_GPIO_Init+0x13c>)
 8000f0e:	f001 fb47 	bl	80025a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f12:	bf00      	nop
 8000f14:	3728      	adds	r7, #40	@ 0x28
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	58024400 	.word	0x58024400
 8000f20:	58020400 	.word	0x58020400
 8000f24:	58020c00 	.word	0x58020c00
 8000f28:	58021000 	.word	0x58021000

08000f2c <User_UartCompleteCallback>:

/* USER CODE BEGIN 4 */
void User_UartCompleteCallback(UART_HandleTypeDef *huart)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000f34:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f38:	4805      	ldr	r0, [pc, #20]	@ (8000f50 <User_UartCompleteCallback+0x24>)
 8000f3a:	f001 fcfa 	bl	8002932 <HAL_GPIO_TogglePin>
      osSemaphoreRelease(BinSemHandle);
 8000f3e:	4b05      	ldr	r3, [pc, #20]	@ (8000f54 <User_UartCompleteCallback+0x28>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4618      	mov	r0, r3
 8000f44:	f007 fcb8 	bl	80088b8 <osSemaphoreRelease>
}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	58020400 	.word	0x58020400
 8000f54:	24000624 	.word	0x24000624

08000f58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f60:	2001      	movs	r0, #1
 8000f62:	f007 fc14 	bl	800878e <osDelay>
 8000f66:	e7fb      	b.n	8000f60 <StartDefaultTask+0x8>

08000f68 <StartMisure>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMisure */
void StartMisure(void const * argument)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08c      	sub	sp, #48	@ 0x30
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMisure */
  /* Infinite loop */
  for(;;)
  {
	  flag=0;
 8000f70:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa8 <StartMisure+0x40>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
      char buffer[32];
      int length = sprintf(buffer, "Scrittura uart\r\n");
 8000f76:	f107 030c 	add.w	r3, r7, #12
 8000f7a:	490c      	ldr	r1, [pc, #48]	@ (8000fac <StartMisure+0x44>)
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f00a fe81 	bl	800bc84 <siprintf>
 8000f82:	62f8      	str	r0, [r7, #44]	@ 0x2c
       // Invia via UART
      HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 8000f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	f107 030c 	add.w	r3, r7, #12
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4808      	ldr	r0, [pc, #32]	@ (8000fb0 <StartMisure+0x48>)
 8000f90:	f005 fbca 	bl	8006728 <HAL_UART_Transmit_IT>
      osSemaphoreWait(BinSemHandle, osWaitForever);
 8000f94:	4b07      	ldr	r3, [pc, #28]	@ (8000fb4 <StartMisure+0x4c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f04f 31ff 	mov.w	r1, #4294967295
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f007 fc3d 	bl	800881c <osSemaphoreWait>
  {
 8000fa2:	bf00      	nop
 8000fa4:	e7e4      	b.n	8000f70 <StartMisure+0x8>
 8000fa6:	bf00      	nop
 8000fa8:	24000628 	.word	0x24000628
 8000fac:	0800f4d0 	.word	0x0800f4d0
 8000fb0:	2400054c 	.word	0x2400054c
 8000fb4:	24000624 	.word	0x24000624

08000fb8 <StartComm>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartComm */
void StartComm(void const * argument)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartComm */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 8000fc0:	2102      	movs	r1, #2
 8000fc2:	4802      	ldr	r0, [pc, #8]	@ (8000fcc <StartComm+0x14>)
 8000fc4:	f001 fcb5 	bl	8002932 <HAL_GPIO_TogglePin>
 8000fc8:	e7fa      	b.n	8000fc0 <StartComm+0x8>
 8000fca:	bf00      	nop
 8000fcc:	58021000 	.word	0x58021000

08000fd0 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000fe2:	f000 fd01 	bl	80019e8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000ff2:	231f      	movs	r3, #31
 8000ff4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000ff6:	2387      	movs	r3, #135	@ 0x87
 8000ff8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000ffe:	2300      	movs	r3, #0
 8001000:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001002:	2301      	movs	r3, #1
 8001004:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001006:	2301      	movs	r3, #1
 8001008:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800100a:	2300      	movs	r3, #0
 800100c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800100e:	2300      	movs	r3, #0
 8001010:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001012:	463b      	mov	r3, r7
 8001014:	4618      	mov	r0, r3
 8001016:	f000 fd1f 	bl	8001a58 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800101a:	2004      	movs	r0, #4
 800101c:	f000 fcfc 	bl	8001a18 <HAL_MPU_Enable>

}
 8001020:	bf00      	nop
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a04      	ldr	r2, [pc, #16]	@ (8001048 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d101      	bne.n	800103e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800103a:	f000 fbc9 	bl	80017d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40010000 	.word	0x40010000

0800104c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001050:	b672      	cpsid	i
}
 8001052:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001054:	bf00      	nop
 8001056:	e7fd      	b.n	8001054 <Error_Handler+0x8>

08001058 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105e:	4b0c      	ldr	r3, [pc, #48]	@ (8001090 <HAL_MspInit+0x38>)
 8001060:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001064:	4a0a      	ldr	r2, [pc, #40]	@ (8001090 <HAL_MspInit+0x38>)
 8001066:	f043 0302 	orr.w	r3, r3, #2
 800106a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800106e:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <HAL_MspInit+0x38>)
 8001070:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800107c:	2200      	movs	r2, #0
 800107e:	210f      	movs	r1, #15
 8001080:	f06f 0001 	mvn.w	r0, #1
 8001084:	f000 fc88 	bl	8001998 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	58024400 	.word	0x58024400

08001094 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b0bc      	sub	sp, #240	@ 0xf0
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010ac:	f107 0318 	add.w	r3, r7, #24
 80010b0:	22c0      	movs	r2, #192	@ 0xc0
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f00a fe4a 	bl	800bd4e <memset>
  if(hspi->Instance==SPI3)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a46      	ldr	r2, [pc, #280]	@ (80011d8 <HAL_SPI_MspInit+0x144>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	f040 8084 	bne.w	80011ce <HAL_SPI_MspInit+0x13a>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80010c6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010ca:	f04f 0300 	mov.w	r3, #0
 80010ce:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 80010d2:	2301      	movs	r3, #1
 80010d4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 80010d6:	2312      	movs	r3, #18
 80010d8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 15;
 80010da:	230f      	movs	r3, #15
 80010dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80010de:	2302      	movs	r3, #2
 80010e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80010e2:	2302      	movs	r3, #2
 80010e4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80010e6:	23c0      	movs	r3, #192	@ 0xc0
 80010e8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80010ea:	2320      	movs	r3, #32
 80010ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 80010ee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80010f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 80010f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f8:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010fa:	f107 0318 	add.w	r3, r7, #24
 80010fe:	4618      	mov	r0, r3
 8001100:	f002 fc94 	bl	8003a2c <HAL_RCCEx_PeriphCLKConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_SPI_MspInit+0x7a>
    {
      Error_Handler();
 800110a:	f7ff ff9f 	bl	800104c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800110e:	4b33      	ldr	r3, [pc, #204]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 8001110:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001114:	4a31      	ldr	r2, [pc, #196]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 8001116:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800111a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800111e:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 8001120:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001124:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800112c:	4b2b      	ldr	r3, [pc, #172]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 800112e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001132:	4a2a      	ldr	r2, [pc, #168]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 8001134:	f043 0302 	orr.w	r3, r3, #2
 8001138:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800113c:	4b27      	ldr	r3, [pc, #156]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 800113e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800114a:	4b24      	ldr	r3, [pc, #144]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 800114c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001150:	4a22      	ldr	r2, [pc, #136]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 8001152:	f043 0304 	orr.w	r3, r3, #4
 8001156:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800115a:	4b20      	ldr	r3, [pc, #128]	@ (80011dc <HAL_SPI_MspInit+0x148>)
 800115c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001160:	f003 0304 	and.w	r3, r3, #4
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001168:	2304      	movs	r3, #4
 800116a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116e:	2302      	movs	r3, #2
 8001170:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001180:	2307      	movs	r3, #7
 8001182:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800118a:	4619      	mov	r1, r3
 800118c:	4814      	ldr	r0, [pc, #80]	@ (80011e0 <HAL_SPI_MspInit+0x14c>)
 800118e:	f001 fa07 	bl	80025a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001192:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001196:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a6:	2300      	movs	r3, #0
 80011a8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011ac:	2306      	movs	r3, #6
 80011ae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80011b6:	4619      	mov	r1, r3
 80011b8:	480a      	ldr	r0, [pc, #40]	@ (80011e4 <HAL_SPI_MspInit+0x150>)
 80011ba:	f001 f9f1 	bl	80025a0 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2105      	movs	r1, #5
 80011c2:	2033      	movs	r0, #51	@ 0x33
 80011c4:	f000 fbe8 	bl	8001998 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80011c8:	2033      	movs	r0, #51	@ 0x33
 80011ca:	f000 fbff 	bl	80019cc <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80011ce:	bf00      	nop
 80011d0:	37f0      	adds	r7, #240	@ 0xf0
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40003c00 	.word	0x40003c00
 80011dc:	58024400 	.word	0x58024400
 80011e0:	58020400 	.word	0x58020400
 80011e4:	58020800 	.word	0x58020800

080011e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b0ba      	sub	sp, #232	@ 0xe8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001200:	f107 0310 	add.w	r3, r7, #16
 8001204:	22c0      	movs	r2, #192	@ 0xc0
 8001206:	2100      	movs	r1, #0
 8001208:	4618      	mov	r0, r3
 800120a:	f00a fda0 	bl	800bd4e <memset>
  if(huart->Instance==USART3)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a2b      	ldr	r2, [pc, #172]	@ (80012c0 <HAL_UART_MspInit+0xd8>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d14e      	bne.n	80012b6 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001218:	f04f 0202 	mov.w	r2, #2
 800121c:	f04f 0300 	mov.w	r3, #0
 8001220:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001224:	2300      	movs	r3, #0
 8001226:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800122a:	f107 0310 	add.w	r3, r7, #16
 800122e:	4618      	mov	r0, r3
 8001230:	f002 fbfc 	bl	8003a2c <HAL_RCCEx_PeriphCLKConfig>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800123a:	f7ff ff07 	bl	800104c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800123e:	4b21      	ldr	r3, [pc, #132]	@ (80012c4 <HAL_UART_MspInit+0xdc>)
 8001240:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001244:	4a1f      	ldr	r2, [pc, #124]	@ (80012c4 <HAL_UART_MspInit+0xdc>)
 8001246:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800124a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800124e:	4b1d      	ldr	r3, [pc, #116]	@ (80012c4 <HAL_UART_MspInit+0xdc>)
 8001250:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001254:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <HAL_UART_MspInit+0xdc>)
 800125e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001262:	4a18      	ldr	r2, [pc, #96]	@ (80012c4 <HAL_UART_MspInit+0xdc>)
 8001264:	f043 0302 	orr.w	r3, r3, #2
 8001268:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800126c:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <HAL_UART_MspInit+0xdc>)
 800126e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	60bb      	str	r3, [r7, #8]
 8001278:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800127a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800127e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128e:	2300      	movs	r3, #0
 8001290:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001294:	2307      	movs	r3, #7
 8001296:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800129e:	4619      	mov	r1, r3
 80012a0:	4809      	ldr	r0, [pc, #36]	@ (80012c8 <HAL_UART_MspInit+0xe0>)
 80012a2:	f001 f97d 	bl	80025a0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2105      	movs	r1, #5
 80012aa:	2027      	movs	r0, #39	@ 0x27
 80012ac:	f000 fb74 	bl	8001998 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80012b0:	2027      	movs	r0, #39	@ 0x27
 80012b2:	f000 fb8b 	bl	80019cc <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80012b6:	bf00      	nop
 80012b8:	37e8      	adds	r7, #232	@ 0xe8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40004800 	.word	0x40004800
 80012c4:	58024400 	.word	0x58024400
 80012c8:	58020400 	.word	0x58020400

080012cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08e      	sub	sp, #56	@ 0x38
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b0f      	cmp	r3, #15
 80012d8:	d844      	bhi.n	8001364 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80012da:	2200      	movs	r2, #0
 80012dc:	6879      	ldr	r1, [r7, #4]
 80012de:	2019      	movs	r0, #25
 80012e0:	f000 fb5a 	bl	8001998 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80012e4:	2019      	movs	r0, #25
 80012e6:	f000 fb71 	bl	80019cc <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80012ea:	4a24      	ldr	r2, [pc, #144]	@ (800137c <HAL_InitTick+0xb0>)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80012f0:	4b23      	ldr	r3, [pc, #140]	@ (8001380 <HAL_InitTick+0xb4>)
 80012f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012f6:	4a22      	ldr	r2, [pc, #136]	@ (8001380 <HAL_InitTick+0xb4>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001300:	4b1f      	ldr	r3, [pc, #124]	@ (8001380 <HAL_InitTick+0xb4>)
 8001302:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800130e:	f107 020c 	add.w	r2, r7, #12
 8001312:	f107 0310 	add.w	r3, r7, #16
 8001316:	4611      	mov	r1, r2
 8001318:	4618      	mov	r0, r3
 800131a:	f002 fb45 	bl	80039a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800131e:	f002 fb2d 	bl	800397c <HAL_RCC_GetPCLK2Freq>
 8001322:	4603      	mov	r3, r0
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800132a:	4a16      	ldr	r2, [pc, #88]	@ (8001384 <HAL_InitTick+0xb8>)
 800132c:	fba2 2303 	umull	r2, r3, r2, r3
 8001330:	0c9b      	lsrs	r3, r3, #18
 8001332:	3b01      	subs	r3, #1
 8001334:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001336:	4b14      	ldr	r3, [pc, #80]	@ (8001388 <HAL_InitTick+0xbc>)
 8001338:	4a14      	ldr	r2, [pc, #80]	@ (800138c <HAL_InitTick+0xc0>)
 800133a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800133c:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <HAL_InitTick+0xbc>)
 800133e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001342:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001344:	4a10      	ldr	r2, [pc, #64]	@ (8001388 <HAL_InitTick+0xbc>)
 8001346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001348:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800134a:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <HAL_InitTick+0xbc>)
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001350:	4b0d      	ldr	r3, [pc, #52]	@ (8001388 <HAL_InitTick+0xbc>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001356:	480c      	ldr	r0, [pc, #48]	@ (8001388 <HAL_InitTick+0xbc>)
 8001358:	f004 fe05 	bl	8005f66 <HAL_TIM_Base_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d107      	bne.n	8001372 <HAL_InitTick+0xa6>
 8001362:	e001      	b.n	8001368 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	e005      	b.n	8001374 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001368:	4807      	ldr	r0, [pc, #28]	@ (8001388 <HAL_InitTick+0xbc>)
 800136a:	f004 fe5d 	bl	8006028 <HAL_TIM_Base_Start_IT>
 800136e:	4603      	mov	r3, r0
 8001370:	e000      	b.n	8001374 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	3738      	adds	r7, #56	@ 0x38
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	24000008 	.word	0x24000008
 8001380:	58024400 	.word	0x58024400
 8001384:	431bde83 	.word	0x431bde83
 8001388:	2400062c 	.word	0x2400062c
 800138c:	40010000 	.word	0x40010000

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <MemManage_Handler+0x4>

080013a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013cc:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <TIM1_UP_IRQHandler+0x10>)
 80013ce:	f004 fea3 	bl	8006118 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	2400062c 	.word	0x2400062c

080013dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80013e0:	4802      	ldr	r0, [pc, #8]	@ (80013ec <USART3_IRQHandler+0x10>)
 80013e2:	f005 fa35 	bl	8006850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	2400054c 	.word	0x2400054c

080013f0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80013f4:	4802      	ldr	r0, [pc, #8]	@ (8001400 <SPI3_IRQHandler+0x10>)
 80013f6:	f004 faab 	bl	8005950 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	24000498 	.word	0x24000498

08001404 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  return 1;
 8001408:	2301      	movs	r3, #1
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_kill>:

int _kill(int pid, int sig)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800141e:	f00a fd47 	bl	800beb0 <__errno>
 8001422:	4603      	mov	r3, r0
 8001424:	2216      	movs	r2, #22
 8001426:	601a      	str	r2, [r3, #0]
  return -1;
 8001428:	f04f 33ff 	mov.w	r3, #4294967295
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <_exit>:

void _exit (int status)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800143c:	f04f 31ff 	mov.w	r1, #4294967295
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff ffe7 	bl	8001414 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001446:	bf00      	nop
 8001448:	e7fd      	b.n	8001446 <_exit+0x12>

0800144a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	60f8      	str	r0, [r7, #12]
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
 800145a:	e00a      	b.n	8001472 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800145c:	f3af 8000 	nop.w
 8001460:	4601      	mov	r1, r0
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	1c5a      	adds	r2, r3, #1
 8001466:	60ba      	str	r2, [r7, #8]
 8001468:	b2ca      	uxtb	r2, r1
 800146a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	3301      	adds	r3, #1
 8001470:	617b      	str	r3, [r7, #20]
 8001472:	697a      	ldr	r2, [r7, #20]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	429a      	cmp	r2, r3
 8001478:	dbf0      	blt.n	800145c <_read+0x12>
  }

  return len;
 800147a:	687b      	ldr	r3, [r7, #4]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3718      	adds	r7, #24
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	e009      	b.n	80014aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	1c5a      	adds	r2, r3, #1
 800149a:	60ba      	str	r2, [r7, #8]
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	3301      	adds	r3, #1
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	697a      	ldr	r2, [r7, #20]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	dbf1      	blt.n	8001496 <_write+0x12>
  }
  return len;
 80014b2:	687b      	ldr	r3, [r7, #4]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3718      	adds	r7, #24
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <_close>:

int _close(int file)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014e4:	605a      	str	r2, [r3, #4]
  return 0;
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <_isatty>:

int _isatty(int file)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014fc:	2301      	movs	r3, #1
}
 80014fe:	4618      	mov	r0, r3
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800150a:	b480      	push	{r7}
 800150c:	b085      	sub	sp, #20
 800150e:	af00      	add	r7, sp, #0
 8001510:	60f8      	str	r0, [r7, #12]
 8001512:	60b9      	str	r1, [r7, #8]
 8001514:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001516:	2300      	movs	r3, #0
}
 8001518:	4618      	mov	r0, r3
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800152c:	4a14      	ldr	r2, [pc, #80]	@ (8001580 <_sbrk+0x5c>)
 800152e:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <_sbrk+0x60>)
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001538:	4b13      	ldr	r3, [pc, #76]	@ (8001588 <_sbrk+0x64>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d102      	bne.n	8001546 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001540:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <_sbrk+0x64>)
 8001542:	4a12      	ldr	r2, [pc, #72]	@ (800158c <_sbrk+0x68>)
 8001544:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001546:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <_sbrk+0x64>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	429a      	cmp	r2, r3
 8001552:	d207      	bcs.n	8001564 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001554:	f00a fcac 	bl	800beb0 <__errno>
 8001558:	4603      	mov	r3, r0
 800155a:	220c      	movs	r2, #12
 800155c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800155e:	f04f 33ff 	mov.w	r3, #4294967295
 8001562:	e009      	b.n	8001578 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001564:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <_sbrk+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156a:	4b07      	ldr	r3, [pc, #28]	@ (8001588 <_sbrk+0x64>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	4a05      	ldr	r2, [pc, #20]	@ (8001588 <_sbrk+0x64>)
 8001574:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001576:	68fb      	ldr	r3, [r7, #12]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	24080000 	.word	0x24080000
 8001584:	00000400 	.word	0x00000400
 8001588:	24000678 	.word	0x24000678
 800158c:	24004520 	.word	0x24004520

08001590 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001594:	4b43      	ldr	r3, [pc, #268]	@ (80016a4 <SystemInit+0x114>)
 8001596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800159a:	4a42      	ldr	r2, [pc, #264]	@ (80016a4 <SystemInit+0x114>)
 800159c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80015a4:	4b40      	ldr	r3, [pc, #256]	@ (80016a8 <SystemInit+0x118>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 030f 	and.w	r3, r3, #15
 80015ac:	2b06      	cmp	r3, #6
 80015ae:	d807      	bhi.n	80015c0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80015b0:	4b3d      	ldr	r3, [pc, #244]	@ (80016a8 <SystemInit+0x118>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f023 030f 	bic.w	r3, r3, #15
 80015b8:	4a3b      	ldr	r2, [pc, #236]	@ (80016a8 <SystemInit+0x118>)
 80015ba:	f043 0307 	orr.w	r3, r3, #7
 80015be:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80015c0:	4b3a      	ldr	r3, [pc, #232]	@ (80016ac <SystemInit+0x11c>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a39      	ldr	r2, [pc, #228]	@ (80016ac <SystemInit+0x11c>)
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80015cc:	4b37      	ldr	r3, [pc, #220]	@ (80016ac <SystemInit+0x11c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80015d2:	4b36      	ldr	r3, [pc, #216]	@ (80016ac <SystemInit+0x11c>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	4935      	ldr	r1, [pc, #212]	@ (80016ac <SystemInit+0x11c>)
 80015d8:	4b35      	ldr	r3, [pc, #212]	@ (80016b0 <SystemInit+0x120>)
 80015da:	4013      	ands	r3, r2
 80015dc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80015de:	4b32      	ldr	r3, [pc, #200]	@ (80016a8 <SystemInit+0x118>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0308 	and.w	r3, r3, #8
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d007      	beq.n	80015fa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80015ea:	4b2f      	ldr	r3, [pc, #188]	@ (80016a8 <SystemInit+0x118>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f023 030f 	bic.w	r3, r3, #15
 80015f2:	4a2d      	ldr	r2, [pc, #180]	@ (80016a8 <SystemInit+0x118>)
 80015f4:	f043 0307 	orr.w	r3, r3, #7
 80015f8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80015fa:	4b2c      	ldr	r3, [pc, #176]	@ (80016ac <SystemInit+0x11c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001600:	4b2a      	ldr	r3, [pc, #168]	@ (80016ac <SystemInit+0x11c>)
 8001602:	2200      	movs	r2, #0
 8001604:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001606:	4b29      	ldr	r3, [pc, #164]	@ (80016ac <SystemInit+0x11c>)
 8001608:	2200      	movs	r2, #0
 800160a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800160c:	4b27      	ldr	r3, [pc, #156]	@ (80016ac <SystemInit+0x11c>)
 800160e:	4a29      	ldr	r2, [pc, #164]	@ (80016b4 <SystemInit+0x124>)
 8001610:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001612:	4b26      	ldr	r3, [pc, #152]	@ (80016ac <SystemInit+0x11c>)
 8001614:	4a28      	ldr	r2, [pc, #160]	@ (80016b8 <SystemInit+0x128>)
 8001616:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001618:	4b24      	ldr	r3, [pc, #144]	@ (80016ac <SystemInit+0x11c>)
 800161a:	4a28      	ldr	r2, [pc, #160]	@ (80016bc <SystemInit+0x12c>)
 800161c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800161e:	4b23      	ldr	r3, [pc, #140]	@ (80016ac <SystemInit+0x11c>)
 8001620:	2200      	movs	r2, #0
 8001622:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001624:	4b21      	ldr	r3, [pc, #132]	@ (80016ac <SystemInit+0x11c>)
 8001626:	4a25      	ldr	r2, [pc, #148]	@ (80016bc <SystemInit+0x12c>)
 8001628:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800162a:	4b20      	ldr	r3, [pc, #128]	@ (80016ac <SystemInit+0x11c>)
 800162c:	2200      	movs	r2, #0
 800162e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001630:	4b1e      	ldr	r3, [pc, #120]	@ (80016ac <SystemInit+0x11c>)
 8001632:	4a22      	ldr	r2, [pc, #136]	@ (80016bc <SystemInit+0x12c>)
 8001634:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001636:	4b1d      	ldr	r3, [pc, #116]	@ (80016ac <SystemInit+0x11c>)
 8001638:	2200      	movs	r2, #0
 800163a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800163c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <SystemInit+0x11c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a1a      	ldr	r2, [pc, #104]	@ (80016ac <SystemInit+0x11c>)
 8001642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001646:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001648:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <SystemInit+0x11c>)
 800164a:	2200      	movs	r2, #0
 800164c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800164e:	4b1c      	ldr	r3, [pc, #112]	@ (80016c0 <SystemInit+0x130>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4b1c      	ldr	r3, [pc, #112]	@ (80016c4 <SystemInit+0x134>)
 8001654:	4013      	ands	r3, r2
 8001656:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800165a:	d202      	bcs.n	8001662 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800165c:	4b1a      	ldr	r3, [pc, #104]	@ (80016c8 <SystemInit+0x138>)
 800165e:	2201      	movs	r2, #1
 8001660:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001662:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <SystemInit+0x11c>)
 8001664:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001668:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d113      	bne.n	8001698 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001670:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <SystemInit+0x11c>)
 8001672:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001676:	4a0d      	ldr	r2, [pc, #52]	@ (80016ac <SystemInit+0x11c>)
 8001678:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800167c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001680:	4b12      	ldr	r3, [pc, #72]	@ (80016cc <SystemInit+0x13c>)
 8001682:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001686:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001688:	4b08      	ldr	r3, [pc, #32]	@ (80016ac <SystemInit+0x11c>)
 800168a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800168e:	4a07      	ldr	r2, [pc, #28]	@ (80016ac <SystemInit+0x11c>)
 8001690:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001694:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	e000ed00 	.word	0xe000ed00
 80016a8:	52002000 	.word	0x52002000
 80016ac:	58024400 	.word	0x58024400
 80016b0:	eaf6ed7f 	.word	0xeaf6ed7f
 80016b4:	02020200 	.word	0x02020200
 80016b8:	01ff0000 	.word	0x01ff0000
 80016bc:	01010280 	.word	0x01010280
 80016c0:	5c001000 	.word	0x5c001000
 80016c4:	ffff0000 	.word	0xffff0000
 80016c8:	51008108 	.word	0x51008108
 80016cc:	52004000 	.word	0x52004000

080016d0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80016d4:	4b09      	ldr	r3, [pc, #36]	@ (80016fc <ExitRun0Mode+0x2c>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	4a08      	ldr	r2, [pc, #32]	@ (80016fc <ExitRun0Mode+0x2c>)
 80016da:	f043 0302 	orr.w	r3, r3, #2
 80016de:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80016e0:	bf00      	nop
 80016e2:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <ExitRun0Mode+0x2c>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f9      	beq.n	80016e2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80016ee:	bf00      	nop
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	58024800 	.word	0x58024800

08001700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001700:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800173c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001704:	f7ff ffe4 	bl	80016d0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001708:	f7ff ff42 	bl	8001590 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800170c:	480c      	ldr	r0, [pc, #48]	@ (8001740 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800170e:	490d      	ldr	r1, [pc, #52]	@ (8001744 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001710:	4a0d      	ldr	r2, [pc, #52]	@ (8001748 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001714:	e002      	b.n	800171c <LoopCopyDataInit>

08001716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800171a:	3304      	adds	r3, #4

0800171c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800171c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001720:	d3f9      	bcc.n	8001716 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001722:	4a0a      	ldr	r2, [pc, #40]	@ (800174c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001724:	4c0a      	ldr	r4, [pc, #40]	@ (8001750 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001728:	e001      	b.n	800172e <LoopFillZerobss>

0800172a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800172a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800172c:	3204      	adds	r2, #4

0800172e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001730:	d3fb      	bcc.n	800172a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001732:	f00a fbc3 	bl	800bebc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001736:	f7ff f9cf 	bl	8000ad8 <main>
  bx  lr
 800173a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800173c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001740:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001744:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001748:	0800f95c 	.word	0x0800f95c
  ldr r2, =_sbss
 800174c:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8001750:	24004520 	.word	0x24004520

08001754 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001754:	e7fe      	b.n	8001754 <ADC3_IRQHandler>
	...

08001758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800175e:	2003      	movs	r0, #3
 8001760:	f000 f90f 	bl	8001982 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001764:	f001 ff4a 	bl	80035fc <HAL_RCC_GetSysClockFreq>
 8001768:	4602      	mov	r2, r0
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <HAL_Init+0x68>)
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	0a1b      	lsrs	r3, r3, #8
 8001770:	f003 030f 	and.w	r3, r3, #15
 8001774:	4913      	ldr	r1, [pc, #76]	@ (80017c4 <HAL_Init+0x6c>)
 8001776:	5ccb      	ldrb	r3, [r1, r3]
 8001778:	f003 031f 	and.w	r3, r3, #31
 800177c:	fa22 f303 	lsr.w	r3, r2, r3
 8001780:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001782:	4b0f      	ldr	r3, [pc, #60]	@ (80017c0 <HAL_Init+0x68>)
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	f003 030f 	and.w	r3, r3, #15
 800178a:	4a0e      	ldr	r2, [pc, #56]	@ (80017c4 <HAL_Init+0x6c>)
 800178c:	5cd3      	ldrb	r3, [r2, r3]
 800178e:	f003 031f 	and.w	r3, r3, #31
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	fa22 f303 	lsr.w	r3, r2, r3
 8001798:	4a0b      	ldr	r2, [pc, #44]	@ (80017c8 <HAL_Init+0x70>)
 800179a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800179c:	4a0b      	ldr	r2, [pc, #44]	@ (80017cc <HAL_Init+0x74>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017a2:	2005      	movs	r0, #5
 80017a4:	f7ff fd92 	bl	80012cc <HAL_InitTick>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e002      	b.n	80017b8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80017b2:	f7ff fc51 	bl	8001058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	58024400 	.word	0x58024400
 80017c4:	0800f4ec 	.word	0x0800f4ec
 80017c8:	24000004 	.word	0x24000004
 80017cc:	24000000 	.word	0x24000000

080017d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <HAL_IncTick+0x20>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	461a      	mov	r2, r3
 80017da:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <HAL_IncTick+0x24>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4413      	add	r3, r2
 80017e0:	4a04      	ldr	r2, [pc, #16]	@ (80017f4 <HAL_IncTick+0x24>)
 80017e2:	6013      	str	r3, [r2, #0]
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	2400000c 	.word	0x2400000c
 80017f4:	2400067c 	.word	0x2400067c

080017f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  return uwTick;
 80017fc:	4b03      	ldr	r3, [pc, #12]	@ (800180c <HAL_GetTick+0x14>)
 80017fe:	681b      	ldr	r3, [r3, #0]
}
 8001800:	4618      	mov	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	2400067c 	.word	0x2400067c

08001810 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001814:	4b03      	ldr	r3, [pc, #12]	@ (8001824 <HAL_GetREVID+0x14>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	0c1b      	lsrs	r3, r3, #16
}
 800181a:	4618      	mov	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	5c001000 	.word	0x5c001000

08001828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001838:	4b0b      	ldr	r3, [pc, #44]	@ (8001868 <__NVIC_SetPriorityGrouping+0x40>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001844:	4013      	ands	r3, r2
 8001846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001850:	4b06      	ldr	r3, [pc, #24]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 8001852:	4313      	orrs	r3, r2
 8001854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001856:	4a04      	ldr	r2, [pc, #16]	@ (8001868 <__NVIC_SetPriorityGrouping+0x40>)
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	60d3      	str	r3, [r2, #12]
}
 800185c:	bf00      	nop
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	e000ed00 	.word	0xe000ed00
 800186c:	05fa0000 	.word	0x05fa0000

08001870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001874:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <__NVIC_GetPriorityGrouping+0x18>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	0a1b      	lsrs	r3, r3, #8
 800187a:	f003 0307 	and.w	r3, r3, #7
}
 800187e:	4618      	mov	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189a:	2b00      	cmp	r3, #0
 800189c:	db0b      	blt.n	80018b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189e:	88fb      	ldrh	r3, [r7, #6]
 80018a0:	f003 021f 	and.w	r2, r3, #31
 80018a4:	4907      	ldr	r1, [pc, #28]	@ (80018c4 <__NVIC_EnableIRQ+0x38>)
 80018a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018aa:	095b      	lsrs	r3, r3, #5
 80018ac:	2001      	movs	r0, #1
 80018ae:	fa00 f202 	lsl.w	r2, r0, r2
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000e100 	.word	0xe000e100

080018c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	6039      	str	r1, [r7, #0]
 80018d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	db0a      	blt.n	80018f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	490c      	ldr	r1, [pc, #48]	@ (8001914 <__NVIC_SetPriority+0x4c>)
 80018e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018e6:	0112      	lsls	r2, r2, #4
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	440b      	add	r3, r1
 80018ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f0:	e00a      	b.n	8001908 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	4908      	ldr	r1, [pc, #32]	@ (8001918 <__NVIC_SetPriority+0x50>)
 80018f8:	88fb      	ldrh	r3, [r7, #6]
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	3b04      	subs	r3, #4
 8001900:	0112      	lsls	r2, r2, #4
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	440b      	add	r3, r1
 8001906:	761a      	strb	r2, [r3, #24]
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000e100 	.word	0xe000e100
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800191c:	b480      	push	{r7}
 800191e:	b089      	sub	sp, #36	@ 0x24
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	f1c3 0307 	rsb	r3, r3, #7
 8001936:	2b04      	cmp	r3, #4
 8001938:	bf28      	it	cs
 800193a:	2304      	movcs	r3, #4
 800193c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	3304      	adds	r3, #4
 8001942:	2b06      	cmp	r3, #6
 8001944:	d902      	bls.n	800194c <NVIC_EncodePriority+0x30>
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	3b03      	subs	r3, #3
 800194a:	e000      	b.n	800194e <NVIC_EncodePriority+0x32>
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001950:	f04f 32ff 	mov.w	r2, #4294967295
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43da      	mvns	r2, r3
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	401a      	ands	r2, r3
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001964:	f04f 31ff 	mov.w	r1, #4294967295
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	fa01 f303 	lsl.w	r3, r1, r3
 800196e:	43d9      	mvns	r1, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001974:	4313      	orrs	r3, r2
         );
}
 8001976:	4618      	mov	r0, r3
 8001978:	3724      	adds	r7, #36	@ 0x24
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b082      	sub	sp, #8
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff ff4c 	bl	8001828 <__NVIC_SetPriorityGrouping>
}
 8001990:	bf00      	nop
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
 80019a4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019a6:	f7ff ff63 	bl	8001870 <__NVIC_GetPriorityGrouping>
 80019aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	68b9      	ldr	r1, [r7, #8]
 80019b0:	6978      	ldr	r0, [r7, #20]
 80019b2:	f7ff ffb3 	bl	800191c <NVIC_EncodePriority>
 80019b6:	4602      	mov	r2, r0
 80019b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019bc:	4611      	mov	r1, r2
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff ff82 	bl	80018c8 <__NVIC_SetPriority>
}
 80019c4:	bf00      	nop
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff ff56 	bl	800188c <__NVIC_EnableIRQ>
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80019ec:	f3bf 8f5f 	dmb	sy
}
 80019f0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80019f2:	4b07      	ldr	r3, [pc, #28]	@ (8001a10 <HAL_MPU_Disable+0x28>)
 80019f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f6:	4a06      	ldr	r2, [pc, #24]	@ (8001a10 <HAL_MPU_Disable+0x28>)
 80019f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019fc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80019fe:	4b05      	ldr	r3, [pc, #20]	@ (8001a14 <HAL_MPU_Disable+0x2c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	605a      	str	r2, [r3, #4]
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000ed00 	.word	0xe000ed00
 8001a14:	e000ed90 	.word	0xe000ed90

08001a18 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001a20:	4a0b      	ldr	r2, [pc, #44]	@ (8001a50 <HAL_MPU_Enable+0x38>)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a54 <HAL_MPU_Enable+0x3c>)
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2e:	4a09      	ldr	r2, [pc, #36]	@ (8001a54 <HAL_MPU_Enable+0x3c>)
 8001a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a34:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001a36:	f3bf 8f4f 	dsb	sy
}
 8001a3a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a3c:	f3bf 8f6f 	isb	sy
}
 8001a40:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000ed90 	.word	0xe000ed90
 8001a54:	e000ed00 	.word	0xe000ed00

08001a58 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	785a      	ldrb	r2, [r3, #1]
 8001a64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad4 <HAL_MPU_ConfigRegion+0x7c>)
 8001a66:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001a68:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad4 <HAL_MPU_ConfigRegion+0x7c>)
 8001a6a:	691b      	ldr	r3, [r3, #16]
 8001a6c:	4a19      	ldr	r2, [pc, #100]	@ (8001ad4 <HAL_MPU_ConfigRegion+0x7c>)
 8001a6e:	f023 0301 	bic.w	r3, r3, #1
 8001a72:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001a74:	4a17      	ldr	r2, [pc, #92]	@ (8001ad4 <HAL_MPU_ConfigRegion+0x7c>)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	7b1b      	ldrb	r3, [r3, #12]
 8001a80:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	7adb      	ldrb	r3, [r3, #11]
 8001a86:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	7a9b      	ldrb	r3, [r3, #10]
 8001a8e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001a90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	7b5b      	ldrb	r3, [r3, #13]
 8001a96:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001a98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	7b9b      	ldrb	r3, [r3, #14]
 8001a9e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001aa0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	7bdb      	ldrb	r3, [r3, #15]
 8001aa6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001aa8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	7a5b      	ldrb	r3, [r3, #9]
 8001aae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ab0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	7a1b      	ldrb	r3, [r3, #8]
 8001ab6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ab8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	7812      	ldrb	r2, [r2, #0]
 8001abe:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ac0:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001ac2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ac4:	6113      	str	r3, [r2, #16]
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	e000ed90 	.word	0xe000ed90

08001ad8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001ae0:	f7ff fe8a 	bl	80017f8 <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e2dc      	b.n	80020aa <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d008      	beq.n	8001b0e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2280      	movs	r2, #128	@ 0x80
 8001b00:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e2cd      	b.n	80020aa <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a76      	ldr	r2, [pc, #472]	@ (8001cec <HAL_DMA_Abort+0x214>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d04a      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a74      	ldr	r2, [pc, #464]	@ (8001cf0 <HAL_DMA_Abort+0x218>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d045      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a73      	ldr	r2, [pc, #460]	@ (8001cf4 <HAL_DMA_Abort+0x21c>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d040      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a71      	ldr	r2, [pc, #452]	@ (8001cf8 <HAL_DMA_Abort+0x220>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d03b      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a70      	ldr	r2, [pc, #448]	@ (8001cfc <HAL_DMA_Abort+0x224>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d036      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a6e      	ldr	r2, [pc, #440]	@ (8001d00 <HAL_DMA_Abort+0x228>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d031      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a6d      	ldr	r2, [pc, #436]	@ (8001d04 <HAL_DMA_Abort+0x22c>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d02c      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a6b      	ldr	r2, [pc, #428]	@ (8001d08 <HAL_DMA_Abort+0x230>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d027      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a6a      	ldr	r2, [pc, #424]	@ (8001d0c <HAL_DMA_Abort+0x234>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d022      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a68      	ldr	r2, [pc, #416]	@ (8001d10 <HAL_DMA_Abort+0x238>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d01d      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a67      	ldr	r2, [pc, #412]	@ (8001d14 <HAL_DMA_Abort+0x23c>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d018      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a65      	ldr	r2, [pc, #404]	@ (8001d18 <HAL_DMA_Abort+0x240>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d013      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a64      	ldr	r2, [pc, #400]	@ (8001d1c <HAL_DMA_Abort+0x244>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d00e      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a62      	ldr	r2, [pc, #392]	@ (8001d20 <HAL_DMA_Abort+0x248>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d009      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a61      	ldr	r2, [pc, #388]	@ (8001d24 <HAL_DMA_Abort+0x24c>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d004      	beq.n	8001bae <HAL_DMA_Abort+0xd6>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a5f      	ldr	r2, [pc, #380]	@ (8001d28 <HAL_DMA_Abort+0x250>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d101      	bne.n	8001bb2 <HAL_DMA_Abort+0xda>
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <HAL_DMA_Abort+0xdc>
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d013      	beq.n	8001be0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f022 021e 	bic.w	r2, r2, #30
 8001bc6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	695a      	ldr	r2, [r3, #20]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001bd6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	e00a      	b.n	8001bf6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 020e 	bic.w	r2, r2, #14
 8001bee:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a3c      	ldr	r2, [pc, #240]	@ (8001cec <HAL_DMA_Abort+0x214>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d072      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a3a      	ldr	r2, [pc, #232]	@ (8001cf0 <HAL_DMA_Abort+0x218>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d06d      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a39      	ldr	r2, [pc, #228]	@ (8001cf4 <HAL_DMA_Abort+0x21c>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d068      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a37      	ldr	r2, [pc, #220]	@ (8001cf8 <HAL_DMA_Abort+0x220>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d063      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a36      	ldr	r2, [pc, #216]	@ (8001cfc <HAL_DMA_Abort+0x224>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d05e      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a34      	ldr	r2, [pc, #208]	@ (8001d00 <HAL_DMA_Abort+0x228>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d059      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a33      	ldr	r2, [pc, #204]	@ (8001d04 <HAL_DMA_Abort+0x22c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d054      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a31      	ldr	r2, [pc, #196]	@ (8001d08 <HAL_DMA_Abort+0x230>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d04f      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a30      	ldr	r2, [pc, #192]	@ (8001d0c <HAL_DMA_Abort+0x234>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d04a      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a2e      	ldr	r2, [pc, #184]	@ (8001d10 <HAL_DMA_Abort+0x238>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d045      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a2d      	ldr	r2, [pc, #180]	@ (8001d14 <HAL_DMA_Abort+0x23c>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d040      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a2b      	ldr	r2, [pc, #172]	@ (8001d18 <HAL_DMA_Abort+0x240>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d03b      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a2a      	ldr	r2, [pc, #168]	@ (8001d1c <HAL_DMA_Abort+0x244>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d036      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a28      	ldr	r2, [pc, #160]	@ (8001d20 <HAL_DMA_Abort+0x248>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d031      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a27      	ldr	r2, [pc, #156]	@ (8001d24 <HAL_DMA_Abort+0x24c>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d02c      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a25      	ldr	r2, [pc, #148]	@ (8001d28 <HAL_DMA_Abort+0x250>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d027      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a24      	ldr	r2, [pc, #144]	@ (8001d2c <HAL_DMA_Abort+0x254>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d022      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a22      	ldr	r2, [pc, #136]	@ (8001d30 <HAL_DMA_Abort+0x258>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d01d      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a21      	ldr	r2, [pc, #132]	@ (8001d34 <HAL_DMA_Abort+0x25c>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d018      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8001d38 <HAL_DMA_Abort+0x260>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d013      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d3c <HAL_DMA_Abort+0x264>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d00e      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8001d40 <HAL_DMA_Abort+0x268>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d009      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d44 <HAL_DMA_Abort+0x26c>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d004      	beq.n	8001ce6 <HAL_DMA_Abort+0x20e>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a19      	ldr	r2, [pc, #100]	@ (8001d48 <HAL_DMA_Abort+0x270>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d132      	bne.n	8001d4c <HAL_DMA_Abort+0x274>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e031      	b.n	8001d4e <HAL_DMA_Abort+0x276>
 8001cea:	bf00      	nop
 8001cec:	40020010 	.word	0x40020010
 8001cf0:	40020028 	.word	0x40020028
 8001cf4:	40020040 	.word	0x40020040
 8001cf8:	40020058 	.word	0x40020058
 8001cfc:	40020070 	.word	0x40020070
 8001d00:	40020088 	.word	0x40020088
 8001d04:	400200a0 	.word	0x400200a0
 8001d08:	400200b8 	.word	0x400200b8
 8001d0c:	40020410 	.word	0x40020410
 8001d10:	40020428 	.word	0x40020428
 8001d14:	40020440 	.word	0x40020440
 8001d18:	40020458 	.word	0x40020458
 8001d1c:	40020470 	.word	0x40020470
 8001d20:	40020488 	.word	0x40020488
 8001d24:	400204a0 	.word	0x400204a0
 8001d28:	400204b8 	.word	0x400204b8
 8001d2c:	58025408 	.word	0x58025408
 8001d30:	5802541c 	.word	0x5802541c
 8001d34:	58025430 	.word	0x58025430
 8001d38:	58025444 	.word	0x58025444
 8001d3c:	58025458 	.word	0x58025458
 8001d40:	5802546c 	.word	0x5802546c
 8001d44:	58025480 	.word	0x58025480
 8001d48:	58025494 	.word	0x58025494
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d007      	beq.n	8001d62 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d60:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a6d      	ldr	r2, [pc, #436]	@ (8001f1c <HAL_DMA_Abort+0x444>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d04a      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a6b      	ldr	r2, [pc, #428]	@ (8001f20 <HAL_DMA_Abort+0x448>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d045      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a6a      	ldr	r2, [pc, #424]	@ (8001f24 <HAL_DMA_Abort+0x44c>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d040      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a68      	ldr	r2, [pc, #416]	@ (8001f28 <HAL_DMA_Abort+0x450>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d03b      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a67      	ldr	r2, [pc, #412]	@ (8001f2c <HAL_DMA_Abort+0x454>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d036      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a65      	ldr	r2, [pc, #404]	@ (8001f30 <HAL_DMA_Abort+0x458>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d031      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a64      	ldr	r2, [pc, #400]	@ (8001f34 <HAL_DMA_Abort+0x45c>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d02c      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a62      	ldr	r2, [pc, #392]	@ (8001f38 <HAL_DMA_Abort+0x460>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d027      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a61      	ldr	r2, [pc, #388]	@ (8001f3c <HAL_DMA_Abort+0x464>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d022      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a5f      	ldr	r2, [pc, #380]	@ (8001f40 <HAL_DMA_Abort+0x468>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d01d      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a5e      	ldr	r2, [pc, #376]	@ (8001f44 <HAL_DMA_Abort+0x46c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d018      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a5c      	ldr	r2, [pc, #368]	@ (8001f48 <HAL_DMA_Abort+0x470>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d013      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a5b      	ldr	r2, [pc, #364]	@ (8001f4c <HAL_DMA_Abort+0x474>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d00e      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a59      	ldr	r2, [pc, #356]	@ (8001f50 <HAL_DMA_Abort+0x478>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d009      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a58      	ldr	r2, [pc, #352]	@ (8001f54 <HAL_DMA_Abort+0x47c>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d004      	beq.n	8001e02 <HAL_DMA_Abort+0x32a>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a56      	ldr	r2, [pc, #344]	@ (8001f58 <HAL_DMA_Abort+0x480>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d108      	bne.n	8001e14 <HAL_DMA_Abort+0x33c>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0201 	bic.w	r2, r2, #1
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	e007      	b.n	8001e24 <HAL_DMA_Abort+0x34c>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001e24:	e013      	b.n	8001e4e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e26:	f7ff fce7 	bl	80017f8 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b05      	cmp	r3, #5
 8001e32:	d90c      	bls.n	8001e4e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2220      	movs	r2, #32
 8001e38:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2203      	movs	r2, #3
 8001e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e12d      	b.n	80020aa <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1e5      	bne.n	8001e26 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a2f      	ldr	r2, [pc, #188]	@ (8001f1c <HAL_DMA_Abort+0x444>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d04a      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a2d      	ldr	r2, [pc, #180]	@ (8001f20 <HAL_DMA_Abort+0x448>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d045      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a2c      	ldr	r2, [pc, #176]	@ (8001f24 <HAL_DMA_Abort+0x44c>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d040      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a2a      	ldr	r2, [pc, #168]	@ (8001f28 <HAL_DMA_Abort+0x450>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d03b      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a29      	ldr	r2, [pc, #164]	@ (8001f2c <HAL_DMA_Abort+0x454>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d036      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a27      	ldr	r2, [pc, #156]	@ (8001f30 <HAL_DMA_Abort+0x458>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d031      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a26      	ldr	r2, [pc, #152]	@ (8001f34 <HAL_DMA_Abort+0x45c>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d02c      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a24      	ldr	r2, [pc, #144]	@ (8001f38 <HAL_DMA_Abort+0x460>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d027      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a23      	ldr	r2, [pc, #140]	@ (8001f3c <HAL_DMA_Abort+0x464>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d022      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a21      	ldr	r2, [pc, #132]	@ (8001f40 <HAL_DMA_Abort+0x468>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d01d      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a20      	ldr	r2, [pc, #128]	@ (8001f44 <HAL_DMA_Abort+0x46c>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d018      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a1e      	ldr	r2, [pc, #120]	@ (8001f48 <HAL_DMA_Abort+0x470>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d013      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a1d      	ldr	r2, [pc, #116]	@ (8001f4c <HAL_DMA_Abort+0x474>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d00e      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8001f50 <HAL_DMA_Abort+0x478>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d009      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a1a      	ldr	r2, [pc, #104]	@ (8001f54 <HAL_DMA_Abort+0x47c>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d004      	beq.n	8001efa <HAL_DMA_Abort+0x422>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a18      	ldr	r2, [pc, #96]	@ (8001f58 <HAL_DMA_Abort+0x480>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d101      	bne.n	8001efe <HAL_DMA_Abort+0x426>
 8001efa:	2301      	movs	r3, #1
 8001efc:	e000      	b.n	8001f00 <HAL_DMA_Abort+0x428>
 8001efe:	2300      	movs	r3, #0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d02b      	beq.n	8001f5c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f08:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f0e:	f003 031f 	and.w	r3, r3, #31
 8001f12:	223f      	movs	r2, #63	@ 0x3f
 8001f14:	409a      	lsls	r2, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	e02a      	b.n	8001f72 <HAL_DMA_Abort+0x49a>
 8001f1c:	40020010 	.word	0x40020010
 8001f20:	40020028 	.word	0x40020028
 8001f24:	40020040 	.word	0x40020040
 8001f28:	40020058 	.word	0x40020058
 8001f2c:	40020070 	.word	0x40020070
 8001f30:	40020088 	.word	0x40020088
 8001f34:	400200a0 	.word	0x400200a0
 8001f38:	400200b8 	.word	0x400200b8
 8001f3c:	40020410 	.word	0x40020410
 8001f40:	40020428 	.word	0x40020428
 8001f44:	40020440 	.word	0x40020440
 8001f48:	40020458 	.word	0x40020458
 8001f4c:	40020470 	.word	0x40020470
 8001f50:	40020488 	.word	0x40020488
 8001f54:	400204a0 	.word	0x400204a0
 8001f58:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f60:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f66:	f003 031f 	and.w	r3, r3, #31
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	409a      	lsls	r2, r3
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a4f      	ldr	r2, [pc, #316]	@ (80020b4 <HAL_DMA_Abort+0x5dc>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d072      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a4d      	ldr	r2, [pc, #308]	@ (80020b8 <HAL_DMA_Abort+0x5e0>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d06d      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a4c      	ldr	r2, [pc, #304]	@ (80020bc <HAL_DMA_Abort+0x5e4>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d068      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a4a      	ldr	r2, [pc, #296]	@ (80020c0 <HAL_DMA_Abort+0x5e8>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d063      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a49      	ldr	r2, [pc, #292]	@ (80020c4 <HAL_DMA_Abort+0x5ec>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d05e      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a47      	ldr	r2, [pc, #284]	@ (80020c8 <HAL_DMA_Abort+0x5f0>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d059      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a46      	ldr	r2, [pc, #280]	@ (80020cc <HAL_DMA_Abort+0x5f4>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d054      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a44      	ldr	r2, [pc, #272]	@ (80020d0 <HAL_DMA_Abort+0x5f8>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d04f      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a43      	ldr	r2, [pc, #268]	@ (80020d4 <HAL_DMA_Abort+0x5fc>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d04a      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a41      	ldr	r2, [pc, #260]	@ (80020d8 <HAL_DMA_Abort+0x600>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d045      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a40      	ldr	r2, [pc, #256]	@ (80020dc <HAL_DMA_Abort+0x604>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d040      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a3e      	ldr	r2, [pc, #248]	@ (80020e0 <HAL_DMA_Abort+0x608>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d03b      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a3d      	ldr	r2, [pc, #244]	@ (80020e4 <HAL_DMA_Abort+0x60c>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d036      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a3b      	ldr	r2, [pc, #236]	@ (80020e8 <HAL_DMA_Abort+0x610>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d031      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a3a      	ldr	r2, [pc, #232]	@ (80020ec <HAL_DMA_Abort+0x614>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d02c      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a38      	ldr	r2, [pc, #224]	@ (80020f0 <HAL_DMA_Abort+0x618>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d027      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a37      	ldr	r2, [pc, #220]	@ (80020f4 <HAL_DMA_Abort+0x61c>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d022      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a35      	ldr	r2, [pc, #212]	@ (80020f8 <HAL_DMA_Abort+0x620>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d01d      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a34      	ldr	r2, [pc, #208]	@ (80020fc <HAL_DMA_Abort+0x624>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d018      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a32      	ldr	r2, [pc, #200]	@ (8002100 <HAL_DMA_Abort+0x628>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d013      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a31      	ldr	r2, [pc, #196]	@ (8002104 <HAL_DMA_Abort+0x62c>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d00e      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a2f      	ldr	r2, [pc, #188]	@ (8002108 <HAL_DMA_Abort+0x630>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d009      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a2e      	ldr	r2, [pc, #184]	@ (800210c <HAL_DMA_Abort+0x634>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d004      	beq.n	8002062 <HAL_DMA_Abort+0x58a>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a2c      	ldr	r2, [pc, #176]	@ (8002110 <HAL_DMA_Abort+0x638>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d101      	bne.n	8002066 <HAL_DMA_Abort+0x58e>
 8002062:	2301      	movs	r3, #1
 8002064:	e000      	b.n	8002068 <HAL_DMA_Abort+0x590>
 8002066:	2300      	movs	r3, #0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d015      	beq.n	8002098 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002074:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00c      	beq.n	8002098 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002088:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800208c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002096:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40020010 	.word	0x40020010
 80020b8:	40020028 	.word	0x40020028
 80020bc:	40020040 	.word	0x40020040
 80020c0:	40020058 	.word	0x40020058
 80020c4:	40020070 	.word	0x40020070
 80020c8:	40020088 	.word	0x40020088
 80020cc:	400200a0 	.word	0x400200a0
 80020d0:	400200b8 	.word	0x400200b8
 80020d4:	40020410 	.word	0x40020410
 80020d8:	40020428 	.word	0x40020428
 80020dc:	40020440 	.word	0x40020440
 80020e0:	40020458 	.word	0x40020458
 80020e4:	40020470 	.word	0x40020470
 80020e8:	40020488 	.word	0x40020488
 80020ec:	400204a0 	.word	0x400204a0
 80020f0:	400204b8 	.word	0x400204b8
 80020f4:	58025408 	.word	0x58025408
 80020f8:	5802541c 	.word	0x5802541c
 80020fc:	58025430 	.word	0x58025430
 8002100:	58025444 	.word	0x58025444
 8002104:	58025458 	.word	0x58025458
 8002108:	5802546c 	.word	0x5802546c
 800210c:	58025480 	.word	0x58025480
 8002110:	58025494 	.word	0x58025494

08002114 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e237      	b.n	8002596 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b02      	cmp	r3, #2
 8002130:	d004      	beq.n	800213c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2280      	movs	r2, #128	@ 0x80
 8002136:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e22c      	b.n	8002596 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a5c      	ldr	r2, [pc, #368]	@ (80022b4 <HAL_DMA_Abort_IT+0x1a0>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d04a      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a5b      	ldr	r2, [pc, #364]	@ (80022b8 <HAL_DMA_Abort_IT+0x1a4>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d045      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a59      	ldr	r2, [pc, #356]	@ (80022bc <HAL_DMA_Abort_IT+0x1a8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d040      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a58      	ldr	r2, [pc, #352]	@ (80022c0 <HAL_DMA_Abort_IT+0x1ac>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d03b      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a56      	ldr	r2, [pc, #344]	@ (80022c4 <HAL_DMA_Abort_IT+0x1b0>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d036      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a55      	ldr	r2, [pc, #340]	@ (80022c8 <HAL_DMA_Abort_IT+0x1b4>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d031      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a53      	ldr	r2, [pc, #332]	@ (80022cc <HAL_DMA_Abort_IT+0x1b8>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d02c      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a52      	ldr	r2, [pc, #328]	@ (80022d0 <HAL_DMA_Abort_IT+0x1bc>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d027      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a50      	ldr	r2, [pc, #320]	@ (80022d4 <HAL_DMA_Abort_IT+0x1c0>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d022      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a4f      	ldr	r2, [pc, #316]	@ (80022d8 <HAL_DMA_Abort_IT+0x1c4>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d01d      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a4d      	ldr	r2, [pc, #308]	@ (80022dc <HAL_DMA_Abort_IT+0x1c8>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d018      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a4c      	ldr	r2, [pc, #304]	@ (80022e0 <HAL_DMA_Abort_IT+0x1cc>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d013      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a4a      	ldr	r2, [pc, #296]	@ (80022e4 <HAL_DMA_Abort_IT+0x1d0>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d00e      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a49      	ldr	r2, [pc, #292]	@ (80022e8 <HAL_DMA_Abort_IT+0x1d4>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d009      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a47      	ldr	r2, [pc, #284]	@ (80022ec <HAL_DMA_Abort_IT+0x1d8>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d004      	beq.n	80021dc <HAL_DMA_Abort_IT+0xc8>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a46      	ldr	r2, [pc, #280]	@ (80022f0 <HAL_DMA_Abort_IT+0x1dc>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d101      	bne.n	80021e0 <HAL_DMA_Abort_IT+0xcc>
 80021dc:	2301      	movs	r3, #1
 80021de:	e000      	b.n	80021e2 <HAL_DMA_Abort_IT+0xce>
 80021e0:	2300      	movs	r3, #0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 8086 	beq.w	80022f4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2204      	movs	r2, #4
 80021ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a2f      	ldr	r2, [pc, #188]	@ (80022b4 <HAL_DMA_Abort_IT+0x1a0>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d04a      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a2e      	ldr	r2, [pc, #184]	@ (80022b8 <HAL_DMA_Abort_IT+0x1a4>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d045      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a2c      	ldr	r2, [pc, #176]	@ (80022bc <HAL_DMA_Abort_IT+0x1a8>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d040      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a2b      	ldr	r2, [pc, #172]	@ (80022c0 <HAL_DMA_Abort_IT+0x1ac>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d03b      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a29      	ldr	r2, [pc, #164]	@ (80022c4 <HAL_DMA_Abort_IT+0x1b0>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d036      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a28      	ldr	r2, [pc, #160]	@ (80022c8 <HAL_DMA_Abort_IT+0x1b4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d031      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a26      	ldr	r2, [pc, #152]	@ (80022cc <HAL_DMA_Abort_IT+0x1b8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d02c      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a25      	ldr	r2, [pc, #148]	@ (80022d0 <HAL_DMA_Abort_IT+0x1bc>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d027      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a23      	ldr	r2, [pc, #140]	@ (80022d4 <HAL_DMA_Abort_IT+0x1c0>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d022      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a22      	ldr	r2, [pc, #136]	@ (80022d8 <HAL_DMA_Abort_IT+0x1c4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d01d      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a20      	ldr	r2, [pc, #128]	@ (80022dc <HAL_DMA_Abort_IT+0x1c8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d018      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a1f      	ldr	r2, [pc, #124]	@ (80022e0 <HAL_DMA_Abort_IT+0x1cc>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d013      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a1d      	ldr	r2, [pc, #116]	@ (80022e4 <HAL_DMA_Abort_IT+0x1d0>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d00e      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a1c      	ldr	r2, [pc, #112]	@ (80022e8 <HAL_DMA_Abort_IT+0x1d4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d009      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a1a      	ldr	r2, [pc, #104]	@ (80022ec <HAL_DMA_Abort_IT+0x1d8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d004      	beq.n	8002290 <HAL_DMA_Abort_IT+0x17c>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a19      	ldr	r2, [pc, #100]	@ (80022f0 <HAL_DMA_Abort_IT+0x1dc>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d108      	bne.n	80022a2 <HAL_DMA_Abort_IT+0x18e>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 0201 	bic.w	r2, r2, #1
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	e178      	b.n	8002594 <HAL_DMA_Abort_IT+0x480>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0201 	bic.w	r2, r2, #1
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	e16f      	b.n	8002594 <HAL_DMA_Abort_IT+0x480>
 80022b4:	40020010 	.word	0x40020010
 80022b8:	40020028 	.word	0x40020028
 80022bc:	40020040 	.word	0x40020040
 80022c0:	40020058 	.word	0x40020058
 80022c4:	40020070 	.word	0x40020070
 80022c8:	40020088 	.word	0x40020088
 80022cc:	400200a0 	.word	0x400200a0
 80022d0:	400200b8 	.word	0x400200b8
 80022d4:	40020410 	.word	0x40020410
 80022d8:	40020428 	.word	0x40020428
 80022dc:	40020440 	.word	0x40020440
 80022e0:	40020458 	.word	0x40020458
 80022e4:	40020470 	.word	0x40020470
 80022e8:	40020488 	.word	0x40020488
 80022ec:	400204a0 	.word	0x400204a0
 80022f0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f022 020e 	bic.w	r2, r2, #14
 8002302:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a6c      	ldr	r2, [pc, #432]	@ (80024bc <HAL_DMA_Abort_IT+0x3a8>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d04a      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a6b      	ldr	r2, [pc, #428]	@ (80024c0 <HAL_DMA_Abort_IT+0x3ac>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d045      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a69      	ldr	r2, [pc, #420]	@ (80024c4 <HAL_DMA_Abort_IT+0x3b0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d040      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a68      	ldr	r2, [pc, #416]	@ (80024c8 <HAL_DMA_Abort_IT+0x3b4>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d03b      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a66      	ldr	r2, [pc, #408]	@ (80024cc <HAL_DMA_Abort_IT+0x3b8>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d036      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a65      	ldr	r2, [pc, #404]	@ (80024d0 <HAL_DMA_Abort_IT+0x3bc>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d031      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a63      	ldr	r2, [pc, #396]	@ (80024d4 <HAL_DMA_Abort_IT+0x3c0>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d02c      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a62      	ldr	r2, [pc, #392]	@ (80024d8 <HAL_DMA_Abort_IT+0x3c4>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d027      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a60      	ldr	r2, [pc, #384]	@ (80024dc <HAL_DMA_Abort_IT+0x3c8>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d022      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a5f      	ldr	r2, [pc, #380]	@ (80024e0 <HAL_DMA_Abort_IT+0x3cc>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d01d      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a5d      	ldr	r2, [pc, #372]	@ (80024e4 <HAL_DMA_Abort_IT+0x3d0>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d018      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a5c      	ldr	r2, [pc, #368]	@ (80024e8 <HAL_DMA_Abort_IT+0x3d4>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d013      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a5a      	ldr	r2, [pc, #360]	@ (80024ec <HAL_DMA_Abort_IT+0x3d8>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d00e      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a59      	ldr	r2, [pc, #356]	@ (80024f0 <HAL_DMA_Abort_IT+0x3dc>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d009      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a57      	ldr	r2, [pc, #348]	@ (80024f4 <HAL_DMA_Abort_IT+0x3e0>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d004      	beq.n	80023a4 <HAL_DMA_Abort_IT+0x290>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a56      	ldr	r2, [pc, #344]	@ (80024f8 <HAL_DMA_Abort_IT+0x3e4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d108      	bne.n	80023b6 <HAL_DMA_Abort_IT+0x2a2>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 0201 	bic.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	e007      	b.n	80023c6 <HAL_DMA_Abort_IT+0x2b2>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 0201 	bic.w	r2, r2, #1
 80023c4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a3c      	ldr	r2, [pc, #240]	@ (80024bc <HAL_DMA_Abort_IT+0x3a8>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d072      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a3a      	ldr	r2, [pc, #232]	@ (80024c0 <HAL_DMA_Abort_IT+0x3ac>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d06d      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a39      	ldr	r2, [pc, #228]	@ (80024c4 <HAL_DMA_Abort_IT+0x3b0>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d068      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a37      	ldr	r2, [pc, #220]	@ (80024c8 <HAL_DMA_Abort_IT+0x3b4>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d063      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a36      	ldr	r2, [pc, #216]	@ (80024cc <HAL_DMA_Abort_IT+0x3b8>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d05e      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a34      	ldr	r2, [pc, #208]	@ (80024d0 <HAL_DMA_Abort_IT+0x3bc>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d059      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a33      	ldr	r2, [pc, #204]	@ (80024d4 <HAL_DMA_Abort_IT+0x3c0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d054      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a31      	ldr	r2, [pc, #196]	@ (80024d8 <HAL_DMA_Abort_IT+0x3c4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d04f      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a30      	ldr	r2, [pc, #192]	@ (80024dc <HAL_DMA_Abort_IT+0x3c8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d04a      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a2e      	ldr	r2, [pc, #184]	@ (80024e0 <HAL_DMA_Abort_IT+0x3cc>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d045      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a2d      	ldr	r2, [pc, #180]	@ (80024e4 <HAL_DMA_Abort_IT+0x3d0>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d040      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a2b      	ldr	r2, [pc, #172]	@ (80024e8 <HAL_DMA_Abort_IT+0x3d4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d03b      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a2a      	ldr	r2, [pc, #168]	@ (80024ec <HAL_DMA_Abort_IT+0x3d8>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d036      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a28      	ldr	r2, [pc, #160]	@ (80024f0 <HAL_DMA_Abort_IT+0x3dc>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d031      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a27      	ldr	r2, [pc, #156]	@ (80024f4 <HAL_DMA_Abort_IT+0x3e0>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d02c      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a25      	ldr	r2, [pc, #148]	@ (80024f8 <HAL_DMA_Abort_IT+0x3e4>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d027      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a24      	ldr	r2, [pc, #144]	@ (80024fc <HAL_DMA_Abort_IT+0x3e8>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d022      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a22      	ldr	r2, [pc, #136]	@ (8002500 <HAL_DMA_Abort_IT+0x3ec>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d01d      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a21      	ldr	r2, [pc, #132]	@ (8002504 <HAL_DMA_Abort_IT+0x3f0>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d018      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a1f      	ldr	r2, [pc, #124]	@ (8002508 <HAL_DMA_Abort_IT+0x3f4>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d013      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a1e      	ldr	r2, [pc, #120]	@ (800250c <HAL_DMA_Abort_IT+0x3f8>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d00e      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a1c      	ldr	r2, [pc, #112]	@ (8002510 <HAL_DMA_Abort_IT+0x3fc>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d009      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002514 <HAL_DMA_Abort_IT+0x400>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d004      	beq.n	80024b6 <HAL_DMA_Abort_IT+0x3a2>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a19      	ldr	r2, [pc, #100]	@ (8002518 <HAL_DMA_Abort_IT+0x404>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d132      	bne.n	800251c <HAL_DMA_Abort_IT+0x408>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e031      	b.n	800251e <HAL_DMA_Abort_IT+0x40a>
 80024ba:	bf00      	nop
 80024bc:	40020010 	.word	0x40020010
 80024c0:	40020028 	.word	0x40020028
 80024c4:	40020040 	.word	0x40020040
 80024c8:	40020058 	.word	0x40020058
 80024cc:	40020070 	.word	0x40020070
 80024d0:	40020088 	.word	0x40020088
 80024d4:	400200a0 	.word	0x400200a0
 80024d8:	400200b8 	.word	0x400200b8
 80024dc:	40020410 	.word	0x40020410
 80024e0:	40020428 	.word	0x40020428
 80024e4:	40020440 	.word	0x40020440
 80024e8:	40020458 	.word	0x40020458
 80024ec:	40020470 	.word	0x40020470
 80024f0:	40020488 	.word	0x40020488
 80024f4:	400204a0 	.word	0x400204a0
 80024f8:	400204b8 	.word	0x400204b8
 80024fc:	58025408 	.word	0x58025408
 8002500:	5802541c 	.word	0x5802541c
 8002504:	58025430 	.word	0x58025430
 8002508:	58025444 	.word	0x58025444
 800250c:	58025458 	.word	0x58025458
 8002510:	5802546c 	.word	0x5802546c
 8002514:	58025480 	.word	0x58025480
 8002518:	58025494 	.word	0x58025494
 800251c:	2300      	movs	r3, #0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d028      	beq.n	8002574 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800252c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002530:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002536:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253c:	f003 031f 	and.w	r3, r3, #31
 8002540:	2201      	movs	r2, #1
 8002542:	409a      	lsls	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002550:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00c      	beq.n	8002574 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002564:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002568:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002572:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop

080025a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b089      	sub	sp, #36	@ 0x24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025aa:	2300      	movs	r3, #0
 80025ac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80025ae:	4b89      	ldr	r3, [pc, #548]	@ (80027d4 <HAL_GPIO_Init+0x234>)
 80025b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80025b2:	e194      	b.n	80028de <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	2101      	movs	r1, #1
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	fa01 f303 	lsl.w	r3, r1, r3
 80025c0:	4013      	ands	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 8186 	beq.w	80028d8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d005      	beq.n	80025e4 <HAL_GPIO_Init+0x44>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 0303 	and.w	r3, r3, #3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d130      	bne.n	8002646 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	2203      	movs	r2, #3
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	43db      	mvns	r3, r3
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	4013      	ands	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	68da      	ldr	r2, [r3, #12]
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4313      	orrs	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800261a:	2201      	movs	r2, #1
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43db      	mvns	r3, r3
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	4013      	ands	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	091b      	lsrs	r3, r3, #4
 8002630:	f003 0201 	and.w	r2, r3, #1
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	4313      	orrs	r3, r2
 800263e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f003 0303 	and.w	r3, r3, #3
 800264e:	2b03      	cmp	r3, #3
 8002650:	d017      	beq.n	8002682 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	2203      	movs	r2, #3
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4013      	ands	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4313      	orrs	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d123      	bne.n	80026d6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	08da      	lsrs	r2, r3, #3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	3208      	adds	r2, #8
 8002696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800269a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	220f      	movs	r2, #15
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43db      	mvns	r3, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4013      	ands	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	691a      	ldr	r2, [r3, #16]
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	08da      	lsrs	r2, r3, #3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	3208      	adds	r2, #8
 80026d0:	69b9      	ldr	r1, [r7, #24]
 80026d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	2203      	movs	r2, #3
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 0203 	and.w	r2, r3, #3
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002712:	2b00      	cmp	r3, #0
 8002714:	f000 80e0 	beq.w	80028d8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002718:	4b2f      	ldr	r3, [pc, #188]	@ (80027d8 <HAL_GPIO_Init+0x238>)
 800271a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800271e:	4a2e      	ldr	r2, [pc, #184]	@ (80027d8 <HAL_GPIO_Init+0x238>)
 8002720:	f043 0302 	orr.w	r3, r3, #2
 8002724:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002728:	4b2b      	ldr	r3, [pc, #172]	@ (80027d8 <HAL_GPIO_Init+0x238>)
 800272a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002736:	4a29      	ldr	r2, [pc, #164]	@ (80027dc <HAL_GPIO_Init+0x23c>)
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	089b      	lsrs	r3, r3, #2
 800273c:	3302      	adds	r3, #2
 800273e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002742:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	f003 0303 	and.w	r3, r3, #3
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	220f      	movs	r2, #15
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a20      	ldr	r2, [pc, #128]	@ (80027e0 <HAL_GPIO_Init+0x240>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d052      	beq.n	8002808 <HAL_GPIO_Init+0x268>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a1f      	ldr	r2, [pc, #124]	@ (80027e4 <HAL_GPIO_Init+0x244>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d031      	beq.n	80027ce <HAL_GPIO_Init+0x22e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a1e      	ldr	r2, [pc, #120]	@ (80027e8 <HAL_GPIO_Init+0x248>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d02b      	beq.n	80027ca <HAL_GPIO_Init+0x22a>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a1d      	ldr	r2, [pc, #116]	@ (80027ec <HAL_GPIO_Init+0x24c>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d025      	beq.n	80027c6 <HAL_GPIO_Init+0x226>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a1c      	ldr	r2, [pc, #112]	@ (80027f0 <HAL_GPIO_Init+0x250>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d01f      	beq.n	80027c2 <HAL_GPIO_Init+0x222>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a1b      	ldr	r2, [pc, #108]	@ (80027f4 <HAL_GPIO_Init+0x254>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d019      	beq.n	80027be <HAL_GPIO_Init+0x21e>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a1a      	ldr	r2, [pc, #104]	@ (80027f8 <HAL_GPIO_Init+0x258>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d013      	beq.n	80027ba <HAL_GPIO_Init+0x21a>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a19      	ldr	r2, [pc, #100]	@ (80027fc <HAL_GPIO_Init+0x25c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d00d      	beq.n	80027b6 <HAL_GPIO_Init+0x216>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a18      	ldr	r2, [pc, #96]	@ (8002800 <HAL_GPIO_Init+0x260>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d007      	beq.n	80027b2 <HAL_GPIO_Init+0x212>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a17      	ldr	r2, [pc, #92]	@ (8002804 <HAL_GPIO_Init+0x264>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d101      	bne.n	80027ae <HAL_GPIO_Init+0x20e>
 80027aa:	2309      	movs	r3, #9
 80027ac:	e02d      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027ae:	230a      	movs	r3, #10
 80027b0:	e02b      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027b2:	2308      	movs	r3, #8
 80027b4:	e029      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027b6:	2307      	movs	r3, #7
 80027b8:	e027      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027ba:	2306      	movs	r3, #6
 80027bc:	e025      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027be:	2305      	movs	r3, #5
 80027c0:	e023      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027c2:	2304      	movs	r3, #4
 80027c4:	e021      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027c6:	2303      	movs	r3, #3
 80027c8:	e01f      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e01d      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027ce:	2301      	movs	r3, #1
 80027d0:	e01b      	b.n	800280a <HAL_GPIO_Init+0x26a>
 80027d2:	bf00      	nop
 80027d4:	58000080 	.word	0x58000080
 80027d8:	58024400 	.word	0x58024400
 80027dc:	58000400 	.word	0x58000400
 80027e0:	58020000 	.word	0x58020000
 80027e4:	58020400 	.word	0x58020400
 80027e8:	58020800 	.word	0x58020800
 80027ec:	58020c00 	.word	0x58020c00
 80027f0:	58021000 	.word	0x58021000
 80027f4:	58021400 	.word	0x58021400
 80027f8:	58021800 	.word	0x58021800
 80027fc:	58021c00 	.word	0x58021c00
 8002800:	58022000 	.word	0x58022000
 8002804:	58022400 	.word	0x58022400
 8002808:	2300      	movs	r3, #0
 800280a:	69fa      	ldr	r2, [r7, #28]
 800280c:	f002 0203 	and.w	r2, r2, #3
 8002810:	0092      	lsls	r2, r2, #2
 8002812:	4093      	lsls	r3, r2
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800281a:	4938      	ldr	r1, [pc, #224]	@ (80028fc <HAL_GPIO_Init+0x35c>)
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	089b      	lsrs	r3, r3, #2
 8002820:	3302      	adds	r3, #2
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002828:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	43db      	mvns	r3, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4013      	ands	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800284e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002856:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	43db      	mvns	r3, r3
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	4013      	ands	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d003      	beq.n	800287c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800287c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	43db      	mvns	r3, r3
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4013      	ands	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d003      	beq.n	80028a8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	43db      	mvns	r3, r3
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	4013      	ands	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	3301      	adds	r3, #1
 80028dc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	fa22 f303 	lsr.w	r3, r2, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f47f ae63 	bne.w	80025b4 <HAL_GPIO_Init+0x14>
  }
}
 80028ee:	bf00      	nop
 80028f0:	bf00      	nop
 80028f2:	3724      	adds	r7, #36	@ 0x24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	58000400 	.word	0x58000400

08002900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	807b      	strh	r3, [r7, #2]
 800290c:	4613      	mov	r3, r2
 800290e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002910:	787b      	ldrb	r3, [r7, #1]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002916:	887a      	ldrh	r2, [r7, #2]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800291c:	e003      	b.n	8002926 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800291e:	887b      	ldrh	r3, [r7, #2]
 8002920:	041a      	lsls	r2, r3, #16
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	619a      	str	r2, [r3, #24]
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002932:	b480      	push	{r7}
 8002934:	b085      	sub	sp, #20
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
 800293a:	460b      	mov	r3, r1
 800293c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002944:	887a      	ldrh	r2, [r7, #2]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	4013      	ands	r3, r2
 800294a:	041a      	lsls	r2, r3, #16
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	43d9      	mvns	r1, r3
 8002950:	887b      	ldrh	r3, [r7, #2]
 8002952:	400b      	ands	r3, r1
 8002954:	431a      	orrs	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	619a      	str	r2, [r3, #24]
}
 800295a:	bf00      	nop
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
	...

08002968 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002970:	4b19      	ldr	r3, [pc, #100]	@ (80029d8 <HAL_PWREx_ConfigSupply+0x70>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b04      	cmp	r3, #4
 800297a:	d00a      	beq.n	8002992 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800297c:	4b16      	ldr	r3, [pc, #88]	@ (80029d8 <HAL_PWREx_ConfigSupply+0x70>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	429a      	cmp	r2, r3
 8002988:	d001      	beq.n	800298e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e01f      	b.n	80029ce <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	e01d      	b.n	80029ce <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002992:	4b11      	ldr	r3, [pc, #68]	@ (80029d8 <HAL_PWREx_ConfigSupply+0x70>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	f023 0207 	bic.w	r2, r3, #7
 800299a:	490f      	ldr	r1, [pc, #60]	@ (80029d8 <HAL_PWREx_ConfigSupply+0x70>)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4313      	orrs	r3, r2
 80029a0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80029a2:	f7fe ff29 	bl	80017f8 <HAL_GetTick>
 80029a6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80029a8:	e009      	b.n	80029be <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80029aa:	f7fe ff25 	bl	80017f8 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029b8:	d901      	bls.n	80029be <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e007      	b.n	80029ce <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80029be:	4b06      	ldr	r3, [pc, #24]	@ (80029d8 <HAL_PWREx_ConfigSupply+0x70>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029ca:	d1ee      	bne.n	80029aa <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	58024800 	.word	0x58024800

080029dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b08c      	sub	sp, #48	@ 0x30
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d102      	bne.n	80029f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	f000 bc48 	b.w	8003280 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f000 8088 	beq.w	8002b0e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029fe:	4b99      	ldr	r3, [pc, #612]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a08:	4b96      	ldr	r3, [pc, #600]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a10:	2b10      	cmp	r3, #16
 8002a12:	d007      	beq.n	8002a24 <HAL_RCC_OscConfig+0x48>
 8002a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a16:	2b18      	cmp	r3, #24
 8002a18:	d111      	bne.n	8002a3e <HAL_RCC_OscConfig+0x62>
 8002a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a1c:	f003 0303 	and.w	r3, r3, #3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d10c      	bne.n	8002a3e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a24:	4b8f      	ldr	r3, [pc, #572]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d06d      	beq.n	8002b0c <HAL_RCC_OscConfig+0x130>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d169      	bne.n	8002b0c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	f000 bc21 	b.w	8003280 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a46:	d106      	bne.n	8002a56 <HAL_RCC_OscConfig+0x7a>
 8002a48:	4b86      	ldr	r3, [pc, #536]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a85      	ldr	r2, [pc, #532]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a52:	6013      	str	r3, [r2, #0]
 8002a54:	e02e      	b.n	8002ab4 <HAL_RCC_OscConfig+0xd8>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10c      	bne.n	8002a78 <HAL_RCC_OscConfig+0x9c>
 8002a5e:	4b81      	ldr	r3, [pc, #516]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a80      	ldr	r2, [pc, #512]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a68:	6013      	str	r3, [r2, #0]
 8002a6a:	4b7e      	ldr	r3, [pc, #504]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a70:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a74:	6013      	str	r3, [r2, #0]
 8002a76:	e01d      	b.n	8002ab4 <HAL_RCC_OscConfig+0xd8>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a80:	d10c      	bne.n	8002a9c <HAL_RCC_OscConfig+0xc0>
 8002a82:	4b78      	ldr	r3, [pc, #480]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a77      	ldr	r2, [pc, #476]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	4b75      	ldr	r3, [pc, #468]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a74      	ldr	r2, [pc, #464]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a98:	6013      	str	r3, [r2, #0]
 8002a9a:	e00b      	b.n	8002ab4 <HAL_RCC_OscConfig+0xd8>
 8002a9c:	4b71      	ldr	r3, [pc, #452]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a70      	ldr	r2, [pc, #448]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aa6:	6013      	str	r3, [r2, #0]
 8002aa8:	4b6e      	ldr	r3, [pc, #440]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a6d      	ldr	r2, [pc, #436]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002aae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ab2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d013      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7fe fe9c 	bl	80017f8 <HAL_GetTick>
 8002ac0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ac2:	e008      	b.n	8002ad6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac4:	f7fe fe98 	bl	80017f8 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b64      	cmp	r3, #100	@ 0x64
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e3d4      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ad6:	4b63      	ldr	r3, [pc, #396]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0f0      	beq.n	8002ac4 <HAL_RCC_OscConfig+0xe8>
 8002ae2:	e014      	b.n	8002b0e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae4:	f7fe fe88 	bl	80017f8 <HAL_GetTick>
 8002ae8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aec:	f7fe fe84 	bl	80017f8 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b64      	cmp	r3, #100	@ 0x64
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e3c0      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002afe:	4b59      	ldr	r3, [pc, #356]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1f0      	bne.n	8002aec <HAL_RCC_OscConfig+0x110>
 8002b0a:	e000      	b.n	8002b0e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 80ca 	beq.w	8002cb0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b1c:	4b51      	ldr	r3, [pc, #324]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b24:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b26:	4b4f      	ldr	r3, [pc, #316]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002b2c:	6a3b      	ldr	r3, [r7, #32]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d007      	beq.n	8002b42 <HAL_RCC_OscConfig+0x166>
 8002b32:	6a3b      	ldr	r3, [r7, #32]
 8002b34:	2b18      	cmp	r3, #24
 8002b36:	d156      	bne.n	8002be6 <HAL_RCC_OscConfig+0x20a>
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	f003 0303 	and.w	r3, r3, #3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d151      	bne.n	8002be6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b42:	4b48      	ldr	r3, [pc, #288]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0304 	and.w	r3, r3, #4
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d005      	beq.n	8002b5a <HAL_RCC_OscConfig+0x17e>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e392      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002b5a:	4b42      	ldr	r3, [pc, #264]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 0219 	bic.w	r2, r3, #25
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	493f      	ldr	r1, [pc, #252]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b6c:	f7fe fe44 	bl	80017f8 <HAL_GetTick>
 8002b70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b74:	f7fe fe40 	bl	80017f8 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e37c      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b86:	4b37      	ldr	r3, [pc, #220]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0304 	and.w	r3, r3, #4
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d0f0      	beq.n	8002b74 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b92:	f7fe fe3d 	bl	8001810 <HAL_GetREVID>
 8002b96:	4603      	mov	r3, r0
 8002b98:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d817      	bhi.n	8002bd0 <HAL_RCC_OscConfig+0x1f4>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	2b40      	cmp	r3, #64	@ 0x40
 8002ba6:	d108      	bne.n	8002bba <HAL_RCC_OscConfig+0x1de>
 8002ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002bb0:	4a2c      	ldr	r2, [pc, #176]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002bb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bb6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bb8:	e07a      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bba:	4b2a      	ldr	r3, [pc, #168]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	031b      	lsls	r3, r3, #12
 8002bc8:	4926      	ldr	r1, [pc, #152]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bce:	e06f      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd0:	4b24      	ldr	r3, [pc, #144]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	061b      	lsls	r3, r3, #24
 8002bde:	4921      	ldr	r1, [pc, #132]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002be4:	e064      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d047      	beq.n	8002c7e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002bee:	4b1d      	ldr	r3, [pc, #116]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f023 0219 	bic.w	r2, r3, #25
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	491a      	ldr	r1, [pc, #104]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c00:	f7fe fdfa 	bl	80017f8 <HAL_GetTick>
 8002c04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c08:	f7fe fdf6 	bl	80017f8 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e332      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c1a:	4b12      	ldr	r3, [pc, #72]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d0f0      	beq.n	8002c08 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c26:	f7fe fdf3 	bl	8001810 <HAL_GetREVID>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d819      	bhi.n	8002c68 <HAL_RCC_OscConfig+0x28c>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	2b40      	cmp	r3, #64	@ 0x40
 8002c3a:	d108      	bne.n	8002c4e <HAL_RCC_OscConfig+0x272>
 8002c3c:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002c44:	4a07      	ldr	r2, [pc, #28]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002c46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c4a:	6053      	str	r3, [r2, #4]
 8002c4c:	e030      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2d4>
 8002c4e:	4b05      	ldr	r3, [pc, #20]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	031b      	lsls	r3, r3, #12
 8002c5c:	4901      	ldr	r1, [pc, #4]	@ (8002c64 <HAL_RCC_OscConfig+0x288>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	604b      	str	r3, [r1, #4]
 8002c62:	e025      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2d4>
 8002c64:	58024400 	.word	0x58024400
 8002c68:	4b9a      	ldr	r3, [pc, #616]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	061b      	lsls	r3, r3, #24
 8002c76:	4997      	ldr	r1, [pc, #604]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	604b      	str	r3, [r1, #4]
 8002c7c:	e018      	b.n	8002cb0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c7e:	4b95      	ldr	r3, [pc, #596]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a94      	ldr	r2, [pc, #592]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002c84:	f023 0301 	bic.w	r3, r3, #1
 8002c88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8a:	f7fe fdb5 	bl	80017f8 <HAL_GetTick>
 8002c8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c92:	f7fe fdb1 	bl	80017f8 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e2ed      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ca4:	4b8b      	ldr	r3, [pc, #556]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0304 	and.w	r3, r3, #4
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1f0      	bne.n	8002c92 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0310 	and.w	r3, r3, #16
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 80a9 	beq.w	8002e10 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cbe:	4b85      	ldr	r3, [pc, #532]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002cc6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002cc8:	4b82      	ldr	r3, [pc, #520]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ccc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d007      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x308>
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	2b18      	cmp	r3, #24
 8002cd8:	d13a      	bne.n	8002d50 <HAL_RCC_OscConfig+0x374>
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f003 0303 	and.w	r3, r3, #3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d135      	bne.n	8002d50 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ce4:	4b7b      	ldr	r3, [pc, #492]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d005      	beq.n	8002cfc <HAL_RCC_OscConfig+0x320>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	69db      	ldr	r3, [r3, #28]
 8002cf4:	2b80      	cmp	r3, #128	@ 0x80
 8002cf6:	d001      	beq.n	8002cfc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e2c1      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002cfc:	f7fe fd88 	bl	8001810 <HAL_GetREVID>
 8002d00:	4603      	mov	r3, r0
 8002d02:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d817      	bhi.n	8002d3a <HAL_RCC_OscConfig+0x35e>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	2b20      	cmp	r3, #32
 8002d10:	d108      	bne.n	8002d24 <HAL_RCC_OscConfig+0x348>
 8002d12:	4b70      	ldr	r3, [pc, #448]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002d1a:	4a6e      	ldr	r2, [pc, #440]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d20:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d22:	e075      	b.n	8002e10 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d24:	4b6b      	ldr	r3, [pc, #428]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	069b      	lsls	r3, r3, #26
 8002d32:	4968      	ldr	r1, [pc, #416]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d38:	e06a      	b.n	8002e10 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d3a:	4b66      	ldr	r3, [pc, #408]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	061b      	lsls	r3, r3, #24
 8002d48:	4962      	ldr	r1, [pc, #392]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d4e:	e05f      	b.n	8002e10 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	69db      	ldr	r3, [r3, #28]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d042      	beq.n	8002dde <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002d58:	4b5e      	ldr	r3, [pc, #376]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a5d      	ldr	r2, [pc, #372]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d64:	f7fe fd48 	bl	80017f8 <HAL_GetTick>
 8002d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002d6c:	f7fe fd44 	bl	80017f8 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e280      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d7e:	4b55      	ldr	r3, [pc, #340]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0f0      	beq.n	8002d6c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d8a:	f7fe fd41 	bl	8001810 <HAL_GetREVID>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d817      	bhi.n	8002dc8 <HAL_RCC_OscConfig+0x3ec>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	d108      	bne.n	8002db2 <HAL_RCC_OscConfig+0x3d6>
 8002da0:	4b4c      	ldr	r3, [pc, #304]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002da8:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002daa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002dae:	6053      	str	r3, [r2, #4]
 8002db0:	e02e      	b.n	8002e10 <HAL_RCC_OscConfig+0x434>
 8002db2:	4b48      	ldr	r3, [pc, #288]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	069b      	lsls	r3, r3, #26
 8002dc0:	4944      	ldr	r1, [pc, #272]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	604b      	str	r3, [r1, #4]
 8002dc6:	e023      	b.n	8002e10 <HAL_RCC_OscConfig+0x434>
 8002dc8:	4b42      	ldr	r3, [pc, #264]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	061b      	lsls	r3, r3, #24
 8002dd6:	493f      	ldr	r1, [pc, #252]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	60cb      	str	r3, [r1, #12]
 8002ddc:	e018      	b.n	8002e10 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002dde:	4b3d      	ldr	r3, [pc, #244]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002de4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002de8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dea:	f7fe fd05 	bl	80017f8 <HAL_GetTick>
 8002dee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002df0:	e008      	b.n	8002e04 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002df2:	f7fe fd01 	bl	80017f8 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d901      	bls.n	8002e04 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e23d      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e04:	4b33      	ldr	r3, [pc, #204]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1f0      	bne.n	8002df2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d036      	beq.n	8002e8a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	695b      	ldr	r3, [r3, #20]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d019      	beq.n	8002e58 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e24:	4b2b      	ldr	r3, [pc, #172]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002e26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e28:	4a2a      	ldr	r2, [pc, #168]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002e2a:	f043 0301 	orr.w	r3, r3, #1
 8002e2e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e30:	f7fe fce2 	bl	80017f8 <HAL_GetTick>
 8002e34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e38:	f7fe fcde 	bl	80017f8 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e21a      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e4a:	4b22      	ldr	r3, [pc, #136]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0x45c>
 8002e56:	e018      	b.n	8002e8a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e58:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002e5e:	f023 0301 	bic.w	r3, r3, #1
 8002e62:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e64:	f7fe fcc8 	bl	80017f8 <HAL_GetTick>
 8002e68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e6c:	f7fe fcc4 	bl	80017f8 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e200      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e7e:	4b15      	ldr	r3, [pc, #84]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002e80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1f0      	bne.n	8002e6c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0320 	and.w	r3, r3, #32
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d039      	beq.n	8002f0a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d01c      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002ea4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ea8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002eaa:	f7fe fca5 	bl	80017f8 <HAL_GetTick>
 8002eae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002eb0:	e008      	b.n	8002ec4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002eb2:	f7fe fca1 	bl	80017f8 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e1dd      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ec4:	4b03      	ldr	r3, [pc, #12]	@ (8002ed4 <HAL_RCC_OscConfig+0x4f8>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d0f0      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x4d6>
 8002ed0:	e01b      	b.n	8002f0a <HAL_RCC_OscConfig+0x52e>
 8002ed2:	bf00      	nop
 8002ed4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ed8:	4b9b      	ldr	r3, [pc, #620]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a9a      	ldr	r2, [pc, #616]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002ede:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ee2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ee4:	f7fe fc88 	bl	80017f8 <HAL_GetTick>
 8002ee8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002eea:	e008      	b.n	8002efe <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002eec:	f7fe fc84 	bl	80017f8 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e1c0      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002efe:	4b92      	ldr	r3, [pc, #584]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f0      	bne.n	8002eec <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 8081 	beq.w	800301a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f18:	4b8c      	ldr	r3, [pc, #560]	@ (800314c <HAL_RCC_OscConfig+0x770>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a8b      	ldr	r2, [pc, #556]	@ (800314c <HAL_RCC_OscConfig+0x770>)
 8002f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f22:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f24:	f7fe fc68 	bl	80017f8 <HAL_GetTick>
 8002f28:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2c:	f7fe fc64 	bl	80017f8 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b64      	cmp	r3, #100	@ 0x64
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e1a0      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f3e:	4b83      	ldr	r3, [pc, #524]	@ (800314c <HAL_RCC_OscConfig+0x770>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d0f0      	beq.n	8002f2c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d106      	bne.n	8002f60 <HAL_RCC_OscConfig+0x584>
 8002f52:	4b7d      	ldr	r3, [pc, #500]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f56:	4a7c      	ldr	r2, [pc, #496]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f5e:	e02d      	b.n	8002fbc <HAL_RCC_OscConfig+0x5e0>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d10c      	bne.n	8002f82 <HAL_RCC_OscConfig+0x5a6>
 8002f68:	4b77      	ldr	r3, [pc, #476]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f6c:	4a76      	ldr	r2, [pc, #472]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f6e:	f023 0301 	bic.w	r3, r3, #1
 8002f72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f74:	4b74      	ldr	r3, [pc, #464]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f78:	4a73      	ldr	r2, [pc, #460]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f7a:	f023 0304 	bic.w	r3, r3, #4
 8002f7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f80:	e01c      	b.n	8002fbc <HAL_RCC_OscConfig+0x5e0>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b05      	cmp	r3, #5
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x5c8>
 8002f8a:	4b6f      	ldr	r3, [pc, #444]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8e:	4a6e      	ldr	r2, [pc, #440]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f90:	f043 0304 	orr.w	r3, r3, #4
 8002f94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f96:	4b6c      	ldr	r3, [pc, #432]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9a:	4a6b      	ldr	r2, [pc, #428]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fa2:	e00b      	b.n	8002fbc <HAL_RCC_OscConfig+0x5e0>
 8002fa4:	4b68      	ldr	r3, [pc, #416]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa8:	4a67      	ldr	r2, [pc, #412]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002faa:	f023 0301 	bic.w	r3, r3, #1
 8002fae:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fb0:	4b65      	ldr	r3, [pc, #404]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb4:	4a64      	ldr	r2, [pc, #400]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002fb6:	f023 0304 	bic.w	r3, r3, #4
 8002fba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d015      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc4:	f7fe fc18 	bl	80017f8 <HAL_GetTick>
 8002fc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fca:	e00a      	b.n	8002fe2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fcc:	f7fe fc14 	bl	80017f8 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e14e      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fe2:	4b59      	ldr	r3, [pc, #356]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8002fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0ee      	beq.n	8002fcc <HAL_RCC_OscConfig+0x5f0>
 8002fee:	e014      	b.n	800301a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff0:	f7fe fc02 	bl	80017f8 <HAL_GetTick>
 8002ff4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ff6:	e00a      	b.n	800300e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ff8:	f7fe fbfe 	bl	80017f8 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003006:	4293      	cmp	r3, r2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e138      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800300e:	4b4e      	ldr	r3, [pc, #312]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1ee      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 812d 	beq.w	800327e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003024:	4b48      	ldr	r3, [pc, #288]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800302c:	2b18      	cmp	r3, #24
 800302e:	f000 80bd 	beq.w	80031ac <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003036:	2b02      	cmp	r3, #2
 8003038:	f040 809e 	bne.w	8003178 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303c:	4b42      	ldr	r3, [pc, #264]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a41      	ldr	r2, [pc, #260]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003042:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003046:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003048:	f7fe fbd6 	bl	80017f8 <HAL_GetTick>
 800304c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003050:	f7fe fbd2 	bl	80017f8 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e10e      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003062:	4b39      	ldr	r3, [pc, #228]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f0      	bne.n	8003050 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800306e:	4b36      	ldr	r3, [pc, #216]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003070:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003072:	4b37      	ldr	r3, [pc, #220]	@ (8003150 <HAL_RCC_OscConfig+0x774>)
 8003074:	4013      	ands	r3, r2
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800307e:	0112      	lsls	r2, r2, #4
 8003080:	430a      	orrs	r2, r1
 8003082:	4931      	ldr	r1, [pc, #196]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003084:	4313      	orrs	r3, r2
 8003086:	628b      	str	r3, [r1, #40]	@ 0x28
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308c:	3b01      	subs	r3, #1
 800308e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003096:	3b01      	subs	r3, #1
 8003098:	025b      	lsls	r3, r3, #9
 800309a:	b29b      	uxth	r3, r3
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030a2:	3b01      	subs	r3, #1
 80030a4:	041b      	lsls	r3, r3, #16
 80030a6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b0:	3b01      	subs	r3, #1
 80030b2:	061b      	lsls	r3, r3, #24
 80030b4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80030b8:	4923      	ldr	r1, [pc, #140]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80030be:	4b22      	ldr	r3, [pc, #136]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c2:	4a21      	ldr	r2, [pc, #132]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030c4:	f023 0301 	bic.w	r3, r3, #1
 80030c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80030ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030ce:	4b21      	ldr	r3, [pc, #132]	@ (8003154 <HAL_RCC_OscConfig+0x778>)
 80030d0:	4013      	ands	r3, r2
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80030d6:	00d2      	lsls	r2, r2, #3
 80030d8:	491b      	ldr	r1, [pc, #108]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80030de:	4b1a      	ldr	r3, [pc, #104]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e2:	f023 020c 	bic.w	r2, r3, #12
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ea:	4917      	ldr	r1, [pc, #92]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80030f0:	4b15      	ldr	r3, [pc, #84]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f4:	f023 0202 	bic.w	r2, r3, #2
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fc:	4912      	ldr	r1, [pc, #72]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003102:	4b11      	ldr	r3, [pc, #68]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003106:	4a10      	ldr	r2, [pc, #64]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003108:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800310c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800310e:	4b0e      	ldr	r3, [pc, #56]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003112:	4a0d      	ldr	r2, [pc, #52]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003114:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003118:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800311a:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 800311c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800311e:	4a0a      	ldr	r2, [pc, #40]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003120:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003124:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003126:	4b08      	ldr	r3, [pc, #32]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312a:	4a07      	ldr	r2, [pc, #28]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003132:	4b05      	ldr	r3, [pc, #20]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a04      	ldr	r2, [pc, #16]	@ (8003148 <HAL_RCC_OscConfig+0x76c>)
 8003138:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800313c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313e:	f7fe fb5b 	bl	80017f8 <HAL_GetTick>
 8003142:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003144:	e011      	b.n	800316a <HAL_RCC_OscConfig+0x78e>
 8003146:	bf00      	nop
 8003148:	58024400 	.word	0x58024400
 800314c:	58024800 	.word	0x58024800
 8003150:	fffffc0c 	.word	0xfffffc0c
 8003154:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003158:	f7fe fb4e 	bl	80017f8 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b02      	cmp	r3, #2
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e08a      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800316a:	4b47      	ldr	r3, [pc, #284]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d0f0      	beq.n	8003158 <HAL_RCC_OscConfig+0x77c>
 8003176:	e082      	b.n	800327e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003178:	4b43      	ldr	r3, [pc, #268]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a42      	ldr	r2, [pc, #264]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 800317e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003182:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003184:	f7fe fb38 	bl	80017f8 <HAL_GetTick>
 8003188:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800318c:	f7fe fb34 	bl	80017f8 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e070      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800319e:	4b3a      	ldr	r3, [pc, #232]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f0      	bne.n	800318c <HAL_RCC_OscConfig+0x7b0>
 80031aa:	e068      	b.n	800327e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80031ac:	4b36      	ldr	r3, [pc, #216]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 80031ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80031b2:	4b35      	ldr	r3, [pc, #212]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d031      	beq.n	8003224 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	f003 0203 	and.w	r2, r3, #3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d12a      	bne.n	8003224 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031da:	429a      	cmp	r2, r3
 80031dc:	d122      	bne.n	8003224 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d11a      	bne.n	8003224 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	0a5b      	lsrs	r3, r3, #9
 80031f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031fa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d111      	bne.n	8003224 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	0c1b      	lsrs	r3, r3, #16
 8003204:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800320e:	429a      	cmp	r2, r3
 8003210:	d108      	bne.n	8003224 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	0e1b      	lsrs	r3, r3, #24
 8003216:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800321e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003220:	429a      	cmp	r2, r3
 8003222:	d001      	beq.n	8003228 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e02b      	b.n	8003280 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003228:	4b17      	ldr	r3, [pc, #92]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 800322a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800322c:	08db      	lsrs	r3, r3, #3
 800322e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003232:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	429a      	cmp	r2, r3
 800323c:	d01f      	beq.n	800327e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800323e:	4b12      	ldr	r3, [pc, #72]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 8003240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003242:	4a11      	ldr	r2, [pc, #68]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 8003244:	f023 0301 	bic.w	r3, r3, #1
 8003248:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800324a:	f7fe fad5 	bl	80017f8 <HAL_GetTick>
 800324e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003250:	bf00      	nop
 8003252:	f7fe fad1 	bl	80017f8 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325a:	4293      	cmp	r3, r2
 800325c:	d0f9      	beq.n	8003252 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800325e:	4b0a      	ldr	r3, [pc, #40]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 8003260:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003262:	4b0a      	ldr	r3, [pc, #40]	@ (800328c <HAL_RCC_OscConfig+0x8b0>)
 8003264:	4013      	ands	r3, r2
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800326a:	00d2      	lsls	r2, r2, #3
 800326c:	4906      	ldr	r1, [pc, #24]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 800326e:	4313      	orrs	r3, r2
 8003270:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003272:	4b05      	ldr	r3, [pc, #20]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 8003274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003276:	4a04      	ldr	r2, [pc, #16]	@ (8003288 <HAL_RCC_OscConfig+0x8ac>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3730      	adds	r7, #48	@ 0x30
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	58024400 	.word	0x58024400
 800328c:	ffff0007 	.word	0xffff0007

08003290 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e19c      	b.n	80035de <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032a4:	4b8a      	ldr	r3, [pc, #552]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 030f 	and.w	r3, r3, #15
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d910      	bls.n	80032d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b2:	4b87      	ldr	r3, [pc, #540]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 020f 	bic.w	r2, r3, #15
 80032ba:	4985      	ldr	r1, [pc, #532]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	4313      	orrs	r3, r2
 80032c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c2:	4b83      	ldr	r3, [pc, #524]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e184      	b.n	80035de <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d010      	beq.n	8003302 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	691a      	ldr	r2, [r3, #16]
 80032e4:	4b7b      	ldr	r3, [pc, #492]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d908      	bls.n	8003302 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80032f0:	4b78      	ldr	r3, [pc, #480]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691b      	ldr	r3, [r3, #16]
 80032fc:	4975      	ldr	r1, [pc, #468]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0308 	and.w	r3, r3, #8
 800330a:	2b00      	cmp	r3, #0
 800330c:	d010      	beq.n	8003330 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	695a      	ldr	r2, [r3, #20]
 8003312:	4b70      	ldr	r3, [pc, #448]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800331a:	429a      	cmp	r2, r3
 800331c:	d908      	bls.n	8003330 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800331e:	4b6d      	ldr	r3, [pc, #436]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	496a      	ldr	r1, [pc, #424]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800332c:	4313      	orrs	r3, r2
 800332e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b00      	cmp	r3, #0
 800333a:	d010      	beq.n	800335e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	699a      	ldr	r2, [r3, #24]
 8003340:	4b64      	ldr	r3, [pc, #400]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003348:	429a      	cmp	r2, r3
 800334a:	d908      	bls.n	800335e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800334c:	4b61      	ldr	r3, [pc, #388]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	495e      	ldr	r1, [pc, #376]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800335a:	4313      	orrs	r3, r2
 800335c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0320 	and.w	r3, r3, #32
 8003366:	2b00      	cmp	r3, #0
 8003368:	d010      	beq.n	800338c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69da      	ldr	r2, [r3, #28]
 800336e:	4b59      	ldr	r3, [pc, #356]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003376:	429a      	cmp	r2, r3
 8003378:	d908      	bls.n	800338c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800337a:	4b56      	ldr	r3, [pc, #344]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	4953      	ldr	r1, [pc, #332]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003388:	4313      	orrs	r3, r2
 800338a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d010      	beq.n	80033ba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68da      	ldr	r2, [r3, #12]
 800339c:	4b4d      	ldr	r3, [pc, #308]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	f003 030f 	and.w	r3, r3, #15
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d908      	bls.n	80033ba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a8:	4b4a      	ldr	r3, [pc, #296]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	f023 020f 	bic.w	r2, r3, #15
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	4947      	ldr	r1, [pc, #284]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d055      	beq.n	8003472 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80033c6:	4b43      	ldr	r3, [pc, #268]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	4940      	ldr	r1, [pc, #256]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d107      	bne.n	80033f0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033e0:	4b3c      	ldr	r3, [pc, #240]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d121      	bne.n	8003430 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e0f6      	b.n	80035de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d107      	bne.n	8003408 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033f8:	4b36      	ldr	r3, [pc, #216]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d115      	bne.n	8003430 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e0ea      	b.n	80035de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d107      	bne.n	8003420 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003410:	4b30      	ldr	r3, [pc, #192]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d109      	bne.n	8003430 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e0de      	b.n	80035de <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003420:	4b2c      	ldr	r3, [pc, #176]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e0d6      	b.n	80035de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003430:	4b28      	ldr	r3, [pc, #160]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	f023 0207 	bic.w	r2, r3, #7
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	4925      	ldr	r1, [pc, #148]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800343e:	4313      	orrs	r3, r2
 8003440:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003442:	f7fe f9d9 	bl	80017f8 <HAL_GetTick>
 8003446:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003448:	e00a      	b.n	8003460 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800344a:	f7fe f9d5 	bl	80017f8 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003458:	4293      	cmp	r3, r2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e0be      	b.n	80035de <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003460:	4b1c      	ldr	r3, [pc, #112]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	00db      	lsls	r3, r3, #3
 800346e:	429a      	cmp	r2, r3
 8003470:	d1eb      	bne.n	800344a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d010      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	68da      	ldr	r2, [r3, #12]
 8003482:	4b14      	ldr	r3, [pc, #80]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	429a      	cmp	r2, r3
 800348c:	d208      	bcs.n	80034a0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800348e:	4b11      	ldr	r3, [pc, #68]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	f023 020f 	bic.w	r2, r3, #15
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	490e      	ldr	r1, [pc, #56]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800349c:	4313      	orrs	r3, r2
 800349e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034a0:	4b0b      	ldr	r3, [pc, #44]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 030f 	and.w	r3, r3, #15
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d214      	bcs.n	80034d8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ae:	4b08      	ldr	r3, [pc, #32]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f023 020f 	bic.w	r2, r3, #15
 80034b6:	4906      	ldr	r1, [pc, #24]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034be:	4b04      	ldr	r3, [pc, #16]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 030f 	and.w	r3, r3, #15
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d005      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e086      	b.n	80035de <HAL_RCC_ClockConfig+0x34e>
 80034d0:	52002000 	.word	0x52002000
 80034d4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d010      	beq.n	8003506 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	4b3f      	ldr	r3, [pc, #252]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 80034ea:	699b      	ldr	r3, [r3, #24]
 80034ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d208      	bcs.n	8003506 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80034f4:	4b3c      	ldr	r3, [pc, #240]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	4939      	ldr	r1, [pc, #228]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003502:	4313      	orrs	r3, r2
 8003504:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0308 	and.w	r3, r3, #8
 800350e:	2b00      	cmp	r3, #0
 8003510:	d010      	beq.n	8003534 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	4b34      	ldr	r3, [pc, #208]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800351e:	429a      	cmp	r2, r3
 8003520:	d208      	bcs.n	8003534 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003522:	4b31      	ldr	r3, [pc, #196]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	492e      	ldr	r1, [pc, #184]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003530:	4313      	orrs	r3, r2
 8003532:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0310 	and.w	r3, r3, #16
 800353c:	2b00      	cmp	r3, #0
 800353e:	d010      	beq.n	8003562 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	699a      	ldr	r2, [r3, #24]
 8003544:	4b28      	ldr	r3, [pc, #160]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800354c:	429a      	cmp	r2, r3
 800354e:	d208      	bcs.n	8003562 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003550:	4b25      	ldr	r3, [pc, #148]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003552:	69db      	ldr	r3, [r3, #28]
 8003554:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	4922      	ldr	r1, [pc, #136]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 800355e:	4313      	orrs	r3, r2
 8003560:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b00      	cmp	r3, #0
 800356c:	d010      	beq.n	8003590 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69da      	ldr	r2, [r3, #28]
 8003572:	4b1d      	ldr	r3, [pc, #116]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800357a:	429a      	cmp	r2, r3
 800357c:	d208      	bcs.n	8003590 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800357e:	4b1a      	ldr	r3, [pc, #104]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69db      	ldr	r3, [r3, #28]
 800358a:	4917      	ldr	r1, [pc, #92]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 800358c:	4313      	orrs	r3, r2
 800358e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003590:	f000 f834 	bl	80035fc <HAL_RCC_GetSysClockFreq>
 8003594:	4602      	mov	r2, r0
 8003596:	4b14      	ldr	r3, [pc, #80]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	0a1b      	lsrs	r3, r3, #8
 800359c:	f003 030f 	and.w	r3, r3, #15
 80035a0:	4912      	ldr	r1, [pc, #72]	@ (80035ec <HAL_RCC_ClockConfig+0x35c>)
 80035a2:	5ccb      	ldrb	r3, [r1, r3]
 80035a4:	f003 031f 	and.w	r3, r3, #31
 80035a8:	fa22 f303 	lsr.w	r3, r2, r3
 80035ac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80035ae:	4b0e      	ldr	r3, [pc, #56]	@ (80035e8 <HAL_RCC_ClockConfig+0x358>)
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	4a0d      	ldr	r2, [pc, #52]	@ (80035ec <HAL_RCC_ClockConfig+0x35c>)
 80035b8:	5cd3      	ldrb	r3, [r2, r3]
 80035ba:	f003 031f 	and.w	r3, r3, #31
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	fa22 f303 	lsr.w	r3, r2, r3
 80035c4:	4a0a      	ldr	r2, [pc, #40]	@ (80035f0 <HAL_RCC_ClockConfig+0x360>)
 80035c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80035c8:	4a0a      	ldr	r2, [pc, #40]	@ (80035f4 <HAL_RCC_ClockConfig+0x364>)
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80035ce:	4b0a      	ldr	r3, [pc, #40]	@ (80035f8 <HAL_RCC_ClockConfig+0x368>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fd fe7a 	bl	80012cc <HAL_InitTick>
 80035d8:	4603      	mov	r3, r0
 80035da:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80035dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3718      	adds	r7, #24
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	58024400 	.word	0x58024400
 80035ec:	0800f4ec 	.word	0x0800f4ec
 80035f0:	24000004 	.word	0x24000004
 80035f4:	24000000 	.word	0x24000000
 80035f8:	24000008 	.word	0x24000008

080035fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b089      	sub	sp, #36	@ 0x24
 8003600:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003602:	4bb3      	ldr	r3, [pc, #716]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800360a:	2b18      	cmp	r3, #24
 800360c:	f200 8155 	bhi.w	80038ba <HAL_RCC_GetSysClockFreq+0x2be>
 8003610:	a201      	add	r2, pc, #4	@ (adr r2, 8003618 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003616:	bf00      	nop
 8003618:	0800367d 	.word	0x0800367d
 800361c:	080038bb 	.word	0x080038bb
 8003620:	080038bb 	.word	0x080038bb
 8003624:	080038bb 	.word	0x080038bb
 8003628:	080038bb 	.word	0x080038bb
 800362c:	080038bb 	.word	0x080038bb
 8003630:	080038bb 	.word	0x080038bb
 8003634:	080038bb 	.word	0x080038bb
 8003638:	080036a3 	.word	0x080036a3
 800363c:	080038bb 	.word	0x080038bb
 8003640:	080038bb 	.word	0x080038bb
 8003644:	080038bb 	.word	0x080038bb
 8003648:	080038bb 	.word	0x080038bb
 800364c:	080038bb 	.word	0x080038bb
 8003650:	080038bb 	.word	0x080038bb
 8003654:	080038bb 	.word	0x080038bb
 8003658:	080036a9 	.word	0x080036a9
 800365c:	080038bb 	.word	0x080038bb
 8003660:	080038bb 	.word	0x080038bb
 8003664:	080038bb 	.word	0x080038bb
 8003668:	080038bb 	.word	0x080038bb
 800366c:	080038bb 	.word	0x080038bb
 8003670:	080038bb 	.word	0x080038bb
 8003674:	080038bb 	.word	0x080038bb
 8003678:	080036af 	.word	0x080036af
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800367c:	4b94      	ldr	r3, [pc, #592]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0320 	and.w	r3, r3, #32
 8003684:	2b00      	cmp	r3, #0
 8003686:	d009      	beq.n	800369c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003688:	4b91      	ldr	r3, [pc, #580]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	08db      	lsrs	r3, r3, #3
 800368e:	f003 0303 	and.w	r3, r3, #3
 8003692:	4a90      	ldr	r2, [pc, #576]	@ (80038d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003694:	fa22 f303 	lsr.w	r3, r2, r3
 8003698:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800369a:	e111      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800369c:	4b8d      	ldr	r3, [pc, #564]	@ (80038d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800369e:	61bb      	str	r3, [r7, #24]
      break;
 80036a0:	e10e      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80036a2:	4b8d      	ldr	r3, [pc, #564]	@ (80038d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80036a4:	61bb      	str	r3, [r7, #24]
      break;
 80036a6:	e10b      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80036a8:	4b8c      	ldr	r3, [pc, #560]	@ (80038dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80036aa:	61bb      	str	r3, [r7, #24]
      break;
 80036ac:	e108      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80036ae:	4b88      	ldr	r3, [pc, #544]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b2:	f003 0303 	and.w	r3, r3, #3
 80036b6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80036b8:	4b85      	ldr	r3, [pc, #532]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036bc:	091b      	lsrs	r3, r3, #4
 80036be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036c2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80036c4:	4b82      	ldr	r3, [pc, #520]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80036ce:	4b80      	ldr	r3, [pc, #512]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036d2:	08db      	lsrs	r3, r3, #3
 80036d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	fb02 f303 	mul.w	r3, r2, r3
 80036de:	ee07 3a90 	vmov	s15, r3
 80036e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036e6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 80e1 	beq.w	80038b4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	f000 8083 	beq.w	8003800 <HAL_RCC_GetSysClockFreq+0x204>
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	f200 80a1 	bhi.w	8003844 <HAL_RCC_GetSysClockFreq+0x248>
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d003      	beq.n	8003710 <HAL_RCC_GetSysClockFreq+0x114>
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d056      	beq.n	80037bc <HAL_RCC_GetSysClockFreq+0x1c0>
 800370e:	e099      	b.n	8003844 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003710:	4b6f      	ldr	r3, [pc, #444]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0320 	and.w	r3, r3, #32
 8003718:	2b00      	cmp	r3, #0
 800371a:	d02d      	beq.n	8003778 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800371c:	4b6c      	ldr	r3, [pc, #432]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	08db      	lsrs	r3, r3, #3
 8003722:	f003 0303 	and.w	r3, r3, #3
 8003726:	4a6b      	ldr	r2, [pc, #428]	@ (80038d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003728:	fa22 f303 	lsr.w	r3, r2, r3
 800372c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	ee07 3a90 	vmov	s15, r3
 8003734:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	ee07 3a90 	vmov	s15, r3
 800373e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003746:	4b62      	ldr	r3, [pc, #392]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800374e:	ee07 3a90 	vmov	s15, r3
 8003752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003756:	ed97 6a02 	vldr	s12, [r7, #8]
 800375a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80038e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800375e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800376a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800376e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003772:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003776:	e087      	b.n	8003888 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	ee07 3a90 	vmov	s15, r3
 800377e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003782:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80038e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800378a:	4b51      	ldr	r3, [pc, #324]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800378c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003792:	ee07 3a90 	vmov	s15, r3
 8003796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800379a:	ed97 6a02 	vldr	s12, [r7, #8]
 800379e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80038e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80037a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80037ba:	e065      	b.n	8003888 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	ee07 3a90 	vmov	s15, r3
 80037c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80038e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80037ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037ce:	4b40      	ldr	r3, [pc, #256]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037d6:	ee07 3a90 	vmov	s15, r3
 80037da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037de:	ed97 6a02 	vldr	s12, [r7, #8]
 80037e2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80038e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80037e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80037fe:	e043      	b.n	8003888 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	ee07 3a90 	vmov	s15, r3
 8003806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800380a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80038ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800380e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003812:	4b2f      	ldr	r3, [pc, #188]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800381a:	ee07 3a90 	vmov	s15, r3
 800381e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003822:	ed97 6a02 	vldr	s12, [r7, #8]
 8003826:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80038e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800382a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800382e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003832:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800383a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003842:	e021      	b.n	8003888 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	ee07 3a90 	vmov	s15, r3
 800384a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800384e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80038e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003856:	4b1e      	ldr	r3, [pc, #120]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800385e:	ee07 3a90 	vmov	s15, r3
 8003862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003866:	ed97 6a02 	vldr	s12, [r7, #8]
 800386a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80038e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800386e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003876:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800387a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800387e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003882:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003886:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003888:	4b11      	ldr	r3, [pc, #68]	@ (80038d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800388a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388c:	0a5b      	lsrs	r3, r3, #9
 800388e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003892:	3301      	adds	r3, #1
 8003894:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	ee07 3a90 	vmov	s15, r3
 800389c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80038a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038ac:	ee17 3a90 	vmov	r3, s15
 80038b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80038b2:	e005      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	61bb      	str	r3, [r7, #24]
      break;
 80038b8:	e002      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80038ba:	4b07      	ldr	r3, [pc, #28]	@ (80038d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80038bc:	61bb      	str	r3, [r7, #24]
      break;
 80038be:	bf00      	nop
  }

  return sysclockfreq;
 80038c0:	69bb      	ldr	r3, [r7, #24]
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3724      	adds	r7, #36	@ 0x24
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	58024400 	.word	0x58024400
 80038d4:	03d09000 	.word	0x03d09000
 80038d8:	003d0900 	.word	0x003d0900
 80038dc:	007a1200 	.word	0x007a1200
 80038e0:	46000000 	.word	0x46000000
 80038e4:	4c742400 	.word	0x4c742400
 80038e8:	4a742400 	.word	0x4a742400
 80038ec:	4af42400 	.word	0x4af42400

080038f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80038f6:	f7ff fe81 	bl	80035fc <HAL_RCC_GetSysClockFreq>
 80038fa:	4602      	mov	r2, r0
 80038fc:	4b10      	ldr	r3, [pc, #64]	@ (8003940 <HAL_RCC_GetHCLKFreq+0x50>)
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	0a1b      	lsrs	r3, r3, #8
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	490f      	ldr	r1, [pc, #60]	@ (8003944 <HAL_RCC_GetHCLKFreq+0x54>)
 8003908:	5ccb      	ldrb	r3, [r1, r3]
 800390a:	f003 031f 	and.w	r3, r3, #31
 800390e:	fa22 f303 	lsr.w	r3, r2, r3
 8003912:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003914:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <HAL_RCC_GetHCLKFreq+0x50>)
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	f003 030f 	and.w	r3, r3, #15
 800391c:	4a09      	ldr	r2, [pc, #36]	@ (8003944 <HAL_RCC_GetHCLKFreq+0x54>)
 800391e:	5cd3      	ldrb	r3, [r2, r3]
 8003920:	f003 031f 	and.w	r3, r3, #31
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	fa22 f303 	lsr.w	r3, r2, r3
 800392a:	4a07      	ldr	r2, [pc, #28]	@ (8003948 <HAL_RCC_GetHCLKFreq+0x58>)
 800392c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800392e:	4a07      	ldr	r2, [pc, #28]	@ (800394c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003934:	4b04      	ldr	r3, [pc, #16]	@ (8003948 <HAL_RCC_GetHCLKFreq+0x58>)
 8003936:	681b      	ldr	r3, [r3, #0]
}
 8003938:	4618      	mov	r0, r3
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	58024400 	.word	0x58024400
 8003944:	0800f4ec 	.word	0x0800f4ec
 8003948:	24000004 	.word	0x24000004
 800394c:	24000000 	.word	0x24000000

08003950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003954:	f7ff ffcc 	bl	80038f0 <HAL_RCC_GetHCLKFreq>
 8003958:	4602      	mov	r2, r0
 800395a:	4b06      	ldr	r3, [pc, #24]	@ (8003974 <HAL_RCC_GetPCLK1Freq+0x24>)
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	091b      	lsrs	r3, r3, #4
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	4904      	ldr	r1, [pc, #16]	@ (8003978 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003966:	5ccb      	ldrb	r3, [r1, r3]
 8003968:	f003 031f 	and.w	r3, r3, #31
 800396c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003970:	4618      	mov	r0, r3
 8003972:	bd80      	pop	{r7, pc}
 8003974:	58024400 	.word	0x58024400
 8003978:	0800f4ec 	.word	0x0800f4ec

0800397c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003980:	f7ff ffb6 	bl	80038f0 <HAL_RCC_GetHCLKFreq>
 8003984:	4602      	mov	r2, r0
 8003986:	4b06      	ldr	r3, [pc, #24]	@ (80039a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	0a1b      	lsrs	r3, r3, #8
 800398c:	f003 0307 	and.w	r3, r3, #7
 8003990:	4904      	ldr	r1, [pc, #16]	@ (80039a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003992:	5ccb      	ldrb	r3, [r1, r3]
 8003994:	f003 031f 	and.w	r3, r3, #31
 8003998:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800399c:	4618      	mov	r0, r3
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	58024400 	.word	0x58024400
 80039a4:	0800f4ec 	.word	0x0800f4ec

080039a8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	223f      	movs	r2, #63	@ 0x3f
 80039b6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80039b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003a24 <HAL_RCC_GetClockConfig+0x7c>)
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	f003 0207 	and.w	r2, r3, #7
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80039c4:	4b17      	ldr	r3, [pc, #92]	@ (8003a24 <HAL_RCC_GetClockConfig+0x7c>)
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80039d0:	4b14      	ldr	r3, [pc, #80]	@ (8003a24 <HAL_RCC_GetClockConfig+0x7c>)
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	f003 020f 	and.w	r2, r3, #15
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80039dc:	4b11      	ldr	r3, [pc, #68]	@ (8003a24 <HAL_RCC_GetClockConfig+0x7c>)
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80039e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003a24 <HAL_RCC_GetClockConfig+0x7c>)
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80039f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a24 <HAL_RCC_GetClockConfig+0x7c>)
 80039f6:	69db      	ldr	r3, [r3, #28]
 80039f8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003a00:	4b08      	ldr	r3, [pc, #32]	@ (8003a24 <HAL_RCC_GetClockConfig+0x7c>)
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a0c:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <HAL_RCC_GetClockConfig+0x80>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 020f 	and.w	r2, r3, #15
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	601a      	str	r2, [r3, #0]
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	58024400 	.word	0x58024400
 8003a28:	52002000 	.word	0x52002000

08003a2c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a30:	b0ca      	sub	sp, #296	@ 0x128
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a38:	2300      	movs	r3, #0
 8003a3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a3e:	2300      	movs	r3, #0
 8003a40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003a50:	2500      	movs	r5, #0
 8003a52:	ea54 0305 	orrs.w	r3, r4, r5
 8003a56:	d049      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a62:	d02f      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003a64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a68:	d828      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003a6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a6e:	d01a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003a70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a74:	d822      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003a7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a7e:	d007      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a80:	e01c      	b.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a82:	4bb8      	ldr	r3, [pc, #736]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a86:	4ab7      	ldr	r2, [pc, #732]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003a8e:	e01a      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a94:	3308      	adds	r3, #8
 8003a96:	2102      	movs	r1, #2
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f001 fc8f 	bl	80053bc <RCCEx_PLL2_Config>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003aa4:	e00f      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aaa:	3328      	adds	r3, #40	@ 0x28
 8003aac:	2102      	movs	r1, #2
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f001 fd36 	bl	8005520 <RCCEx_PLL3_Config>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003aba:	e004      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ac2:	e000      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003ac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10a      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003ace:	4ba5      	ldr	r3, [pc, #660]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ad2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ada:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003adc:	4aa1      	ldr	r2, [pc, #644]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ade:	430b      	orrs	r3, r1
 8003ae0:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ae2:	e003      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ae8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003af8:	f04f 0900 	mov.w	r9, #0
 8003afc:	ea58 0309 	orrs.w	r3, r8, r9
 8003b00:	d047      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b08:	2b04      	cmp	r3, #4
 8003b0a:	d82a      	bhi.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8003b14 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b12:	bf00      	nop
 8003b14:	08003b29 	.word	0x08003b29
 8003b18:	08003b37 	.word	0x08003b37
 8003b1c:	08003b4d 	.word	0x08003b4d
 8003b20:	08003b6b 	.word	0x08003b6b
 8003b24:	08003b6b 	.word	0x08003b6b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b28:	4b8e      	ldr	r3, [pc, #568]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2c:	4a8d      	ldr	r2, [pc, #564]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b34:	e01a      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3a:	3308      	adds	r3, #8
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f001 fc3c 	bl	80053bc <RCCEx_PLL2_Config>
 8003b44:	4603      	mov	r3, r0
 8003b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b4a:	e00f      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b50:	3328      	adds	r3, #40	@ 0x28
 8003b52:	2100      	movs	r1, #0
 8003b54:	4618      	mov	r0, r3
 8003b56:	f001 fce3 	bl	8005520 <RCCEx_PLL3_Config>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b60:	e004      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b68:	e000      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003b6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10a      	bne.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b74:	4b7b      	ldr	r3, [pc, #492]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b78:	f023 0107 	bic.w	r1, r3, #7
 8003b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b82:	4a78      	ldr	r2, [pc, #480]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b84:	430b      	orrs	r3, r1
 8003b86:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b88:	e003      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003b9e:	f04f 0b00 	mov.w	fp, #0
 8003ba2:	ea5a 030b 	orrs.w	r3, sl, fp
 8003ba6:	d04c      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bb2:	d030      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003bb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bb8:	d829      	bhi.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003bba:	2bc0      	cmp	r3, #192	@ 0xc0
 8003bbc:	d02d      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003bbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8003bc0:	d825      	bhi.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003bc2:	2b80      	cmp	r3, #128	@ 0x80
 8003bc4:	d018      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003bc6:	2b80      	cmp	r3, #128	@ 0x80
 8003bc8:	d821      	bhi.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003bce:	2b40      	cmp	r3, #64	@ 0x40
 8003bd0:	d007      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003bd2:	e01c      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bd4:	4b63      	ldr	r3, [pc, #396]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd8:	4a62      	ldr	r2, [pc, #392]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003be0:	e01c      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be6:	3308      	adds	r3, #8
 8003be8:	2100      	movs	r1, #0
 8003bea:	4618      	mov	r0, r3
 8003bec:	f001 fbe6 	bl	80053bc <RCCEx_PLL2_Config>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003bf6:	e011      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bfc:	3328      	adds	r3, #40	@ 0x28
 8003bfe:	2100      	movs	r1, #0
 8003c00:	4618      	mov	r0, r3
 8003c02:	f001 fc8d 	bl	8005520 <RCCEx_PLL3_Config>
 8003c06:	4603      	mov	r3, r0
 8003c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003c0c:	e006      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c14:	e002      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003c16:	bf00      	nop
 8003c18:	e000      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003c1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d10a      	bne.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003c24:	4b4f      	ldr	r3, [pc, #316]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c28:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c32:	4a4c      	ldr	r2, [pc, #304]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c34:	430b      	orrs	r3, r1
 8003c36:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c38:	e003      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003c4e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003c52:	2300      	movs	r3, #0
 8003c54:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003c58:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	d053      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003c6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c6e:	d035      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003c70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c74:	d82e      	bhi.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c76:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003c7a:	d031      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003c7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003c80:	d828      	bhi.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c86:	d01a      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003c88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c8c:	d822      	bhi.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003c92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c96:	d007      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003c98:	e01c      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c9a:	4b32      	ldr	r3, [pc, #200]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9e:	4a31      	ldr	r2, [pc, #196]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ca0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ca6:	e01c      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cac:	3308      	adds	r3, #8
 8003cae:	2100      	movs	r1, #0
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f001 fb83 	bl	80053bc <RCCEx_PLL2_Config>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003cbc:	e011      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc2:	3328      	adds	r3, #40	@ 0x28
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f001 fc2a 	bl	8005520 <RCCEx_PLL3_Config>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cd2:	e006      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cda:	e002      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003cdc:	bf00      	nop
 8003cde:	e000      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003ce0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10b      	bne.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003cea:	4b1e      	ldr	r3, [pc, #120]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cee:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003cfa:	4a1a      	ldr	r2, [pc, #104]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cfc:	430b      	orrs	r3, r1
 8003cfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d00:	e003      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d12:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003d16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003d20:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003d24:	460b      	mov	r3, r1
 8003d26:	4313      	orrs	r3, r2
 8003d28:	d056      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003d32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d36:	d038      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003d38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d3c:	d831      	bhi.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003d3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d42:	d034      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003d44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d48:	d82b      	bhi.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003d4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d4e:	d01d      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003d50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d54:	d825      	bhi.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d006      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003d5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d5e:	d00a      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003d60:	e01f      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003d62:	bf00      	nop
 8003d64:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d68:	4ba2      	ldr	r3, [pc, #648]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6c:	4aa1      	ldr	r2, [pc, #644]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d74:	e01c      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d7a:	3308      	adds	r3, #8
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f001 fb1c 	bl	80053bc <RCCEx_PLL2_Config>
 8003d84:	4603      	mov	r3, r0
 8003d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003d8a:	e011      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d90:	3328      	adds	r3, #40	@ 0x28
 8003d92:	2100      	movs	r1, #0
 8003d94:	4618      	mov	r0, r3
 8003d96:	f001 fbc3 	bl	8005520 <RCCEx_PLL3_Config>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003da0:	e006      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003da8:	e002      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003daa:	bf00      	nop
 8003dac:	e000      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003dae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10b      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003db8:	4b8e      	ldr	r3, [pc, #568]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dbc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003dc8:	4a8a      	ldr	r2, [pc, #552]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003dca:	430b      	orrs	r3, r1
 8003dcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dce:	e003      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003de4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003de8:	2300      	movs	r3, #0
 8003dea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003dee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003df2:	460b      	mov	r3, r1
 8003df4:	4313      	orrs	r3, r2
 8003df6:	d03a      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dfe:	2b30      	cmp	r3, #48	@ 0x30
 8003e00:	d01f      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003e02:	2b30      	cmp	r3, #48	@ 0x30
 8003e04:	d819      	bhi.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003e06:	2b20      	cmp	r3, #32
 8003e08:	d00c      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003e0a:	2b20      	cmp	r3, #32
 8003e0c:	d815      	bhi.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d019      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003e12:	2b10      	cmp	r3, #16
 8003e14:	d111      	bne.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e16:	4b77      	ldr	r3, [pc, #476]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1a:	4a76      	ldr	r2, [pc, #472]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003e22:	e011      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e28:	3308      	adds	r3, #8
 8003e2a:	2102      	movs	r1, #2
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f001 fac5 	bl	80053bc <RCCEx_PLL2_Config>
 8003e32:	4603      	mov	r3, r0
 8003e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003e38:	e006      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e40:	e002      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003e42:	bf00      	nop
 8003e44:	e000      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003e46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d10a      	bne.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003e50:	4b68      	ldr	r3, [pc, #416]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e54:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e5e:	4a65      	ldr	r2, [pc, #404]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e60:	430b      	orrs	r3, r1
 8003e62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e64:	e003      	b.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e76:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003e7a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003e7e:	2300      	movs	r3, #0
 8003e80:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003e84:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003e88:	460b      	mov	r3, r1
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	d051      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e98:	d035      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003e9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e9e:	d82e      	bhi.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003ea0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ea4:	d031      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003ea6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003eaa:	d828      	bhi.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003eac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003eb0:	d01a      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003eb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003eb6:	d822      	bhi.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d003      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003ebc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ec0:	d007      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003ec2:	e01c      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ec4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec8:	4a4a      	ldr	r2, [pc, #296]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003eca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ece:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003ed0:	e01c      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	2100      	movs	r1, #0
 8003eda:	4618      	mov	r0, r3
 8003edc:	f001 fa6e 	bl	80053bc <RCCEx_PLL2_Config>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003ee6:	e011      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eec:	3328      	adds	r3, #40	@ 0x28
 8003eee:	2100      	movs	r1, #0
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f001 fb15 	bl	8005520 <RCCEx_PLL3_Config>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003efc:	e006      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f04:	e002      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003f06:	bf00      	nop
 8003f08:	e000      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003f0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10a      	bne.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003f14:	4b37      	ldr	r3, [pc, #220]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f18:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f22:	4a34      	ldr	r2, [pc, #208]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f24:	430b      	orrs	r3, r1
 8003f26:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f28:	e003      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003f3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f42:	2300      	movs	r3, #0
 8003f44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003f48:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	d056      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f5c:	d033      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003f5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f62:	d82c      	bhi.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f68:	d02f      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003f6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f6e:	d826      	bhi.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f74:	d02b      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003f76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f7a:	d820      	bhi.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f80:	d012      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003f82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f86:	d81a      	bhi.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d022      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003f8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f90:	d115      	bne.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f96:	3308      	adds	r3, #8
 8003f98:	2101      	movs	r1, #1
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f001 fa0e 	bl	80053bc <RCCEx_PLL2_Config>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003fa6:	e015      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fac:	3328      	adds	r3, #40	@ 0x28
 8003fae:	2101      	movs	r1, #1
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f001 fab5 	bl	8005520 <RCCEx_PLL3_Config>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003fbc:	e00a      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fc4:	e006      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003fc6:	bf00      	nop
 8003fc8:	e004      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003fca:	bf00      	nop
 8003fcc:	e002      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003fce:	bf00      	nop
 8003fd0:	e000      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003fd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d10d      	bne.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003fdc:	4b05      	ldr	r3, [pc, #20]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fea:	4a02      	ldr	r2, [pc, #8]	@ (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fec:	430b      	orrs	r3, r1
 8003fee:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ff0:	e006      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003ff2:	bf00      	nop
 8003ff4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ffc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004008:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800400c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004010:	2300      	movs	r3, #0
 8004012:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004016:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800401a:	460b      	mov	r3, r1
 800401c:	4313      	orrs	r3, r2
 800401e:	d055      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004024:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004028:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800402c:	d033      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800402e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004032:	d82c      	bhi.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004038:	d02f      	beq.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800403a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800403e:	d826      	bhi.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004040:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004044:	d02b      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004046:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800404a:	d820      	bhi.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800404c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004050:	d012      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004052:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004056:	d81a      	bhi.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004058:	2b00      	cmp	r3, #0
 800405a:	d022      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800405c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004060:	d115      	bne.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004066:	3308      	adds	r3, #8
 8004068:	2101      	movs	r1, #1
 800406a:	4618      	mov	r0, r3
 800406c:	f001 f9a6 	bl	80053bc <RCCEx_PLL2_Config>
 8004070:	4603      	mov	r3, r0
 8004072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004076:	e015      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407c:	3328      	adds	r3, #40	@ 0x28
 800407e:	2101      	movs	r1, #1
 8004080:	4618      	mov	r0, r3
 8004082:	f001 fa4d 	bl	8005520 <RCCEx_PLL3_Config>
 8004086:	4603      	mov	r3, r0
 8004088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800408c:	e00a      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004094:	e006      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004096:	bf00      	nop
 8004098:	e004      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800409a:	bf00      	nop
 800409c:	e002      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800409e:	bf00      	nop
 80040a0:	e000      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80040a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10b      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80040ac:	4ba3      	ldr	r3, [pc, #652]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80040b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80040bc:	4a9f      	ldr	r2, [pc, #636]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040be:	430b      	orrs	r3, r1
 80040c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80040c2:	e003      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80040cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80040d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80040dc:	2300      	movs	r3, #0
 80040de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80040e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80040e6:	460b      	mov	r3, r1
 80040e8:	4313      	orrs	r3, r2
 80040ea:	d037      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80040ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040f6:	d00e      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80040f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040fc:	d816      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d018      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004102:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004106:	d111      	bne.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004108:	4b8c      	ldr	r3, [pc, #560]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800410a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410c:	4a8b      	ldr	r2, [pc, #556]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800410e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004112:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004114:	e00f      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411a:	3308      	adds	r3, #8
 800411c:	2101      	movs	r1, #1
 800411e:	4618      	mov	r0, r3
 8004120:	f001 f94c 	bl	80053bc <RCCEx_PLL2_Config>
 8004124:	4603      	mov	r3, r0
 8004126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800412a:	e004      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004132:	e000      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004134:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004136:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10a      	bne.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800413e:	4b7f      	ldr	r3, [pc, #508]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004142:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414c:	4a7b      	ldr	r2, [pc, #492]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800414e:	430b      	orrs	r3, r1
 8004150:	6513      	str	r3, [r2, #80]	@ 0x50
 8004152:	e003      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800415c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004164:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004168:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800416c:	2300      	movs	r3, #0
 800416e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004172:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004176:	460b      	mov	r3, r1
 8004178:	4313      	orrs	r3, r2
 800417a:	d039      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800417c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004182:	2b03      	cmp	r3, #3
 8004184:	d81c      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004186:	a201      	add	r2, pc, #4	@ (adr r2, 800418c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418c:	080041c9 	.word	0x080041c9
 8004190:	0800419d 	.word	0x0800419d
 8004194:	080041ab 	.word	0x080041ab
 8004198:	080041c9 	.word	0x080041c9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800419c:	4b67      	ldr	r3, [pc, #412]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800419e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a0:	4a66      	ldr	r2, [pc, #408]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80041a8:	e00f      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ae:	3308      	adds	r3, #8
 80041b0:	2102      	movs	r1, #2
 80041b2:	4618      	mov	r0, r3
 80041b4:	f001 f902 	bl	80053bc <RCCEx_PLL2_Config>
 80041b8:	4603      	mov	r3, r0
 80041ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80041be:	e004      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041c6:	e000      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80041c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10a      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80041d2:	4b5a      	ldr	r3, [pc, #360]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041d6:	f023 0103 	bic.w	r1, r3, #3
 80041da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041e0:	4a56      	ldr	r2, [pc, #344]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041e2:	430b      	orrs	r3, r1
 80041e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041e6:	e003      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80041fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004200:	2300      	movs	r3, #0
 8004202:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004206:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800420a:	460b      	mov	r3, r1
 800420c:	4313      	orrs	r3, r2
 800420e:	f000 809f 	beq.w	8004350 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004212:	4b4b      	ldr	r3, [pc, #300]	@ (8004340 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a4a      	ldr	r2, [pc, #296]	@ (8004340 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800421c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800421e:	f7fd faeb 	bl	80017f8 <HAL_GetTick>
 8004222:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004226:	e00b      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004228:	f7fd fae6 	bl	80017f8 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b64      	cmp	r3, #100	@ 0x64
 8004236:	d903      	bls.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800423e:	e005      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004240:	4b3f      	ldr	r3, [pc, #252]	@ (8004340 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0ed      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800424c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004250:	2b00      	cmp	r3, #0
 8004252:	d179      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004254:	4b39      	ldr	r3, [pc, #228]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004256:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004260:	4053      	eors	r3, r2
 8004262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004266:	2b00      	cmp	r3, #0
 8004268:	d015      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800426a:	4b34      	ldr	r3, [pc, #208]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800426c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004272:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004276:	4b31      	ldr	r3, [pc, #196]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427a:	4a30      	ldr	r2, [pc, #192]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800427c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004280:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004282:	4b2e      	ldr	r3, [pc, #184]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004286:	4a2d      	ldr	r2, [pc, #180]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004288:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800428c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800428e:	4a2b      	ldr	r2, [pc, #172]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004290:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004294:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800429e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042a2:	d118      	bne.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a4:	f7fd faa8 	bl	80017f8 <HAL_GetTick>
 80042a8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042ac:	e00d      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ae:	f7fd faa3 	bl	80017f8 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80042b8:	1ad2      	subs	r2, r2, r3
 80042ba:	f241 3388 	movw	r3, #5000	@ 0x1388
 80042be:	429a      	cmp	r2, r3
 80042c0:	d903      	bls.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80042c8:	e005      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042ca:	4b1c      	ldr	r3, [pc, #112]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0eb      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80042d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d129      	bne.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80042e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042ee:	d10e      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80042f0:	4b12      	ldr	r3, [pc, #72]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80042f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004300:	091a      	lsrs	r2, r3, #4
 8004302:	4b10      	ldr	r3, [pc, #64]	@ (8004344 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004304:	4013      	ands	r3, r2
 8004306:	4a0d      	ldr	r2, [pc, #52]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004308:	430b      	orrs	r3, r1
 800430a:	6113      	str	r3, [r2, #16]
 800430c:	e005      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800430e:	4b0b      	ldr	r3, [pc, #44]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	4a0a      	ldr	r2, [pc, #40]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004314:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004318:	6113      	str	r3, [r2, #16]
 800431a:	4b08      	ldr	r3, [pc, #32]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800431c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800431e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004322:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004326:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800432a:	4a04      	ldr	r2, [pc, #16]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800432c:	430b      	orrs	r3, r1
 800432e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004330:	e00e      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004332:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004336:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800433a:	e009      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800433c:	58024400 	.word	0x58024400
 8004340:	58024800 	.word	0x58024800
 8004344:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004348:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800434c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004358:	f002 0301 	and.w	r3, r2, #1
 800435c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004360:	2300      	movs	r3, #0
 8004362:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004366:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800436a:	460b      	mov	r3, r1
 800436c:	4313      	orrs	r3, r2
 800436e:	f000 8089 	beq.w	8004484 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004376:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004378:	2b28      	cmp	r3, #40	@ 0x28
 800437a:	d86b      	bhi.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800437c:	a201      	add	r2, pc, #4	@ (adr r2, 8004384 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800437e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004382:	bf00      	nop
 8004384:	0800445d 	.word	0x0800445d
 8004388:	08004455 	.word	0x08004455
 800438c:	08004455 	.word	0x08004455
 8004390:	08004455 	.word	0x08004455
 8004394:	08004455 	.word	0x08004455
 8004398:	08004455 	.word	0x08004455
 800439c:	08004455 	.word	0x08004455
 80043a0:	08004455 	.word	0x08004455
 80043a4:	08004429 	.word	0x08004429
 80043a8:	08004455 	.word	0x08004455
 80043ac:	08004455 	.word	0x08004455
 80043b0:	08004455 	.word	0x08004455
 80043b4:	08004455 	.word	0x08004455
 80043b8:	08004455 	.word	0x08004455
 80043bc:	08004455 	.word	0x08004455
 80043c0:	08004455 	.word	0x08004455
 80043c4:	0800443f 	.word	0x0800443f
 80043c8:	08004455 	.word	0x08004455
 80043cc:	08004455 	.word	0x08004455
 80043d0:	08004455 	.word	0x08004455
 80043d4:	08004455 	.word	0x08004455
 80043d8:	08004455 	.word	0x08004455
 80043dc:	08004455 	.word	0x08004455
 80043e0:	08004455 	.word	0x08004455
 80043e4:	0800445d 	.word	0x0800445d
 80043e8:	08004455 	.word	0x08004455
 80043ec:	08004455 	.word	0x08004455
 80043f0:	08004455 	.word	0x08004455
 80043f4:	08004455 	.word	0x08004455
 80043f8:	08004455 	.word	0x08004455
 80043fc:	08004455 	.word	0x08004455
 8004400:	08004455 	.word	0x08004455
 8004404:	0800445d 	.word	0x0800445d
 8004408:	08004455 	.word	0x08004455
 800440c:	08004455 	.word	0x08004455
 8004410:	08004455 	.word	0x08004455
 8004414:	08004455 	.word	0x08004455
 8004418:	08004455 	.word	0x08004455
 800441c:	08004455 	.word	0x08004455
 8004420:	08004455 	.word	0x08004455
 8004424:	0800445d 	.word	0x0800445d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442c:	3308      	adds	r3, #8
 800442e:	2101      	movs	r1, #1
 8004430:	4618      	mov	r0, r3
 8004432:	f000 ffc3 	bl	80053bc <RCCEx_PLL2_Config>
 8004436:	4603      	mov	r3, r0
 8004438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800443c:	e00f      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800443e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004442:	3328      	adds	r3, #40	@ 0x28
 8004444:	2101      	movs	r1, #1
 8004446:	4618      	mov	r0, r3
 8004448:	f001 f86a 	bl	8005520 <RCCEx_PLL3_Config>
 800444c:	4603      	mov	r3, r0
 800444e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004452:	e004      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800445a:	e000      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800445c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800445e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10a      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004466:	4bbf      	ldr	r3, [pc, #764]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800446a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800446e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004472:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004474:	4abb      	ldr	r2, [pc, #748]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004476:	430b      	orrs	r3, r1
 8004478:	6553      	str	r3, [r2, #84]	@ 0x54
 800447a:	e003      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004480:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448c:	f002 0302 	and.w	r3, r2, #2
 8004490:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004494:	2300      	movs	r3, #0
 8004496:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800449a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800449e:	460b      	mov	r3, r1
 80044a0:	4313      	orrs	r3, r2
 80044a2:	d041      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80044a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044aa:	2b05      	cmp	r3, #5
 80044ac:	d824      	bhi.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80044ae:	a201      	add	r2, pc, #4	@ (adr r2, 80044b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80044b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b4:	08004501 	.word	0x08004501
 80044b8:	080044cd 	.word	0x080044cd
 80044bc:	080044e3 	.word	0x080044e3
 80044c0:	08004501 	.word	0x08004501
 80044c4:	08004501 	.word	0x08004501
 80044c8:	08004501 	.word	0x08004501
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d0:	3308      	adds	r3, #8
 80044d2:	2101      	movs	r1, #1
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 ff71 	bl	80053bc <RCCEx_PLL2_Config>
 80044da:	4603      	mov	r3, r0
 80044dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80044e0:	e00f      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80044e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e6:	3328      	adds	r3, #40	@ 0x28
 80044e8:	2101      	movs	r1, #1
 80044ea:	4618      	mov	r0, r3
 80044ec:	f001 f818 	bl	8005520 <RCCEx_PLL3_Config>
 80044f0:	4603      	mov	r3, r0
 80044f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80044f6:	e004      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044fe:	e000      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004500:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10a      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800450a:	4b96      	ldr	r3, [pc, #600]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800450c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800450e:	f023 0107 	bic.w	r1, r3, #7
 8004512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004516:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004518:	4a92      	ldr	r2, [pc, #584]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800451a:	430b      	orrs	r3, r1
 800451c:	6553      	str	r3, [r2, #84]	@ 0x54
 800451e:	e003      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004520:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004524:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004530:	f002 0304 	and.w	r3, r2, #4
 8004534:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004538:	2300      	movs	r3, #0
 800453a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800453e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004542:	460b      	mov	r3, r1
 8004544:	4313      	orrs	r3, r2
 8004546:	d044      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004550:	2b05      	cmp	r3, #5
 8004552:	d825      	bhi.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004554:	a201      	add	r2, pc, #4	@ (adr r2, 800455c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455a:	bf00      	nop
 800455c:	080045a9 	.word	0x080045a9
 8004560:	08004575 	.word	0x08004575
 8004564:	0800458b 	.word	0x0800458b
 8004568:	080045a9 	.word	0x080045a9
 800456c:	080045a9 	.word	0x080045a9
 8004570:	080045a9 	.word	0x080045a9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004578:	3308      	adds	r3, #8
 800457a:	2101      	movs	r1, #1
 800457c:	4618      	mov	r0, r3
 800457e:	f000 ff1d 	bl	80053bc <RCCEx_PLL2_Config>
 8004582:	4603      	mov	r3, r0
 8004584:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004588:	e00f      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800458a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458e:	3328      	adds	r3, #40	@ 0x28
 8004590:	2101      	movs	r1, #1
 8004592:	4618      	mov	r0, r3
 8004594:	f000 ffc4 	bl	8005520 <RCCEx_PLL3_Config>
 8004598:	4603      	mov	r3, r0
 800459a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800459e:	e004      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045a6:	e000      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80045a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10b      	bne.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045b2:	4b6c      	ldr	r3, [pc, #432]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b6:	f023 0107 	bic.w	r1, r3, #7
 80045ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045c2:	4a68      	ldr	r2, [pc, #416]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045c4:	430b      	orrs	r3, r1
 80045c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80045c8:	e003      	b.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045da:	f002 0320 	and.w	r3, r2, #32
 80045de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045e2:	2300      	movs	r3, #0
 80045e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80045e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045ec:	460b      	mov	r3, r1
 80045ee:	4313      	orrs	r3, r2
 80045f0:	d055      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80045f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045fe:	d033      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004600:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004604:	d82c      	bhi.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004606:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800460a:	d02f      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800460c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004610:	d826      	bhi.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004612:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004616:	d02b      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004618:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800461c:	d820      	bhi.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800461e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004622:	d012      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004628:	d81a      	bhi.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800462a:	2b00      	cmp	r3, #0
 800462c:	d022      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800462e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004632:	d115      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004638:	3308      	adds	r3, #8
 800463a:	2100      	movs	r1, #0
 800463c:	4618      	mov	r0, r3
 800463e:	f000 febd 	bl	80053bc <RCCEx_PLL2_Config>
 8004642:	4603      	mov	r3, r0
 8004644:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004648:	e015      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464e:	3328      	adds	r3, #40	@ 0x28
 8004650:	2102      	movs	r1, #2
 8004652:	4618      	mov	r0, r3
 8004654:	f000 ff64 	bl	8005520 <RCCEx_PLL3_Config>
 8004658:	4603      	mov	r3, r0
 800465a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800465e:	e00a      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004666:	e006      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004668:	bf00      	nop
 800466a:	e004      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800466c:	bf00      	nop
 800466e:	e002      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004670:	bf00      	nop
 8004672:	e000      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10b      	bne.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800467e:	4b39      	ldr	r3, [pc, #228]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004682:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468e:	4a35      	ldr	r2, [pc, #212]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004690:	430b      	orrs	r3, r1
 8004692:	6553      	str	r3, [r2, #84]	@ 0x54
 8004694:	e003      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800469a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800469e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80046aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046ae:	2300      	movs	r3, #0
 80046b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80046b4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80046b8:	460b      	mov	r3, r1
 80046ba:	4313      	orrs	r3, r2
 80046bc:	d058      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80046be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046c6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80046ca:	d033      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80046cc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80046d0:	d82c      	bhi.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80046d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046d6:	d02f      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80046d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046dc:	d826      	bhi.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80046de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046e2:	d02b      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80046e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046e8:	d820      	bhi.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80046ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046ee:	d012      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80046f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046f4:	d81a      	bhi.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d022      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80046fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046fe:	d115      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004704:	3308      	adds	r3, #8
 8004706:	2100      	movs	r1, #0
 8004708:	4618      	mov	r0, r3
 800470a:	f000 fe57 	bl	80053bc <RCCEx_PLL2_Config>
 800470e:	4603      	mov	r3, r0
 8004710:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004714:	e015      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471a:	3328      	adds	r3, #40	@ 0x28
 800471c:	2102      	movs	r1, #2
 800471e:	4618      	mov	r0, r3
 8004720:	f000 fefe 	bl	8005520 <RCCEx_PLL3_Config>
 8004724:	4603      	mov	r3, r0
 8004726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800472a:	e00a      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004732:	e006      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004734:	bf00      	nop
 8004736:	e004      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004738:	bf00      	nop
 800473a:	e002      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800473c:	bf00      	nop
 800473e:	e000      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004740:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004742:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10e      	bne.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800474a:	4b06      	ldr	r3, [pc, #24]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800474c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800474e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004756:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800475a:	4a02      	ldr	r2, [pc, #8]	@ (8004764 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800475c:	430b      	orrs	r3, r1
 800475e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004760:	e006      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004762:	bf00      	nop
 8004764:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800476c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004778:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800477c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004780:	2300      	movs	r3, #0
 8004782:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004786:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800478a:	460b      	mov	r3, r1
 800478c:	4313      	orrs	r3, r2
 800478e:	d055      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004794:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004798:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800479c:	d033      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800479e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80047a2:	d82c      	bhi.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80047a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047a8:	d02f      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80047aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047ae:	d826      	bhi.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80047b0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80047b4:	d02b      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80047b6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80047ba:	d820      	bhi.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80047bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047c0:	d012      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80047c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047c6:	d81a      	bhi.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d022      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80047cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047d0:	d115      	bne.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d6:	3308      	adds	r3, #8
 80047d8:	2100      	movs	r1, #0
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 fdee 	bl	80053bc <RCCEx_PLL2_Config>
 80047e0:	4603      	mov	r3, r0
 80047e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80047e6:	e015      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ec:	3328      	adds	r3, #40	@ 0x28
 80047ee:	2102      	movs	r1, #2
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 fe95 	bl	8005520 <RCCEx_PLL3_Config>
 80047f6:	4603      	mov	r3, r0
 80047f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80047fc:	e00a      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004804:	e006      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004806:	bf00      	nop
 8004808:	e004      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800480a:	bf00      	nop
 800480c:	e002      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800480e:	bf00      	nop
 8004810:	e000      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004812:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004814:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10b      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800481c:	4ba1      	ldr	r3, [pc, #644]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800481e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004820:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004828:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800482c:	4a9d      	ldr	r2, [pc, #628]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800482e:	430b      	orrs	r3, r1
 8004830:	6593      	str	r3, [r2, #88]	@ 0x58
 8004832:	e003      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004834:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004838:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800483c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004844:	f002 0308 	and.w	r3, r2, #8
 8004848:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800484c:	2300      	movs	r3, #0
 800484e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004852:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004856:	460b      	mov	r3, r1
 8004858:	4313      	orrs	r3, r2
 800485a:	d01e      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800485c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004860:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004868:	d10c      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800486a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486e:	3328      	adds	r3, #40	@ 0x28
 8004870:	2102      	movs	r1, #2
 8004872:	4618      	mov	r0, r3
 8004874:	f000 fe54 	bl	8005520 <RCCEx_PLL3_Config>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004884:	4b87      	ldr	r3, [pc, #540]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004888:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800488c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004890:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004894:	4a83      	ldr	r2, [pc, #524]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004896:	430b      	orrs	r3, r1
 8004898:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800489a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800489e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a2:	f002 0310 	and.w	r3, r2, #16
 80048a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80048aa:	2300      	movs	r3, #0
 80048ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80048b0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80048b4:	460b      	mov	r3, r1
 80048b6:	4313      	orrs	r3, r2
 80048b8:	d01e      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80048ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048c6:	d10c      	bne.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80048c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048cc:	3328      	adds	r3, #40	@ 0x28
 80048ce:	2102      	movs	r1, #2
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 fe25 	bl	8005520 <RCCEx_PLL3_Config>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d002      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80048e2:	4b70      	ldr	r3, [pc, #448]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80048ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048f2:	4a6c      	ldr	r2, [pc, #432]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048f4:	430b      	orrs	r3, r1
 80048f6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80048f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004900:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004904:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004908:	2300      	movs	r3, #0
 800490a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800490e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004912:	460b      	mov	r3, r1
 8004914:	4313      	orrs	r3, r2
 8004916:	d03e      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004920:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004924:	d022      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004926:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800492a:	d81b      	bhi.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004930:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004934:	d00b      	beq.n	800494e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004936:	e015      	b.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800493c:	3308      	adds	r3, #8
 800493e:	2100      	movs	r1, #0
 8004940:	4618      	mov	r0, r3
 8004942:	f000 fd3b 	bl	80053bc <RCCEx_PLL2_Config>
 8004946:	4603      	mov	r3, r0
 8004948:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800494c:	e00f      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800494e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004952:	3328      	adds	r3, #40	@ 0x28
 8004954:	2102      	movs	r1, #2
 8004956:	4618      	mov	r0, r3
 8004958:	f000 fde2 	bl	8005520 <RCCEx_PLL3_Config>
 800495c:	4603      	mov	r3, r0
 800495e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004962:	e004      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800496a:	e000      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800496c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800496e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10b      	bne.n	800498e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004976:	4b4b      	ldr	r3, [pc, #300]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800497a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800497e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004982:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004986:	4a47      	ldr	r2, [pc, #284]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004988:	430b      	orrs	r3, r1
 800498a:	6593      	str	r3, [r2, #88]	@ 0x58
 800498c:	e003      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800498e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004992:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80049a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80049a4:	2300      	movs	r3, #0
 80049a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80049a8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80049ac:	460b      	mov	r3, r1
 80049ae:	4313      	orrs	r3, r2
 80049b0:	d03b      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80049b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049be:	d01f      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80049c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049c4:	d818      	bhi.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80049c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049ca:	d003      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80049cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049d0:	d007      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80049d2:	e011      	b.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049d4:	4b33      	ldr	r3, [pc, #204]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d8:	4a32      	ldr	r2, [pc, #200]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80049e0:	e00f      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e6:	3328      	adds	r3, #40	@ 0x28
 80049e8:	2101      	movs	r1, #1
 80049ea:	4618      	mov	r0, r3
 80049ec:	f000 fd98 	bl	8005520 <RCCEx_PLL3_Config>
 80049f0:	4603      	mov	r3, r0
 80049f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80049f6:	e004      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049fe:	e000      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004a00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10b      	bne.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a0a:	4b26      	ldr	r3, [pc, #152]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a0e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1a:	4a22      	ldr	r2, [pc, #136]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a20:	e003      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a32:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004a36:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a38:	2300      	movs	r3, #0
 8004a3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8004a3c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004a40:	460b      	mov	r3, r1
 8004a42:	4313      	orrs	r3, r2
 8004a44:	d034      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004a50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a54:	d007      	beq.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004a56:	e011      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a58:	4b12      	ldr	r3, [pc, #72]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5c:	4a11      	ldr	r2, [pc, #68]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004a64:	e00e      	b.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6a:	3308      	adds	r3, #8
 8004a6c:	2102      	movs	r1, #2
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fca4 	bl	80053bc <RCCEx_PLL2_Config>
 8004a74:	4603      	mov	r3, r0
 8004a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004a7a:	e003      	b.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d10d      	bne.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a90:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a9a:	4a02      	ldr	r2, [pc, #8]	@ (8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a9c:	430b      	orrs	r3, r1
 8004a9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004aa0:	e006      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004aa2:	bf00      	nop
 8004aa4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004abc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004abe:	2300      	movs	r3, #0
 8004ac0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ac2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	d00c      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad0:	3328      	adds	r3, #40	@ 0x28
 8004ad2:	2102      	movs	r1, #2
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f000 fd23 	bl	8005520 <RCCEx_PLL3_Config>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d002      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aee:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004af2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004af4:	2300      	movs	r3, #0
 8004af6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004af8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004afc:	460b      	mov	r3, r1
 8004afe:	4313      	orrs	r3, r2
 8004b00:	d038      	beq.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b0e:	d018      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004b10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b14:	d811      	bhi.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004b16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b1a:	d014      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004b1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b20:	d80b      	bhi.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d011      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004b26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b2a:	d106      	bne.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b2c:	4bc3      	ldr	r3, [pc, #780]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b30:	4ac2      	ldr	r2, [pc, #776]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004b38:	e008      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b40:	e004      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004b42:	bf00      	nop
 8004b44:	e002      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004b46:	bf00      	nop
 8004b48:	e000      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004b4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10b      	bne.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b54:	4bb9      	ldr	r3, [pc, #740]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b58:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b64:	4ab5      	ldr	r2, [pc, #724]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b66:	430b      	orrs	r3, r1
 8004b68:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b6a:	e003      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004b80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b82:	2300      	movs	r3, #0
 8004b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b86:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	d009      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b90:	4baa      	ldr	r3, [pc, #680]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b94:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b9e:	4aa7      	ldr	r2, [pc, #668]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bac:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004bb0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bb6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	d00a      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004bc0:	4b9e      	ldr	r3, [pc, #632]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bcc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004bd0:	4a9a      	ldr	r2, [pc, #616]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bd2:	430b      	orrs	r3, r1
 8004bd4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bde:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004be2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004be4:	2300      	movs	r3, #0
 8004be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004be8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004bec:	460b      	mov	r3, r1
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	d009      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004bf2:	4b92      	ldr	r3, [pc, #584]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bf6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c00:	4a8e      	ldr	r2, [pc, #568]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c02:	430b      	orrs	r3, r1
 8004c04:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004c12:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c14:	2300      	movs	r3, #0
 8004c16:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c18:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	d00e      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c22:	4b86      	ldr	r3, [pc, #536]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	4a85      	ldr	r2, [pc, #532]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c28:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004c2c:	6113      	str	r3, [r2, #16]
 8004c2e:	4b83      	ldr	r3, [pc, #524]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c30:	6919      	ldr	r1, [r3, #16]
 8004c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004c3a:	4a80      	ldr	r2, [pc, #512]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c3c:	430b      	orrs	r3, r1
 8004c3e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c48:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c4e:	2300      	movs	r3, #0
 8004c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c52:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004c56:	460b      	mov	r3, r1
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	d009      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004c5c:	4b77      	ldr	r3, [pc, #476]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c60:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c6a:	4a74      	ldr	r2, [pc, #464]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c6c:	430b      	orrs	r3, r1
 8004c6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c78:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004c7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c7e:	2300      	movs	r3, #0
 8004c80:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c82:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004c86:	460b      	mov	r3, r1
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	d00a      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c8c:	4b6b      	ldr	r3, [pc, #428]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c90:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c9c:	4a67      	ldr	r2, [pc, #412]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c9e:	430b      	orrs	r3, r1
 8004ca0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004caa:	2100      	movs	r1, #0
 8004cac:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cb4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004cb8:	460b      	mov	r3, r1
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	d011      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc2:	3308      	adds	r3, #8
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f000 fb78 	bl	80053bc <RCCEx_PLL2_Config>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cea:	2100      	movs	r1, #0
 8004cec:	6239      	str	r1, [r7, #32]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cf4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	d011      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d02:	3308      	adds	r3, #8
 8004d04:	2101      	movs	r1, #1
 8004d06:	4618      	mov	r0, r3
 8004d08:	f000 fb58 	bl	80053bc <RCCEx_PLL2_Config>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d003      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	61b9      	str	r1, [r7, #24]
 8004d2e:	f003 0304 	and.w	r3, r3, #4
 8004d32:	61fb      	str	r3, [r7, #28]
 8004d34:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	d011      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d42:	3308      	adds	r3, #8
 8004d44:	2102      	movs	r1, #2
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 fb38 	bl	80053bc <RCCEx_PLL2_Config>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d003      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	6139      	str	r1, [r7, #16]
 8004d6e:	f003 0308 	and.w	r3, r3, #8
 8004d72:	617b      	str	r3, [r7, #20]
 8004d74:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	d011      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d82:	3328      	adds	r3, #40	@ 0x28
 8004d84:	2100      	movs	r1, #0
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 fbca 	bl	8005520 <RCCEx_PLL3_Config>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d003      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004daa:	2100      	movs	r1, #0
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	f003 0310 	and.w	r3, r3, #16
 8004db2:	60fb      	str	r3, [r7, #12]
 8004db4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004db8:	460b      	mov	r3, r1
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	d011      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc2:	3328      	adds	r3, #40	@ 0x28
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fbaa 	bl	8005520 <RCCEx_PLL3_Config>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dea:	2100      	movs	r1, #0
 8004dec:	6039      	str	r1, [r7, #0]
 8004dee:	f003 0320 	and.w	r3, r3, #32
 8004df2:	607b      	str	r3, [r7, #4]
 8004df4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	d011      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	3328      	adds	r3, #40	@ 0x28
 8004e04:	2102      	movs	r1, #2
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fb8a 	bl	8005520 <RCCEx_PLL3_Config>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004e22:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	e000      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004e36:	46bd      	mov	sp, r7
 8004e38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e3c:	58024400 	.word	0x58024400

08004e40 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004e44:	f7fe fd54 	bl	80038f0 <HAL_RCC_GetHCLKFreq>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	4b06      	ldr	r3, [pc, #24]	@ (8004e64 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	091b      	lsrs	r3, r3, #4
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	4904      	ldr	r1, [pc, #16]	@ (8004e68 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004e56:	5ccb      	ldrb	r3, [r1, r3]
 8004e58:	f003 031f 	and.w	r3, r3, #31
 8004e5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	58024400 	.word	0x58024400
 8004e68:	0800f4ec 	.word	0x0800f4ec

08004e6c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b089      	sub	sp, #36	@ 0x24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e74:	4ba1      	ldr	r3, [pc, #644]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e78:	f003 0303 	and.w	r3, r3, #3
 8004e7c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004e7e:	4b9f      	ldr	r3, [pc, #636]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e82:	0b1b      	lsrs	r3, r3, #12
 8004e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e88:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004e8a:	4b9c      	ldr	r3, [pc, #624]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8e:	091b      	lsrs	r3, r3, #4
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004e96:	4b99      	ldr	r3, [pc, #612]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e9a:	08db      	lsrs	r3, r3, #3
 8004e9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	fb02 f303 	mul.w	r3, r2, r3
 8004ea6:	ee07 3a90 	vmov	s15, r3
 8004eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f000 8111 	beq.w	80050dc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	f000 8083 	beq.w	8004fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	f200 80a1 	bhi.w	800500c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d056      	beq.n	8004f84 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004ed6:	e099      	b.n	800500c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ed8:	4b88      	ldr	r3, [pc, #544]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0320 	and.w	r3, r3, #32
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d02d      	beq.n	8004f40 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ee4:	4b85      	ldr	r3, [pc, #532]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	08db      	lsrs	r3, r3, #3
 8004eea:	f003 0303 	and.w	r3, r3, #3
 8004eee:	4a84      	ldr	r2, [pc, #528]	@ (8005100 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	ee07 3a90 	vmov	s15, r3
 8004efc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	ee07 3a90 	vmov	s15, r3
 8004f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f0e:	4b7b      	ldr	r3, [pc, #492]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f16:	ee07 3a90 	vmov	s15, r3
 8004f1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f22:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004f3e:	e087      	b.n	8005050 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	ee07 3a90 	vmov	s15, r3
 8004f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f4a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005108 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004f4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f52:	4b6a      	ldr	r3, [pc, #424]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f5a:	ee07 3a90 	vmov	s15, r3
 8004f5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f62:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f66:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f82:	e065      	b.n	8005050 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	ee07 3a90 	vmov	s15, r3
 8004f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f8e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800510c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004f92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f96:	4b59      	ldr	r3, [pc, #356]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f9e:	ee07 3a90 	vmov	s15, r3
 8004fa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fa6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004faa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004fae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fc6:	e043      	b.n	8005050 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	ee07 3a90 	vmov	s15, r3
 8004fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fd2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005110 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004fd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fda:	4b48      	ldr	r3, [pc, #288]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fe2:	ee07 3a90 	vmov	s15, r3
 8004fe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fea:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ff2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ffa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ffe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005006:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800500a:	e021      	b.n	8005050 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	ee07 3a90 	vmov	s15, r3
 8005012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005016:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800510c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800501a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800501e:	4b37      	ldr	r3, [pc, #220]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005022:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005026:	ee07 3a90 	vmov	s15, r3
 800502a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800502e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005032:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005104 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005036:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800503a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800503e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005042:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800504a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800504e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005050:	4b2a      	ldr	r3, [pc, #168]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005054:	0a5b      	lsrs	r3, r3, #9
 8005056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800505a:	ee07 3a90 	vmov	s15, r3
 800505e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005062:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005066:	ee37 7a87 	vadd.f32	s14, s15, s14
 800506a:	edd7 6a07 	vldr	s13, [r7, #28]
 800506e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005072:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005076:	ee17 2a90 	vmov	r2, s15
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800507e:	4b1f      	ldr	r3, [pc, #124]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005082:	0c1b      	lsrs	r3, r3, #16
 8005084:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005088:	ee07 3a90 	vmov	s15, r3
 800508c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005090:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005094:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005098:	edd7 6a07 	vldr	s13, [r7, #28]
 800509c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050a4:	ee17 2a90 	vmov	r2, s15
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80050ac:	4b13      	ldr	r3, [pc, #76]	@ (80050fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b0:	0e1b      	lsrs	r3, r3, #24
 80050b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050b6:	ee07 3a90 	vmov	s15, r3
 80050ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80050c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80050c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80050ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050d2:	ee17 2a90 	vmov	r2, s15
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80050da:	e008      	b.n	80050ee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	609a      	str	r2, [r3, #8]
}
 80050ee:	bf00      	nop
 80050f0:	3724      	adds	r7, #36	@ 0x24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	58024400 	.word	0x58024400
 8005100:	03d09000 	.word	0x03d09000
 8005104:	46000000 	.word	0x46000000
 8005108:	4c742400 	.word	0x4c742400
 800510c:	4a742400 	.word	0x4a742400
 8005110:	4af42400 	.word	0x4af42400

08005114 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005114:	b480      	push	{r7}
 8005116:	b089      	sub	sp, #36	@ 0x24
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800511c:	4ba1      	ldr	r3, [pc, #644]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800511e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005120:	f003 0303 	and.w	r3, r3, #3
 8005124:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005126:	4b9f      	ldr	r3, [pc, #636]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512a:	0d1b      	lsrs	r3, r3, #20
 800512c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005130:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005132:	4b9c      	ldr	r3, [pc, #624]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005136:	0a1b      	lsrs	r3, r3, #8
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800513e:	4b99      	ldr	r3, [pc, #612]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005142:	08db      	lsrs	r3, r3, #3
 8005144:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	fb02 f303 	mul.w	r3, r2, r3
 800514e:	ee07 3a90 	vmov	s15, r3
 8005152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005156:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	2b00      	cmp	r3, #0
 800515e:	f000 8111 	beq.w	8005384 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	2b02      	cmp	r3, #2
 8005166:	f000 8083 	beq.w	8005270 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	2b02      	cmp	r3, #2
 800516e:	f200 80a1 	bhi.w	80052b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d056      	beq.n	800522c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800517e:	e099      	b.n	80052b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005180:	4b88      	ldr	r3, [pc, #544]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0320 	and.w	r3, r3, #32
 8005188:	2b00      	cmp	r3, #0
 800518a:	d02d      	beq.n	80051e8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800518c:	4b85      	ldr	r3, [pc, #532]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	08db      	lsrs	r3, r3, #3
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	4a84      	ldr	r2, [pc, #528]	@ (80053a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005198:	fa22 f303 	lsr.w	r3, r2, r3
 800519c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	ee07 3a90 	vmov	s15, r3
 80051a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	ee07 3a90 	vmov	s15, r3
 80051ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051b6:	4b7b      	ldr	r3, [pc, #492]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051be:	ee07 3a90 	vmov	s15, r3
 80051c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80051ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80051ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80051e6:	e087      	b.n	80052f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	ee07 3a90 	vmov	s15, r3
 80051ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80053b0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80051f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051fa:	4b6a      	ldr	r3, [pc, #424]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005202:	ee07 3a90 	vmov	s15, r3
 8005206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800520a:	ed97 6a03 	vldr	s12, [r7, #12]
 800520e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005212:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005216:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800521a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800521e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005226:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800522a:	e065      	b.n	80052f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	ee07 3a90 	vmov	s15, r3
 8005232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005236:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80053b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800523a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800523e:	4b59      	ldr	r3, [pc, #356]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005246:	ee07 3a90 	vmov	s15, r3
 800524a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800524e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005252:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800525a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800525e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800526a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800526e:	e043      	b.n	80052f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	ee07 3a90 	vmov	s15, r3
 8005276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800527a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80053b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800527e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005282:	4b48      	ldr	r3, [pc, #288]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800528a:	ee07 3a90 	vmov	s15, r3
 800528e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005292:	ed97 6a03 	vldr	s12, [r7, #12]
 8005296:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800529a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800529e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052b2:	e021      	b.n	80052f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	ee07 3a90 	vmov	s15, r3
 80052ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80053b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80052c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052c6:	4b37      	ldr	r3, [pc, #220]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ce:	ee07 3a90 	vmov	s15, r3
 80052d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80052da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80053ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80052de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052f6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80052f8:	4b2a      	ldr	r3, [pc, #168]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fc:	0a5b      	lsrs	r3, r3, #9
 80052fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005302:	ee07 3a90 	vmov	s15, r3
 8005306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800530a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800530e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005312:	edd7 6a07 	vldr	s13, [r7, #28]
 8005316:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800531a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800531e:	ee17 2a90 	vmov	r2, s15
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005326:	4b1f      	ldr	r3, [pc, #124]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800532a:	0c1b      	lsrs	r3, r3, #16
 800532c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005330:	ee07 3a90 	vmov	s15, r3
 8005334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005338:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800533c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005340:	edd7 6a07 	vldr	s13, [r7, #28]
 8005344:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005348:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800534c:	ee17 2a90 	vmov	r2, s15
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005354:	4b13      	ldr	r3, [pc, #76]	@ (80053a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005358:	0e1b      	lsrs	r3, r3, #24
 800535a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800535e:	ee07 3a90 	vmov	s15, r3
 8005362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005366:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800536a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800536e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005372:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005376:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800537a:	ee17 2a90 	vmov	r2, s15
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005382:	e008      	b.n	8005396 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	609a      	str	r2, [r3, #8]
}
 8005396:	bf00      	nop
 8005398:	3724      	adds	r7, #36	@ 0x24
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	58024400 	.word	0x58024400
 80053a8:	03d09000 	.word	0x03d09000
 80053ac:	46000000 	.word	0x46000000
 80053b0:	4c742400 	.word	0x4c742400
 80053b4:	4a742400 	.word	0x4a742400
 80053b8:	4af42400 	.word	0x4af42400

080053bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053c6:	2300      	movs	r3, #0
 80053c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053ca:	4b53      	ldr	r3, [pc, #332]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80053cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	2b03      	cmp	r3, #3
 80053d4:	d101      	bne.n	80053da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e099      	b.n	800550e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80053da:	4b4f      	ldr	r3, [pc, #316]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a4e      	ldr	r2, [pc, #312]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80053e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80053e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053e6:	f7fc fa07 	bl	80017f8 <HAL_GetTick>
 80053ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80053ec:	e008      	b.n	8005400 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80053ee:	f7fc fa03 	bl	80017f8 <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d901      	bls.n	8005400 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e086      	b.n	800550e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005400:	4b45      	ldr	r3, [pc, #276]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1f0      	bne.n	80053ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800540c:	4b42      	ldr	r3, [pc, #264]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 800540e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005410:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	031b      	lsls	r3, r3, #12
 800541a:	493f      	ldr	r1, [pc, #252]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 800541c:	4313      	orrs	r3, r2
 800541e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	3b01      	subs	r3, #1
 8005426:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	3b01      	subs	r3, #1
 8005430:	025b      	lsls	r3, r3, #9
 8005432:	b29b      	uxth	r3, r3
 8005434:	431a      	orrs	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	3b01      	subs	r3, #1
 800543c:	041b      	lsls	r3, r3, #16
 800543e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005442:	431a      	orrs	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	3b01      	subs	r3, #1
 800544a:	061b      	lsls	r3, r3, #24
 800544c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005450:	4931      	ldr	r1, [pc, #196]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005452:	4313      	orrs	r3, r2
 8005454:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005456:	4b30      	ldr	r3, [pc, #192]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	695b      	ldr	r3, [r3, #20]
 8005462:	492d      	ldr	r1, [pc, #180]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005464:	4313      	orrs	r3, r2
 8005466:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005468:	4b2b      	ldr	r3, [pc, #172]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 800546a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546c:	f023 0220 	bic.w	r2, r3, #32
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	4928      	ldr	r1, [pc, #160]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005476:	4313      	orrs	r3, r2
 8005478:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800547a:	4b27      	ldr	r3, [pc, #156]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 800547c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547e:	4a26      	ldr	r2, [pc, #152]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005480:	f023 0310 	bic.w	r3, r3, #16
 8005484:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005486:	4b24      	ldr	r3, [pc, #144]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005488:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800548a:	4b24      	ldr	r3, [pc, #144]	@ (800551c <RCCEx_PLL2_Config+0x160>)
 800548c:	4013      	ands	r3, r2
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	69d2      	ldr	r2, [r2, #28]
 8005492:	00d2      	lsls	r2, r2, #3
 8005494:	4920      	ldr	r1, [pc, #128]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005496:	4313      	orrs	r3, r2
 8005498:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800549a:	4b1f      	ldr	r3, [pc, #124]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 800549c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549e:	4a1e      	ldr	r2, [pc, #120]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054a0:	f043 0310 	orr.w	r3, r3, #16
 80054a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d106      	bne.n	80054ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80054ac:	4b1a      	ldr	r3, [pc, #104]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b0:	4a19      	ldr	r2, [pc, #100]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80054b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80054b8:	e00f      	b.n	80054da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d106      	bne.n	80054ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80054c0:	4b15      	ldr	r3, [pc, #84]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c4:	4a14      	ldr	r2, [pc, #80]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80054cc:	e005      	b.n	80054da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80054ce:	4b12      	ldr	r3, [pc, #72]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d2:	4a11      	ldr	r2, [pc, #68]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80054d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80054da:	4b0f      	ldr	r3, [pc, #60]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a0e      	ldr	r2, [pc, #56]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 80054e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054e6:	f7fc f987 	bl	80017f8 <HAL_GetTick>
 80054ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80054ec:	e008      	b.n	8005500 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80054ee:	f7fc f983 	bl	80017f8 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d901      	bls.n	8005500 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e006      	b.n	800550e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005500:	4b05      	ldr	r3, [pc, #20]	@ (8005518 <RCCEx_PLL2_Config+0x15c>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0f0      	beq.n	80054ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800550c:	7bfb      	ldrb	r3, [r7, #15]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	58024400 	.word	0x58024400
 800551c:	ffff0007 	.word	0xffff0007

08005520 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800552a:	2300      	movs	r3, #0
 800552c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800552e:	4b53      	ldr	r3, [pc, #332]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	2b03      	cmp	r3, #3
 8005538:	d101      	bne.n	800553e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e099      	b.n	8005672 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800553e:	4b4f      	ldr	r3, [pc, #316]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a4e      	ldr	r2, [pc, #312]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005544:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005548:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800554a:	f7fc f955 	bl	80017f8 <HAL_GetTick>
 800554e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005550:	e008      	b.n	8005564 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005552:	f7fc f951 	bl	80017f8 <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	2b02      	cmp	r3, #2
 800555e:	d901      	bls.n	8005564 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e086      	b.n	8005672 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005564:	4b45      	ldr	r3, [pc, #276]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1f0      	bne.n	8005552 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005570:	4b42      	ldr	r3, [pc, #264]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005574:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	051b      	lsls	r3, r3, #20
 800557e:	493f      	ldr	r1, [pc, #252]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005580:	4313      	orrs	r3, r2
 8005582:	628b      	str	r3, [r1, #40]	@ 0x28
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	3b01      	subs	r3, #1
 800558a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	3b01      	subs	r3, #1
 8005594:	025b      	lsls	r3, r3, #9
 8005596:	b29b      	uxth	r3, r3
 8005598:	431a      	orrs	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	3b01      	subs	r3, #1
 80055a0:	041b      	lsls	r3, r3, #16
 80055a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80055a6:	431a      	orrs	r2, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	691b      	ldr	r3, [r3, #16]
 80055ac:	3b01      	subs	r3, #1
 80055ae:	061b      	lsls	r3, r3, #24
 80055b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80055b4:	4931      	ldr	r1, [pc, #196]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80055ba:	4b30      	ldr	r3, [pc, #192]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	492d      	ldr	r1, [pc, #180]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80055cc:	4b2b      	ldr	r3, [pc, #172]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	4928      	ldr	r1, [pc, #160]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80055de:	4b27      	ldr	r3, [pc, #156]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e2:	4a26      	ldr	r2, [pc, #152]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80055ea:	4b24      	ldr	r3, [pc, #144]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055ee:	4b24      	ldr	r3, [pc, #144]	@ (8005680 <RCCEx_PLL3_Config+0x160>)
 80055f0:	4013      	ands	r3, r2
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	69d2      	ldr	r2, [r2, #28]
 80055f6:	00d2      	lsls	r2, r2, #3
 80055f8:	4920      	ldr	r1, [pc, #128]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80055fe:	4b1f      	ldr	r3, [pc, #124]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005602:	4a1e      	ldr	r2, [pc, #120]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005608:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d106      	bne.n	800561e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005610:	4b1a      	ldr	r3, [pc, #104]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005614:	4a19      	ldr	r2, [pc, #100]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005616:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800561a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800561c:	e00f      	b.n	800563e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d106      	bne.n	8005632 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005624:	4b15      	ldr	r3, [pc, #84]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005628:	4a14      	ldr	r2, [pc, #80]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 800562a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800562e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005630:	e005      	b.n	800563e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005632:	4b12      	ldr	r3, [pc, #72]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005636:	4a11      	ldr	r2, [pc, #68]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005638:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800563c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800563e:	4b0f      	ldr	r3, [pc, #60]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a0e      	ldr	r2, [pc, #56]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005648:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800564a:	f7fc f8d5 	bl	80017f8 <HAL_GetTick>
 800564e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005650:	e008      	b.n	8005664 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005652:	f7fc f8d1 	bl	80017f8 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d901      	bls.n	8005664 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e006      	b.n	8005672 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005664:	4b05      	ldr	r3, [pc, #20]	@ (800567c <RCCEx_PLL3_Config+0x15c>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0f0      	beq.n	8005652 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005670:	7bfb      	ldrb	r3, [r7, #15]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	58024400 	.word	0x58024400
 8005680:	ffff0007 	.word	0xffff0007

08005684 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e158      	b.n	8005948 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a5f      	ldr	r2, [pc, #380]	@ (8005820 <HAL_SPI_Init+0x19c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00f      	beq.n	80056c6 <HAL_SPI_Init+0x42>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a5e      	ldr	r2, [pc, #376]	@ (8005824 <HAL_SPI_Init+0x1a0>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d00a      	beq.n	80056c6 <HAL_SPI_Init+0x42>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a5c      	ldr	r2, [pc, #368]	@ (8005828 <HAL_SPI_Init+0x1a4>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d005      	beq.n	80056c6 <HAL_SPI_Init+0x42>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	2b0f      	cmp	r3, #15
 80056c0:	d901      	bls.n	80056c6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e140      	b.n	8005948 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 fc32 	bl	8005f30 <SPI_GetPacketSize>
 80056cc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a53      	ldr	r2, [pc, #332]	@ (8005820 <HAL_SPI_Init+0x19c>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d00c      	beq.n	80056f2 <HAL_SPI_Init+0x6e>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a51      	ldr	r2, [pc, #324]	@ (8005824 <HAL_SPI_Init+0x1a0>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d007      	beq.n	80056f2 <HAL_SPI_Init+0x6e>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a50      	ldr	r2, [pc, #320]	@ (8005828 <HAL_SPI_Init+0x1a4>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d002      	beq.n	80056f2 <HAL_SPI_Init+0x6e>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2b08      	cmp	r3, #8
 80056f0:	d811      	bhi.n	8005716 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80056f6:	4a4a      	ldr	r2, [pc, #296]	@ (8005820 <HAL_SPI_Init+0x19c>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d009      	beq.n	8005710 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a48      	ldr	r2, [pc, #288]	@ (8005824 <HAL_SPI_Init+0x1a0>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d004      	beq.n	8005710 <HAL_SPI_Init+0x8c>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a47      	ldr	r2, [pc, #284]	@ (8005828 <HAL_SPI_Init+0x1a4>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d104      	bne.n	800571a <HAL_SPI_Init+0x96>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2b10      	cmp	r3, #16
 8005714:	d901      	bls.n	800571a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e116      	b.n	8005948 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d135      	bne.n	8005792 <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a3e      	ldr	r2, [pc, #248]	@ (800582c <HAL_SPI_Init+0x1a8>)
 8005732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a3d      	ldr	r2, [pc, #244]	@ (8005830 <HAL_SPI_Init+0x1ac>)
 800573a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a3c      	ldr	r2, [pc, #240]	@ (8005834 <HAL_SPI_Init+0x1b0>)
 8005742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a3b      	ldr	r2, [pc, #236]	@ (8005838 <HAL_SPI_Init+0x1b4>)
 800574a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a3a      	ldr	r2, [pc, #232]	@ (800583c <HAL_SPI_Init+0x1b8>)
 8005752:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a39      	ldr	r2, [pc, #228]	@ (8005840 <HAL_SPI_Init+0x1bc>)
 800575a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a38      	ldr	r2, [pc, #224]	@ (8005844 <HAL_SPI_Init+0x1c0>)
 8005762:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a37      	ldr	r2, [pc, #220]	@ (8005848 <HAL_SPI_Init+0x1c4>)
 800576a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a36      	ldr	r2, [pc, #216]	@ (800584c <HAL_SPI_Init+0x1c8>)
 8005772:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800577c:	2b00      	cmp	r3, #0
 800577e:	d103      	bne.n	8005788 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a33      	ldr	r2, [pc, #204]	@ (8005850 <HAL_SPI_Init+0x1cc>)
 8005784:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2202      	movs	r2, #2
 8005796:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f022 0201 	bic.w	r2, r2, #1
 80057a8:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80057b4:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057be:	d119      	bne.n	80057f4 <HAL_SPI_Init+0x170>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057c8:	d103      	bne.n	80057d2 <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d008      	beq.n	80057e4 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d10c      	bne.n	80057f4 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80057de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057e2:	d107      	bne.n	80057f4 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057f2:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d029      	beq.n	8005854 <HAL_SPI_Init+0x1d0>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	2b06      	cmp	r3, #6
 8005806:	d925      	bls.n	8005854 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	430a      	orrs	r2, r1
 800581c:	601a      	str	r2, [r3, #0]
 800581e:	e021      	b.n	8005864 <HAL_SPI_Init+0x1e0>
 8005820:	40013000 	.word	0x40013000
 8005824:	40003800 	.word	0x40003800
 8005828:	40003c00 	.word	0x40003c00
 800582c:	08005d05 	.word	0x08005d05
 8005830:	08005d19 	.word	0x08005d19
 8005834:	08005d2d 	.word	0x08005d2d
 8005838:	08005d41 	.word	0x08005d41
 800583c:	08005d55 	.word	0x08005d55
 8005840:	08005d69 	.word	0x08005d69
 8005844:	08005d7d 	.word	0x08005d7d
 8005848:	08005d91 	.word	0x08005d91
 800584c:	08005da5 	.word	0x08005da5
 8005850:	08001095 	.word	0x08001095
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005862:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	69da      	ldr	r2, [r3, #28]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800586c:	431a      	orrs	r2, r3
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	431a      	orrs	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005876:	ea42 0103 	orr.w	r1, r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	68da      	ldr	r2, [r3, #12]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	430a      	orrs	r2, r1
 8005884:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588e:	431a      	orrs	r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005894:	431a      	orrs	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	431a      	orrs	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	431a      	orrs	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	431a      	orrs	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	431a      	orrs	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	431a      	orrs	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058b8:	431a      	orrs	r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	431a      	orrs	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058c4:	ea42 0103 	orr.w	r1, r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	430a      	orrs	r2, r1
 80058d2:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d113      	bne.n	8005904 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058ee:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005902:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 0201 	bic.w	r2, r2, #1
 8005912:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00a      	beq.n	8005936 <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b08a      	sub	sp, #40	@ 0x28
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8005968:	6a3a      	ldr	r2, [r7, #32]
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	4013      	ands	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8005978:	2300      	movs	r3, #0
 800597a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005982:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	3330      	adds	r3, #48	@ 0x30
 800598a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005992:	2b00      	cmp	r3, #0
 8005994:	d012      	beq.n	80059bc <HAL_SPI_IRQHandler+0x6c>
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	f003 0308 	and.w	r3, r3, #8
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00d      	beq.n	80059bc <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699a      	ldr	r2, [r3, #24]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059ae:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80059ba:	e19c      	b.n	8005cf6 <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d113      	bne.n	80059ee <HAL_SPI_IRQHandler+0x9e>
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	f003 0320 	and.w	r3, r3, #32
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d10e      	bne.n	80059ee <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80059d0:	69bb      	ldr	r3, [r7, #24]
 80059d2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d009      	beq.n	80059ee <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	4798      	blx	r3
    hspi->RxISR(hspi);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	4798      	blx	r3
    handled = 1UL;
 80059ea:	2301      	movs	r3, #1
 80059ec:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d10f      	bne.n	8005a18 <HAL_SPI_IRQHandler+0xc8>
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00a      	beq.n	8005a18 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d105      	bne.n	8005a18 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	4798      	blx	r3
    handled = 1UL;
 8005a14:	2301      	movs	r3, #1
 8005a16:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	f003 0320 	and.w	r3, r3, #32
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10f      	bne.n	8005a42 <HAL_SPI_IRQHandler+0xf2>
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00a      	beq.n	8005a42 <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d105      	bne.n	8005a42 <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	4798      	blx	r3
    handled = 1UL;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8005a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f040 8151 	bne.w	8005cec <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	f003 0308 	and.w	r3, r3, #8
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 8093 	beq.w	8005b7c <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	699a      	ldr	r2, [r3, #24]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f042 0208 	orr.w	r2, r2, #8
 8005a64:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	699a      	ldr	r2, [r3, #24]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f042 0210 	orr.w	r2, r2, #16
 8005a74:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	699a      	ldr	r2, [r3, #24]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a84:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	691a      	ldr	r2, [r3, #16]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f022 0208 	bic.w	r2, r2, #8
 8005a94:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d13d      	bne.n	8005b20 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8005aa4:	e036      	b.n	8005b14 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	2b0f      	cmp	r3, #15
 8005aac:	d90b      	bls.n	8005ac6 <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ab6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005ab8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005abe:	1d1a      	adds	r2, r3, #4
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	665a      	str	r2, [r3, #100]	@ 0x64
 8005ac4:	e01d      	b.n	8005b02 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	2b07      	cmp	r3, #7
 8005acc:	d90b      	bls.n	8005ae6 <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	8812      	ldrh	r2, [r2, #0]
 8005ad6:	b292      	uxth	r2, r2
 8005ad8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ade:	1c9a      	adds	r2, r3, #2
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	665a      	str	r2, [r3, #100]	@ 0x64
 8005ae4:	e00d      	b.n	8005b02 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005af2:	7812      	ldrb	r2, [r2, #0]
 8005af4:	b2d2      	uxtb	r2, r2
 8005af6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1c2      	bne.n	8005aa6 <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f000 f965 	bl	8005df0 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2201      	movs	r2, #1
 8005b2a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d005      	beq.n	8005b44 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005b42:	e0d8      	b.n	8005cf6 <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8005b44:	7cfb      	ldrb	r3, [r7, #19]
 8005b46:	2b05      	cmp	r3, #5
 8005b48:	d105      	bne.n	8005b56 <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 8005b54:	e0cc      	b.n	8005cf0 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8005b56:	7cfb      	ldrb	r3, [r7, #19]
 8005b58:	2b04      	cmp	r3, #4
 8005b5a:	d105      	bne.n	8005b68 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	4798      	blx	r3
    return;
 8005b66:	e0c3      	b.n	8005cf0 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8005b68:	7cfb      	ldrb	r3, [r7, #19]
 8005b6a:	2b03      	cmp	r3, #3
 8005b6c:	f040 80c0 	bne.w	8005cf0 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	4798      	blx	r3
    return;
 8005b7a:	e0b9      	b.n	8005cf0 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f000 80b7 	beq.w	8005cf6 <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00f      	beq.n	8005bb2 <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b98:	f043 0204 	orr.w	r2, r3, #4
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	699a      	ldr	r2, [r3, #24]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bb0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00f      	beq.n	8005bdc <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bc2:	f043 0201 	orr.w	r2, r3, #1
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	699a      	ldr	r2, [r3, #24]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bda:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00f      	beq.n	8005c06 <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bec:	f043 0208 	orr.w	r2, r3, #8
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	699a      	ldr	r2, [r3, #24]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c04:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	f003 0320 	and.w	r3, r3, #32
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00f      	beq.n	8005c30 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	699a      	ldr	r2, [r3, #24]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0220 	orr.w	r2, r2, #32
 8005c2e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d05c      	beq.n	8005cf4 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0201 	bic.w	r2, r2, #1
 8005c48:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6919      	ldr	r1, [r3, #16]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	4b29      	ldr	r3, [pc, #164]	@ (8005cfc <HAL_SPI_IRQHandler+0x3ac>)
 8005c56:	400b      	ands	r3, r1
 8005c58:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005c60:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005c64:	d138      	bne.n	8005cd8 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005c74:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d013      	beq.n	8005ca6 <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c82:	4a1f      	ldr	r2, [pc, #124]	@ (8005d00 <HAL_SPI_IRQHandler+0x3b0>)
 8005c84:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7fc fa42 	bl	8002114 <HAL_DMA_Abort_IT>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d007      	beq.n	8005ca6 <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d022      	beq.n	8005cf4 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005cb2:	4a13      	ldr	r2, [pc, #76]	@ (8005d00 <HAL_SPI_IRQHandler+0x3b0>)
 8005cb4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7fc fa2a 	bl	8002114 <HAL_DMA_Abort_IT>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d016      	beq.n	8005cf4 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ccc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005cd6:	e00d      	b.n	8005cf4 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	4798      	blx	r3
    return;
 8005cea:	e003      	b.n	8005cf4 <HAL_SPI_IRQHandler+0x3a4>
    return;
 8005cec:	bf00      	nop
 8005cee:	e002      	b.n	8005cf6 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8005cf0:	bf00      	nop
 8005cf2:	e000      	b.n	8005cf6 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8005cf4:	bf00      	nop
  }
}
 8005cf6:	3728      	adds	r7, #40	@ 0x28
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	fffffc94 	.word	0xfffffc94
 8005d00:	08005db9 	.word	0x08005db9

08005d04 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dc4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005de8:	bf00      	nop
 8005dea:	3710      	adds	r7, #16
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b085      	sub	sp, #20
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	699a      	ldr	r2, [r3, #24]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f042 0208 	orr.w	r2, r2, #8
 8005e0e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	699a      	ldr	r2, [r3, #24]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f042 0210 	orr.w	r2, r2, #16
 8005e1e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f022 0201 	bic.w	r2, r2, #1
 8005e2e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	6919      	ldr	r1, [r3, #16]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	4b3c      	ldr	r3, [pc, #240]	@ (8005f2c <SPI_CloseTransfer+0x13c>)
 8005e3c:	400b      	ands	r3, r1
 8005e3e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005e4e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	2b04      	cmp	r3, #4
 8005e5a:	d014      	beq.n	8005e86 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f003 0320 	and.w	r3, r3, #32
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00f      	beq.n	8005e86 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e6c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	699a      	ldr	r2, [r3, #24]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f042 0220 	orr.w	r2, r2, #32
 8005e84:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b03      	cmp	r3, #3
 8005e90:	d014      	beq.n	8005ebc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00f      	beq.n	8005ebc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ea2:	f043 0204 	orr.w	r2, r3, #4
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	699a      	ldr	r2, [r3, #24]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005eba:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00f      	beq.n	8005ee6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ecc:	f043 0201 	orr.w	r2, r3, #1
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	699a      	ldr	r2, [r3, #24]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ee4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d00f      	beq.n	8005f10 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ef6:	f043 0208 	orr.w	r2, r3, #8
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	699a      	ldr	r2, [r3, #24]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f0e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8005f20:	bf00      	nop
 8005f22:	3714      	adds	r7, #20
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	fffffc90 	.word	0xfffffc90

08005f30 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f3c:	095b      	lsrs	r3, r3, #5
 8005f3e:	3301      	adds	r3, #1
 8005f40:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	3301      	adds	r3, #1
 8005f48:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	3307      	adds	r3, #7
 8005f4e:	08db      	lsrs	r3, r3, #3
 8005f50:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	fb02 f303 	mul.w	r3, r2, r3
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3714      	adds	r7, #20
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f66:	b580      	push	{r7, lr}
 8005f68:	b082      	sub	sp, #8
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e049      	b.n	800600c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d106      	bne.n	8005f92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 f841 	bl	8006014 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2202      	movs	r2, #2
 8005f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	3304      	adds	r3, #4
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	4610      	mov	r0, r2
 8005fa6:	f000 f9e7 	bl	8006378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2201      	movs	r2, #1
 8006006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3708      	adds	r7, #8
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b01      	cmp	r3, #1
 800603a:	d001      	beq.n	8006040 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e054      	b.n	80060ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2202      	movs	r2, #2
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68da      	ldr	r2, [r3, #12]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0201 	orr.w	r2, r2, #1
 8006056:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a26      	ldr	r2, [pc, #152]	@ (80060f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d022      	beq.n	80060a8 <HAL_TIM_Base_Start_IT+0x80>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800606a:	d01d      	beq.n	80060a8 <HAL_TIM_Base_Start_IT+0x80>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a22      	ldr	r2, [pc, #136]	@ (80060fc <HAL_TIM_Base_Start_IT+0xd4>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d018      	beq.n	80060a8 <HAL_TIM_Base_Start_IT+0x80>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a21      	ldr	r2, [pc, #132]	@ (8006100 <HAL_TIM_Base_Start_IT+0xd8>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d013      	beq.n	80060a8 <HAL_TIM_Base_Start_IT+0x80>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a1f      	ldr	r2, [pc, #124]	@ (8006104 <HAL_TIM_Base_Start_IT+0xdc>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d00e      	beq.n	80060a8 <HAL_TIM_Base_Start_IT+0x80>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a1e      	ldr	r2, [pc, #120]	@ (8006108 <HAL_TIM_Base_Start_IT+0xe0>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d009      	beq.n	80060a8 <HAL_TIM_Base_Start_IT+0x80>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a1c      	ldr	r2, [pc, #112]	@ (800610c <HAL_TIM_Base_Start_IT+0xe4>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d004      	beq.n	80060a8 <HAL_TIM_Base_Start_IT+0x80>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006110 <HAL_TIM_Base_Start_IT+0xe8>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d115      	bne.n	80060d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	689a      	ldr	r2, [r3, #8]
 80060ae:	4b19      	ldr	r3, [pc, #100]	@ (8006114 <HAL_TIM_Base_Start_IT+0xec>)
 80060b0:	4013      	ands	r3, r2
 80060b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2b06      	cmp	r3, #6
 80060b8:	d015      	beq.n	80060e6 <HAL_TIM_Base_Start_IT+0xbe>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060c0:	d011      	beq.n	80060e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f042 0201 	orr.w	r2, r2, #1
 80060d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d2:	e008      	b.n	80060e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f042 0201 	orr.w	r2, r2, #1
 80060e2:	601a      	str	r2, [r3, #0]
 80060e4:	e000      	b.n	80060e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3714      	adds	r7, #20
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	40010000 	.word	0x40010000
 80060fc:	40000400 	.word	0x40000400
 8006100:	40000800 	.word	0x40000800
 8006104:	40000c00 	.word	0x40000c00
 8006108:	40010400 	.word	0x40010400
 800610c:	40001800 	.word	0x40001800
 8006110:	40014000 	.word	0x40014000
 8006114:	00010007 	.word	0x00010007

08006118 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d020      	beq.n	800617c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f003 0302 	and.w	r3, r3, #2
 8006140:	2b00      	cmp	r3, #0
 8006142:	d01b      	beq.n	800617c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f06f 0202 	mvn.w	r2, #2
 800614c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2201      	movs	r2, #1
 8006152:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	f003 0303 	and.w	r3, r3, #3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f8e9 	bl	800633a <HAL_TIM_IC_CaptureCallback>
 8006168:	e005      	b.n	8006176 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f8db 	bl	8006326 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 f8ec 	bl	800634e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	f003 0304 	and.w	r3, r3, #4
 8006182:	2b00      	cmp	r3, #0
 8006184:	d020      	beq.n	80061c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f003 0304 	and.w	r3, r3, #4
 800618c:	2b00      	cmp	r3, #0
 800618e:	d01b      	beq.n	80061c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f06f 0204 	mvn.w	r2, #4
 8006198:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2202      	movs	r2, #2
 800619e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 f8c3 	bl	800633a <HAL_TIM_IC_CaptureCallback>
 80061b4:	e005      	b.n	80061c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 f8b5 	bl	8006326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 f8c6 	bl	800634e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f003 0308 	and.w	r3, r3, #8
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d020      	beq.n	8006214 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f003 0308 	and.w	r3, r3, #8
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d01b      	beq.n	8006214 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f06f 0208 	mvn.w	r2, #8
 80061e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2204      	movs	r2, #4
 80061ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	f003 0303 	and.w	r3, r3, #3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 f89d 	bl	800633a <HAL_TIM_IC_CaptureCallback>
 8006200:	e005      	b.n	800620e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f88f 	bl	8006326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 f8a0 	bl	800634e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f003 0310 	and.w	r3, r3, #16
 800621a:	2b00      	cmp	r3, #0
 800621c:	d020      	beq.n	8006260 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f003 0310 	and.w	r3, r3, #16
 8006224:	2b00      	cmp	r3, #0
 8006226:	d01b      	beq.n	8006260 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f06f 0210 	mvn.w	r2, #16
 8006230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2208      	movs	r2, #8
 8006236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	69db      	ldr	r3, [r3, #28]
 800623e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 f877 	bl	800633a <HAL_TIM_IC_CaptureCallback>
 800624c:	e005      	b.n	800625a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f869 	bl	8006326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 f87a 	bl	800634e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00c      	beq.n	8006284 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	d007      	beq.n	8006284 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f06f 0201 	mvn.w	r2, #1
 800627c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f7fa fed2 	bl	8001028 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800628a:	2b00      	cmp	r3, #0
 800628c:	d104      	bne.n	8006298 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00c      	beq.n	80062b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d007      	beq.n	80062b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80062aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 f90d 	bl	80064cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00c      	beq.n	80062d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d007      	beq.n	80062d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80062ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f905 	bl	80064e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00c      	beq.n	80062fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d007      	beq.n	80062fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80062f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f000 f834 	bl	8006362 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	f003 0320 	and.w	r3, r3, #32
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00c      	beq.n	800631e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f003 0320 	and.w	r3, r3, #32
 800630a:	2b00      	cmp	r3, #0
 800630c:	d007      	beq.n	800631e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f06f 0220 	mvn.w	r2, #32
 8006316:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f8cd 	bl	80064b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800631e:	bf00      	nop
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}

08006326 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800632e:	bf00      	nop
 8006330:	370c      	adds	r7, #12
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr

0800633a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800633a:	b480      	push	{r7}
 800633c:	b083      	sub	sp, #12
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006342:	bf00      	nop
 8006344:	370c      	adds	r7, #12
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800634e:	b480      	push	{r7}
 8006350:	b083      	sub	sp, #12
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006356:	bf00      	nop
 8006358:	370c      	adds	r7, #12
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr

08006362 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006362:	b480      	push	{r7}
 8006364:	b083      	sub	sp, #12
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800636a:	bf00      	nop
 800636c:	370c      	adds	r7, #12
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
	...

08006378 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a43      	ldr	r2, [pc, #268]	@ (8006498 <TIM_Base_SetConfig+0x120>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d013      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006396:	d00f      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a40      	ldr	r2, [pc, #256]	@ (800649c <TIM_Base_SetConfig+0x124>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d00b      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a3f      	ldr	r2, [pc, #252]	@ (80064a0 <TIM_Base_SetConfig+0x128>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d007      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a3e      	ldr	r2, [pc, #248]	@ (80064a4 <TIM_Base_SetConfig+0x12c>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d003      	beq.n	80063b8 <TIM_Base_SetConfig+0x40>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a3d      	ldr	r2, [pc, #244]	@ (80064a8 <TIM_Base_SetConfig+0x130>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d108      	bne.n	80063ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a32      	ldr	r2, [pc, #200]	@ (8006498 <TIM_Base_SetConfig+0x120>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d01f      	beq.n	8006412 <TIM_Base_SetConfig+0x9a>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063d8:	d01b      	beq.n	8006412 <TIM_Base_SetConfig+0x9a>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a2f      	ldr	r2, [pc, #188]	@ (800649c <TIM_Base_SetConfig+0x124>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d017      	beq.n	8006412 <TIM_Base_SetConfig+0x9a>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a2e      	ldr	r2, [pc, #184]	@ (80064a0 <TIM_Base_SetConfig+0x128>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d013      	beq.n	8006412 <TIM_Base_SetConfig+0x9a>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a2d      	ldr	r2, [pc, #180]	@ (80064a4 <TIM_Base_SetConfig+0x12c>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d00f      	beq.n	8006412 <TIM_Base_SetConfig+0x9a>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a2c      	ldr	r2, [pc, #176]	@ (80064a8 <TIM_Base_SetConfig+0x130>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d00b      	beq.n	8006412 <TIM_Base_SetConfig+0x9a>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a2b      	ldr	r2, [pc, #172]	@ (80064ac <TIM_Base_SetConfig+0x134>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d007      	beq.n	8006412 <TIM_Base_SetConfig+0x9a>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a2a      	ldr	r2, [pc, #168]	@ (80064b0 <TIM_Base_SetConfig+0x138>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d003      	beq.n	8006412 <TIM_Base_SetConfig+0x9a>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a29      	ldr	r2, [pc, #164]	@ (80064b4 <TIM_Base_SetConfig+0x13c>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d108      	bne.n	8006424 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	4313      	orrs	r3, r2
 8006422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	4313      	orrs	r3, r2
 8006430:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	689a      	ldr	r2, [r3, #8]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a14      	ldr	r2, [pc, #80]	@ (8006498 <TIM_Base_SetConfig+0x120>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d00f      	beq.n	800646a <TIM_Base_SetConfig+0xf2>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a16      	ldr	r2, [pc, #88]	@ (80064a8 <TIM_Base_SetConfig+0x130>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d00b      	beq.n	800646a <TIM_Base_SetConfig+0xf2>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a15      	ldr	r2, [pc, #84]	@ (80064ac <TIM_Base_SetConfig+0x134>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d007      	beq.n	800646a <TIM_Base_SetConfig+0xf2>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a14      	ldr	r2, [pc, #80]	@ (80064b0 <TIM_Base_SetConfig+0x138>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d003      	beq.n	800646a <TIM_Base_SetConfig+0xf2>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a13      	ldr	r2, [pc, #76]	@ (80064b4 <TIM_Base_SetConfig+0x13c>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d103      	bne.n	8006472 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	691a      	ldr	r2, [r3, #16]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f043 0204 	orr.w	r2, r3, #4
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2201      	movs	r2, #1
 8006482:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	601a      	str	r2, [r3, #0]
}
 800648a:	bf00      	nop
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	40010000 	.word	0x40010000
 800649c:	40000400 	.word	0x40000400
 80064a0:	40000800 	.word	0x40000800
 80064a4:	40000c00 	.word	0x40000c00
 80064a8:	40010400 	.word	0x40010400
 80064ac:	40014000 	.word	0x40014000
 80064b0:	40014400 	.word	0x40014400
 80064b4:	40014800 	.word	0x40014800

080064b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064c0:	bf00      	nop
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064d4:	bf00      	nop
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr

080064e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064e8:	bf00      	nop
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e050      	b.n	80065a8 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800650c:	2b00      	cmp	r3, #0
 800650e:	d114      	bne.n	800653a <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 fddd 	bl	80070d8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006524:	2b00      	cmp	r3, #0
 8006526:	d103      	bne.n	8006530 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a21      	ldr	r2, [pc, #132]	@ (80065b0 <HAL_UART_Init+0xbc>)
 800652c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2224      	movs	r2, #36	@ 0x24
 800653e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f022 0201 	bic.w	r2, r2, #1
 8006550:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006556:	2b00      	cmp	r3, #0
 8006558:	d002      	beq.n	8006560 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f001 fb76 	bl	8007c4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 fe0b 	bl	800717c <UART_SetConfig>
 8006566:	4603      	mov	r3, r0
 8006568:	2b01      	cmp	r3, #1
 800656a:	d101      	bne.n	8006570 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e01b      	b.n	80065a8 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800657e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	689a      	ldr	r2, [r3, #8]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800658e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f001 fbf5 	bl	8007d90 <UART_CheckIdleState>
 80065a6:	4603      	mov	r3, r0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3708      	adds	r7, #8
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	080011e9 	.word	0x080011e9

080065b4 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b087      	sub	sp, #28
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	460b      	mov	r3, r1
 80065be:	607a      	str	r2, [r7, #4]
 80065c0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80065c2:	2300      	movs	r3, #0
 80065c4:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d109      	bne.n	80065e0 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e09c      	b.n	800671a <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065e6:	2b20      	cmp	r3, #32
 80065e8:	d16c      	bne.n	80066c4 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 80065ea:	7afb      	ldrb	r3, [r7, #11]
 80065ec:	2b0c      	cmp	r3, #12
 80065ee:	d85e      	bhi.n	80066ae <HAL_UART_RegisterCallback+0xfa>
 80065f0:	a201      	add	r2, pc, #4	@ (adr r2, 80065f8 <HAL_UART_RegisterCallback+0x44>)
 80065f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f6:	bf00      	nop
 80065f8:	0800662d 	.word	0x0800662d
 80065fc:	08006637 	.word	0x08006637
 8006600:	08006641 	.word	0x08006641
 8006604:	0800664b 	.word	0x0800664b
 8006608:	08006655 	.word	0x08006655
 800660c:	0800665f 	.word	0x0800665f
 8006610:	08006669 	.word	0x08006669
 8006614:	08006673 	.word	0x08006673
 8006618:	0800667d 	.word	0x0800667d
 800661c:	08006687 	.word	0x08006687
 8006620:	08006691 	.word	0x08006691
 8006624:	0800669b 	.word	0x0800669b
 8006628:	080066a5 	.word	0x080066a5
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006634:	e070      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800663e:	e06b      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006648:	e066      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006652:	e061      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800665c:	e05c      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006666:	e057      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006670:	e052      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800667a:	e04d      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006684:	e048      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800668e:	e043      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8006698:	e03e      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80066a2:	e039      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80066ac:	e034      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	75fb      	strb	r3, [r7, #23]
        break;
 80066c2:	e029      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d11a      	bne.n	8006704 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 80066ce:	7afb      	ldrb	r3, [r7, #11]
 80066d0:	2b0b      	cmp	r3, #11
 80066d2:	d002      	beq.n	80066da <HAL_UART_RegisterCallback+0x126>
 80066d4:	2b0c      	cmp	r3, #12
 80066d6:	d005      	beq.n	80066e4 <HAL_UART_RegisterCallback+0x130>
 80066d8:	e009      	b.n	80066ee <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 80066e2:	e019      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 80066ec:	e014      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	75fb      	strb	r3, [r7, #23]
        break;
 8006702:	e009      	b.n	8006718 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800670a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006718:	7dfb      	ldrb	r3, [r7, #23]
}
 800671a:	4618      	mov	r0, r3
 800671c:	371c      	adds	r7, #28
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop

08006728 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006728:	b480      	push	{r7}
 800672a:	b091      	sub	sp, #68	@ 0x44
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	4613      	mov	r3, r2
 8006734:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800673c:	2b20      	cmp	r3, #32
 800673e:	d178      	bne.n	8006832 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d002      	beq.n	800674c <HAL_UART_Transmit_IT+0x24>
 8006746:	88fb      	ldrh	r3, [r7, #6]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d101      	bne.n	8006750 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e071      	b.n	8006834 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	68ba      	ldr	r2, [r7, #8]
 8006754:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	88fa      	ldrh	r2, [r7, #6]
 800675a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	88fa      	ldrh	r2, [r7, #6]
 8006762:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2221      	movs	r2, #33	@ 0x21
 8006778:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006780:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006784:	d12a      	bne.n	80067dc <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800678e:	d107      	bne.n	80067a0 <HAL_UART_Transmit_IT+0x78>
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	691b      	ldr	r3, [r3, #16]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d103      	bne.n	80067a0 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	4a29      	ldr	r2, [pc, #164]	@ (8006840 <HAL_UART_Transmit_IT+0x118>)
 800679c:	679a      	str	r2, [r3, #120]	@ 0x78
 800679e:	e002      	b.n	80067a6 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	4a28      	ldr	r2, [pc, #160]	@ (8006844 <HAL_UART_Transmit_IT+0x11c>)
 80067a4:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	3308      	adds	r3, #8
 80067ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b0:	e853 3f00 	ldrex	r3, [r3]
 80067b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80067bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3308      	adds	r3, #8
 80067c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067c6:	637a      	str	r2, [r7, #52]	@ 0x34
 80067c8:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80067cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80067ce:	e841 2300 	strex	r3, r2, [r1]
 80067d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80067d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1e5      	bne.n	80067a6 <HAL_UART_Transmit_IT+0x7e>
 80067da:	e028      	b.n	800682e <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067e4:	d107      	bne.n	80067f6 <HAL_UART_Transmit_IT+0xce>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d103      	bne.n	80067f6 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	4a15      	ldr	r2, [pc, #84]	@ (8006848 <HAL_UART_Transmit_IT+0x120>)
 80067f2:	679a      	str	r2, [r3, #120]	@ 0x78
 80067f4:	e002      	b.n	80067fc <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	4a14      	ldr	r2, [pc, #80]	@ (800684c <HAL_UART_Transmit_IT+0x124>)
 80067fa:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	e853 3f00 	ldrex	r3, [r3]
 8006808:	613b      	str	r3, [r7, #16]
   return(result);
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006810:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	461a      	mov	r2, r3
 8006818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800681a:	623b      	str	r3, [r7, #32]
 800681c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681e:	69f9      	ldr	r1, [r7, #28]
 8006820:	6a3a      	ldr	r2, [r7, #32]
 8006822:	e841 2300 	strex	r3, r2, [r1]
 8006826:	61bb      	str	r3, [r7, #24]
   return(result);
 8006828:	69bb      	ldr	r3, [r7, #24]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1e6      	bne.n	80067fc <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800682e:	2300      	movs	r3, #0
 8006830:	e000      	b.n	8006834 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006832:	2302      	movs	r3, #2
  }
}
 8006834:	4618      	mov	r0, r3
 8006836:	3744      	adds	r7, #68	@ 0x44
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr
 8006840:	0800830f 	.word	0x0800830f
 8006844:	0800822f 	.word	0x0800822f
 8006848:	0800816d 	.word	0x0800816d
 800684c:	080080b5 	.word	0x080080b5

08006850 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b0ba      	sub	sp, #232	@ 0xe8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	69db      	ldr	r3, [r3, #28]
 800685e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006876:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800687a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800687e:	4013      	ands	r3, r2
 8006880:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006884:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006888:	2b00      	cmp	r3, #0
 800688a:	d11b      	bne.n	80068c4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800688c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006890:	f003 0320 	and.w	r3, r3, #32
 8006894:	2b00      	cmp	r3, #0
 8006896:	d015      	beq.n	80068c4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800689c:	f003 0320 	and.w	r3, r3, #32
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d105      	bne.n	80068b0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80068a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d009      	beq.n	80068c4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 83a5 	beq.w	8007004 <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4798      	blx	r3
      }
      return;
 80068c2:	e39f      	b.n	8007004 <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80068c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f000 8129 	beq.w	8006b20 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80068ce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80068d2:	4b90      	ldr	r3, [pc, #576]	@ (8006b14 <HAL_UART_IRQHandler+0x2c4>)
 80068d4:	4013      	ands	r3, r2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d106      	bne.n	80068e8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80068da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80068de:	4b8e      	ldr	r3, [pc, #568]	@ (8006b18 <HAL_UART_IRQHandler+0x2c8>)
 80068e0:	4013      	ands	r3, r2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	f000 811c 	beq.w	8006b20 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80068e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ec:	f003 0301 	and.w	r3, r3, #1
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d011      	beq.n	8006918 <HAL_UART_IRQHandler+0xc8>
 80068f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00b      	beq.n	8006918 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2201      	movs	r2, #1
 8006906:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800690e:	f043 0201 	orr.w	r2, r3, #1
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d011      	beq.n	8006948 <HAL_UART_IRQHandler+0xf8>
 8006924:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006928:	f003 0301 	and.w	r3, r3, #1
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00b      	beq.n	8006948 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2202      	movs	r2, #2
 8006936:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800693e:	f043 0204 	orr.w	r2, r3, #4
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800694c:	f003 0304 	and.w	r3, r3, #4
 8006950:	2b00      	cmp	r3, #0
 8006952:	d011      	beq.n	8006978 <HAL_UART_IRQHandler+0x128>
 8006954:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006958:	f003 0301 	and.w	r3, r3, #1
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00b      	beq.n	8006978 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2204      	movs	r2, #4
 8006966:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800696e:	f043 0202 	orr.w	r2, r3, #2
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800697c:	f003 0308 	and.w	r3, r3, #8
 8006980:	2b00      	cmp	r3, #0
 8006982:	d017      	beq.n	80069b4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006988:	f003 0320 	and.w	r3, r3, #32
 800698c:	2b00      	cmp	r3, #0
 800698e:	d105      	bne.n	800699c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006990:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006994:	4b5f      	ldr	r3, [pc, #380]	@ (8006b14 <HAL_UART_IRQHandler+0x2c4>)
 8006996:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00b      	beq.n	80069b4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2208      	movs	r2, #8
 80069a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069aa:	f043 0208 	orr.w	r2, r3, #8
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80069b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d012      	beq.n	80069e6 <HAL_UART_IRQHandler+0x196>
 80069c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00c      	beq.n	80069e6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069dc:	f043 0220 	orr.w	r2, r3, #32
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 830b 	beq.w	8007008 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80069f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069f6:	f003 0320 	and.w	r3, r3, #32
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d013      	beq.n	8006a26 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80069fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a02:	f003 0320 	and.w	r3, r3, #32
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d105      	bne.n	8006a16 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006a0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d007      	beq.n	8006a26 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d003      	beq.n	8006a26 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a2c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a3a:	2b40      	cmp	r3, #64	@ 0x40
 8006a3c:	d005      	beq.n	8006a4a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006a3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a42:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d058      	beq.n	8006afc <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f001 fab8 	bl	8007fc0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a5a:	2b40      	cmp	r3, #64	@ 0x40
 8006a5c:	d148      	bne.n	8006af0 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	3308      	adds	r3, #8
 8006a64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a68:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a6c:	e853 3f00 	ldrex	r3, [r3]
 8006a70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006a74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	3308      	adds	r3, #8
 8006a86:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006a8a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006a8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a92:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006a96:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006a9a:	e841 2300 	strex	r3, r2, [r1]
 8006a9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006aa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1d9      	bne.n	8006a5e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d017      	beq.n	8006ae4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aba:	4a18      	ldr	r2, [pc, #96]	@ (8006b1c <HAL_UART_IRQHandler+0x2cc>)
 8006abc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f7fb fb25 	bl	8002114 <HAL_DMA_Abort_IT>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d01f      	beq.n	8006b10 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ad6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006ade:	4610      	mov	r0, r2
 8006ae0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ae2:	e015      	b.n	8006b10 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aee:	e00f      	b.n	8006b10 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006afa:	e009      	b.n	8006b10 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006b0e:	e27b      	b.n	8007008 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b10:	bf00      	nop
    return;
 8006b12:	e279      	b.n	8007008 <HAL_UART_IRQHandler+0x7b8>
 8006b14:	10000001 	.word	0x10000001
 8006b18:	04000120 	.word	0x04000120
 8006b1c:	0800808d 	.word	0x0800808d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	f040 8209 	bne.w	8006f3c <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b2e:	f003 0310 	and.w	r3, r3, #16
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 8202 	beq.w	8006f3c <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b3c:	f003 0310 	and.w	r3, r3, #16
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 81fb 	beq.w	8006f3c <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2210      	movs	r2, #16
 8006b4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b58:	2b40      	cmp	r3, #64	@ 0x40
 8006b5a:	f040 8171 	bne.w	8006e40 <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4aa6      	ldr	r2, [pc, #664]	@ (8006e00 <HAL_UART_IRQHandler+0x5b0>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d068      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4aa3      	ldr	r2, [pc, #652]	@ (8006e04 <HAL_UART_IRQHandler+0x5b4>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d061      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4aa1      	ldr	r2, [pc, #644]	@ (8006e08 <HAL_UART_IRQHandler+0x5b8>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d05a      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a9e      	ldr	r2, [pc, #632]	@ (8006e0c <HAL_UART_IRQHandler+0x5bc>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d053      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a9c      	ldr	r2, [pc, #624]	@ (8006e10 <HAL_UART_IRQHandler+0x5c0>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d04c      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a99      	ldr	r2, [pc, #612]	@ (8006e14 <HAL_UART_IRQHandler+0x5c4>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d045      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a97      	ldr	r2, [pc, #604]	@ (8006e18 <HAL_UART_IRQHandler+0x5c8>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d03e      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a94      	ldr	r2, [pc, #592]	@ (8006e1c <HAL_UART_IRQHandler+0x5cc>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d037      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a92      	ldr	r2, [pc, #584]	@ (8006e20 <HAL_UART_IRQHandler+0x5d0>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d030      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a8f      	ldr	r2, [pc, #572]	@ (8006e24 <HAL_UART_IRQHandler+0x5d4>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d029      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a8d      	ldr	r2, [pc, #564]	@ (8006e28 <HAL_UART_IRQHandler+0x5d8>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d022      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a8a      	ldr	r2, [pc, #552]	@ (8006e2c <HAL_UART_IRQHandler+0x5dc>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d01b      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a88      	ldr	r2, [pc, #544]	@ (8006e30 <HAL_UART_IRQHandler+0x5e0>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d014      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a85      	ldr	r2, [pc, #532]	@ (8006e34 <HAL_UART_IRQHandler+0x5e4>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d00d      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a83      	ldr	r2, [pc, #524]	@ (8006e38 <HAL_UART_IRQHandler+0x5e8>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d006      	beq.n	8006c3e <HAL_UART_IRQHandler+0x3ee>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a80      	ldr	r2, [pc, #512]	@ (8006e3c <HAL_UART_IRQHandler+0x5ec>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d106      	bne.n	8006c4c <HAL_UART_IRQHandler+0x3fc>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	e005      	b.n	8006c58 <HAL_UART_IRQHandler+0x408>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c5c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f000 80af 	beq.w	8006dc4 <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c6c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c70:	429a      	cmp	r2, r3
 8006c72:	f080 80a7 	bcs.w	8006dc4 <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c7c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c86:	69db      	ldr	r3, [r3, #28]
 8006c88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c8c:	f000 8087 	beq.w	8006d9e <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006c9c:	e853 3f00 	ldrex	r3, [r3]
 8006ca0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006ca4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006cba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006cbe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006cc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006cca:	e841 2300 	strex	r3, r2, [r1]
 8006cce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006cd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1da      	bne.n	8006c90 <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	3308      	adds	r3, #8
 8006ce0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ce4:	e853 3f00 	ldrex	r3, [r3]
 8006ce8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006cea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cec:	f023 0301 	bic.w	r3, r3, #1
 8006cf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	3308      	adds	r3, #8
 8006cfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006cfe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006d02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d0a:	e841 2300 	strex	r3, r2, [r1]
 8006d0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1e1      	bne.n	8006cda <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3308      	adds	r3, #8
 8006d1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d20:	e853 3f00 	ldrex	r3, [r3]
 8006d24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3308      	adds	r3, #8
 8006d36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d42:	e841 2300 	strex	r3, r2, [r1]
 8006d46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1e3      	bne.n	8006d16 <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d64:	e853 3f00 	ldrex	r3, [r3]
 8006d68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d6c:	f023 0310 	bic.w	r3, r3, #16
 8006d70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	461a      	mov	r2, r3
 8006d7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d86:	e841 2300 	strex	r3, r2, [r1]
 8006d8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1e4      	bne.n	8006d5c <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7fa fe9d 	bl	8001ad8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2202      	movs	r2, #2
 8006da2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8006db6:	b292      	uxth	r2, r2
 8006db8:	1a8a      	subs	r2, r1, r2
 8006dba:	b292      	uxth	r2, r2
 8006dbc:	4611      	mov	r1, r2
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006dc2:	e123      	b.n	800700c <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006dca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	f040 811c 	bne.w	800700c <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dda:	69db      	ldr	r3, [r3, #28]
 8006ddc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006de0:	f040 8114 	bne.w	800700c <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2202      	movs	r2, #2
 8006de8:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8006df6:	4611      	mov	r1, r2
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	4798      	blx	r3
      return;
 8006dfc:	e106      	b.n	800700c <HAL_UART_IRQHandler+0x7bc>
 8006dfe:	bf00      	nop
 8006e00:	40020010 	.word	0x40020010
 8006e04:	40020028 	.word	0x40020028
 8006e08:	40020040 	.word	0x40020040
 8006e0c:	40020058 	.word	0x40020058
 8006e10:	40020070 	.word	0x40020070
 8006e14:	40020088 	.word	0x40020088
 8006e18:	400200a0 	.word	0x400200a0
 8006e1c:	400200b8 	.word	0x400200b8
 8006e20:	40020410 	.word	0x40020410
 8006e24:	40020428 	.word	0x40020428
 8006e28:	40020440 	.word	0x40020440
 8006e2c:	40020458 	.word	0x40020458
 8006e30:	40020470 	.word	0x40020470
 8006e34:	40020488 	.word	0x40020488
 8006e38:	400204a0 	.word	0x400204a0
 8006e3c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	1ad3      	subs	r3, r2, r3
 8006e50:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 80d7 	beq.w	8007010 <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 8006e62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	f000 80d2 	beq.w	8007010 <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e74:	e853 3f00 	ldrex	r3, [r3]
 8006e78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	461a      	mov	r2, r3
 8006e8a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e90:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e96:	e841 2300 	strex	r3, r2, [r1]
 8006e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1e4      	bne.n	8006e6c <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	3308      	adds	r3, #8
 8006ea8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eac:	e853 3f00 	ldrex	r3, [r3]
 8006eb0:	623b      	str	r3, [r7, #32]
   return(result);
 8006eb2:	6a3a      	ldr	r2, [r7, #32]
 8006eb4:	4b59      	ldr	r3, [pc, #356]	@ (800701c <HAL_UART_IRQHandler+0x7cc>)
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	3308      	adds	r3, #8
 8006ec2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ec6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ecc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ece:	e841 2300 	strex	r3, r2, [r1]
 8006ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d1e3      	bne.n	8006ea2 <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2220      	movs	r2, #32
 8006ede:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	e853 3f00 	ldrex	r3, [r3]
 8006efa:	60fb      	str	r3, [r7, #12]
   return(result);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f023 0310 	bic.w	r3, r3, #16
 8006f02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006f10:	61fb      	str	r3, [r7, #28]
 8006f12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f14:	69b9      	ldr	r1, [r7, #24]
 8006f16:	69fa      	ldr	r2, [r7, #28]
 8006f18:	e841 2300 	strex	r3, r2, [r1]
 8006f1c:	617b      	str	r3, [r7, #20]
   return(result);
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1e4      	bne.n	8006eee <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006f30:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8006f34:	4611      	mov	r1, r2
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f3a:	e069      	b.n	8007010 <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d010      	beq.n	8006f6a <HAL_UART_IRQHandler+0x71a>
 8006f48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00a      	beq.n	8006f6a <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f5c:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f68:	e055      	b.n	8007016 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d014      	beq.n	8006fa0 <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006f76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d105      	bne.n	8006f8e <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006f82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d008      	beq.n	8006fa0 <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d03e      	beq.n	8007014 <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	4798      	blx	r3
    }
    return;
 8006f9e:	e039      	b.n	8007014 <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006fa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d009      	beq.n	8006fc0 <HAL_UART_IRQHandler+0x770>
 8006fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d003      	beq.n	8006fc0 <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f001 fa1d 	bl	80083f8 <UART_EndTransmit_IT>
    return;
 8006fbe:	e02a      	b.n	8007016 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d00b      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x794>
 8006fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fd0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d005      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006fe2:	e018      	b.n	8007016 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006fe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fe8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d012      	beq.n	8007016 <HAL_UART_IRQHandler+0x7c6>
 8006ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	da0e      	bge.n	8007016 <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007002:	e008      	b.n	8007016 <HAL_UART_IRQHandler+0x7c6>
      return;
 8007004:	bf00      	nop
 8007006:	e006      	b.n	8007016 <HAL_UART_IRQHandler+0x7c6>
    return;
 8007008:	bf00      	nop
 800700a:	e004      	b.n	8007016 <HAL_UART_IRQHandler+0x7c6>
      return;
 800700c:	bf00      	nop
 800700e:	e002      	b.n	8007016 <HAL_UART_IRQHandler+0x7c6>
      return;
 8007010:	bf00      	nop
 8007012:	e000      	b.n	8007016 <HAL_UART_IRQHandler+0x7c6>
    return;
 8007014:	bf00      	nop
  }
}
 8007016:	37e8      	adds	r7, #232	@ 0xe8
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}
 800701c:	effffffe 	.word	0xeffffffe

08007020 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007028:	bf00      	nop
 800702a:	370c      	adds	r7, #12
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800703c:	bf00      	nop
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007082:	4770      	bx	lr

08007084 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	460b      	mov	r3, r1
 80070ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070cc:	bf00      	nop
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a1a      	ldr	r2, [pc, #104]	@ (800714c <UART_InitCallbacksToDefault+0x74>)
 80070e4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a19      	ldr	r2, [pc, #100]	@ (8007150 <UART_InitCallbacksToDefault+0x78>)
 80070ec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a18      	ldr	r2, [pc, #96]	@ (8007154 <UART_InitCallbacksToDefault+0x7c>)
 80070f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a17      	ldr	r2, [pc, #92]	@ (8007158 <UART_InitCallbacksToDefault+0x80>)
 80070fc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a16      	ldr	r2, [pc, #88]	@ (800715c <UART_InitCallbacksToDefault+0x84>)
 8007104:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a15      	ldr	r2, [pc, #84]	@ (8007160 <UART_InitCallbacksToDefault+0x88>)
 800710c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	4a14      	ldr	r2, [pc, #80]	@ (8007164 <UART_InitCallbacksToDefault+0x8c>)
 8007114:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a13      	ldr	r2, [pc, #76]	@ (8007168 <UART_InitCallbacksToDefault+0x90>)
 800711c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4a12      	ldr	r2, [pc, #72]	@ (800716c <UART_InitCallbacksToDefault+0x94>)
 8007124:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a11      	ldr	r2, [pc, #68]	@ (8007170 <UART_InitCallbacksToDefault+0x98>)
 800712c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a10      	ldr	r2, [pc, #64]	@ (8007174 <UART_InitCallbacksToDefault+0x9c>)
 8007134:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a0f      	ldr	r2, [pc, #60]	@ (8007178 <UART_InitCallbacksToDefault+0xa0>)
 800713c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8007140:	bf00      	nop
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr
 800714c:	08007035 	.word	0x08007035
 8007150:	08007021 	.word	0x08007021
 8007154:	0800705d 	.word	0x0800705d
 8007158:	08007049 	.word	0x08007049
 800715c:	08007071 	.word	0x08007071
 8007160:	08007085 	.word	0x08007085
 8007164:	08007099 	.word	0x08007099
 8007168:	080070ad 	.word	0x080070ad
 800716c:	08008453 	.word	0x08008453
 8007170:	08008467 	.word	0x08008467
 8007174:	0800847b 	.word	0x0800847b
 8007178:	080070c1 	.word	0x080070c1

0800717c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800717c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007180:	b092      	sub	sp, #72	@ 0x48
 8007182:	af00      	add	r7, sp, #0
 8007184:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	689a      	ldr	r2, [r3, #8]
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	431a      	orrs	r2, r3
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	431a      	orrs	r2, r3
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	69db      	ldr	r3, [r3, #28]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	4bbe      	ldr	r3, [pc, #760]	@ (80074a4 <UART_SetConfig+0x328>)
 80071ac:	4013      	ands	r3, r2
 80071ae:	697a      	ldr	r2, [r7, #20]
 80071b0:	6812      	ldr	r2, [r2, #0]
 80071b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071b4:	430b      	orrs	r3, r1
 80071b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	68da      	ldr	r2, [r3, #12]
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4ab3      	ldr	r2, [pc, #716]	@ (80074a8 <UART_SetConfig+0x32c>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d004      	beq.n	80071e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071e4:	4313      	orrs	r3, r2
 80071e6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	689a      	ldr	r2, [r3, #8]
 80071ee:	4baf      	ldr	r3, [pc, #700]	@ (80074ac <UART_SetConfig+0x330>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	697a      	ldr	r2, [r7, #20]
 80071f4:	6812      	ldr	r2, [r2, #0]
 80071f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071f8:	430b      	orrs	r3, r1
 80071fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007202:	f023 010f 	bic.w	r1, r3, #15
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4aa6      	ldr	r2, [pc, #664]	@ (80074b0 <UART_SetConfig+0x334>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d177      	bne.n	800730c <UART_SetConfig+0x190>
 800721c:	4ba5      	ldr	r3, [pc, #660]	@ (80074b4 <UART_SetConfig+0x338>)
 800721e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007220:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007224:	2b28      	cmp	r3, #40	@ 0x28
 8007226:	d86d      	bhi.n	8007304 <UART_SetConfig+0x188>
 8007228:	a201      	add	r2, pc, #4	@ (adr r2, 8007230 <UART_SetConfig+0xb4>)
 800722a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800722e:	bf00      	nop
 8007230:	080072d5 	.word	0x080072d5
 8007234:	08007305 	.word	0x08007305
 8007238:	08007305 	.word	0x08007305
 800723c:	08007305 	.word	0x08007305
 8007240:	08007305 	.word	0x08007305
 8007244:	08007305 	.word	0x08007305
 8007248:	08007305 	.word	0x08007305
 800724c:	08007305 	.word	0x08007305
 8007250:	080072dd 	.word	0x080072dd
 8007254:	08007305 	.word	0x08007305
 8007258:	08007305 	.word	0x08007305
 800725c:	08007305 	.word	0x08007305
 8007260:	08007305 	.word	0x08007305
 8007264:	08007305 	.word	0x08007305
 8007268:	08007305 	.word	0x08007305
 800726c:	08007305 	.word	0x08007305
 8007270:	080072e5 	.word	0x080072e5
 8007274:	08007305 	.word	0x08007305
 8007278:	08007305 	.word	0x08007305
 800727c:	08007305 	.word	0x08007305
 8007280:	08007305 	.word	0x08007305
 8007284:	08007305 	.word	0x08007305
 8007288:	08007305 	.word	0x08007305
 800728c:	08007305 	.word	0x08007305
 8007290:	080072ed 	.word	0x080072ed
 8007294:	08007305 	.word	0x08007305
 8007298:	08007305 	.word	0x08007305
 800729c:	08007305 	.word	0x08007305
 80072a0:	08007305 	.word	0x08007305
 80072a4:	08007305 	.word	0x08007305
 80072a8:	08007305 	.word	0x08007305
 80072ac:	08007305 	.word	0x08007305
 80072b0:	080072f5 	.word	0x080072f5
 80072b4:	08007305 	.word	0x08007305
 80072b8:	08007305 	.word	0x08007305
 80072bc:	08007305 	.word	0x08007305
 80072c0:	08007305 	.word	0x08007305
 80072c4:	08007305 	.word	0x08007305
 80072c8:	08007305 	.word	0x08007305
 80072cc:	08007305 	.word	0x08007305
 80072d0:	080072fd 	.word	0x080072fd
 80072d4:	2301      	movs	r3, #1
 80072d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072da:	e222      	b.n	8007722 <UART_SetConfig+0x5a6>
 80072dc:	2304      	movs	r3, #4
 80072de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072e2:	e21e      	b.n	8007722 <UART_SetConfig+0x5a6>
 80072e4:	2308      	movs	r3, #8
 80072e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ea:	e21a      	b.n	8007722 <UART_SetConfig+0x5a6>
 80072ec:	2310      	movs	r3, #16
 80072ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072f2:	e216      	b.n	8007722 <UART_SetConfig+0x5a6>
 80072f4:	2320      	movs	r3, #32
 80072f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072fa:	e212      	b.n	8007722 <UART_SetConfig+0x5a6>
 80072fc:	2340      	movs	r3, #64	@ 0x40
 80072fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007302:	e20e      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007304:	2380      	movs	r3, #128	@ 0x80
 8007306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800730a:	e20a      	b.n	8007722 <UART_SetConfig+0x5a6>
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a69      	ldr	r2, [pc, #420]	@ (80074b8 <UART_SetConfig+0x33c>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d130      	bne.n	8007378 <UART_SetConfig+0x1fc>
 8007316:	4b67      	ldr	r3, [pc, #412]	@ (80074b4 <UART_SetConfig+0x338>)
 8007318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800731a:	f003 0307 	and.w	r3, r3, #7
 800731e:	2b05      	cmp	r3, #5
 8007320:	d826      	bhi.n	8007370 <UART_SetConfig+0x1f4>
 8007322:	a201      	add	r2, pc, #4	@ (adr r2, 8007328 <UART_SetConfig+0x1ac>)
 8007324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007328:	08007341 	.word	0x08007341
 800732c:	08007349 	.word	0x08007349
 8007330:	08007351 	.word	0x08007351
 8007334:	08007359 	.word	0x08007359
 8007338:	08007361 	.word	0x08007361
 800733c:	08007369 	.word	0x08007369
 8007340:	2300      	movs	r3, #0
 8007342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007346:	e1ec      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007348:	2304      	movs	r3, #4
 800734a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800734e:	e1e8      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007350:	2308      	movs	r3, #8
 8007352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007356:	e1e4      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007358:	2310      	movs	r3, #16
 800735a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800735e:	e1e0      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007360:	2320      	movs	r3, #32
 8007362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007366:	e1dc      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007368:	2340      	movs	r3, #64	@ 0x40
 800736a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800736e:	e1d8      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007370:	2380      	movs	r3, #128	@ 0x80
 8007372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007376:	e1d4      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a4f      	ldr	r2, [pc, #316]	@ (80074bc <UART_SetConfig+0x340>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d130      	bne.n	80073e4 <UART_SetConfig+0x268>
 8007382:	4b4c      	ldr	r3, [pc, #304]	@ (80074b4 <UART_SetConfig+0x338>)
 8007384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007386:	f003 0307 	and.w	r3, r3, #7
 800738a:	2b05      	cmp	r3, #5
 800738c:	d826      	bhi.n	80073dc <UART_SetConfig+0x260>
 800738e:	a201      	add	r2, pc, #4	@ (adr r2, 8007394 <UART_SetConfig+0x218>)
 8007390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007394:	080073ad 	.word	0x080073ad
 8007398:	080073b5 	.word	0x080073b5
 800739c:	080073bd 	.word	0x080073bd
 80073a0:	080073c5 	.word	0x080073c5
 80073a4:	080073cd 	.word	0x080073cd
 80073a8:	080073d5 	.word	0x080073d5
 80073ac:	2300      	movs	r3, #0
 80073ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073b2:	e1b6      	b.n	8007722 <UART_SetConfig+0x5a6>
 80073b4:	2304      	movs	r3, #4
 80073b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ba:	e1b2      	b.n	8007722 <UART_SetConfig+0x5a6>
 80073bc:	2308      	movs	r3, #8
 80073be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073c2:	e1ae      	b.n	8007722 <UART_SetConfig+0x5a6>
 80073c4:	2310      	movs	r3, #16
 80073c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ca:	e1aa      	b.n	8007722 <UART_SetConfig+0x5a6>
 80073cc:	2320      	movs	r3, #32
 80073ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073d2:	e1a6      	b.n	8007722 <UART_SetConfig+0x5a6>
 80073d4:	2340      	movs	r3, #64	@ 0x40
 80073d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073da:	e1a2      	b.n	8007722 <UART_SetConfig+0x5a6>
 80073dc:	2380      	movs	r3, #128	@ 0x80
 80073de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073e2:	e19e      	b.n	8007722 <UART_SetConfig+0x5a6>
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a35      	ldr	r2, [pc, #212]	@ (80074c0 <UART_SetConfig+0x344>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d130      	bne.n	8007450 <UART_SetConfig+0x2d4>
 80073ee:	4b31      	ldr	r3, [pc, #196]	@ (80074b4 <UART_SetConfig+0x338>)
 80073f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073f2:	f003 0307 	and.w	r3, r3, #7
 80073f6:	2b05      	cmp	r3, #5
 80073f8:	d826      	bhi.n	8007448 <UART_SetConfig+0x2cc>
 80073fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007400 <UART_SetConfig+0x284>)
 80073fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007400:	08007419 	.word	0x08007419
 8007404:	08007421 	.word	0x08007421
 8007408:	08007429 	.word	0x08007429
 800740c:	08007431 	.word	0x08007431
 8007410:	08007439 	.word	0x08007439
 8007414:	08007441 	.word	0x08007441
 8007418:	2300      	movs	r3, #0
 800741a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800741e:	e180      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007420:	2304      	movs	r3, #4
 8007422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007426:	e17c      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007428:	2308      	movs	r3, #8
 800742a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800742e:	e178      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007430:	2310      	movs	r3, #16
 8007432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007436:	e174      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007438:	2320      	movs	r3, #32
 800743a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800743e:	e170      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007440:	2340      	movs	r3, #64	@ 0x40
 8007442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007446:	e16c      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007448:	2380      	movs	r3, #128	@ 0x80
 800744a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800744e:	e168      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a1b      	ldr	r2, [pc, #108]	@ (80074c4 <UART_SetConfig+0x348>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d142      	bne.n	80074e0 <UART_SetConfig+0x364>
 800745a:	4b16      	ldr	r3, [pc, #88]	@ (80074b4 <UART_SetConfig+0x338>)
 800745c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800745e:	f003 0307 	and.w	r3, r3, #7
 8007462:	2b05      	cmp	r3, #5
 8007464:	d838      	bhi.n	80074d8 <UART_SetConfig+0x35c>
 8007466:	a201      	add	r2, pc, #4	@ (adr r2, 800746c <UART_SetConfig+0x2f0>)
 8007468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800746c:	08007485 	.word	0x08007485
 8007470:	0800748d 	.word	0x0800748d
 8007474:	08007495 	.word	0x08007495
 8007478:	0800749d 	.word	0x0800749d
 800747c:	080074c9 	.word	0x080074c9
 8007480:	080074d1 	.word	0x080074d1
 8007484:	2300      	movs	r3, #0
 8007486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800748a:	e14a      	b.n	8007722 <UART_SetConfig+0x5a6>
 800748c:	2304      	movs	r3, #4
 800748e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007492:	e146      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007494:	2308      	movs	r3, #8
 8007496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800749a:	e142      	b.n	8007722 <UART_SetConfig+0x5a6>
 800749c:	2310      	movs	r3, #16
 800749e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074a2:	e13e      	b.n	8007722 <UART_SetConfig+0x5a6>
 80074a4:	cfff69f3 	.word	0xcfff69f3
 80074a8:	58000c00 	.word	0x58000c00
 80074ac:	11fff4ff 	.word	0x11fff4ff
 80074b0:	40011000 	.word	0x40011000
 80074b4:	58024400 	.word	0x58024400
 80074b8:	40004400 	.word	0x40004400
 80074bc:	40004800 	.word	0x40004800
 80074c0:	40004c00 	.word	0x40004c00
 80074c4:	40005000 	.word	0x40005000
 80074c8:	2320      	movs	r3, #32
 80074ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ce:	e128      	b.n	8007722 <UART_SetConfig+0x5a6>
 80074d0:	2340      	movs	r3, #64	@ 0x40
 80074d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074d6:	e124      	b.n	8007722 <UART_SetConfig+0x5a6>
 80074d8:	2380      	movs	r3, #128	@ 0x80
 80074da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074de:	e120      	b.n	8007722 <UART_SetConfig+0x5a6>
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4acb      	ldr	r2, [pc, #812]	@ (8007814 <UART_SetConfig+0x698>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d176      	bne.n	80075d8 <UART_SetConfig+0x45c>
 80074ea:	4bcb      	ldr	r3, [pc, #812]	@ (8007818 <UART_SetConfig+0x69c>)
 80074ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80074f2:	2b28      	cmp	r3, #40	@ 0x28
 80074f4:	d86c      	bhi.n	80075d0 <UART_SetConfig+0x454>
 80074f6:	a201      	add	r2, pc, #4	@ (adr r2, 80074fc <UART_SetConfig+0x380>)
 80074f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074fc:	080075a1 	.word	0x080075a1
 8007500:	080075d1 	.word	0x080075d1
 8007504:	080075d1 	.word	0x080075d1
 8007508:	080075d1 	.word	0x080075d1
 800750c:	080075d1 	.word	0x080075d1
 8007510:	080075d1 	.word	0x080075d1
 8007514:	080075d1 	.word	0x080075d1
 8007518:	080075d1 	.word	0x080075d1
 800751c:	080075a9 	.word	0x080075a9
 8007520:	080075d1 	.word	0x080075d1
 8007524:	080075d1 	.word	0x080075d1
 8007528:	080075d1 	.word	0x080075d1
 800752c:	080075d1 	.word	0x080075d1
 8007530:	080075d1 	.word	0x080075d1
 8007534:	080075d1 	.word	0x080075d1
 8007538:	080075d1 	.word	0x080075d1
 800753c:	080075b1 	.word	0x080075b1
 8007540:	080075d1 	.word	0x080075d1
 8007544:	080075d1 	.word	0x080075d1
 8007548:	080075d1 	.word	0x080075d1
 800754c:	080075d1 	.word	0x080075d1
 8007550:	080075d1 	.word	0x080075d1
 8007554:	080075d1 	.word	0x080075d1
 8007558:	080075d1 	.word	0x080075d1
 800755c:	080075b9 	.word	0x080075b9
 8007560:	080075d1 	.word	0x080075d1
 8007564:	080075d1 	.word	0x080075d1
 8007568:	080075d1 	.word	0x080075d1
 800756c:	080075d1 	.word	0x080075d1
 8007570:	080075d1 	.word	0x080075d1
 8007574:	080075d1 	.word	0x080075d1
 8007578:	080075d1 	.word	0x080075d1
 800757c:	080075c1 	.word	0x080075c1
 8007580:	080075d1 	.word	0x080075d1
 8007584:	080075d1 	.word	0x080075d1
 8007588:	080075d1 	.word	0x080075d1
 800758c:	080075d1 	.word	0x080075d1
 8007590:	080075d1 	.word	0x080075d1
 8007594:	080075d1 	.word	0x080075d1
 8007598:	080075d1 	.word	0x080075d1
 800759c:	080075c9 	.word	0x080075c9
 80075a0:	2301      	movs	r3, #1
 80075a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075a6:	e0bc      	b.n	8007722 <UART_SetConfig+0x5a6>
 80075a8:	2304      	movs	r3, #4
 80075aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ae:	e0b8      	b.n	8007722 <UART_SetConfig+0x5a6>
 80075b0:	2308      	movs	r3, #8
 80075b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075b6:	e0b4      	b.n	8007722 <UART_SetConfig+0x5a6>
 80075b8:	2310      	movs	r3, #16
 80075ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075be:	e0b0      	b.n	8007722 <UART_SetConfig+0x5a6>
 80075c0:	2320      	movs	r3, #32
 80075c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075c6:	e0ac      	b.n	8007722 <UART_SetConfig+0x5a6>
 80075c8:	2340      	movs	r3, #64	@ 0x40
 80075ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ce:	e0a8      	b.n	8007722 <UART_SetConfig+0x5a6>
 80075d0:	2380      	movs	r3, #128	@ 0x80
 80075d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075d6:	e0a4      	b.n	8007722 <UART_SetConfig+0x5a6>
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a8f      	ldr	r2, [pc, #572]	@ (800781c <UART_SetConfig+0x6a0>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d130      	bne.n	8007644 <UART_SetConfig+0x4c8>
 80075e2:	4b8d      	ldr	r3, [pc, #564]	@ (8007818 <UART_SetConfig+0x69c>)
 80075e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075e6:	f003 0307 	and.w	r3, r3, #7
 80075ea:	2b05      	cmp	r3, #5
 80075ec:	d826      	bhi.n	800763c <UART_SetConfig+0x4c0>
 80075ee:	a201      	add	r2, pc, #4	@ (adr r2, 80075f4 <UART_SetConfig+0x478>)
 80075f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f4:	0800760d 	.word	0x0800760d
 80075f8:	08007615 	.word	0x08007615
 80075fc:	0800761d 	.word	0x0800761d
 8007600:	08007625 	.word	0x08007625
 8007604:	0800762d 	.word	0x0800762d
 8007608:	08007635 	.word	0x08007635
 800760c:	2300      	movs	r3, #0
 800760e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007612:	e086      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007614:	2304      	movs	r3, #4
 8007616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800761a:	e082      	b.n	8007722 <UART_SetConfig+0x5a6>
 800761c:	2308      	movs	r3, #8
 800761e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007622:	e07e      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007624:	2310      	movs	r3, #16
 8007626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800762a:	e07a      	b.n	8007722 <UART_SetConfig+0x5a6>
 800762c:	2320      	movs	r3, #32
 800762e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007632:	e076      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007634:	2340      	movs	r3, #64	@ 0x40
 8007636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800763a:	e072      	b.n	8007722 <UART_SetConfig+0x5a6>
 800763c:	2380      	movs	r3, #128	@ 0x80
 800763e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007642:	e06e      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a75      	ldr	r2, [pc, #468]	@ (8007820 <UART_SetConfig+0x6a4>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d130      	bne.n	80076b0 <UART_SetConfig+0x534>
 800764e:	4b72      	ldr	r3, [pc, #456]	@ (8007818 <UART_SetConfig+0x69c>)
 8007650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007652:	f003 0307 	and.w	r3, r3, #7
 8007656:	2b05      	cmp	r3, #5
 8007658:	d826      	bhi.n	80076a8 <UART_SetConfig+0x52c>
 800765a:	a201      	add	r2, pc, #4	@ (adr r2, 8007660 <UART_SetConfig+0x4e4>)
 800765c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007660:	08007679 	.word	0x08007679
 8007664:	08007681 	.word	0x08007681
 8007668:	08007689 	.word	0x08007689
 800766c:	08007691 	.word	0x08007691
 8007670:	08007699 	.word	0x08007699
 8007674:	080076a1 	.word	0x080076a1
 8007678:	2300      	movs	r3, #0
 800767a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800767e:	e050      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007680:	2304      	movs	r3, #4
 8007682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007686:	e04c      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007688:	2308      	movs	r3, #8
 800768a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800768e:	e048      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007690:	2310      	movs	r3, #16
 8007692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007696:	e044      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007698:	2320      	movs	r3, #32
 800769a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800769e:	e040      	b.n	8007722 <UART_SetConfig+0x5a6>
 80076a0:	2340      	movs	r3, #64	@ 0x40
 80076a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076a6:	e03c      	b.n	8007722 <UART_SetConfig+0x5a6>
 80076a8:	2380      	movs	r3, #128	@ 0x80
 80076aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ae:	e038      	b.n	8007722 <UART_SetConfig+0x5a6>
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a5b      	ldr	r2, [pc, #364]	@ (8007824 <UART_SetConfig+0x6a8>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d130      	bne.n	800771c <UART_SetConfig+0x5a0>
 80076ba:	4b57      	ldr	r3, [pc, #348]	@ (8007818 <UART_SetConfig+0x69c>)
 80076bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076be:	f003 0307 	and.w	r3, r3, #7
 80076c2:	2b05      	cmp	r3, #5
 80076c4:	d826      	bhi.n	8007714 <UART_SetConfig+0x598>
 80076c6:	a201      	add	r2, pc, #4	@ (adr r2, 80076cc <UART_SetConfig+0x550>)
 80076c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076cc:	080076e5 	.word	0x080076e5
 80076d0:	080076ed 	.word	0x080076ed
 80076d4:	080076f5 	.word	0x080076f5
 80076d8:	080076fd 	.word	0x080076fd
 80076dc:	08007705 	.word	0x08007705
 80076e0:	0800770d 	.word	0x0800770d
 80076e4:	2302      	movs	r3, #2
 80076e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ea:	e01a      	b.n	8007722 <UART_SetConfig+0x5a6>
 80076ec:	2304      	movs	r3, #4
 80076ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076f2:	e016      	b.n	8007722 <UART_SetConfig+0x5a6>
 80076f4:	2308      	movs	r3, #8
 80076f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076fa:	e012      	b.n	8007722 <UART_SetConfig+0x5a6>
 80076fc:	2310      	movs	r3, #16
 80076fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007702:	e00e      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007704:	2320      	movs	r3, #32
 8007706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800770a:	e00a      	b.n	8007722 <UART_SetConfig+0x5a6>
 800770c:	2340      	movs	r3, #64	@ 0x40
 800770e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007712:	e006      	b.n	8007722 <UART_SetConfig+0x5a6>
 8007714:	2380      	movs	r3, #128	@ 0x80
 8007716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800771a:	e002      	b.n	8007722 <UART_SetConfig+0x5a6>
 800771c:	2380      	movs	r3, #128	@ 0x80
 800771e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a3f      	ldr	r2, [pc, #252]	@ (8007824 <UART_SetConfig+0x6a8>)
 8007728:	4293      	cmp	r3, r2
 800772a:	f040 80f8 	bne.w	800791e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800772e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007732:	2b20      	cmp	r3, #32
 8007734:	dc46      	bgt.n	80077c4 <UART_SetConfig+0x648>
 8007736:	2b02      	cmp	r3, #2
 8007738:	f2c0 8082 	blt.w	8007840 <UART_SetConfig+0x6c4>
 800773c:	3b02      	subs	r3, #2
 800773e:	2b1e      	cmp	r3, #30
 8007740:	d87e      	bhi.n	8007840 <UART_SetConfig+0x6c4>
 8007742:	a201      	add	r2, pc, #4	@ (adr r2, 8007748 <UART_SetConfig+0x5cc>)
 8007744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007748:	080077cb 	.word	0x080077cb
 800774c:	08007841 	.word	0x08007841
 8007750:	080077d3 	.word	0x080077d3
 8007754:	08007841 	.word	0x08007841
 8007758:	08007841 	.word	0x08007841
 800775c:	08007841 	.word	0x08007841
 8007760:	080077e3 	.word	0x080077e3
 8007764:	08007841 	.word	0x08007841
 8007768:	08007841 	.word	0x08007841
 800776c:	08007841 	.word	0x08007841
 8007770:	08007841 	.word	0x08007841
 8007774:	08007841 	.word	0x08007841
 8007778:	08007841 	.word	0x08007841
 800777c:	08007841 	.word	0x08007841
 8007780:	080077f3 	.word	0x080077f3
 8007784:	08007841 	.word	0x08007841
 8007788:	08007841 	.word	0x08007841
 800778c:	08007841 	.word	0x08007841
 8007790:	08007841 	.word	0x08007841
 8007794:	08007841 	.word	0x08007841
 8007798:	08007841 	.word	0x08007841
 800779c:	08007841 	.word	0x08007841
 80077a0:	08007841 	.word	0x08007841
 80077a4:	08007841 	.word	0x08007841
 80077a8:	08007841 	.word	0x08007841
 80077ac:	08007841 	.word	0x08007841
 80077b0:	08007841 	.word	0x08007841
 80077b4:	08007841 	.word	0x08007841
 80077b8:	08007841 	.word	0x08007841
 80077bc:	08007841 	.word	0x08007841
 80077c0:	08007833 	.word	0x08007833
 80077c4:	2b40      	cmp	r3, #64	@ 0x40
 80077c6:	d037      	beq.n	8007838 <UART_SetConfig+0x6bc>
 80077c8:	e03a      	b.n	8007840 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80077ca:	f7fd fb39 	bl	8004e40 <HAL_RCCEx_GetD3PCLK1Freq>
 80077ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077d0:	e03c      	b.n	800784c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7fd fb48 	bl	8004e6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80077dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077e0:	e034      	b.n	800784c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077e2:	f107 0318 	add.w	r3, r7, #24
 80077e6:	4618      	mov	r0, r3
 80077e8:	f7fd fc94 	bl	8005114 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077f0:	e02c      	b.n	800784c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077f2:	4b09      	ldr	r3, [pc, #36]	@ (8007818 <UART_SetConfig+0x69c>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 0320 	and.w	r3, r3, #32
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d016      	beq.n	800782c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80077fe:	4b06      	ldr	r3, [pc, #24]	@ (8007818 <UART_SetConfig+0x69c>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	08db      	lsrs	r3, r3, #3
 8007804:	f003 0303 	and.w	r3, r3, #3
 8007808:	4a07      	ldr	r2, [pc, #28]	@ (8007828 <UART_SetConfig+0x6ac>)
 800780a:	fa22 f303 	lsr.w	r3, r2, r3
 800780e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007810:	e01c      	b.n	800784c <UART_SetConfig+0x6d0>
 8007812:	bf00      	nop
 8007814:	40011400 	.word	0x40011400
 8007818:	58024400 	.word	0x58024400
 800781c:	40007800 	.word	0x40007800
 8007820:	40007c00 	.word	0x40007c00
 8007824:	58000c00 	.word	0x58000c00
 8007828:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800782c:	4b9d      	ldr	r3, [pc, #628]	@ (8007aa4 <UART_SetConfig+0x928>)
 800782e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007830:	e00c      	b.n	800784c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007832:	4b9d      	ldr	r3, [pc, #628]	@ (8007aa8 <UART_SetConfig+0x92c>)
 8007834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007836:	e009      	b.n	800784c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007838:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800783c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800783e:	e005      	b.n	800784c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007840:	2300      	movs	r3, #0
 8007842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800784a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800784c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800784e:	2b00      	cmp	r3, #0
 8007850:	f000 81de 	beq.w	8007c10 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007858:	4a94      	ldr	r2, [pc, #592]	@ (8007aac <UART_SetConfig+0x930>)
 800785a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800785e:	461a      	mov	r2, r3
 8007860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007862:	fbb3 f3f2 	udiv	r3, r3, r2
 8007866:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	685a      	ldr	r2, [r3, #4]
 800786c:	4613      	mov	r3, r2
 800786e:	005b      	lsls	r3, r3, #1
 8007870:	4413      	add	r3, r2
 8007872:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007874:	429a      	cmp	r2, r3
 8007876:	d305      	bcc.n	8007884 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800787e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007880:	429a      	cmp	r2, r3
 8007882:	d903      	bls.n	800788c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800788a:	e1c1      	b.n	8007c10 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800788c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800788e:	2200      	movs	r2, #0
 8007890:	60bb      	str	r3, [r7, #8]
 8007892:	60fa      	str	r2, [r7, #12]
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007898:	4a84      	ldr	r2, [pc, #528]	@ (8007aac <UART_SetConfig+0x930>)
 800789a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800789e:	b29b      	uxth	r3, r3
 80078a0:	2200      	movs	r2, #0
 80078a2:	603b      	str	r3, [r7, #0]
 80078a4:	607a      	str	r2, [r7, #4]
 80078a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80078ae:	f7f8 ff2b 	bl	8000708 <__aeabi_uldivmod>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	4610      	mov	r0, r2
 80078b8:	4619      	mov	r1, r3
 80078ba:	f04f 0200 	mov.w	r2, #0
 80078be:	f04f 0300 	mov.w	r3, #0
 80078c2:	020b      	lsls	r3, r1, #8
 80078c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80078c8:	0202      	lsls	r2, r0, #8
 80078ca:	6979      	ldr	r1, [r7, #20]
 80078cc:	6849      	ldr	r1, [r1, #4]
 80078ce:	0849      	lsrs	r1, r1, #1
 80078d0:	2000      	movs	r0, #0
 80078d2:	460c      	mov	r4, r1
 80078d4:	4605      	mov	r5, r0
 80078d6:	eb12 0804 	adds.w	r8, r2, r4
 80078da:	eb43 0905 	adc.w	r9, r3, r5
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	469a      	mov	sl, r3
 80078e6:	4693      	mov	fp, r2
 80078e8:	4652      	mov	r2, sl
 80078ea:	465b      	mov	r3, fp
 80078ec:	4640      	mov	r0, r8
 80078ee:	4649      	mov	r1, r9
 80078f0:	f7f8 ff0a 	bl	8000708 <__aeabi_uldivmod>
 80078f4:	4602      	mov	r2, r0
 80078f6:	460b      	mov	r3, r1
 80078f8:	4613      	mov	r3, r2
 80078fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007902:	d308      	bcc.n	8007916 <UART_SetConfig+0x79a>
 8007904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007906:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800790a:	d204      	bcs.n	8007916 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007912:	60da      	str	r2, [r3, #12]
 8007914:	e17c      	b.n	8007c10 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800791c:	e178      	b.n	8007c10 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	69db      	ldr	r3, [r3, #28]
 8007922:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007926:	f040 80c5 	bne.w	8007ab4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800792a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800792e:	2b20      	cmp	r3, #32
 8007930:	dc48      	bgt.n	80079c4 <UART_SetConfig+0x848>
 8007932:	2b00      	cmp	r3, #0
 8007934:	db7b      	blt.n	8007a2e <UART_SetConfig+0x8b2>
 8007936:	2b20      	cmp	r3, #32
 8007938:	d879      	bhi.n	8007a2e <UART_SetConfig+0x8b2>
 800793a:	a201      	add	r2, pc, #4	@ (adr r2, 8007940 <UART_SetConfig+0x7c4>)
 800793c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007940:	080079cb 	.word	0x080079cb
 8007944:	080079d3 	.word	0x080079d3
 8007948:	08007a2f 	.word	0x08007a2f
 800794c:	08007a2f 	.word	0x08007a2f
 8007950:	080079db 	.word	0x080079db
 8007954:	08007a2f 	.word	0x08007a2f
 8007958:	08007a2f 	.word	0x08007a2f
 800795c:	08007a2f 	.word	0x08007a2f
 8007960:	080079eb 	.word	0x080079eb
 8007964:	08007a2f 	.word	0x08007a2f
 8007968:	08007a2f 	.word	0x08007a2f
 800796c:	08007a2f 	.word	0x08007a2f
 8007970:	08007a2f 	.word	0x08007a2f
 8007974:	08007a2f 	.word	0x08007a2f
 8007978:	08007a2f 	.word	0x08007a2f
 800797c:	08007a2f 	.word	0x08007a2f
 8007980:	080079fb 	.word	0x080079fb
 8007984:	08007a2f 	.word	0x08007a2f
 8007988:	08007a2f 	.word	0x08007a2f
 800798c:	08007a2f 	.word	0x08007a2f
 8007990:	08007a2f 	.word	0x08007a2f
 8007994:	08007a2f 	.word	0x08007a2f
 8007998:	08007a2f 	.word	0x08007a2f
 800799c:	08007a2f 	.word	0x08007a2f
 80079a0:	08007a2f 	.word	0x08007a2f
 80079a4:	08007a2f 	.word	0x08007a2f
 80079a8:	08007a2f 	.word	0x08007a2f
 80079ac:	08007a2f 	.word	0x08007a2f
 80079b0:	08007a2f 	.word	0x08007a2f
 80079b4:	08007a2f 	.word	0x08007a2f
 80079b8:	08007a2f 	.word	0x08007a2f
 80079bc:	08007a2f 	.word	0x08007a2f
 80079c0:	08007a21 	.word	0x08007a21
 80079c4:	2b40      	cmp	r3, #64	@ 0x40
 80079c6:	d02e      	beq.n	8007a26 <UART_SetConfig+0x8aa>
 80079c8:	e031      	b.n	8007a2e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079ca:	f7fb ffc1 	bl	8003950 <HAL_RCC_GetPCLK1Freq>
 80079ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80079d0:	e033      	b.n	8007a3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079d2:	f7fb ffd3 	bl	800397c <HAL_RCC_GetPCLK2Freq>
 80079d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80079d8:	e02f      	b.n	8007a3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80079de:	4618      	mov	r0, r3
 80079e0:	f7fd fa44 	bl	8004e6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80079e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079e8:	e027      	b.n	8007a3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079ea:	f107 0318 	add.w	r3, r7, #24
 80079ee:	4618      	mov	r0, r3
 80079f0:	f7fd fb90 	bl	8005114 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80079f4:	69fb      	ldr	r3, [r7, #28]
 80079f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079f8:	e01f      	b.n	8007a3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079fa:	4b2d      	ldr	r3, [pc, #180]	@ (8007ab0 <UART_SetConfig+0x934>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f003 0320 	and.w	r3, r3, #32
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d009      	beq.n	8007a1a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007a06:	4b2a      	ldr	r3, [pc, #168]	@ (8007ab0 <UART_SetConfig+0x934>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	08db      	lsrs	r3, r3, #3
 8007a0c:	f003 0303 	and.w	r3, r3, #3
 8007a10:	4a24      	ldr	r2, [pc, #144]	@ (8007aa4 <UART_SetConfig+0x928>)
 8007a12:	fa22 f303 	lsr.w	r3, r2, r3
 8007a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007a18:	e00f      	b.n	8007a3a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007a1a:	4b22      	ldr	r3, [pc, #136]	@ (8007aa4 <UART_SetConfig+0x928>)
 8007a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a1e:	e00c      	b.n	8007a3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007a20:	4b21      	ldr	r3, [pc, #132]	@ (8007aa8 <UART_SetConfig+0x92c>)
 8007a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a24:	e009      	b.n	8007a3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a2c:	e005      	b.n	8007a3a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007a38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 80e7 	beq.w	8007c10 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a46:	4a19      	ldr	r2, [pc, #100]	@ (8007aac <UART_SetConfig+0x930>)
 8007a48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a50:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a54:	005a      	lsls	r2, r3, #1
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	085b      	lsrs	r3, r3, #1
 8007a5c:	441a      	add	r2, r3
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a66:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a6a:	2b0f      	cmp	r3, #15
 8007a6c:	d916      	bls.n	8007a9c <UART_SetConfig+0x920>
 8007a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a74:	d212      	bcs.n	8007a9c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	f023 030f 	bic.w	r3, r3, #15
 8007a7e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a82:	085b      	lsrs	r3, r3, #1
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	f003 0307 	and.w	r3, r3, #7
 8007a8a:	b29a      	uxth	r2, r3
 8007a8c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007a98:	60da      	str	r2, [r3, #12]
 8007a9a:	e0b9      	b.n	8007c10 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007aa2:	e0b5      	b.n	8007c10 <UART_SetConfig+0xa94>
 8007aa4:	03d09000 	.word	0x03d09000
 8007aa8:	003d0900 	.word	0x003d0900
 8007aac:	0800f4fc 	.word	0x0800f4fc
 8007ab0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ab4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007ab8:	2b20      	cmp	r3, #32
 8007aba:	dc49      	bgt.n	8007b50 <UART_SetConfig+0x9d4>
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	db7c      	blt.n	8007bba <UART_SetConfig+0xa3e>
 8007ac0:	2b20      	cmp	r3, #32
 8007ac2:	d87a      	bhi.n	8007bba <UART_SetConfig+0xa3e>
 8007ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8007acc <UART_SetConfig+0x950>)
 8007ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aca:	bf00      	nop
 8007acc:	08007b57 	.word	0x08007b57
 8007ad0:	08007b5f 	.word	0x08007b5f
 8007ad4:	08007bbb 	.word	0x08007bbb
 8007ad8:	08007bbb 	.word	0x08007bbb
 8007adc:	08007b67 	.word	0x08007b67
 8007ae0:	08007bbb 	.word	0x08007bbb
 8007ae4:	08007bbb 	.word	0x08007bbb
 8007ae8:	08007bbb 	.word	0x08007bbb
 8007aec:	08007b77 	.word	0x08007b77
 8007af0:	08007bbb 	.word	0x08007bbb
 8007af4:	08007bbb 	.word	0x08007bbb
 8007af8:	08007bbb 	.word	0x08007bbb
 8007afc:	08007bbb 	.word	0x08007bbb
 8007b00:	08007bbb 	.word	0x08007bbb
 8007b04:	08007bbb 	.word	0x08007bbb
 8007b08:	08007bbb 	.word	0x08007bbb
 8007b0c:	08007b87 	.word	0x08007b87
 8007b10:	08007bbb 	.word	0x08007bbb
 8007b14:	08007bbb 	.word	0x08007bbb
 8007b18:	08007bbb 	.word	0x08007bbb
 8007b1c:	08007bbb 	.word	0x08007bbb
 8007b20:	08007bbb 	.word	0x08007bbb
 8007b24:	08007bbb 	.word	0x08007bbb
 8007b28:	08007bbb 	.word	0x08007bbb
 8007b2c:	08007bbb 	.word	0x08007bbb
 8007b30:	08007bbb 	.word	0x08007bbb
 8007b34:	08007bbb 	.word	0x08007bbb
 8007b38:	08007bbb 	.word	0x08007bbb
 8007b3c:	08007bbb 	.word	0x08007bbb
 8007b40:	08007bbb 	.word	0x08007bbb
 8007b44:	08007bbb 	.word	0x08007bbb
 8007b48:	08007bbb 	.word	0x08007bbb
 8007b4c:	08007bad 	.word	0x08007bad
 8007b50:	2b40      	cmp	r3, #64	@ 0x40
 8007b52:	d02e      	beq.n	8007bb2 <UART_SetConfig+0xa36>
 8007b54:	e031      	b.n	8007bba <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b56:	f7fb fefb 	bl	8003950 <HAL_RCC_GetPCLK1Freq>
 8007b5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b5c:	e033      	b.n	8007bc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b5e:	f7fb ff0d 	bl	800397c <HAL_RCC_GetPCLK2Freq>
 8007b62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b64:	e02f      	b.n	8007bc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f7fd f97e 	bl	8004e6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b74:	e027      	b.n	8007bc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b76:	f107 0318 	add.w	r3, r7, #24
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7fd faca 	bl	8005114 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b84:	e01f      	b.n	8007bc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b86:	4b2d      	ldr	r3, [pc, #180]	@ (8007c3c <UART_SetConfig+0xac0>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f003 0320 	and.w	r3, r3, #32
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d009      	beq.n	8007ba6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007b92:	4b2a      	ldr	r3, [pc, #168]	@ (8007c3c <UART_SetConfig+0xac0>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	08db      	lsrs	r3, r3, #3
 8007b98:	f003 0303 	and.w	r3, r3, #3
 8007b9c:	4a28      	ldr	r2, [pc, #160]	@ (8007c40 <UART_SetConfig+0xac4>)
 8007b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8007ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007ba4:	e00f      	b.n	8007bc6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007ba6:	4b26      	ldr	r3, [pc, #152]	@ (8007c40 <UART_SetConfig+0xac4>)
 8007ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007baa:	e00c      	b.n	8007bc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007bac:	4b25      	ldr	r3, [pc, #148]	@ (8007c44 <UART_SetConfig+0xac8>)
 8007bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bb0:	e009      	b.n	8007bc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bb8:	e005      	b.n	8007bc6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007bc4:	bf00      	nop
    }

    if (pclk != 0U)
 8007bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d021      	beq.n	8007c10 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8007c48 <UART_SetConfig+0xacc>)
 8007bd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bda:	fbb3 f2f2 	udiv	r2, r3, r2
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	085b      	lsrs	r3, r3, #1
 8007be4:	441a      	add	r2, r3
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf2:	2b0f      	cmp	r3, #15
 8007bf4:	d909      	bls.n	8007c0a <UART_SetConfig+0xa8e>
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bfc:	d205      	bcs.n	8007c0a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c00:	b29a      	uxth	r2, r3
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	60da      	str	r2, [r3, #12]
 8007c08:	e002      	b.n	8007c10 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	2200      	movs	r2, #0
 8007c24:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007c2c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3748      	adds	r7, #72	@ 0x48
 8007c34:	46bd      	mov	sp, r7
 8007c36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c3a:	bf00      	nop
 8007c3c:	58024400 	.word	0x58024400
 8007c40:	03d09000 	.word	0x03d09000
 8007c44:	003d0900 	.word	0x003d0900
 8007c48:	0800f4fc 	.word	0x0800f4fc

08007c4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c58:	f003 0308 	and.w	r3, r3, #8
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00a      	beq.n	8007c76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	430a      	orrs	r2, r1
 8007c74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7a:	f003 0301 	and.w	r3, r3, #1
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d00a      	beq.n	8007c98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	430a      	orrs	r2, r1
 8007c96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c9c:	f003 0302 	and.w	r3, r3, #2
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d00a      	beq.n	8007cba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	430a      	orrs	r2, r1
 8007cb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cbe:	f003 0304 	and.w	r3, r3, #4
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d00a      	beq.n	8007cdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	430a      	orrs	r2, r1
 8007cda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce0:	f003 0310 	and.w	r3, r3, #16
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00a      	beq.n	8007cfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	430a      	orrs	r2, r1
 8007cfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d02:	f003 0320 	and.w	r3, r3, #32
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00a      	beq.n	8007d20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	430a      	orrs	r2, r1
 8007d1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d01a      	beq.n	8007d62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	430a      	orrs	r2, r1
 8007d40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d4a:	d10a      	bne.n	8007d62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00a      	beq.n	8007d84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	430a      	orrs	r2, r1
 8007d82:	605a      	str	r2, [r3, #4]
  }
}
 8007d84:	bf00      	nop
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b098      	sub	sp, #96	@ 0x60
 8007d94:	af02      	add	r7, sp, #8
 8007d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007da0:	f7f9 fd2a 	bl	80017f8 <HAL_GetTick>
 8007da4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f003 0308 	and.w	r3, r3, #8
 8007db0:	2b08      	cmp	r3, #8
 8007db2:	d12f      	bne.n	8007e14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007db4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007db8:	9300      	str	r3, [sp, #0]
 8007dba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 f88e 	bl	8007ee4 <UART_WaitOnFlagUntilTimeout>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d022      	beq.n	8007e14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dd6:	e853 3f00 	ldrex	r3, [r3]
 8007dda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007de2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	461a      	mov	r2, r3
 8007dea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dec:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007df2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007df4:	e841 2300 	strex	r3, r2, [r1]
 8007df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1e6      	bne.n	8007dce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2220      	movs	r2, #32
 8007e04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e10:	2303      	movs	r3, #3
 8007e12:	e063      	b.n	8007edc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0304 	and.w	r3, r3, #4
 8007e1e:	2b04      	cmp	r3, #4
 8007e20:	d149      	bne.n	8007eb6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 f857 	bl	8007ee4 <UART_WaitOnFlagUntilTimeout>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d03c      	beq.n	8007eb6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e44:	e853 3f00 	ldrex	r3, [r3]
 8007e48:	623b      	str	r3, [r7, #32]
   return(result);
 8007e4a:	6a3b      	ldr	r3, [r7, #32]
 8007e4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	461a      	mov	r2, r3
 8007e58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e62:	e841 2300 	strex	r3, r2, [r1]
 8007e66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d1e6      	bne.n	8007e3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	3308      	adds	r3, #8
 8007e74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	e853 3f00 	ldrex	r3, [r3]
 8007e7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f023 0301 	bic.w	r3, r3, #1
 8007e84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	3308      	adds	r3, #8
 8007e8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e8e:	61fa      	str	r2, [r7, #28]
 8007e90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e92:	69b9      	ldr	r1, [r7, #24]
 8007e94:	69fa      	ldr	r2, [r7, #28]
 8007e96:	e841 2300 	strex	r3, r2, [r1]
 8007e9a:	617b      	str	r3, [r7, #20]
   return(result);
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d1e5      	bne.n	8007e6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2220      	movs	r2, #32
 8007ea6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007eb2:	2303      	movs	r3, #3
 8007eb4:	e012      	b.n	8007edc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2220      	movs	r2, #32
 8007eba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2220      	movs	r2, #32
 8007ec2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3758      	adds	r7, #88	@ 0x58
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	603b      	str	r3, [r7, #0]
 8007ef0:	4613      	mov	r3, r2
 8007ef2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ef4:	e04f      	b.n	8007f96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007efc:	d04b      	beq.n	8007f96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007efe:	f7f9 fc7b 	bl	80017f8 <HAL_GetTick>
 8007f02:	4602      	mov	r2, r0
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	1ad3      	subs	r3, r2, r3
 8007f08:	69ba      	ldr	r2, [r7, #24]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d302      	bcc.n	8007f14 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d101      	bne.n	8007f18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f14:	2303      	movs	r3, #3
 8007f16:	e04e      	b.n	8007fb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f003 0304 	and.w	r3, r3, #4
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d037      	beq.n	8007f96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	2b80      	cmp	r3, #128	@ 0x80
 8007f2a:	d034      	beq.n	8007f96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	2b40      	cmp	r3, #64	@ 0x40
 8007f30:	d031      	beq.n	8007f96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	69db      	ldr	r3, [r3, #28]
 8007f38:	f003 0308 	and.w	r3, r3, #8
 8007f3c:	2b08      	cmp	r3, #8
 8007f3e:	d110      	bne.n	8007f62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2208      	movs	r2, #8
 8007f46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f48:	68f8      	ldr	r0, [r7, #12]
 8007f4a:	f000 f839 	bl	8007fc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2208      	movs	r2, #8
 8007f52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e029      	b.n	8007fb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	69db      	ldr	r3, [r3, #28]
 8007f68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f70:	d111      	bne.n	8007f96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f7c:	68f8      	ldr	r0, [r7, #12]
 8007f7e:	f000 f81f 	bl	8007fc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2220      	movs	r2, #32
 8007f86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e00f      	b.n	8007fb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	69da      	ldr	r2, [r3, #28]
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	68ba      	ldr	r2, [r7, #8]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	bf0c      	ite	eq
 8007fa6:	2301      	moveq	r3, #1
 8007fa8:	2300      	movne	r3, #0
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	461a      	mov	r2, r3
 8007fae:	79fb      	ldrb	r3, [r7, #7]
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d0a0      	beq.n	8007ef6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3710      	adds	r7, #16
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
	...

08007fc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b095      	sub	sp, #84	@ 0x54
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fd0:	e853 3f00 	ldrex	r3, [r3]
 8007fd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fe6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fe8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fee:	e841 2300 	strex	r3, r2, [r1]
 8007ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d1e6      	bne.n	8007fc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	3308      	adds	r3, #8
 8008000:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008002:	6a3b      	ldr	r3, [r7, #32]
 8008004:	e853 3f00 	ldrex	r3, [r3]
 8008008:	61fb      	str	r3, [r7, #28]
   return(result);
 800800a:	69fa      	ldr	r2, [r7, #28]
 800800c:	4b1e      	ldr	r3, [pc, #120]	@ (8008088 <UART_EndRxTransfer+0xc8>)
 800800e:	4013      	ands	r3, r2
 8008010:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3308      	adds	r3, #8
 8008018:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800801a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800801c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e5      	bne.n	8007ffa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008032:	2b01      	cmp	r3, #1
 8008034:	d118      	bne.n	8008068 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	e853 3f00 	ldrex	r3, [r3]
 8008042:	60bb      	str	r3, [r7, #8]
   return(result);
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	f023 0310 	bic.w	r3, r3, #16
 800804a:	647b      	str	r3, [r7, #68]	@ 0x44
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	461a      	mov	r2, r3
 8008052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008054:	61bb      	str	r3, [r7, #24]
 8008056:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008058:	6979      	ldr	r1, [r7, #20]
 800805a:	69ba      	ldr	r2, [r7, #24]
 800805c:	e841 2300 	strex	r3, r2, [r1]
 8008060:	613b      	str	r3, [r7, #16]
   return(result);
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d1e6      	bne.n	8008036 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2220      	movs	r2, #32
 800806c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800807c:	bf00      	nop
 800807e:	3754      	adds	r7, #84	@ 0x54
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr
 8008088:	effffffe 	.word	0xeffffffe

0800808c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b084      	sub	sp, #16
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008098:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2200      	movs	r2, #0
 800809e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080ac:	bf00      	nop
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b08f      	sub	sp, #60	@ 0x3c
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080c2:	2b21      	cmp	r3, #33	@ 0x21
 80080c4:	d14c      	bne.n	8008160 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d132      	bne.n	8008138 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d8:	6a3b      	ldr	r3, [r7, #32]
 80080da:	e853 3f00 	ldrex	r3, [r3]
 80080de:	61fb      	str	r3, [r7, #28]
   return(result);
 80080e0:	69fb      	ldr	r3, [r7, #28]
 80080e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	461a      	mov	r2, r3
 80080ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080f2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080f8:	e841 2300 	strex	r3, r2, [r1]
 80080fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80080fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1e6      	bne.n	80080d2 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	e853 3f00 	ldrex	r3, [r3]
 8008110:	60bb      	str	r3, [r7, #8]
   return(result);
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008118:	633b      	str	r3, [r7, #48]	@ 0x30
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	461a      	mov	r2, r3
 8008120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008122:	61bb      	str	r3, [r7, #24]
 8008124:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008126:	6979      	ldr	r1, [r7, #20]
 8008128:	69ba      	ldr	r2, [r7, #24]
 800812a:	e841 2300 	strex	r3, r2, [r1]
 800812e:	613b      	str	r3, [r7, #16]
   return(result);
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d1e6      	bne.n	8008104 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008136:	e013      	b.n	8008160 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800813c:	781a      	ldrb	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008148:	1c5a      	adds	r2, r3, #1
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008154:	b29b      	uxth	r3, r3
 8008156:	3b01      	subs	r3, #1
 8008158:	b29a      	uxth	r2, r3
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008160:	bf00      	nop
 8008162:	373c      	adds	r7, #60	@ 0x3c
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr

0800816c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800816c:	b480      	push	{r7}
 800816e:	b091      	sub	sp, #68	@ 0x44
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800817a:	2b21      	cmp	r3, #33	@ 0x21
 800817c:	d151      	bne.n	8008222 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008184:	b29b      	uxth	r3, r3
 8008186:	2b00      	cmp	r3, #0
 8008188:	d132      	bne.n	80081f0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008192:	e853 3f00 	ldrex	r3, [r3]
 8008196:	623b      	str	r3, [r7, #32]
   return(result);
 8008198:	6a3b      	ldr	r3, [r7, #32]
 800819a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800819e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	461a      	mov	r2, r3
 80081a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80081aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081b0:	e841 2300 	strex	r3, r2, [r1]
 80081b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1e6      	bne.n	800818a <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	e853 3f00 	ldrex	r3, [r3]
 80081c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	461a      	mov	r2, r3
 80081d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081da:	61fb      	str	r3, [r7, #28]
 80081dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081de:	69b9      	ldr	r1, [r7, #24]
 80081e0:	69fa      	ldr	r2, [r7, #28]
 80081e2:	e841 2300 	strex	r3, r2, [r1]
 80081e6:	617b      	str	r3, [r7, #20]
   return(result);
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1e6      	bne.n	80081bc <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80081ee:	e018      	b.n	8008222 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80081f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081f8:	881b      	ldrh	r3, [r3, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008204:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800820a:	1c9a      	adds	r2, r3, #2
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008216:	b29b      	uxth	r3, r3
 8008218:	3b01      	subs	r3, #1
 800821a:	b29a      	uxth	r2, r3
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008222:	bf00      	nop
 8008224:	3744      	adds	r7, #68	@ 0x44
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr

0800822e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800822e:	b480      	push	{r7}
 8008230:	b091      	sub	sp, #68	@ 0x44
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800823c:	2b21      	cmp	r3, #33	@ 0x21
 800823e:	d160      	bne.n	8008302 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008246:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008248:	e057      	b.n	80082fa <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008250:	b29b      	uxth	r3, r3
 8008252:	2b00      	cmp	r3, #0
 8008254:	d133      	bne.n	80082be <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	3308      	adds	r3, #8
 800825c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008260:	e853 3f00 	ldrex	r3, [r3]
 8008264:	623b      	str	r3, [r7, #32]
   return(result);
 8008266:	6a3b      	ldr	r3, [r7, #32]
 8008268:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800826c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	3308      	adds	r3, #8
 8008274:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008276:	633a      	str	r2, [r7, #48]	@ 0x30
 8008278:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800827c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800827e:	e841 2300 	strex	r3, r2, [r1]
 8008282:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008286:	2b00      	cmp	r3, #0
 8008288:	d1e5      	bne.n	8008256 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	e853 3f00 	ldrex	r3, [r3]
 8008296:	60fb      	str	r3, [r7, #12]
   return(result);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800829e:	637b      	str	r3, [r7, #52]	@ 0x34
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	461a      	mov	r2, r3
 80082a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082a8:	61fb      	str	r3, [r7, #28]
 80082aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ac:	69b9      	ldr	r1, [r7, #24]
 80082ae:	69fa      	ldr	r2, [r7, #28]
 80082b0:	e841 2300 	strex	r3, r2, [r1]
 80082b4:	617b      	str	r3, [r7, #20]
   return(result);
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d1e6      	bne.n	800828a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80082bc:	e021      	b.n	8008302 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	69db      	ldr	r3, [r3, #28]
 80082c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d013      	beq.n	80082f4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082d0:	781a      	ldrb	r2, [r3, #0]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082dc:	1c5a      	adds	r2, r3, #1
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	3b01      	subs	r3, #1
 80082ec:	b29a      	uxth	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80082f4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80082f6:	3b01      	subs	r3, #1
 80082f8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80082fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d1a4      	bne.n	800824a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008300:	e7ff      	b.n	8008302 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8008302:	bf00      	nop
 8008304:	3744      	adds	r7, #68	@ 0x44
 8008306:	46bd      	mov	sp, r7
 8008308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830c:	4770      	bx	lr

0800830e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800830e:	b480      	push	{r7}
 8008310:	b091      	sub	sp, #68	@ 0x44
 8008312:	af00      	add	r7, sp, #0
 8008314:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800831c:	2b21      	cmp	r3, #33	@ 0x21
 800831e:	d165      	bne.n	80083ec <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008326:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008328:	e05c      	b.n	80083e4 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008330:	b29b      	uxth	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	d133      	bne.n	800839e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	3308      	adds	r3, #8
 800833c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833e:	6a3b      	ldr	r3, [r7, #32]
 8008340:	e853 3f00 	ldrex	r3, [r3]
 8008344:	61fb      	str	r3, [r7, #28]
   return(result);
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800834c:	637b      	str	r3, [r7, #52]	@ 0x34
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	3308      	adds	r3, #8
 8008354:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008356:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008358:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800835c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800835e:	e841 2300 	strex	r3, r2, [r1]
 8008362:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008366:	2b00      	cmp	r3, #0
 8008368:	d1e5      	bne.n	8008336 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	e853 3f00 	ldrex	r3, [r3]
 8008376:	60bb      	str	r3, [r7, #8]
   return(result);
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800837e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	461a      	mov	r2, r3
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	61bb      	str	r3, [r7, #24]
 800838a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838c:	6979      	ldr	r1, [r7, #20]
 800838e:	69ba      	ldr	r2, [r7, #24]
 8008390:	e841 2300 	strex	r3, r2, [r1]
 8008394:	613b      	str	r3, [r7, #16]
   return(result);
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d1e6      	bne.n	800836a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800839c:	e026      	b.n	80083ec <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	69db      	ldr	r3, [r3, #28]
 80083a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d018      	beq.n	80083de <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083b0:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80083b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b4:	881b      	ldrh	r3, [r3, #0]
 80083b6:	461a      	mov	r2, r3
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083c0:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083c6:	1c9a      	adds	r2, r3, #2
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	3b01      	subs	r3, #1
 80083d6:	b29a      	uxth	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80083de:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80083e0:	3b01      	subs	r3, #1
 80083e2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80083e4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d19f      	bne.n	800832a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80083ea:	e7ff      	b.n	80083ec <UART_TxISR_16BIT_FIFOEN+0xde>
 80083ec:	bf00      	nop
 80083ee:	3744      	adds	r7, #68	@ 0x44
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b088      	sub	sp, #32
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	e853 3f00 	ldrex	r3, [r3]
 800840c:	60bb      	str	r3, [r7, #8]
   return(result);
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008414:	61fb      	str	r3, [r7, #28]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	461a      	mov	r2, r3
 800841c:	69fb      	ldr	r3, [r7, #28]
 800841e:	61bb      	str	r3, [r7, #24]
 8008420:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008422:	6979      	ldr	r1, [r7, #20]
 8008424:	69ba      	ldr	r2, [r7, #24]
 8008426:	e841 2300 	strex	r3, r2, [r1]
 800842a:	613b      	str	r3, [r7, #16]
   return(result);
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1e6      	bne.n	8008400 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2220      	movs	r2, #32
 8008436:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800844a:	bf00      	nop
 800844c:	3720      	adds	r7, #32
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008452:	b480      	push	{r7}
 8008454:	b083      	sub	sp, #12
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800845a:	bf00      	nop
 800845c:	370c      	adds	r7, #12
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr

08008466 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008466:	b480      	push	{r7}
 8008468:	b083      	sub	sp, #12
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800846e:	bf00      	nop
 8008470:	370c      	adds	r7, #12
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr

0800847a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800847a:	b480      	push	{r7}
 800847c:	b083      	sub	sp, #12
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008482:	bf00      	nop
 8008484:	370c      	adds	r7, #12
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr

0800848e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800848e:	b480      	push	{r7}
 8008490:	b085      	sub	sp, #20
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800849c:	2b01      	cmp	r3, #1
 800849e:	d101      	bne.n	80084a4 <HAL_UARTEx_DisableFifoMode+0x16>
 80084a0:	2302      	movs	r3, #2
 80084a2:	e027      	b.n	80084f4 <HAL_UARTEx_DisableFifoMode+0x66>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2224      	movs	r2, #36	@ 0x24
 80084b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f022 0201 	bic.w	r2, r2, #1
 80084ca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80084d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2220      	movs	r2, #32
 80084e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008510:	2b01      	cmp	r3, #1
 8008512:	d101      	bne.n	8008518 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008514:	2302      	movs	r3, #2
 8008516:	e02d      	b.n	8008574 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2224      	movs	r2, #36	@ 0x24
 8008524:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f022 0201 	bic.w	r2, r2, #1
 800853e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	683a      	ldr	r2, [r7, #0]
 8008550:	430a      	orrs	r2, r1
 8008552:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 f84f 	bl	80085f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68fa      	ldr	r2, [r7, #12]
 8008560:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2220      	movs	r2, #32
 8008566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008572:	2300      	movs	r3, #0
}
 8008574:	4618      	mov	r0, r3
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800858c:	2b01      	cmp	r3, #1
 800858e:	d101      	bne.n	8008594 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008590:	2302      	movs	r3, #2
 8008592:	e02d      	b.n	80085f0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2224      	movs	r2, #36	@ 0x24
 80085a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f022 0201 	bic.w	r2, r2, #1
 80085ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	430a      	orrs	r2, r1
 80085ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 f811 	bl	80085f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2220      	movs	r2, #32
 80085e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3710      	adds	r7, #16
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b085      	sub	sp, #20
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008604:	2b00      	cmp	r3, #0
 8008606:	d108      	bne.n	800861a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2201      	movs	r2, #1
 800860c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008618:	e031      	b.n	800867e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800861a:	2310      	movs	r3, #16
 800861c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800861e:	2310      	movs	r3, #16
 8008620:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	0e5b      	lsrs	r3, r3, #25
 800862a:	b2db      	uxtb	r3, r3
 800862c:	f003 0307 	and.w	r3, r3, #7
 8008630:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	0f5b      	lsrs	r3, r3, #29
 800863a:	b2db      	uxtb	r3, r3
 800863c:	f003 0307 	and.w	r3, r3, #7
 8008640:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008642:	7bbb      	ldrb	r3, [r7, #14]
 8008644:	7b3a      	ldrb	r2, [r7, #12]
 8008646:	4911      	ldr	r1, [pc, #68]	@ (800868c <UARTEx_SetNbDataToProcess+0x94>)
 8008648:	5c8a      	ldrb	r2, [r1, r2]
 800864a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800864e:	7b3a      	ldrb	r2, [r7, #12]
 8008650:	490f      	ldr	r1, [pc, #60]	@ (8008690 <UARTEx_SetNbDataToProcess+0x98>)
 8008652:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008654:	fb93 f3f2 	sdiv	r3, r3, r2
 8008658:	b29a      	uxth	r2, r3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008660:	7bfb      	ldrb	r3, [r7, #15]
 8008662:	7b7a      	ldrb	r2, [r7, #13]
 8008664:	4909      	ldr	r1, [pc, #36]	@ (800868c <UARTEx_SetNbDataToProcess+0x94>)
 8008666:	5c8a      	ldrb	r2, [r1, r2]
 8008668:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800866c:	7b7a      	ldrb	r2, [r7, #13]
 800866e:	4908      	ldr	r1, [pc, #32]	@ (8008690 <UARTEx_SetNbDataToProcess+0x98>)
 8008670:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008672:	fb93 f3f2 	sdiv	r3, r3, r2
 8008676:	b29a      	uxth	r2, r3
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800867e:	bf00      	nop
 8008680:	3714      	adds	r7, #20
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr
 800868a:	bf00      	nop
 800868c:	0800f514 	.word	0x0800f514
 8008690:	0800f51c 	.word	0x0800f51c

08008694 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	4603      	mov	r3, r0
 800869c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800869e:	2300      	movs	r3, #0
 80086a0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80086a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086a6:	2b84      	cmp	r3, #132	@ 0x84
 80086a8:	d005      	beq.n	80086b6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80086aa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	4413      	add	r3, r2
 80086b2:	3303      	adds	r3, #3
 80086b4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80086b6:	68fb      	ldr	r3, [r7, #12]
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086ca:	f3ef 8305 	mrs	r3, IPSR
 80086ce:	607b      	str	r3, [r7, #4]
  return(result);
 80086d0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	bf14      	ite	ne
 80086d6:	2301      	movne	r3, #1
 80086d8:	2300      	moveq	r3, #0
 80086da:	b2db      	uxtb	r3, r3
}
 80086dc:	4618      	mov	r0, r3
 80086de:	370c      	adds	r7, #12
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80086ec:	f001 f942 	bl	8009974 <vTaskStartScheduler>
  
  return osOK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80086f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086f8:	b089      	sub	sp, #36	@ 0x24
 80086fa:	af04      	add	r7, sp, #16
 80086fc:	6078      	str	r0, [r7, #4]
 80086fe:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d020      	beq.n	800874a <osThreadCreate+0x54>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	699b      	ldr	r3, [r3, #24]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d01c      	beq.n	800874a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	685c      	ldr	r4, [r3, #4]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	691e      	ldr	r6, [r3, #16]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008722:	4618      	mov	r0, r3
 8008724:	f7ff ffb6 	bl	8008694 <makeFreeRtosPriority>
 8008728:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008732:	9202      	str	r2, [sp, #8]
 8008734:	9301      	str	r3, [sp, #4]
 8008736:	9100      	str	r1, [sp, #0]
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	4632      	mov	r2, r6
 800873c:	4629      	mov	r1, r5
 800873e:	4620      	mov	r0, r4
 8008740:	f000 ff32 	bl	80095a8 <xTaskCreateStatic>
 8008744:	4603      	mov	r3, r0
 8008746:	60fb      	str	r3, [r7, #12]
 8008748:	e01c      	b.n	8008784 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	685c      	ldr	r4, [r3, #4]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008756:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800875e:	4618      	mov	r0, r3
 8008760:	f7ff ff98 	bl	8008694 <makeFreeRtosPriority>
 8008764:	4602      	mov	r2, r0
 8008766:	f107 030c 	add.w	r3, r7, #12
 800876a:	9301      	str	r3, [sp, #4]
 800876c:	9200      	str	r2, [sp, #0]
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	4632      	mov	r2, r6
 8008772:	4629      	mov	r1, r5
 8008774:	4620      	mov	r0, r4
 8008776:	f000 ff77 	bl	8009668 <xTaskCreate>
 800877a:	4603      	mov	r3, r0
 800877c:	2b01      	cmp	r3, #1
 800877e:	d001      	beq.n	8008784 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008780:	2300      	movs	r3, #0
 8008782:	e000      	b.n	8008786 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008784:	68fb      	ldr	r3, [r7, #12]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3714      	adds	r7, #20
 800878a:	46bd      	mov	sp, r7
 800878c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800878e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800878e:	b580      	push	{r7, lr}
 8008790:	b084      	sub	sp, #16
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d001      	beq.n	80087a4 <osDelay+0x16>
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	e000      	b.n	80087a6 <osDelay+0x18>
 80087a4:	2301      	movs	r3, #1
 80087a6:	4618      	mov	r0, r3
 80087a8:	f001 f8ae 	bl	8009908 <vTaskDelay>
  
  return osOK;
 80087ac:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3710      	adds	r7, #16
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80087b6:	b580      	push	{r7, lr}
 80087b8:	b086      	sub	sp, #24
 80087ba:	af02      	add	r7, sp, #8
 80087bc:	6078      	str	r0, [r7, #4]
 80087be:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d00f      	beq.n	80087e8 <osSemaphoreCreate+0x32>
    if (count == 1) {
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d10a      	bne.n	80087e4 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	2203      	movs	r2, #3
 80087d4:	9200      	str	r2, [sp, #0]
 80087d6:	2200      	movs	r2, #0
 80087d8:	2100      	movs	r1, #0
 80087da:	2001      	movs	r0, #1
 80087dc:	f000 f9c0 	bl	8008b60 <xQueueGenericCreateStatic>
 80087e0:	4603      	mov	r3, r0
 80087e2:	e016      	b.n	8008812 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80087e4:	2300      	movs	r3, #0
 80087e6:	e014      	b.n	8008812 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d110      	bne.n	8008810 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80087ee:	2203      	movs	r2, #3
 80087f0:	2100      	movs	r1, #0
 80087f2:	2001      	movs	r0, #1
 80087f4:	f000 fa31 	bl	8008c5a <xQueueGenericCreate>
 80087f8:	60f8      	str	r0, [r7, #12]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d005      	beq.n	800880c <osSemaphoreCreate+0x56>
 8008800:	2300      	movs	r3, #0
 8008802:	2200      	movs	r2, #0
 8008804:	2100      	movs	r1, #0
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	f000 fa82 	bl	8008d10 <xQueueGenericSend>
      return sema;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	e000      	b.n	8008812 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8008810:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8008812:	4618      	mov	r0, r3
 8008814:	3710      	adds	r7, #16
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
	...

0800881c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008826:	2300      	movs	r3, #0
 8008828:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d101      	bne.n	8008834 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8008830:	2380      	movs	r3, #128	@ 0x80
 8008832:	e03a      	b.n	80088aa <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8008834:	2300      	movs	r3, #0
 8008836:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800883e:	d103      	bne.n	8008848 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8008840:	f04f 33ff 	mov.w	r3, #4294967295
 8008844:	60fb      	str	r3, [r7, #12]
 8008846:	e009      	b.n	800885c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d006      	beq.n	800885c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d101      	bne.n	800885c <osSemaphoreWait+0x40>
      ticks = 1;
 8008858:	2301      	movs	r3, #1
 800885a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800885c:	f7ff ff32 	bl	80086c4 <inHandlerMode>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d017      	beq.n	8008896 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008866:	f107 0308 	add.w	r3, r7, #8
 800886a:	461a      	mov	r2, r3
 800886c:	2100      	movs	r1, #0
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f000 fcf0 	bl	8009254 <xQueueReceiveFromISR>
 8008874:	4603      	mov	r3, r0
 8008876:	2b01      	cmp	r3, #1
 8008878:	d001      	beq.n	800887e <osSemaphoreWait+0x62>
      return osErrorOS;
 800887a:	23ff      	movs	r3, #255	@ 0xff
 800887c:	e015      	b.n	80088aa <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d011      	beq.n	80088a8 <osSemaphoreWait+0x8c>
 8008884:	4b0b      	ldr	r3, [pc, #44]	@ (80088b4 <osSemaphoreWait+0x98>)
 8008886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800888a:	601a      	str	r2, [r3, #0]
 800888c:	f3bf 8f4f 	dsb	sy
 8008890:	f3bf 8f6f 	isb	sy
 8008894:	e008      	b.n	80088a8 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8008896:	68f9      	ldr	r1, [r7, #12]
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fbcb 	bl	8009034 <xQueueSemaphoreTake>
 800889e:	4603      	mov	r3, r0
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d001      	beq.n	80088a8 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80088a4:	23ff      	movs	r3, #255	@ 0xff
 80088a6:	e000      	b.n	80088aa <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	e000ed04 	.word	0xe000ed04

080088b8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80088c0:	2300      	movs	r3, #0
 80088c2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80088c4:	2300      	movs	r3, #0
 80088c6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80088c8:	f7ff fefc 	bl	80086c4 <inHandlerMode>
 80088cc:	4603      	mov	r3, r0
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d016      	beq.n	8008900 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80088d2:	f107 0308 	add.w	r3, r7, #8
 80088d6:	4619      	mov	r1, r3
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f000 fb1b 	bl	8008f14 <xQueueGiveFromISR>
 80088de:	4603      	mov	r3, r0
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d001      	beq.n	80088e8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80088e4:	23ff      	movs	r3, #255	@ 0xff
 80088e6:	e017      	b.n	8008918 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d013      	beq.n	8008916 <osSemaphoreRelease+0x5e>
 80088ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008920 <osSemaphoreRelease+0x68>)
 80088f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088f4:	601a      	str	r2, [r3, #0]
 80088f6:	f3bf 8f4f 	dsb	sy
 80088fa:	f3bf 8f6f 	isb	sy
 80088fe:	e00a      	b.n	8008916 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8008900:	2300      	movs	r3, #0
 8008902:	2200      	movs	r2, #0
 8008904:	2100      	movs	r1, #0
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 fa02 	bl	8008d10 <xQueueGenericSend>
 800890c:	4603      	mov	r3, r0
 800890e:	2b01      	cmp	r3, #1
 8008910:	d001      	beq.n	8008916 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8008912:	23ff      	movs	r3, #255	@ 0xff
 8008914:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8008916:	68fb      	ldr	r3, [r7, #12]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3710      	adds	r7, #16
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	e000ed04 	.word	0xe000ed04

08008924 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f103 0208 	add.w	r2, r3, #8
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f04f 32ff 	mov.w	r2, #4294967295
 800893c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f103 0208 	add.w	r2, r3, #8
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f103 0208 	add.w	r2, r3, #8
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2200      	movs	r2, #0
 8008956:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008958:	bf00      	nop
 800895a:	370c      	adds	r7, #12
 800895c:	46bd      	mov	sp, r7
 800895e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008962:	4770      	bx	lr

08008964 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008972:	bf00      	nop
 8008974:	370c      	adds	r7, #12
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr

0800897e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800897e:	b480      	push	{r7}
 8008980:	b085      	sub	sp, #20
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
 8008986:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	689a      	ldr	r2, [r3, #8]
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	683a      	ldr	r2, [r7, #0]
 80089a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	683a      	ldr	r2, [r7, #0]
 80089a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	1c5a      	adds	r2, r3, #1
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	601a      	str	r2, [r3, #0]
}
 80089ba:	bf00      	nop
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr

080089c6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80089c6:	b480      	push	{r7}
 80089c8:	b085      	sub	sp, #20
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
 80089ce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089dc:	d103      	bne.n	80089e6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	60fb      	str	r3, [r7, #12]
 80089e4:	e00c      	b.n	8008a00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	3308      	adds	r3, #8
 80089ea:	60fb      	str	r3, [r7, #12]
 80089ec:	e002      	b.n	80089f4 <vListInsert+0x2e>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	60fb      	str	r3, [r7, #12]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	68ba      	ldr	r2, [r7, #8]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d2f6      	bcs.n	80089ee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	685a      	ldr	r2, [r3, #4]
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	68fa      	ldr	r2, [r7, #12]
 8008a14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	683a      	ldr	r2, [r7, #0]
 8008a1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	1c5a      	adds	r2, r3, #1
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	601a      	str	r2, [r3, #0]
}
 8008a2c:	bf00      	nop
 8008a2e:	3714      	adds	r7, #20
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b085      	sub	sp, #20
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	691b      	ldr	r3, [r3, #16]
 8008a44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	6892      	ldr	r2, [r2, #8]
 8008a4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	687a      	ldr	r2, [r7, #4]
 8008a56:	6852      	ldr	r2, [r2, #4]
 8008a58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d103      	bne.n	8008a6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	689a      	ldr	r2, [r3, #8]
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	1e5a      	subs	r2, r3, #1
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3714      	adds	r7, #20
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d10b      	bne.n	8008ab8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa4:	f383 8811 	msr	BASEPRI, r3
 8008aa8:	f3bf 8f6f 	isb	sy
 8008aac:	f3bf 8f4f 	dsb	sy
 8008ab0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008ab2:	bf00      	nop
 8008ab4:	bf00      	nop
 8008ab6:	e7fd      	b.n	8008ab4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008ab8:	f001 fed6 	bl	800a868 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ac4:	68f9      	ldr	r1, [r7, #12]
 8008ac6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008ac8:	fb01 f303 	mul.w	r3, r1, r3
 8008acc:	441a      	add	r2, r3
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	68f9      	ldr	r1, [r7, #12]
 8008aec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008aee:	fb01 f303 	mul.w	r3, r1, r3
 8008af2:	441a      	add	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	22ff      	movs	r2, #255	@ 0xff
 8008afc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	22ff      	movs	r2, #255	@ 0xff
 8008b04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d114      	bne.n	8008b38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	691b      	ldr	r3, [r3, #16]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d01a      	beq.n	8008b4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3310      	adds	r3, #16
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	f001 f984 	bl	8009e28 <xTaskRemoveFromEventList>
 8008b20:	4603      	mov	r3, r0
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d012      	beq.n	8008b4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008b26:	4b0d      	ldr	r3, [pc, #52]	@ (8008b5c <xQueueGenericReset+0xd0>)
 8008b28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b2c:	601a      	str	r2, [r3, #0]
 8008b2e:	f3bf 8f4f 	dsb	sy
 8008b32:	f3bf 8f6f 	isb	sy
 8008b36:	e009      	b.n	8008b4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	3310      	adds	r3, #16
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f7ff fef1 	bl	8008924 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	3324      	adds	r3, #36	@ 0x24
 8008b46:	4618      	mov	r0, r3
 8008b48:	f7ff feec 	bl	8008924 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008b4c:	f001 febe 	bl	800a8cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008b50:	2301      	movs	r3, #1
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	e000ed04 	.word	0xe000ed04

08008b60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b08e      	sub	sp, #56	@ 0x38
 8008b64:	af02      	add	r7, sp, #8
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	607a      	str	r2, [r7, #4]
 8008b6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d10b      	bne.n	8008b8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b78:	f383 8811 	msr	BASEPRI, r3
 8008b7c:	f3bf 8f6f 	isb	sy
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b86:	bf00      	nop
 8008b88:	bf00      	nop
 8008b8a:	e7fd      	b.n	8008b88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d10b      	bne.n	8008baa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b96:	f383 8811 	msr	BASEPRI, r3
 8008b9a:	f3bf 8f6f 	isb	sy
 8008b9e:	f3bf 8f4f 	dsb	sy
 8008ba2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008ba4:	bf00      	nop
 8008ba6:	bf00      	nop
 8008ba8:	e7fd      	b.n	8008ba6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d002      	beq.n	8008bb6 <xQueueGenericCreateStatic+0x56>
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d001      	beq.n	8008bba <xQueueGenericCreateStatic+0x5a>
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e000      	b.n	8008bbc <xQueueGenericCreateStatic+0x5c>
 8008bba:	2300      	movs	r3, #0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10b      	bne.n	8008bd8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc4:	f383 8811 	msr	BASEPRI, r3
 8008bc8:	f3bf 8f6f 	isb	sy
 8008bcc:	f3bf 8f4f 	dsb	sy
 8008bd0:	623b      	str	r3, [r7, #32]
}
 8008bd2:	bf00      	nop
 8008bd4:	bf00      	nop
 8008bd6:	e7fd      	b.n	8008bd4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d102      	bne.n	8008be4 <xQueueGenericCreateStatic+0x84>
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d101      	bne.n	8008be8 <xQueueGenericCreateStatic+0x88>
 8008be4:	2301      	movs	r3, #1
 8008be6:	e000      	b.n	8008bea <xQueueGenericCreateStatic+0x8a>
 8008be8:	2300      	movs	r3, #0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d10b      	bne.n	8008c06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	61fb      	str	r3, [r7, #28]
}
 8008c00:	bf00      	nop
 8008c02:	bf00      	nop
 8008c04:	e7fd      	b.n	8008c02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008c06:	2348      	movs	r3, #72	@ 0x48
 8008c08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	2b48      	cmp	r3, #72	@ 0x48
 8008c0e:	d00b      	beq.n	8008c28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c14:	f383 8811 	msr	BASEPRI, r3
 8008c18:	f3bf 8f6f 	isb	sy
 8008c1c:	f3bf 8f4f 	dsb	sy
 8008c20:	61bb      	str	r3, [r7, #24]
}
 8008c22:	bf00      	nop
 8008c24:	bf00      	nop
 8008c26:	e7fd      	b.n	8008c24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008c28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d00d      	beq.n	8008c50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c36:	2201      	movs	r2, #1
 8008c38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c42:	9300      	str	r3, [sp, #0]
 8008c44:	4613      	mov	r3, r2
 8008c46:	687a      	ldr	r2, [r7, #4]
 8008c48:	68b9      	ldr	r1, [r7, #8]
 8008c4a:	68f8      	ldr	r0, [r7, #12]
 8008c4c:	f000 f840 	bl	8008cd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3730      	adds	r7, #48	@ 0x30
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b08a      	sub	sp, #40	@ 0x28
 8008c5e:	af02      	add	r7, sp, #8
 8008c60:	60f8      	str	r0, [r7, #12]
 8008c62:	60b9      	str	r1, [r7, #8]
 8008c64:	4613      	mov	r3, r2
 8008c66:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10b      	bne.n	8008c86 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c72:	f383 8811 	msr	BASEPRI, r3
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	f3bf 8f4f 	dsb	sy
 8008c7e:	613b      	str	r3, [r7, #16]
}
 8008c80:	bf00      	nop
 8008c82:	bf00      	nop
 8008c84:	e7fd      	b.n	8008c82 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	fb02 f303 	mul.w	r3, r2, r3
 8008c8e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	3348      	adds	r3, #72	@ 0x48
 8008c94:	4618      	mov	r0, r3
 8008c96:	f001 ff09 	bl	800aaac <pvPortMalloc>
 8008c9a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008c9c:	69bb      	ldr	r3, [r7, #24]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d011      	beq.n	8008cc6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	3348      	adds	r3, #72	@ 0x48
 8008caa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008cac:	69bb      	ldr	r3, [r7, #24]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008cb4:	79fa      	ldrb	r2, [r7, #7]
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	4613      	mov	r3, r2
 8008cbc:	697a      	ldr	r2, [r7, #20]
 8008cbe:	68b9      	ldr	r1, [r7, #8]
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	f000 f805 	bl	8008cd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008cc6:	69bb      	ldr	r3, [r7, #24]
	}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3720      	adds	r7, #32
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	607a      	str	r2, [r7, #4]
 8008cdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d103      	bne.n	8008cec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ce4:	69bb      	ldr	r3, [r7, #24]
 8008ce6:	69ba      	ldr	r2, [r7, #24]
 8008ce8:	601a      	str	r2, [r3, #0]
 8008cea:	e002      	b.n	8008cf2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008cec:	69bb      	ldr	r3, [r7, #24]
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	68fa      	ldr	r2, [r7, #12]
 8008cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008cfe:	2101      	movs	r1, #1
 8008d00:	69b8      	ldr	r0, [r7, #24]
 8008d02:	f7ff fec3 	bl	8008a8c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008d06:	bf00      	nop
 8008d08:	3710      	adds	r7, #16
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
	...

08008d10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b08e      	sub	sp, #56	@ 0x38
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	607a      	str	r2, [r7, #4]
 8008d1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d10b      	bne.n	8008d44 <xQueueGenericSend+0x34>
	__asm volatile
 8008d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d30:	f383 8811 	msr	BASEPRI, r3
 8008d34:	f3bf 8f6f 	isb	sy
 8008d38:	f3bf 8f4f 	dsb	sy
 8008d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008d3e:	bf00      	nop
 8008d40:	bf00      	nop
 8008d42:	e7fd      	b.n	8008d40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d103      	bne.n	8008d52 <xQueueGenericSend+0x42>
 8008d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d101      	bne.n	8008d56 <xQueueGenericSend+0x46>
 8008d52:	2301      	movs	r3, #1
 8008d54:	e000      	b.n	8008d58 <xQueueGenericSend+0x48>
 8008d56:	2300      	movs	r3, #0
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d10b      	bne.n	8008d74 <xQueueGenericSend+0x64>
	__asm volatile
 8008d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d60:	f383 8811 	msr	BASEPRI, r3
 8008d64:	f3bf 8f6f 	isb	sy
 8008d68:	f3bf 8f4f 	dsb	sy
 8008d6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008d6e:	bf00      	nop
 8008d70:	bf00      	nop
 8008d72:	e7fd      	b.n	8008d70 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	d103      	bne.n	8008d82 <xQueueGenericSend+0x72>
 8008d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d101      	bne.n	8008d86 <xQueueGenericSend+0x76>
 8008d82:	2301      	movs	r3, #1
 8008d84:	e000      	b.n	8008d88 <xQueueGenericSend+0x78>
 8008d86:	2300      	movs	r3, #0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10b      	bne.n	8008da4 <xQueueGenericSend+0x94>
	__asm volatile
 8008d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d90:	f383 8811 	msr	BASEPRI, r3
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	f3bf 8f4f 	dsb	sy
 8008d9c:	623b      	str	r3, [r7, #32]
}
 8008d9e:	bf00      	nop
 8008da0:	bf00      	nop
 8008da2:	e7fd      	b.n	8008da0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008da4:	f001 fa06 	bl	800a1b4 <xTaskGetSchedulerState>
 8008da8:	4603      	mov	r3, r0
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d102      	bne.n	8008db4 <xQueueGenericSend+0xa4>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d101      	bne.n	8008db8 <xQueueGenericSend+0xa8>
 8008db4:	2301      	movs	r3, #1
 8008db6:	e000      	b.n	8008dba <xQueueGenericSend+0xaa>
 8008db8:	2300      	movs	r3, #0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d10b      	bne.n	8008dd6 <xQueueGenericSend+0xc6>
	__asm volatile
 8008dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc2:	f383 8811 	msr	BASEPRI, r3
 8008dc6:	f3bf 8f6f 	isb	sy
 8008dca:	f3bf 8f4f 	dsb	sy
 8008dce:	61fb      	str	r3, [r7, #28]
}
 8008dd0:	bf00      	nop
 8008dd2:	bf00      	nop
 8008dd4:	e7fd      	b.n	8008dd2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008dd6:	f001 fd47 	bl	800a868 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ddc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d302      	bcc.n	8008dec <xQueueGenericSend+0xdc>
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d129      	bne.n	8008e40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008dec:	683a      	ldr	r2, [r7, #0]
 8008dee:	68b9      	ldr	r1, [r7, #8]
 8008df0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008df2:	f000 fac9 	bl	8009388 <prvCopyDataToQueue>
 8008df6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d010      	beq.n	8008e22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e02:	3324      	adds	r3, #36	@ 0x24
 8008e04:	4618      	mov	r0, r3
 8008e06:	f001 f80f 	bl	8009e28 <xTaskRemoveFromEventList>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d013      	beq.n	8008e38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008e10:	4b3f      	ldr	r3, [pc, #252]	@ (8008f10 <xQueueGenericSend+0x200>)
 8008e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e16:	601a      	str	r2, [r3, #0]
 8008e18:	f3bf 8f4f 	dsb	sy
 8008e1c:	f3bf 8f6f 	isb	sy
 8008e20:	e00a      	b.n	8008e38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d007      	beq.n	8008e38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008e28:	4b39      	ldr	r3, [pc, #228]	@ (8008f10 <xQueueGenericSend+0x200>)
 8008e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e2e:	601a      	str	r2, [r3, #0]
 8008e30:	f3bf 8f4f 	dsb	sy
 8008e34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008e38:	f001 fd48 	bl	800a8cc <vPortExitCritical>
				return pdPASS;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	e063      	b.n	8008f08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d103      	bne.n	8008e4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008e46:	f001 fd41 	bl	800a8cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	e05c      	b.n	8008f08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d106      	bne.n	8008e62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e54:	f107 0314 	add.w	r3, r7, #20
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f001 f849 	bl	8009ef0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e62:	f001 fd33 	bl	800a8cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e66:	f000 fdef 	bl	8009a48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e6a:	f001 fcfd 	bl	800a868 <vPortEnterCritical>
 8008e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e74:	b25b      	sxtb	r3, r3
 8008e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e7a:	d103      	bne.n	8008e84 <xQueueGenericSend+0x174>
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7e:	2200      	movs	r2, #0
 8008e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e8a:	b25b      	sxtb	r3, r3
 8008e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e90:	d103      	bne.n	8008e9a <xQueueGenericSend+0x18a>
 8008e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e94:	2200      	movs	r2, #0
 8008e96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e9a:	f001 fd17 	bl	800a8cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e9e:	1d3a      	adds	r2, r7, #4
 8008ea0:	f107 0314 	add.w	r3, r7, #20
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f001 f838 	bl	8009f1c <xTaskCheckForTimeOut>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d124      	bne.n	8008efc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008eb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008eb4:	f000 fb60 	bl	8009578 <prvIsQueueFull>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d018      	beq.n	8008ef0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec0:	3310      	adds	r3, #16
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	4611      	mov	r1, r2
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f000 ff88 	bl	8009ddc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008ecc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ece:	f000 faeb 	bl	80094a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008ed2:	f000 fdc7 	bl	8009a64 <xTaskResumeAll>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f47f af7c 	bne.w	8008dd6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008ede:	4b0c      	ldr	r3, [pc, #48]	@ (8008f10 <xQueueGenericSend+0x200>)
 8008ee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ee4:	601a      	str	r2, [r3, #0]
 8008ee6:	f3bf 8f4f 	dsb	sy
 8008eea:	f3bf 8f6f 	isb	sy
 8008eee:	e772      	b.n	8008dd6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008ef0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ef2:	f000 fad9 	bl	80094a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ef6:	f000 fdb5 	bl	8009a64 <xTaskResumeAll>
 8008efa:	e76c      	b.n	8008dd6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008efc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008efe:	f000 fad3 	bl	80094a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f02:	f000 fdaf 	bl	8009a64 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008f06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	3738      	adds	r7, #56	@ 0x38
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}
 8008f10:	e000ed04 	.word	0xe000ed04

08008f14 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b08e      	sub	sp, #56	@ 0x38
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d10b      	bne.n	8008f40 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f2c:	f383 8811 	msr	BASEPRI, r3
 8008f30:	f3bf 8f6f 	isb	sy
 8008f34:	f3bf 8f4f 	dsb	sy
 8008f38:	623b      	str	r3, [r7, #32]
}
 8008f3a:	bf00      	nop
 8008f3c:	bf00      	nop
 8008f3e:	e7fd      	b.n	8008f3c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d00b      	beq.n	8008f60 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	61fb      	str	r3, [r7, #28]
}
 8008f5a:	bf00      	nop
 8008f5c:	bf00      	nop
 8008f5e:	e7fd      	b.n	8008f5c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d103      	bne.n	8008f70 <xQueueGiveFromISR+0x5c>
 8008f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d101      	bne.n	8008f74 <xQueueGiveFromISR+0x60>
 8008f70:	2301      	movs	r3, #1
 8008f72:	e000      	b.n	8008f76 <xQueueGiveFromISR+0x62>
 8008f74:	2300      	movs	r3, #0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d10b      	bne.n	8008f92 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f7e:	f383 8811 	msr	BASEPRI, r3
 8008f82:	f3bf 8f6f 	isb	sy
 8008f86:	f3bf 8f4f 	dsb	sy
 8008f8a:	61bb      	str	r3, [r7, #24]
}
 8008f8c:	bf00      	nop
 8008f8e:	bf00      	nop
 8008f90:	e7fd      	b.n	8008f8e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f92:	f001 fd49 	bl	800aa28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008f96:	f3ef 8211 	mrs	r2, BASEPRI
 8008f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9e:	f383 8811 	msr	BASEPRI, r3
 8008fa2:	f3bf 8f6f 	isb	sy
 8008fa6:	f3bf 8f4f 	dsb	sy
 8008faa:	617a      	str	r2, [r7, #20]
 8008fac:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008fae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d22b      	bcs.n	800901a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008fc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fce:	1c5a      	adds	r2, r3, #1
 8008fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008fd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fdc:	d112      	bne.n	8009004 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d016      	beq.n	8009014 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe8:	3324      	adds	r3, #36	@ 0x24
 8008fea:	4618      	mov	r0, r3
 8008fec:	f000 ff1c 	bl	8009e28 <xTaskRemoveFromEventList>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00e      	beq.n	8009014 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d00b      	beq.n	8009014 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	2201      	movs	r2, #1
 8009000:	601a      	str	r2, [r3, #0]
 8009002:	e007      	b.n	8009014 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009004:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009008:	3301      	adds	r3, #1
 800900a:	b2db      	uxtb	r3, r3
 800900c:	b25a      	sxtb	r2, r3
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009014:	2301      	movs	r3, #1
 8009016:	637b      	str	r3, [r7, #52]	@ 0x34
 8009018:	e001      	b.n	800901e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800901a:	2300      	movs	r3, #0
 800901c:	637b      	str	r3, [r7, #52]	@ 0x34
 800901e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009020:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009028:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800902a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800902c:	4618      	mov	r0, r3
 800902e:	3738      	adds	r7, #56	@ 0x38
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b08e      	sub	sp, #56	@ 0x38
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800903e:	2300      	movs	r3, #0
 8009040:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009046:	2300      	movs	r3, #0
 8009048:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800904a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800904c:	2b00      	cmp	r3, #0
 800904e:	d10b      	bne.n	8009068 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009054:	f383 8811 	msr	BASEPRI, r3
 8009058:	f3bf 8f6f 	isb	sy
 800905c:	f3bf 8f4f 	dsb	sy
 8009060:	623b      	str	r3, [r7, #32]
}
 8009062:	bf00      	nop
 8009064:	bf00      	nop
 8009066:	e7fd      	b.n	8009064 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800906a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800906c:	2b00      	cmp	r3, #0
 800906e:	d00b      	beq.n	8009088 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009074:	f383 8811 	msr	BASEPRI, r3
 8009078:	f3bf 8f6f 	isb	sy
 800907c:	f3bf 8f4f 	dsb	sy
 8009080:	61fb      	str	r3, [r7, #28]
}
 8009082:	bf00      	nop
 8009084:	bf00      	nop
 8009086:	e7fd      	b.n	8009084 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009088:	f001 f894 	bl	800a1b4 <xTaskGetSchedulerState>
 800908c:	4603      	mov	r3, r0
 800908e:	2b00      	cmp	r3, #0
 8009090:	d102      	bne.n	8009098 <xQueueSemaphoreTake+0x64>
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d101      	bne.n	800909c <xQueueSemaphoreTake+0x68>
 8009098:	2301      	movs	r3, #1
 800909a:	e000      	b.n	800909e <xQueueSemaphoreTake+0x6a>
 800909c:	2300      	movs	r3, #0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d10b      	bne.n	80090ba <xQueueSemaphoreTake+0x86>
	__asm volatile
 80090a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a6:	f383 8811 	msr	BASEPRI, r3
 80090aa:	f3bf 8f6f 	isb	sy
 80090ae:	f3bf 8f4f 	dsb	sy
 80090b2:	61bb      	str	r3, [r7, #24]
}
 80090b4:	bf00      	nop
 80090b6:	bf00      	nop
 80090b8:	e7fd      	b.n	80090b6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80090ba:	f001 fbd5 	bl	800a868 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80090be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80090c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d024      	beq.n	8009114 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80090ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090cc:	1e5a      	subs	r2, r3, #1
 80090ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090d0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d104      	bne.n	80090e4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80090da:	f001 fa17 	bl	800a50c <pvTaskIncrementMutexHeldCount>
 80090de:	4602      	mov	r2, r0
 80090e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e6:	691b      	ldr	r3, [r3, #16]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d00f      	beq.n	800910c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ee:	3310      	adds	r3, #16
 80090f0:	4618      	mov	r0, r3
 80090f2:	f000 fe99 	bl	8009e28 <xTaskRemoveFromEventList>
 80090f6:	4603      	mov	r3, r0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d007      	beq.n	800910c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80090fc:	4b54      	ldr	r3, [pc, #336]	@ (8009250 <xQueueSemaphoreTake+0x21c>)
 80090fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009102:	601a      	str	r2, [r3, #0]
 8009104:	f3bf 8f4f 	dsb	sy
 8009108:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800910c:	f001 fbde 	bl	800a8cc <vPortExitCritical>
				return pdPASS;
 8009110:	2301      	movs	r3, #1
 8009112:	e098      	b.n	8009246 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d112      	bne.n	8009140 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800911a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911c:	2b00      	cmp	r3, #0
 800911e:	d00b      	beq.n	8009138 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009124:	f383 8811 	msr	BASEPRI, r3
 8009128:	f3bf 8f6f 	isb	sy
 800912c:	f3bf 8f4f 	dsb	sy
 8009130:	617b      	str	r3, [r7, #20]
}
 8009132:	bf00      	nop
 8009134:	bf00      	nop
 8009136:	e7fd      	b.n	8009134 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009138:	f001 fbc8 	bl	800a8cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800913c:	2300      	movs	r3, #0
 800913e:	e082      	b.n	8009246 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009142:	2b00      	cmp	r3, #0
 8009144:	d106      	bne.n	8009154 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009146:	f107 030c 	add.w	r3, r7, #12
 800914a:	4618      	mov	r0, r3
 800914c:	f000 fed0 	bl	8009ef0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009150:	2301      	movs	r3, #1
 8009152:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009154:	f001 fbba 	bl	800a8cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009158:	f000 fc76 	bl	8009a48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800915c:	f001 fb84 	bl	800a868 <vPortEnterCritical>
 8009160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009162:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009166:	b25b      	sxtb	r3, r3
 8009168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800916c:	d103      	bne.n	8009176 <xQueueSemaphoreTake+0x142>
 800916e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009170:	2200      	movs	r2, #0
 8009172:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009178:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800917c:	b25b      	sxtb	r3, r3
 800917e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009182:	d103      	bne.n	800918c <xQueueSemaphoreTake+0x158>
 8009184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009186:	2200      	movs	r2, #0
 8009188:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800918c:	f001 fb9e 	bl	800a8cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009190:	463a      	mov	r2, r7
 8009192:	f107 030c 	add.w	r3, r7, #12
 8009196:	4611      	mov	r1, r2
 8009198:	4618      	mov	r0, r3
 800919a:	f000 febf 	bl	8009f1c <xTaskCheckForTimeOut>
 800919e:	4603      	mov	r3, r0
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d132      	bne.n	800920a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80091a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80091a6:	f000 f9d1 	bl	800954c <prvIsQueueEmpty>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d026      	beq.n	80091fe <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80091b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d109      	bne.n	80091cc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80091b8:	f001 fb56 	bl	800a868 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80091bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	4618      	mov	r0, r3
 80091c2:	f001 f815 	bl	800a1f0 <xTaskPriorityInherit>
 80091c6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80091c8:	f001 fb80 	bl	800a8cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80091cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ce:	3324      	adds	r3, #36	@ 0x24
 80091d0:	683a      	ldr	r2, [r7, #0]
 80091d2:	4611      	mov	r1, r2
 80091d4:	4618      	mov	r0, r3
 80091d6:	f000 fe01 	bl	8009ddc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80091da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80091dc:	f000 f964 	bl	80094a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80091e0:	f000 fc40 	bl	8009a64 <xTaskResumeAll>
 80091e4:	4603      	mov	r3, r0
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f47f af67 	bne.w	80090ba <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80091ec:	4b18      	ldr	r3, [pc, #96]	@ (8009250 <xQueueSemaphoreTake+0x21c>)
 80091ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091f2:	601a      	str	r2, [r3, #0]
 80091f4:	f3bf 8f4f 	dsb	sy
 80091f8:	f3bf 8f6f 	isb	sy
 80091fc:	e75d      	b.n	80090ba <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80091fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009200:	f000 f952 	bl	80094a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009204:	f000 fc2e 	bl	8009a64 <xTaskResumeAll>
 8009208:	e757      	b.n	80090ba <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800920a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800920c:	f000 f94c 	bl	80094a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009210:	f000 fc28 	bl	8009a64 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009214:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009216:	f000 f999 	bl	800954c <prvIsQueueEmpty>
 800921a:	4603      	mov	r3, r0
 800921c:	2b00      	cmp	r3, #0
 800921e:	f43f af4c 	beq.w	80090ba <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009224:	2b00      	cmp	r3, #0
 8009226:	d00d      	beq.n	8009244 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009228:	f001 fb1e 	bl	800a868 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800922c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800922e:	f000 f893 	bl	8009358 <prvGetDisinheritPriorityAfterTimeout>
 8009232:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800923a:	4618      	mov	r0, r3
 800923c:	f001 f8d6 	bl	800a3ec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009240:	f001 fb44 	bl	800a8cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009244:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009246:	4618      	mov	r0, r3
 8009248:	3738      	adds	r7, #56	@ 0x38
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
 800924e:	bf00      	nop
 8009250:	e000ed04 	.word	0xe000ed04

08009254 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b08e      	sub	sp, #56	@ 0x38
 8009258:	af00      	add	r7, sp, #0
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	60b9      	str	r1, [r7, #8]
 800925e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009266:	2b00      	cmp	r3, #0
 8009268:	d10b      	bne.n	8009282 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800926a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800926e:	f383 8811 	msr	BASEPRI, r3
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	f3bf 8f4f 	dsb	sy
 800927a:	623b      	str	r3, [r7, #32]
}
 800927c:	bf00      	nop
 800927e:	bf00      	nop
 8009280:	e7fd      	b.n	800927e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d103      	bne.n	8009290 <xQueueReceiveFromISR+0x3c>
 8009288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800928c:	2b00      	cmp	r3, #0
 800928e:	d101      	bne.n	8009294 <xQueueReceiveFromISR+0x40>
 8009290:	2301      	movs	r3, #1
 8009292:	e000      	b.n	8009296 <xQueueReceiveFromISR+0x42>
 8009294:	2300      	movs	r3, #0
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10b      	bne.n	80092b2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800929a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800929e:	f383 8811 	msr	BASEPRI, r3
 80092a2:	f3bf 8f6f 	isb	sy
 80092a6:	f3bf 8f4f 	dsb	sy
 80092aa:	61fb      	str	r3, [r7, #28]
}
 80092ac:	bf00      	nop
 80092ae:	bf00      	nop
 80092b0:	e7fd      	b.n	80092ae <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80092b2:	f001 fbb9 	bl	800aa28 <vPortValidateInterruptPriority>
	__asm volatile
 80092b6:	f3ef 8211 	mrs	r2, BASEPRI
 80092ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092be:	f383 8811 	msr	BASEPRI, r3
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	f3bf 8f4f 	dsb	sy
 80092ca:	61ba      	str	r2, [r7, #24]
 80092cc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80092ce:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80092d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092d6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80092d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d02f      	beq.n	800933e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80092de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80092e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80092e8:	68b9      	ldr	r1, [r7, #8]
 80092ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092ec:	f000 f8b6 	bl	800945c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80092f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f2:	1e5a      	subs	r2, r3, #1
 80092f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80092f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80092fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009300:	d112      	bne.n	8009328 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009304:	691b      	ldr	r3, [r3, #16]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d016      	beq.n	8009338 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800930a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800930c:	3310      	adds	r3, #16
 800930e:	4618      	mov	r0, r3
 8009310:	f000 fd8a 	bl	8009e28 <xTaskRemoveFromEventList>
 8009314:	4603      	mov	r3, r0
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00e      	beq.n	8009338 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00b      	beq.n	8009338 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	601a      	str	r2, [r3, #0]
 8009326:	e007      	b.n	8009338 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009328:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800932c:	3301      	adds	r3, #1
 800932e:	b2db      	uxtb	r3, r3
 8009330:	b25a      	sxtb	r2, r3
 8009332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009338:	2301      	movs	r3, #1
 800933a:	637b      	str	r3, [r7, #52]	@ 0x34
 800933c:	e001      	b.n	8009342 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800933e:	2300      	movs	r3, #0
 8009340:	637b      	str	r3, [r7, #52]	@ 0x34
 8009342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009344:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	f383 8811 	msr	BASEPRI, r3
}
 800934c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800934e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009350:	4618      	mov	r0, r3
 8009352:	3738      	adds	r7, #56	@ 0x38
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009358:	b480      	push	{r7}
 800935a:	b085      	sub	sp, #20
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009364:	2b00      	cmp	r3, #0
 8009366:	d006      	beq.n	8009376 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f1c3 0307 	rsb	r3, r3, #7
 8009372:	60fb      	str	r3, [r7, #12]
 8009374:	e001      	b.n	800937a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009376:	2300      	movs	r3, #0
 8009378:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800937a:	68fb      	ldr	r3, [r7, #12]
	}
 800937c:	4618      	mov	r0, r3
 800937e:	3714      	adds	r7, #20
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b086      	sub	sp, #24
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009394:	2300      	movs	r3, #0
 8009396:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800939c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d10d      	bne.n	80093c2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d14d      	bne.n	800944a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	4618      	mov	r0, r3
 80093b4:	f000 ff92 	bl	800a2dc <xTaskPriorityDisinherit>
 80093b8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2200      	movs	r2, #0
 80093be:	609a      	str	r2, [r3, #8]
 80093c0:	e043      	b.n	800944a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d119      	bne.n	80093fc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	6858      	ldr	r0, [r3, #4]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093d0:	461a      	mov	r2, r3
 80093d2:	68b9      	ldr	r1, [r7, #8]
 80093d4:	f002 fd99 	bl	800bf0a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	685a      	ldr	r2, [r3, #4]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093e0:	441a      	add	r2, r3
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	685a      	ldr	r2, [r3, #4]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	689b      	ldr	r3, [r3, #8]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d32b      	bcc.n	800944a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	605a      	str	r2, [r3, #4]
 80093fa:	e026      	b.n	800944a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	68d8      	ldr	r0, [r3, #12]
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009404:	461a      	mov	r2, r3
 8009406:	68b9      	ldr	r1, [r7, #8]
 8009408:	f002 fd7f 	bl	800bf0a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	68da      	ldr	r2, [r3, #12]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009414:	425b      	negs	r3, r3
 8009416:	441a      	add	r2, r3
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	68da      	ldr	r2, [r3, #12]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	429a      	cmp	r2, r3
 8009426:	d207      	bcs.n	8009438 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	689a      	ldr	r2, [r3, #8]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009430:	425b      	negs	r3, r3
 8009432:	441a      	add	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2b02      	cmp	r3, #2
 800943c:	d105      	bne.n	800944a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d002      	beq.n	800944a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	3b01      	subs	r3, #1
 8009448:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	1c5a      	adds	r2, r3, #1
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009452:	697b      	ldr	r3, [r7, #20]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3718      	adds	r7, #24
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b082      	sub	sp, #8
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800946a:	2b00      	cmp	r3, #0
 800946c:	d018      	beq.n	80094a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	68da      	ldr	r2, [r3, #12]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009476:	441a      	add	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	68da      	ldr	r2, [r3, #12]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	429a      	cmp	r2, r3
 8009486:	d303      	bcc.n	8009490 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	68d9      	ldr	r1, [r3, #12]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009498:	461a      	mov	r2, r3
 800949a:	6838      	ldr	r0, [r7, #0]
 800949c:	f002 fd35 	bl	800bf0a <memcpy>
	}
}
 80094a0:	bf00      	nop
 80094a2:	3708      	adds	r7, #8
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80094b0:	f001 f9da 	bl	800a868 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80094ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094bc:	e011      	b.n	80094e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d012      	beq.n	80094ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	3324      	adds	r3, #36	@ 0x24
 80094ca:	4618      	mov	r0, r3
 80094cc:	f000 fcac 	bl	8009e28 <xTaskRemoveFromEventList>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d001      	beq.n	80094da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80094d6:	f000 fd85 	bl	8009fe4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80094da:	7bfb      	ldrb	r3, [r7, #15]
 80094dc:	3b01      	subs	r3, #1
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	dce9      	bgt.n	80094be <prvUnlockQueue+0x16>
 80094ea:	e000      	b.n	80094ee <prvUnlockQueue+0x46>
					break;
 80094ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	22ff      	movs	r2, #255	@ 0xff
 80094f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80094f6:	f001 f9e9 	bl	800a8cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80094fa:	f001 f9b5 	bl	800a868 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009504:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009506:	e011      	b.n	800952c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	691b      	ldr	r3, [r3, #16]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d012      	beq.n	8009536 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	3310      	adds	r3, #16
 8009514:	4618      	mov	r0, r3
 8009516:	f000 fc87 	bl	8009e28 <xTaskRemoveFromEventList>
 800951a:	4603      	mov	r3, r0
 800951c:	2b00      	cmp	r3, #0
 800951e:	d001      	beq.n	8009524 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009520:	f000 fd60 	bl	8009fe4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009524:	7bbb      	ldrb	r3, [r7, #14]
 8009526:	3b01      	subs	r3, #1
 8009528:	b2db      	uxtb	r3, r3
 800952a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800952c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009530:	2b00      	cmp	r3, #0
 8009532:	dce9      	bgt.n	8009508 <prvUnlockQueue+0x60>
 8009534:	e000      	b.n	8009538 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009536:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	22ff      	movs	r2, #255	@ 0xff
 800953c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009540:	f001 f9c4 	bl	800a8cc <vPortExitCritical>
}
 8009544:	bf00      	nop
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009554:	f001 f988 	bl	800a868 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800955c:	2b00      	cmp	r3, #0
 800955e:	d102      	bne.n	8009566 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009560:	2301      	movs	r3, #1
 8009562:	60fb      	str	r3, [r7, #12]
 8009564:	e001      	b.n	800956a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009566:	2300      	movs	r3, #0
 8009568:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800956a:	f001 f9af 	bl	800a8cc <vPortExitCritical>

	return xReturn;
 800956e:	68fb      	ldr	r3, [r7, #12]
}
 8009570:	4618      	mov	r0, r3
 8009572:	3710      	adds	r7, #16
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}

08009578 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009580:	f001 f972 	bl	800a868 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800958c:	429a      	cmp	r2, r3
 800958e:	d102      	bne.n	8009596 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009590:	2301      	movs	r3, #1
 8009592:	60fb      	str	r3, [r7, #12]
 8009594:	e001      	b.n	800959a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009596:	2300      	movs	r3, #0
 8009598:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800959a:	f001 f997 	bl	800a8cc <vPortExitCritical>

	return xReturn;
 800959e:	68fb      	ldr	r3, [r7, #12]
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3710      	adds	r7, #16
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b08e      	sub	sp, #56	@ 0x38
 80095ac:	af04      	add	r7, sp, #16
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	60b9      	str	r1, [r7, #8]
 80095b2:	607a      	str	r2, [r7, #4]
 80095b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80095b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d10b      	bne.n	80095d4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80095bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c0:	f383 8811 	msr	BASEPRI, r3
 80095c4:	f3bf 8f6f 	isb	sy
 80095c8:	f3bf 8f4f 	dsb	sy
 80095cc:	623b      	str	r3, [r7, #32]
}
 80095ce:	bf00      	nop
 80095d0:	bf00      	nop
 80095d2:	e7fd      	b.n	80095d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80095d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d10b      	bne.n	80095f2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80095da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095de:	f383 8811 	msr	BASEPRI, r3
 80095e2:	f3bf 8f6f 	isb	sy
 80095e6:	f3bf 8f4f 	dsb	sy
 80095ea:	61fb      	str	r3, [r7, #28]
}
 80095ec:	bf00      	nop
 80095ee:	bf00      	nop
 80095f0:	e7fd      	b.n	80095ee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80095f2:	23a0      	movs	r3, #160	@ 0xa0
 80095f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	2ba0      	cmp	r3, #160	@ 0xa0
 80095fa:	d00b      	beq.n	8009614 <xTaskCreateStatic+0x6c>
	__asm volatile
 80095fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009600:	f383 8811 	msr	BASEPRI, r3
 8009604:	f3bf 8f6f 	isb	sy
 8009608:	f3bf 8f4f 	dsb	sy
 800960c:	61bb      	str	r3, [r7, #24]
}
 800960e:	bf00      	nop
 8009610:	bf00      	nop
 8009612:	e7fd      	b.n	8009610 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009614:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009618:	2b00      	cmp	r3, #0
 800961a:	d01e      	beq.n	800965a <xTaskCreateStatic+0xb2>
 800961c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800961e:	2b00      	cmp	r3, #0
 8009620:	d01b      	beq.n	800965a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009624:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009628:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800962a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800962c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962e:	2202      	movs	r2, #2
 8009630:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009634:	2300      	movs	r3, #0
 8009636:	9303      	str	r3, [sp, #12]
 8009638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800963a:	9302      	str	r3, [sp, #8]
 800963c:	f107 0314 	add.w	r3, r7, #20
 8009640:	9301      	str	r3, [sp, #4]
 8009642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009644:	9300      	str	r3, [sp, #0]
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	68b9      	ldr	r1, [r7, #8]
 800964c:	68f8      	ldr	r0, [r7, #12]
 800964e:	f000 f851 	bl	80096f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009652:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009654:	f000 f8ee 	bl	8009834 <prvAddNewTaskToReadyList>
 8009658:	e001      	b.n	800965e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800965a:	2300      	movs	r3, #0
 800965c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800965e:	697b      	ldr	r3, [r7, #20]
	}
 8009660:	4618      	mov	r0, r3
 8009662:	3728      	adds	r7, #40	@ 0x28
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}

08009668 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009668:	b580      	push	{r7, lr}
 800966a:	b08c      	sub	sp, #48	@ 0x30
 800966c:	af04      	add	r7, sp, #16
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	603b      	str	r3, [r7, #0]
 8009674:	4613      	mov	r3, r2
 8009676:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009678:	88fb      	ldrh	r3, [r7, #6]
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	4618      	mov	r0, r3
 800967e:	f001 fa15 	bl	800aaac <pvPortMalloc>
 8009682:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00e      	beq.n	80096a8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800968a:	20a0      	movs	r0, #160	@ 0xa0
 800968c:	f001 fa0e 	bl	800aaac <pvPortMalloc>
 8009690:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009692:	69fb      	ldr	r3, [r7, #28]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d003      	beq.n	80096a0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009698:	69fb      	ldr	r3, [r7, #28]
 800969a:	697a      	ldr	r2, [r7, #20]
 800969c:	631a      	str	r2, [r3, #48]	@ 0x30
 800969e:	e005      	b.n	80096ac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80096a0:	6978      	ldr	r0, [r7, #20]
 80096a2:	f001 fad1 	bl	800ac48 <vPortFree>
 80096a6:	e001      	b.n	80096ac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80096a8:	2300      	movs	r3, #0
 80096aa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d017      	beq.n	80096e2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80096b2:	69fb      	ldr	r3, [r7, #28]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80096ba:	88fa      	ldrh	r2, [r7, #6]
 80096bc:	2300      	movs	r3, #0
 80096be:	9303      	str	r3, [sp, #12]
 80096c0:	69fb      	ldr	r3, [r7, #28]
 80096c2:	9302      	str	r3, [sp, #8]
 80096c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c6:	9301      	str	r3, [sp, #4]
 80096c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ca:	9300      	str	r3, [sp, #0]
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	68b9      	ldr	r1, [r7, #8]
 80096d0:	68f8      	ldr	r0, [r7, #12]
 80096d2:	f000 f80f 	bl	80096f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80096d6:	69f8      	ldr	r0, [r7, #28]
 80096d8:	f000 f8ac 	bl	8009834 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80096dc:	2301      	movs	r3, #1
 80096de:	61bb      	str	r3, [r7, #24]
 80096e0:	e002      	b.n	80096e8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80096e2:	f04f 33ff 	mov.w	r3, #4294967295
 80096e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80096e8:	69bb      	ldr	r3, [r7, #24]
	}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3720      	adds	r7, #32
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bd80      	pop	{r7, pc}
	...

080096f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b088      	sub	sp, #32
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]
 8009700:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009704:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009706:	6879      	ldr	r1, [r7, #4]
 8009708:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800970c:	440b      	add	r3, r1
 800970e:	009b      	lsls	r3, r3, #2
 8009710:	4413      	add	r3, r2
 8009712:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009714:	69bb      	ldr	r3, [r7, #24]
 8009716:	f023 0307 	bic.w	r3, r3, #7
 800971a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	f003 0307 	and.w	r3, r3, #7
 8009722:	2b00      	cmp	r3, #0
 8009724:	d00b      	beq.n	800973e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972a:	f383 8811 	msr	BASEPRI, r3
 800972e:	f3bf 8f6f 	isb	sy
 8009732:	f3bf 8f4f 	dsb	sy
 8009736:	617b      	str	r3, [r7, #20]
}
 8009738:	bf00      	nop
 800973a:	bf00      	nop
 800973c:	e7fd      	b.n	800973a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d01f      	beq.n	8009784 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009744:	2300      	movs	r3, #0
 8009746:	61fb      	str	r3, [r7, #28]
 8009748:	e012      	b.n	8009770 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	4413      	add	r3, r2
 8009750:	7819      	ldrb	r1, [r3, #0]
 8009752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	4413      	add	r3, r2
 8009758:	3334      	adds	r3, #52	@ 0x34
 800975a:	460a      	mov	r2, r1
 800975c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800975e:	68ba      	ldr	r2, [r7, #8]
 8009760:	69fb      	ldr	r3, [r7, #28]
 8009762:	4413      	add	r3, r2
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d006      	beq.n	8009778 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800976a:	69fb      	ldr	r3, [r7, #28]
 800976c:	3301      	adds	r3, #1
 800976e:	61fb      	str	r3, [r7, #28]
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	2b0f      	cmp	r3, #15
 8009774:	d9e9      	bls.n	800974a <prvInitialiseNewTask+0x56>
 8009776:	e000      	b.n	800977a <prvInitialiseNewTask+0x86>
			{
				break;
 8009778:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800977a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800977c:	2200      	movs	r2, #0
 800977e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009782:	e003      	b.n	800978c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009786:	2200      	movs	r2, #0
 8009788:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800978c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800978e:	2b06      	cmp	r3, #6
 8009790:	d901      	bls.n	8009796 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009792:	2306      	movs	r3, #6
 8009794:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009798:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800979a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800979c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097a0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80097a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a4:	2200      	movs	r2, #0
 80097a6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80097a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097aa:	3304      	adds	r3, #4
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7ff f8d9 	bl	8008964 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80097b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b4:	3318      	adds	r3, #24
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7ff f8d4 	bl	8008964 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80097bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c4:	f1c3 0207 	rsb	r2, r3, #7
 80097c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80097cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80097d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d4:	2200      	movs	r2, #0
 80097d6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80097da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80097e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e4:	334c      	adds	r3, #76	@ 0x4c
 80097e6:	224c      	movs	r2, #76	@ 0x4c
 80097e8:	2100      	movs	r1, #0
 80097ea:	4618      	mov	r0, r3
 80097ec:	f002 faaf 	bl	800bd4e <memset>
 80097f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f2:	4a0d      	ldr	r2, [pc, #52]	@ (8009828 <prvInitialiseNewTask+0x134>)
 80097f4:	651a      	str	r2, [r3, #80]	@ 0x50
 80097f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f8:	4a0c      	ldr	r2, [pc, #48]	@ (800982c <prvInitialiseNewTask+0x138>)
 80097fa:	655a      	str	r2, [r3, #84]	@ 0x54
 80097fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097fe:	4a0c      	ldr	r2, [pc, #48]	@ (8009830 <prvInitialiseNewTask+0x13c>)
 8009800:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009802:	683a      	ldr	r2, [r7, #0]
 8009804:	68f9      	ldr	r1, [r7, #12]
 8009806:	69b8      	ldr	r0, [r7, #24]
 8009808:	f000 fefa 	bl	800a600 <pxPortInitialiseStack>
 800980c:	4602      	mov	r2, r0
 800980e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009810:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009814:	2b00      	cmp	r3, #0
 8009816:	d002      	beq.n	800981e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800981a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800981c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800981e:	bf00      	nop
 8009820:	3720      	adds	r7, #32
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
 8009826:	bf00      	nop
 8009828:	240043d4 	.word	0x240043d4
 800982c:	2400443c 	.word	0x2400443c
 8009830:	240044a4 	.word	0x240044a4

08009834 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b082      	sub	sp, #8
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800983c:	f001 f814 	bl	800a868 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009840:	4b2a      	ldr	r3, [pc, #168]	@ (80098ec <prvAddNewTaskToReadyList+0xb8>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	3301      	adds	r3, #1
 8009846:	4a29      	ldr	r2, [pc, #164]	@ (80098ec <prvAddNewTaskToReadyList+0xb8>)
 8009848:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800984a:	4b29      	ldr	r3, [pc, #164]	@ (80098f0 <prvAddNewTaskToReadyList+0xbc>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d109      	bne.n	8009866 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009852:	4a27      	ldr	r2, [pc, #156]	@ (80098f0 <prvAddNewTaskToReadyList+0xbc>)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009858:	4b24      	ldr	r3, [pc, #144]	@ (80098ec <prvAddNewTaskToReadyList+0xb8>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2b01      	cmp	r3, #1
 800985e:	d110      	bne.n	8009882 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009860:	f000 fbe4 	bl	800a02c <prvInitialiseTaskLists>
 8009864:	e00d      	b.n	8009882 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009866:	4b23      	ldr	r3, [pc, #140]	@ (80098f4 <prvAddNewTaskToReadyList+0xc0>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d109      	bne.n	8009882 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800986e:	4b20      	ldr	r3, [pc, #128]	@ (80098f0 <prvAddNewTaskToReadyList+0xbc>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009878:	429a      	cmp	r2, r3
 800987a:	d802      	bhi.n	8009882 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800987c:	4a1c      	ldr	r2, [pc, #112]	@ (80098f0 <prvAddNewTaskToReadyList+0xbc>)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009882:	4b1d      	ldr	r3, [pc, #116]	@ (80098f8 <prvAddNewTaskToReadyList+0xc4>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	3301      	adds	r3, #1
 8009888:	4a1b      	ldr	r2, [pc, #108]	@ (80098f8 <prvAddNewTaskToReadyList+0xc4>)
 800988a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009890:	2201      	movs	r2, #1
 8009892:	409a      	lsls	r2, r3
 8009894:	4b19      	ldr	r3, [pc, #100]	@ (80098fc <prvAddNewTaskToReadyList+0xc8>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4313      	orrs	r3, r2
 800989a:	4a18      	ldr	r2, [pc, #96]	@ (80098fc <prvAddNewTaskToReadyList+0xc8>)
 800989c:	6013      	str	r3, [r2, #0]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098a2:	4613      	mov	r3, r2
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	4413      	add	r3, r2
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	4a15      	ldr	r2, [pc, #84]	@ (8009900 <prvAddNewTaskToReadyList+0xcc>)
 80098ac:	441a      	add	r2, r3
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	3304      	adds	r3, #4
 80098b2:	4619      	mov	r1, r3
 80098b4:	4610      	mov	r0, r2
 80098b6:	f7ff f862 	bl	800897e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80098ba:	f001 f807 	bl	800a8cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80098be:	4b0d      	ldr	r3, [pc, #52]	@ (80098f4 <prvAddNewTaskToReadyList+0xc0>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00e      	beq.n	80098e4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80098c6:	4b0a      	ldr	r3, [pc, #40]	@ (80098f0 <prvAddNewTaskToReadyList+0xbc>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d207      	bcs.n	80098e4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80098d4:	4b0b      	ldr	r3, [pc, #44]	@ (8009904 <prvAddNewTaskToReadyList+0xd0>)
 80098d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098da:	601a      	str	r2, [r3, #0]
 80098dc:	f3bf 8f4f 	dsb	sy
 80098e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098e4:	bf00      	nop
 80098e6:	3708      	adds	r7, #8
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	24000780 	.word	0x24000780
 80098f0:	24000680 	.word	0x24000680
 80098f4:	2400078c 	.word	0x2400078c
 80098f8:	2400079c 	.word	0x2400079c
 80098fc:	24000788 	.word	0x24000788
 8009900:	24000684 	.word	0x24000684
 8009904:	e000ed04 	.word	0xe000ed04

08009908 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009908:	b580      	push	{r7, lr}
 800990a:	b084      	sub	sp, #16
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009910:	2300      	movs	r3, #0
 8009912:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d018      	beq.n	800994c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800991a:	4b14      	ldr	r3, [pc, #80]	@ (800996c <vTaskDelay+0x64>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d00b      	beq.n	800993a <vTaskDelay+0x32>
	__asm volatile
 8009922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009926:	f383 8811 	msr	BASEPRI, r3
 800992a:	f3bf 8f6f 	isb	sy
 800992e:	f3bf 8f4f 	dsb	sy
 8009932:	60bb      	str	r3, [r7, #8]
}
 8009934:	bf00      	nop
 8009936:	bf00      	nop
 8009938:	e7fd      	b.n	8009936 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800993a:	f000 f885 	bl	8009a48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800993e:	2100      	movs	r1, #0
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f000 fdf7 	bl	800a534 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009946:	f000 f88d 	bl	8009a64 <xTaskResumeAll>
 800994a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d107      	bne.n	8009962 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009952:	4b07      	ldr	r3, [pc, #28]	@ (8009970 <vTaskDelay+0x68>)
 8009954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009958:	601a      	str	r2, [r3, #0]
 800995a:	f3bf 8f4f 	dsb	sy
 800995e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009962:	bf00      	nop
 8009964:	3710      	adds	r7, #16
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	240007a8 	.word	0x240007a8
 8009970:	e000ed04 	.word	0xe000ed04

08009974 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b08a      	sub	sp, #40	@ 0x28
 8009978:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800997a:	2300      	movs	r3, #0
 800997c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800997e:	2300      	movs	r3, #0
 8009980:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009982:	463a      	mov	r2, r7
 8009984:	1d39      	adds	r1, r7, #4
 8009986:	f107 0308 	add.w	r3, r7, #8
 800998a:	4618      	mov	r0, r3
 800998c:	f7f7 f88a 	bl	8000aa4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009990:	6839      	ldr	r1, [r7, #0]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	68ba      	ldr	r2, [r7, #8]
 8009996:	9202      	str	r2, [sp, #8]
 8009998:	9301      	str	r3, [sp, #4]
 800999a:	2300      	movs	r3, #0
 800999c:	9300      	str	r3, [sp, #0]
 800999e:	2300      	movs	r3, #0
 80099a0:	460a      	mov	r2, r1
 80099a2:	4921      	ldr	r1, [pc, #132]	@ (8009a28 <vTaskStartScheduler+0xb4>)
 80099a4:	4821      	ldr	r0, [pc, #132]	@ (8009a2c <vTaskStartScheduler+0xb8>)
 80099a6:	f7ff fdff 	bl	80095a8 <xTaskCreateStatic>
 80099aa:	4603      	mov	r3, r0
 80099ac:	4a20      	ldr	r2, [pc, #128]	@ (8009a30 <vTaskStartScheduler+0xbc>)
 80099ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80099b0:	4b1f      	ldr	r3, [pc, #124]	@ (8009a30 <vTaskStartScheduler+0xbc>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d002      	beq.n	80099be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80099b8:	2301      	movs	r3, #1
 80099ba:	617b      	str	r3, [r7, #20]
 80099bc:	e001      	b.n	80099c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80099be:	2300      	movs	r3, #0
 80099c0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d11b      	bne.n	8009a00 <vTaskStartScheduler+0x8c>
	__asm volatile
 80099c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099cc:	f383 8811 	msr	BASEPRI, r3
 80099d0:	f3bf 8f6f 	isb	sy
 80099d4:	f3bf 8f4f 	dsb	sy
 80099d8:	613b      	str	r3, [r7, #16]
}
 80099da:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80099dc:	4b15      	ldr	r3, [pc, #84]	@ (8009a34 <vTaskStartScheduler+0xc0>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	334c      	adds	r3, #76	@ 0x4c
 80099e2:	4a15      	ldr	r2, [pc, #84]	@ (8009a38 <vTaskStartScheduler+0xc4>)
 80099e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80099e6:	4b15      	ldr	r3, [pc, #84]	@ (8009a3c <vTaskStartScheduler+0xc8>)
 80099e8:	f04f 32ff 	mov.w	r2, #4294967295
 80099ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80099ee:	4b14      	ldr	r3, [pc, #80]	@ (8009a40 <vTaskStartScheduler+0xcc>)
 80099f0:	2201      	movs	r2, #1
 80099f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80099f4:	4b13      	ldr	r3, [pc, #76]	@ (8009a44 <vTaskStartScheduler+0xd0>)
 80099f6:	2200      	movs	r2, #0
 80099f8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80099fa:	f000 fe91 	bl	800a720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80099fe:	e00f      	b.n	8009a20 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a06:	d10b      	bne.n	8009a20 <vTaskStartScheduler+0xac>
	__asm volatile
 8009a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a0c:	f383 8811 	msr	BASEPRI, r3
 8009a10:	f3bf 8f6f 	isb	sy
 8009a14:	f3bf 8f4f 	dsb	sy
 8009a18:	60fb      	str	r3, [r7, #12]
}
 8009a1a:	bf00      	nop
 8009a1c:	bf00      	nop
 8009a1e:	e7fd      	b.n	8009a1c <vTaskStartScheduler+0xa8>
}
 8009a20:	bf00      	nop
 8009a22:	3718      	adds	r7, #24
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}
 8009a28:	0800f4e4 	.word	0x0800f4e4
 8009a2c:	08009ffd 	.word	0x08009ffd
 8009a30:	240007a4 	.word	0x240007a4
 8009a34:	24000680 	.word	0x24000680
 8009a38:	24000020 	.word	0x24000020
 8009a3c:	240007a0 	.word	0x240007a0
 8009a40:	2400078c 	.word	0x2400078c
 8009a44:	24000784 	.word	0x24000784

08009a48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a48:	b480      	push	{r7}
 8009a4a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a4c:	4b04      	ldr	r3, [pc, #16]	@ (8009a60 <vTaskSuspendAll+0x18>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	3301      	adds	r3, #1
 8009a52:	4a03      	ldr	r2, [pc, #12]	@ (8009a60 <vTaskSuspendAll+0x18>)
 8009a54:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a56:	bf00      	nop
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr
 8009a60:	240007a8 	.word	0x240007a8

08009a64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b084      	sub	sp, #16
 8009a68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a72:	4b42      	ldr	r3, [pc, #264]	@ (8009b7c <xTaskResumeAll+0x118>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10b      	bne.n	8009a92 <xTaskResumeAll+0x2e>
	__asm volatile
 8009a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a7e:	f383 8811 	msr	BASEPRI, r3
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	f3bf 8f4f 	dsb	sy
 8009a8a:	603b      	str	r3, [r7, #0]
}
 8009a8c:	bf00      	nop
 8009a8e:	bf00      	nop
 8009a90:	e7fd      	b.n	8009a8e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a92:	f000 fee9 	bl	800a868 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a96:	4b39      	ldr	r3, [pc, #228]	@ (8009b7c <xTaskResumeAll+0x118>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	3b01      	subs	r3, #1
 8009a9c:	4a37      	ldr	r2, [pc, #220]	@ (8009b7c <xTaskResumeAll+0x118>)
 8009a9e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009aa0:	4b36      	ldr	r3, [pc, #216]	@ (8009b7c <xTaskResumeAll+0x118>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d161      	bne.n	8009b6c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009aa8:	4b35      	ldr	r3, [pc, #212]	@ (8009b80 <xTaskResumeAll+0x11c>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d05d      	beq.n	8009b6c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ab0:	e02e      	b.n	8009b10 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ab2:	4b34      	ldr	r3, [pc, #208]	@ (8009b84 <xTaskResumeAll+0x120>)
 8009ab4:	68db      	ldr	r3, [r3, #12]
 8009ab6:	68db      	ldr	r3, [r3, #12]
 8009ab8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	3318      	adds	r3, #24
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7fe ffba 	bl	8008a38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	3304      	adds	r3, #4
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f7fe ffb5 	bl	8008a38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	409a      	lsls	r2, r3
 8009ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8009b88 <xTaskResumeAll+0x124>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4313      	orrs	r3, r2
 8009adc:	4a2a      	ldr	r2, [pc, #168]	@ (8009b88 <xTaskResumeAll+0x124>)
 8009ade:	6013      	str	r3, [r2, #0]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae4:	4613      	mov	r3, r2
 8009ae6:	009b      	lsls	r3, r3, #2
 8009ae8:	4413      	add	r3, r2
 8009aea:	009b      	lsls	r3, r3, #2
 8009aec:	4a27      	ldr	r2, [pc, #156]	@ (8009b8c <xTaskResumeAll+0x128>)
 8009aee:	441a      	add	r2, r3
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	3304      	adds	r3, #4
 8009af4:	4619      	mov	r1, r3
 8009af6:	4610      	mov	r0, r2
 8009af8:	f7fe ff41 	bl	800897e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b00:	4b23      	ldr	r3, [pc, #140]	@ (8009b90 <xTaskResumeAll+0x12c>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d302      	bcc.n	8009b10 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009b0a:	4b22      	ldr	r3, [pc, #136]	@ (8009b94 <xTaskResumeAll+0x130>)
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009b10:	4b1c      	ldr	r3, [pc, #112]	@ (8009b84 <xTaskResumeAll+0x120>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d1cc      	bne.n	8009ab2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d001      	beq.n	8009b22 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009b1e:	f000 fb29 	bl	800a174 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009b22:	4b1d      	ldr	r3, [pc, #116]	@ (8009b98 <xTaskResumeAll+0x134>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d010      	beq.n	8009b50 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009b2e:	f000 f837 	bl	8009ba0 <xTaskIncrementTick>
 8009b32:	4603      	mov	r3, r0
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d002      	beq.n	8009b3e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009b38:	4b16      	ldr	r3, [pc, #88]	@ (8009b94 <xTaskResumeAll+0x130>)
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	3b01      	subs	r3, #1
 8009b42:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1f1      	bne.n	8009b2e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009b4a:	4b13      	ldr	r3, [pc, #76]	@ (8009b98 <xTaskResumeAll+0x134>)
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b50:	4b10      	ldr	r3, [pc, #64]	@ (8009b94 <xTaskResumeAll+0x130>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d009      	beq.n	8009b6c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8009b9c <xTaskResumeAll+0x138>)
 8009b5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b62:	601a      	str	r2, [r3, #0]
 8009b64:	f3bf 8f4f 	dsb	sy
 8009b68:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b6c:	f000 feae 	bl	800a8cc <vPortExitCritical>

	return xAlreadyYielded;
 8009b70:	68bb      	ldr	r3, [r7, #8]
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3710      	adds	r7, #16
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}
 8009b7a:	bf00      	nop
 8009b7c:	240007a8 	.word	0x240007a8
 8009b80:	24000780 	.word	0x24000780
 8009b84:	24000740 	.word	0x24000740
 8009b88:	24000788 	.word	0x24000788
 8009b8c:	24000684 	.word	0x24000684
 8009b90:	24000680 	.word	0x24000680
 8009b94:	24000794 	.word	0x24000794
 8009b98:	24000790 	.word	0x24000790
 8009b9c:	e000ed04 	.word	0xe000ed04

08009ba0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b086      	sub	sp, #24
 8009ba4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009baa:	4b4f      	ldr	r3, [pc, #316]	@ (8009ce8 <xTaskIncrementTick+0x148>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	f040 808f 	bne.w	8009cd2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009bb4:	4b4d      	ldr	r3, [pc, #308]	@ (8009cec <xTaskIncrementTick+0x14c>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	3301      	adds	r3, #1
 8009bba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009bbc:	4a4b      	ldr	r2, [pc, #300]	@ (8009cec <xTaskIncrementTick+0x14c>)
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009bc2:	693b      	ldr	r3, [r7, #16]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d121      	bne.n	8009c0c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009bc8:	4b49      	ldr	r3, [pc, #292]	@ (8009cf0 <xTaskIncrementTick+0x150>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00b      	beq.n	8009bea <xTaskIncrementTick+0x4a>
	__asm volatile
 8009bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd6:	f383 8811 	msr	BASEPRI, r3
 8009bda:	f3bf 8f6f 	isb	sy
 8009bde:	f3bf 8f4f 	dsb	sy
 8009be2:	603b      	str	r3, [r7, #0]
}
 8009be4:	bf00      	nop
 8009be6:	bf00      	nop
 8009be8:	e7fd      	b.n	8009be6 <xTaskIncrementTick+0x46>
 8009bea:	4b41      	ldr	r3, [pc, #260]	@ (8009cf0 <xTaskIncrementTick+0x150>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	60fb      	str	r3, [r7, #12]
 8009bf0:	4b40      	ldr	r3, [pc, #256]	@ (8009cf4 <xTaskIncrementTick+0x154>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	4a3e      	ldr	r2, [pc, #248]	@ (8009cf0 <xTaskIncrementTick+0x150>)
 8009bf6:	6013      	str	r3, [r2, #0]
 8009bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8009cf4 <xTaskIncrementTick+0x154>)
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	6013      	str	r3, [r2, #0]
 8009bfe:	4b3e      	ldr	r3, [pc, #248]	@ (8009cf8 <xTaskIncrementTick+0x158>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	3301      	adds	r3, #1
 8009c04:	4a3c      	ldr	r2, [pc, #240]	@ (8009cf8 <xTaskIncrementTick+0x158>)
 8009c06:	6013      	str	r3, [r2, #0]
 8009c08:	f000 fab4 	bl	800a174 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8009cfc <xTaskIncrementTick+0x15c>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	693a      	ldr	r2, [r7, #16]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d348      	bcc.n	8009ca8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c16:	4b36      	ldr	r3, [pc, #216]	@ (8009cf0 <xTaskIncrementTick+0x150>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d104      	bne.n	8009c2a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c20:	4b36      	ldr	r3, [pc, #216]	@ (8009cfc <xTaskIncrementTick+0x15c>)
 8009c22:	f04f 32ff 	mov.w	r2, #4294967295
 8009c26:	601a      	str	r2, [r3, #0]
					break;
 8009c28:	e03e      	b.n	8009ca8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c2a:	4b31      	ldr	r3, [pc, #196]	@ (8009cf0 <xTaskIncrementTick+0x150>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	68db      	ldr	r3, [r3, #12]
 8009c32:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	685b      	ldr	r3, [r3, #4]
 8009c38:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c3a:	693a      	ldr	r2, [r7, #16]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d203      	bcs.n	8009c4a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c42:	4a2e      	ldr	r2, [pc, #184]	@ (8009cfc <xTaskIncrementTick+0x15c>)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c48:	e02e      	b.n	8009ca8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	3304      	adds	r3, #4
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7fe fef2 	bl	8008a38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d004      	beq.n	8009c66 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	3318      	adds	r3, #24
 8009c60:	4618      	mov	r0, r3
 8009c62:	f7fe fee9 	bl	8008a38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	409a      	lsls	r2, r3
 8009c6e:	4b24      	ldr	r3, [pc, #144]	@ (8009d00 <xTaskIncrementTick+0x160>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	4313      	orrs	r3, r2
 8009c74:	4a22      	ldr	r2, [pc, #136]	@ (8009d00 <xTaskIncrementTick+0x160>)
 8009c76:	6013      	str	r3, [r2, #0]
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c7c:	4613      	mov	r3, r2
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	4413      	add	r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	4a1f      	ldr	r2, [pc, #124]	@ (8009d04 <xTaskIncrementTick+0x164>)
 8009c86:	441a      	add	r2, r3
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	3304      	adds	r3, #4
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	4610      	mov	r0, r2
 8009c90:	f7fe fe75 	bl	800897e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c98:	4b1b      	ldr	r3, [pc, #108]	@ (8009d08 <xTaskIncrementTick+0x168>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d3b9      	bcc.n	8009c16 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ca6:	e7b6      	b.n	8009c16 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ca8:	4b17      	ldr	r3, [pc, #92]	@ (8009d08 <xTaskIncrementTick+0x168>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cae:	4915      	ldr	r1, [pc, #84]	@ (8009d04 <xTaskIncrementTick+0x164>)
 8009cb0:	4613      	mov	r3, r2
 8009cb2:	009b      	lsls	r3, r3, #2
 8009cb4:	4413      	add	r3, r2
 8009cb6:	009b      	lsls	r3, r3, #2
 8009cb8:	440b      	add	r3, r1
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	2b01      	cmp	r3, #1
 8009cbe:	d901      	bls.n	8009cc4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009cc4:	4b11      	ldr	r3, [pc, #68]	@ (8009d0c <xTaskIncrementTick+0x16c>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d007      	beq.n	8009cdc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	617b      	str	r3, [r7, #20]
 8009cd0:	e004      	b.n	8009cdc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8009d10 <xTaskIncrementTick+0x170>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	4a0d      	ldr	r2, [pc, #52]	@ (8009d10 <xTaskIncrementTick+0x170>)
 8009cda:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009cdc:	697b      	ldr	r3, [r7, #20]
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3718      	adds	r7, #24
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	240007a8 	.word	0x240007a8
 8009cec:	24000784 	.word	0x24000784
 8009cf0:	24000738 	.word	0x24000738
 8009cf4:	2400073c 	.word	0x2400073c
 8009cf8:	24000798 	.word	0x24000798
 8009cfc:	240007a0 	.word	0x240007a0
 8009d00:	24000788 	.word	0x24000788
 8009d04:	24000684 	.word	0x24000684
 8009d08:	24000680 	.word	0x24000680
 8009d0c:	24000794 	.word	0x24000794
 8009d10:	24000790 	.word	0x24000790

08009d14 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009d14:	b480      	push	{r7}
 8009d16:	b087      	sub	sp, #28
 8009d18:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8009dc4 <vTaskSwitchContext+0xb0>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d003      	beq.n	8009d2a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d22:	4b29      	ldr	r3, [pc, #164]	@ (8009dc8 <vTaskSwitchContext+0xb4>)
 8009d24:	2201      	movs	r2, #1
 8009d26:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d28:	e045      	b.n	8009db6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009d2a:	4b27      	ldr	r3, [pc, #156]	@ (8009dc8 <vTaskSwitchContext+0xb4>)
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d30:	4b26      	ldr	r3, [pc, #152]	@ (8009dcc <vTaskSwitchContext+0xb8>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	fab3 f383 	clz	r3, r3
 8009d3c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009d3e:	7afb      	ldrb	r3, [r7, #11]
 8009d40:	f1c3 031f 	rsb	r3, r3, #31
 8009d44:	617b      	str	r3, [r7, #20]
 8009d46:	4922      	ldr	r1, [pc, #136]	@ (8009dd0 <vTaskSwitchContext+0xbc>)
 8009d48:	697a      	ldr	r2, [r7, #20]
 8009d4a:	4613      	mov	r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	4413      	add	r3, r2
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	440b      	add	r3, r1
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d10b      	bne.n	8009d72 <vTaskSwitchContext+0x5e>
	__asm volatile
 8009d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d5e:	f383 8811 	msr	BASEPRI, r3
 8009d62:	f3bf 8f6f 	isb	sy
 8009d66:	f3bf 8f4f 	dsb	sy
 8009d6a:	607b      	str	r3, [r7, #4]
}
 8009d6c:	bf00      	nop
 8009d6e:	bf00      	nop
 8009d70:	e7fd      	b.n	8009d6e <vTaskSwitchContext+0x5a>
 8009d72:	697a      	ldr	r2, [r7, #20]
 8009d74:	4613      	mov	r3, r2
 8009d76:	009b      	lsls	r3, r3, #2
 8009d78:	4413      	add	r3, r2
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	4a14      	ldr	r2, [pc, #80]	@ (8009dd0 <vTaskSwitchContext+0xbc>)
 8009d7e:	4413      	add	r3, r2
 8009d80:	613b      	str	r3, [r7, #16]
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	685a      	ldr	r2, [r3, #4]
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	605a      	str	r2, [r3, #4]
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	685a      	ldr	r2, [r3, #4]
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	3308      	adds	r3, #8
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d104      	bne.n	8009da2 <vTaskSwitchContext+0x8e>
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	685a      	ldr	r2, [r3, #4]
 8009d9e:	693b      	ldr	r3, [r7, #16]
 8009da0:	605a      	str	r2, [r3, #4]
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	4a0a      	ldr	r2, [pc, #40]	@ (8009dd4 <vTaskSwitchContext+0xc0>)
 8009daa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009dac:	4b09      	ldr	r3, [pc, #36]	@ (8009dd4 <vTaskSwitchContext+0xc0>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	334c      	adds	r3, #76	@ 0x4c
 8009db2:	4a09      	ldr	r2, [pc, #36]	@ (8009dd8 <vTaskSwitchContext+0xc4>)
 8009db4:	6013      	str	r3, [r2, #0]
}
 8009db6:	bf00      	nop
 8009db8:	371c      	adds	r7, #28
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop
 8009dc4:	240007a8 	.word	0x240007a8
 8009dc8:	24000794 	.word	0x24000794
 8009dcc:	24000788 	.word	0x24000788
 8009dd0:	24000684 	.word	0x24000684
 8009dd4:	24000680 	.word	0x24000680
 8009dd8:	24000020 	.word	0x24000020

08009ddc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d10b      	bne.n	8009e04 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df0:	f383 8811 	msr	BASEPRI, r3
 8009df4:	f3bf 8f6f 	isb	sy
 8009df8:	f3bf 8f4f 	dsb	sy
 8009dfc:	60fb      	str	r3, [r7, #12]
}
 8009dfe:	bf00      	nop
 8009e00:	bf00      	nop
 8009e02:	e7fd      	b.n	8009e00 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e04:	4b07      	ldr	r3, [pc, #28]	@ (8009e24 <vTaskPlaceOnEventList+0x48>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	3318      	adds	r3, #24
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f7fe fdda 	bl	80089c6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009e12:	2101      	movs	r1, #1
 8009e14:	6838      	ldr	r0, [r7, #0]
 8009e16:	f000 fb8d 	bl	800a534 <prvAddCurrentTaskToDelayedList>
}
 8009e1a:	bf00      	nop
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	24000680 	.word	0x24000680

08009e28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b086      	sub	sp, #24
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	68db      	ldr	r3, [r3, #12]
 8009e34:	68db      	ldr	r3, [r3, #12]
 8009e36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d10b      	bne.n	8009e56 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e42:	f383 8811 	msr	BASEPRI, r3
 8009e46:	f3bf 8f6f 	isb	sy
 8009e4a:	f3bf 8f4f 	dsb	sy
 8009e4e:	60fb      	str	r3, [r7, #12]
}
 8009e50:	bf00      	nop
 8009e52:	bf00      	nop
 8009e54:	e7fd      	b.n	8009e52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	3318      	adds	r3, #24
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f7fe fdec 	bl	8008a38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e60:	4b1d      	ldr	r3, [pc, #116]	@ (8009ed8 <xTaskRemoveFromEventList+0xb0>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d11c      	bne.n	8009ea2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	3304      	adds	r3, #4
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f7fe fde3 	bl	8008a38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e76:	2201      	movs	r2, #1
 8009e78:	409a      	lsls	r2, r3
 8009e7a:	4b18      	ldr	r3, [pc, #96]	@ (8009edc <xTaskRemoveFromEventList+0xb4>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	4a16      	ldr	r2, [pc, #88]	@ (8009edc <xTaskRemoveFromEventList+0xb4>)
 8009e82:	6013      	str	r3, [r2, #0]
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e88:	4613      	mov	r3, r2
 8009e8a:	009b      	lsls	r3, r3, #2
 8009e8c:	4413      	add	r3, r2
 8009e8e:	009b      	lsls	r3, r3, #2
 8009e90:	4a13      	ldr	r2, [pc, #76]	@ (8009ee0 <xTaskRemoveFromEventList+0xb8>)
 8009e92:	441a      	add	r2, r3
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	3304      	adds	r3, #4
 8009e98:	4619      	mov	r1, r3
 8009e9a:	4610      	mov	r0, r2
 8009e9c:	f7fe fd6f 	bl	800897e <vListInsertEnd>
 8009ea0:	e005      	b.n	8009eae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	3318      	adds	r3, #24
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	480e      	ldr	r0, [pc, #56]	@ (8009ee4 <xTaskRemoveFromEventList+0xbc>)
 8009eaa:	f7fe fd68 	bl	800897e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8009ee8 <xTaskRemoveFromEventList+0xc0>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d905      	bls.n	8009ec8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8009eec <xTaskRemoveFromEventList+0xc4>)
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	601a      	str	r2, [r3, #0]
 8009ec6:	e001      	b.n	8009ecc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009ecc:	697b      	ldr	r3, [r7, #20]
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3718      	adds	r7, #24
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	240007a8 	.word	0x240007a8
 8009edc:	24000788 	.word	0x24000788
 8009ee0:	24000684 	.word	0x24000684
 8009ee4:	24000740 	.word	0x24000740
 8009ee8:	24000680 	.word	0x24000680
 8009eec:	24000794 	.word	0x24000794

08009ef0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b083      	sub	sp, #12
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009ef8:	4b06      	ldr	r3, [pc, #24]	@ (8009f14 <vTaskInternalSetTimeOutState+0x24>)
 8009efa:	681a      	ldr	r2, [r3, #0]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f00:	4b05      	ldr	r3, [pc, #20]	@ (8009f18 <vTaskInternalSetTimeOutState+0x28>)
 8009f02:	681a      	ldr	r2, [r3, #0]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	605a      	str	r2, [r3, #4]
}
 8009f08:	bf00      	nop
 8009f0a:	370c      	adds	r7, #12
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f12:	4770      	bx	lr
 8009f14:	24000798 	.word	0x24000798
 8009f18:	24000784 	.word	0x24000784

08009f1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b088      	sub	sp, #32
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d10b      	bne.n	8009f44 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f30:	f383 8811 	msr	BASEPRI, r3
 8009f34:	f3bf 8f6f 	isb	sy
 8009f38:	f3bf 8f4f 	dsb	sy
 8009f3c:	613b      	str	r3, [r7, #16]
}
 8009f3e:	bf00      	nop
 8009f40:	bf00      	nop
 8009f42:	e7fd      	b.n	8009f40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d10b      	bne.n	8009f62 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f4e:	f383 8811 	msr	BASEPRI, r3
 8009f52:	f3bf 8f6f 	isb	sy
 8009f56:	f3bf 8f4f 	dsb	sy
 8009f5a:	60fb      	str	r3, [r7, #12]
}
 8009f5c:	bf00      	nop
 8009f5e:	bf00      	nop
 8009f60:	e7fd      	b.n	8009f5e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009f62:	f000 fc81 	bl	800a868 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009f66:	4b1d      	ldr	r3, [pc, #116]	@ (8009fdc <xTaskCheckForTimeOut+0xc0>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	69ba      	ldr	r2, [r7, #24]
 8009f72:	1ad3      	subs	r3, r2, r3
 8009f74:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f7e:	d102      	bne.n	8009f86 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009f80:	2300      	movs	r3, #0
 8009f82:	61fb      	str	r3, [r7, #28]
 8009f84:	e023      	b.n	8009fce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681a      	ldr	r2, [r3, #0]
 8009f8a:	4b15      	ldr	r3, [pc, #84]	@ (8009fe0 <xTaskCheckForTimeOut+0xc4>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d007      	beq.n	8009fa2 <xTaskCheckForTimeOut+0x86>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	69ba      	ldr	r2, [r7, #24]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d302      	bcc.n	8009fa2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	61fb      	str	r3, [r7, #28]
 8009fa0:	e015      	b.n	8009fce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	697a      	ldr	r2, [r7, #20]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d20b      	bcs.n	8009fc4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	697b      	ldr	r3, [r7, #20]
 8009fb2:	1ad2      	subs	r2, r2, r3
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f7ff ff99 	bl	8009ef0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	61fb      	str	r3, [r7, #28]
 8009fc2:	e004      	b.n	8009fce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009fca:	2301      	movs	r3, #1
 8009fcc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009fce:	f000 fc7d 	bl	800a8cc <vPortExitCritical>

	return xReturn;
 8009fd2:	69fb      	ldr	r3, [r7, #28]
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3720      	adds	r7, #32
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}
 8009fdc:	24000784 	.word	0x24000784
 8009fe0:	24000798 	.word	0x24000798

08009fe4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009fe8:	4b03      	ldr	r3, [pc, #12]	@ (8009ff8 <vTaskMissedYield+0x14>)
 8009fea:	2201      	movs	r2, #1
 8009fec:	601a      	str	r2, [r3, #0]
}
 8009fee:	bf00      	nop
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr
 8009ff8:	24000794 	.word	0x24000794

08009ffc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b082      	sub	sp, #8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a004:	f000 f852 	bl	800a0ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a008:	4b06      	ldr	r3, [pc, #24]	@ (800a024 <prvIdleTask+0x28>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d9f9      	bls.n	800a004 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a010:	4b05      	ldr	r3, [pc, #20]	@ (800a028 <prvIdleTask+0x2c>)
 800a012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a016:	601a      	str	r2, [r3, #0]
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a020:	e7f0      	b.n	800a004 <prvIdleTask+0x8>
 800a022:	bf00      	nop
 800a024:	24000684 	.word	0x24000684
 800a028:	e000ed04 	.word	0xe000ed04

0800a02c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b082      	sub	sp, #8
 800a030:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a032:	2300      	movs	r3, #0
 800a034:	607b      	str	r3, [r7, #4]
 800a036:	e00c      	b.n	800a052 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a038:	687a      	ldr	r2, [r7, #4]
 800a03a:	4613      	mov	r3, r2
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	4413      	add	r3, r2
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	4a12      	ldr	r2, [pc, #72]	@ (800a08c <prvInitialiseTaskLists+0x60>)
 800a044:	4413      	add	r3, r2
 800a046:	4618      	mov	r0, r3
 800a048:	f7fe fc6c 	bl	8008924 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	3301      	adds	r3, #1
 800a050:	607b      	str	r3, [r7, #4]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2b06      	cmp	r3, #6
 800a056:	d9ef      	bls.n	800a038 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a058:	480d      	ldr	r0, [pc, #52]	@ (800a090 <prvInitialiseTaskLists+0x64>)
 800a05a:	f7fe fc63 	bl	8008924 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a05e:	480d      	ldr	r0, [pc, #52]	@ (800a094 <prvInitialiseTaskLists+0x68>)
 800a060:	f7fe fc60 	bl	8008924 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a064:	480c      	ldr	r0, [pc, #48]	@ (800a098 <prvInitialiseTaskLists+0x6c>)
 800a066:	f7fe fc5d 	bl	8008924 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a06a:	480c      	ldr	r0, [pc, #48]	@ (800a09c <prvInitialiseTaskLists+0x70>)
 800a06c:	f7fe fc5a 	bl	8008924 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a070:	480b      	ldr	r0, [pc, #44]	@ (800a0a0 <prvInitialiseTaskLists+0x74>)
 800a072:	f7fe fc57 	bl	8008924 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a076:	4b0b      	ldr	r3, [pc, #44]	@ (800a0a4 <prvInitialiseTaskLists+0x78>)
 800a078:	4a05      	ldr	r2, [pc, #20]	@ (800a090 <prvInitialiseTaskLists+0x64>)
 800a07a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a07c:	4b0a      	ldr	r3, [pc, #40]	@ (800a0a8 <prvInitialiseTaskLists+0x7c>)
 800a07e:	4a05      	ldr	r2, [pc, #20]	@ (800a094 <prvInitialiseTaskLists+0x68>)
 800a080:	601a      	str	r2, [r3, #0]
}
 800a082:	bf00      	nop
 800a084:	3708      	adds	r7, #8
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	24000684 	.word	0x24000684
 800a090:	24000710 	.word	0x24000710
 800a094:	24000724 	.word	0x24000724
 800a098:	24000740 	.word	0x24000740
 800a09c:	24000754 	.word	0x24000754
 800a0a0:	2400076c 	.word	0x2400076c
 800a0a4:	24000738 	.word	0x24000738
 800a0a8:	2400073c 	.word	0x2400073c

0800a0ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b082      	sub	sp, #8
 800a0b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a0b2:	e019      	b.n	800a0e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a0b4:	f000 fbd8 	bl	800a868 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0b8:	4b10      	ldr	r3, [pc, #64]	@ (800a0fc <prvCheckTasksWaitingTermination+0x50>)
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	68db      	ldr	r3, [r3, #12]
 800a0be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	3304      	adds	r3, #4
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7fe fcb7 	bl	8008a38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a0ca:	4b0d      	ldr	r3, [pc, #52]	@ (800a100 <prvCheckTasksWaitingTermination+0x54>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	4a0b      	ldr	r2, [pc, #44]	@ (800a100 <prvCheckTasksWaitingTermination+0x54>)
 800a0d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a0d4:	4b0b      	ldr	r3, [pc, #44]	@ (800a104 <prvCheckTasksWaitingTermination+0x58>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	4a0a      	ldr	r2, [pc, #40]	@ (800a104 <prvCheckTasksWaitingTermination+0x58>)
 800a0dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a0de:	f000 fbf5 	bl	800a8cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f000 f810 	bl	800a108 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a0e8:	4b06      	ldr	r3, [pc, #24]	@ (800a104 <prvCheckTasksWaitingTermination+0x58>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d1e1      	bne.n	800a0b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a0f0:	bf00      	nop
 800a0f2:	bf00      	nop
 800a0f4:	3708      	adds	r7, #8
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}
 800a0fa:	bf00      	nop
 800a0fc:	24000754 	.word	0x24000754
 800a100:	24000780 	.word	0x24000780
 800a104:	24000768 	.word	0x24000768

0800a108 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b084      	sub	sp, #16
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	334c      	adds	r3, #76	@ 0x4c
 800a114:	4618      	mov	r0, r3
 800a116:	f001 fe37 	bl	800bd88 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a120:	2b00      	cmp	r3, #0
 800a122:	d108      	bne.n	800a136 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a128:	4618      	mov	r0, r3
 800a12a:	f000 fd8d 	bl	800ac48 <vPortFree>
				vPortFree( pxTCB );
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f000 fd8a 	bl	800ac48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a134:	e019      	b.n	800a16a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a13c:	2b01      	cmp	r3, #1
 800a13e:	d103      	bne.n	800a148 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f000 fd81 	bl	800ac48 <vPortFree>
	}
 800a146:	e010      	b.n	800a16a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a14e:	2b02      	cmp	r3, #2
 800a150:	d00b      	beq.n	800a16a <prvDeleteTCB+0x62>
	__asm volatile
 800a152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a156:	f383 8811 	msr	BASEPRI, r3
 800a15a:	f3bf 8f6f 	isb	sy
 800a15e:	f3bf 8f4f 	dsb	sy
 800a162:	60fb      	str	r3, [r7, #12]
}
 800a164:	bf00      	nop
 800a166:	bf00      	nop
 800a168:	e7fd      	b.n	800a166 <prvDeleteTCB+0x5e>
	}
 800a16a:	bf00      	nop
 800a16c:	3710      	adds	r7, #16
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
	...

0800a174 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a174:	b480      	push	{r7}
 800a176:	b083      	sub	sp, #12
 800a178:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a17a:	4b0c      	ldr	r3, [pc, #48]	@ (800a1ac <prvResetNextTaskUnblockTime+0x38>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d104      	bne.n	800a18e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a184:	4b0a      	ldr	r3, [pc, #40]	@ (800a1b0 <prvResetNextTaskUnblockTime+0x3c>)
 800a186:	f04f 32ff 	mov.w	r2, #4294967295
 800a18a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a18c:	e008      	b.n	800a1a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a18e:	4b07      	ldr	r3, [pc, #28]	@ (800a1ac <prvResetNextTaskUnblockTime+0x38>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	68db      	ldr	r3, [r3, #12]
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	4a04      	ldr	r2, [pc, #16]	@ (800a1b0 <prvResetNextTaskUnblockTime+0x3c>)
 800a19e:	6013      	str	r3, [r2, #0]
}
 800a1a0:	bf00      	nop
 800a1a2:	370c      	adds	r7, #12
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr
 800a1ac:	24000738 	.word	0x24000738
 800a1b0:	240007a0 	.word	0x240007a0

0800a1b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b083      	sub	sp, #12
 800a1b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a1ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a1e8 <xTaskGetSchedulerState+0x34>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d102      	bne.n	800a1c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	607b      	str	r3, [r7, #4]
 800a1c6:	e008      	b.n	800a1da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a1c8:	4b08      	ldr	r3, [pc, #32]	@ (800a1ec <xTaskGetSchedulerState+0x38>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d102      	bne.n	800a1d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a1d0:	2302      	movs	r3, #2
 800a1d2:	607b      	str	r3, [r7, #4]
 800a1d4:	e001      	b.n	800a1da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a1da:	687b      	ldr	r3, [r7, #4]
	}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr
 800a1e8:	2400078c 	.word	0x2400078c
 800a1ec:	240007a8 	.word	0x240007a8

0800a1f0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b084      	sub	sp, #16
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d05e      	beq.n	800a2c4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a20a:	4b31      	ldr	r3, [pc, #196]	@ (800a2d0 <xTaskPriorityInherit+0xe0>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a210:	429a      	cmp	r2, r3
 800a212:	d24e      	bcs.n	800a2b2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	699b      	ldr	r3, [r3, #24]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	db06      	blt.n	800a22a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a21c:	4b2c      	ldr	r3, [pc, #176]	@ (800a2d0 <xTaskPriorityInherit+0xe0>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a222:	f1c3 0207 	rsb	r2, r3, #7
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	6959      	ldr	r1, [r3, #20]
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a232:	4613      	mov	r3, r2
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	4413      	add	r3, r2
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	4a26      	ldr	r2, [pc, #152]	@ (800a2d4 <xTaskPriorityInherit+0xe4>)
 800a23c:	4413      	add	r3, r2
 800a23e:	4299      	cmp	r1, r3
 800a240:	d12f      	bne.n	800a2a2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	3304      	adds	r3, #4
 800a246:	4618      	mov	r0, r3
 800a248:	f7fe fbf6 	bl	8008a38 <uxListRemove>
 800a24c:	4603      	mov	r3, r0
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d10a      	bne.n	800a268 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a256:	2201      	movs	r2, #1
 800a258:	fa02 f303 	lsl.w	r3, r2, r3
 800a25c:	43da      	mvns	r2, r3
 800a25e:	4b1e      	ldr	r3, [pc, #120]	@ (800a2d8 <xTaskPriorityInherit+0xe8>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4013      	ands	r3, r2
 800a264:	4a1c      	ldr	r2, [pc, #112]	@ (800a2d8 <xTaskPriorityInherit+0xe8>)
 800a266:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a268:	4b19      	ldr	r3, [pc, #100]	@ (800a2d0 <xTaskPriorityInherit+0xe0>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a276:	2201      	movs	r2, #1
 800a278:	409a      	lsls	r2, r3
 800a27a:	4b17      	ldr	r3, [pc, #92]	@ (800a2d8 <xTaskPriorityInherit+0xe8>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4313      	orrs	r3, r2
 800a280:	4a15      	ldr	r2, [pc, #84]	@ (800a2d8 <xTaskPriorityInherit+0xe8>)
 800a282:	6013      	str	r3, [r2, #0]
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a288:	4613      	mov	r3, r2
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	4413      	add	r3, r2
 800a28e:	009b      	lsls	r3, r3, #2
 800a290:	4a10      	ldr	r2, [pc, #64]	@ (800a2d4 <xTaskPriorityInherit+0xe4>)
 800a292:	441a      	add	r2, r3
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	3304      	adds	r3, #4
 800a298:	4619      	mov	r1, r3
 800a29a:	4610      	mov	r0, r2
 800a29c:	f7fe fb6f 	bl	800897e <vListInsertEnd>
 800a2a0:	e004      	b.n	800a2ac <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a2a2:	4b0b      	ldr	r3, [pc, #44]	@ (800a2d0 <xTaskPriorityInherit+0xe0>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	60fb      	str	r3, [r7, #12]
 800a2b0:	e008      	b.n	800a2c4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a2b6:	4b06      	ldr	r3, [pc, #24]	@ (800a2d0 <xTaskPriorityInherit+0xe0>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	d201      	bcs.n	800a2c4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
	}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3710      	adds	r7, #16
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}
 800a2ce:	bf00      	nop
 800a2d0:	24000680 	.word	0x24000680
 800a2d4:	24000684 	.word	0x24000684
 800a2d8:	24000788 	.word	0x24000788

0800a2dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b086      	sub	sp, #24
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d070      	beq.n	800a3d4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a2f2:	4b3b      	ldr	r3, [pc, #236]	@ (800a3e0 <xTaskPriorityDisinherit+0x104>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	693a      	ldr	r2, [r7, #16]
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d00b      	beq.n	800a314 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a2fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a300:	f383 8811 	msr	BASEPRI, r3
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	f3bf 8f4f 	dsb	sy
 800a30c:	60fb      	str	r3, [r7, #12]
}
 800a30e:	bf00      	nop
 800a310:	bf00      	nop
 800a312:	e7fd      	b.n	800a310 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d10b      	bne.n	800a334 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a320:	f383 8811 	msr	BASEPRI, r3
 800a324:	f3bf 8f6f 	isb	sy
 800a328:	f3bf 8f4f 	dsb	sy
 800a32c:	60bb      	str	r3, [r7, #8]
}
 800a32e:	bf00      	nop
 800a330:	bf00      	nop
 800a332:	e7fd      	b.n	800a330 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a338:	1e5a      	subs	r2, r3, #1
 800a33a:	693b      	ldr	r3, [r7, #16]
 800a33c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a346:	429a      	cmp	r2, r3
 800a348:	d044      	beq.n	800a3d4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d140      	bne.n	800a3d4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	3304      	adds	r3, #4
 800a356:	4618      	mov	r0, r3
 800a358:	f7fe fb6e 	bl	8008a38 <uxListRemove>
 800a35c:	4603      	mov	r3, r0
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d115      	bne.n	800a38e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a366:	491f      	ldr	r1, [pc, #124]	@ (800a3e4 <xTaskPriorityDisinherit+0x108>)
 800a368:	4613      	mov	r3, r2
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	4413      	add	r3, r2
 800a36e:	009b      	lsls	r3, r3, #2
 800a370:	440b      	add	r3, r1
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10a      	bne.n	800a38e <xTaskPriorityDisinherit+0xb2>
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a37c:	2201      	movs	r2, #1
 800a37e:	fa02 f303 	lsl.w	r3, r2, r3
 800a382:	43da      	mvns	r2, r3
 800a384:	4b18      	ldr	r3, [pc, #96]	@ (800a3e8 <xTaskPriorityDisinherit+0x10c>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4013      	ands	r3, r2
 800a38a:	4a17      	ldr	r2, [pc, #92]	@ (800a3e8 <xTaskPriorityDisinherit+0x10c>)
 800a38c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a39a:	f1c3 0207 	rsb	r2, r3, #7
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	409a      	lsls	r2, r3
 800a3aa:	4b0f      	ldr	r3, [pc, #60]	@ (800a3e8 <xTaskPriorityDisinherit+0x10c>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	4a0d      	ldr	r2, [pc, #52]	@ (800a3e8 <xTaskPriorityDisinherit+0x10c>)
 800a3b2:	6013      	str	r3, [r2, #0]
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3b8:	4613      	mov	r3, r2
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	4413      	add	r3, r2
 800a3be:	009b      	lsls	r3, r3, #2
 800a3c0:	4a08      	ldr	r2, [pc, #32]	@ (800a3e4 <xTaskPriorityDisinherit+0x108>)
 800a3c2:	441a      	add	r2, r3
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	3304      	adds	r3, #4
 800a3c8:	4619      	mov	r1, r3
 800a3ca:	4610      	mov	r0, r2
 800a3cc:	f7fe fad7 	bl	800897e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a3d4:	697b      	ldr	r3, [r7, #20]
	}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3718      	adds	r7, #24
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	24000680 	.word	0x24000680
 800a3e4:	24000684 	.word	0x24000684
 800a3e8:	24000788 	.word	0x24000788

0800a3ec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b088      	sub	sp, #32
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d079      	beq.n	800a4f8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d10b      	bne.n	800a424 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a40c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a410:	f383 8811 	msr	BASEPRI, r3
 800a414:	f3bf 8f6f 	isb	sy
 800a418:	f3bf 8f4f 	dsb	sy
 800a41c:	60fb      	str	r3, [r7, #12]
}
 800a41e:	bf00      	nop
 800a420:	bf00      	nop
 800a422:	e7fd      	b.n	800a420 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a424:	69bb      	ldr	r3, [r7, #24]
 800a426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a428:	683a      	ldr	r2, [r7, #0]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d902      	bls.n	800a434 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	61fb      	str	r3, [r7, #28]
 800a432:	e002      	b.n	800a43a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a434:	69bb      	ldr	r3, [r7, #24]
 800a436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a438:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a43e:	69fa      	ldr	r2, [r7, #28]
 800a440:	429a      	cmp	r2, r3
 800a442:	d059      	beq.n	800a4f8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a448:	697a      	ldr	r2, [r7, #20]
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d154      	bne.n	800a4f8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a44e:	4b2c      	ldr	r3, [pc, #176]	@ (800a500 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	69ba      	ldr	r2, [r7, #24]
 800a454:	429a      	cmp	r2, r3
 800a456:	d10b      	bne.n	800a470 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a45c:	f383 8811 	msr	BASEPRI, r3
 800a460:	f3bf 8f6f 	isb	sy
 800a464:	f3bf 8f4f 	dsb	sy
 800a468:	60bb      	str	r3, [r7, #8]
}
 800a46a:	bf00      	nop
 800a46c:	bf00      	nop
 800a46e:	e7fd      	b.n	800a46c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a470:	69bb      	ldr	r3, [r7, #24]
 800a472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a474:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a476:	69bb      	ldr	r3, [r7, #24]
 800a478:	69fa      	ldr	r2, [r7, #28]
 800a47a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a47c:	69bb      	ldr	r3, [r7, #24]
 800a47e:	699b      	ldr	r3, [r3, #24]
 800a480:	2b00      	cmp	r3, #0
 800a482:	db04      	blt.n	800a48e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	f1c3 0207 	rsb	r2, r3, #7
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a48e:	69bb      	ldr	r3, [r7, #24]
 800a490:	6959      	ldr	r1, [r3, #20]
 800a492:	693a      	ldr	r2, [r7, #16]
 800a494:	4613      	mov	r3, r2
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	4413      	add	r3, r2
 800a49a:	009b      	lsls	r3, r3, #2
 800a49c:	4a19      	ldr	r2, [pc, #100]	@ (800a504 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a49e:	4413      	add	r3, r2
 800a4a0:	4299      	cmp	r1, r3
 800a4a2:	d129      	bne.n	800a4f8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4a4:	69bb      	ldr	r3, [r7, #24]
 800a4a6:	3304      	adds	r3, #4
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f7fe fac5 	bl	8008a38 <uxListRemove>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d10a      	bne.n	800a4ca <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a4b4:	69bb      	ldr	r3, [r7, #24]
 800a4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a4be:	43da      	mvns	r2, r3
 800a4c0:	4b11      	ldr	r3, [pc, #68]	@ (800a508 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	4a10      	ldr	r2, [pc, #64]	@ (800a508 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a4c8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a4ca:	69bb      	ldr	r3, [r7, #24]
 800a4cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	409a      	lsls	r2, r3
 800a4d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a508 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	4a0b      	ldr	r2, [pc, #44]	@ (800a508 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a4da:	6013      	str	r3, [r2, #0]
 800a4dc:	69bb      	ldr	r3, [r7, #24]
 800a4de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4e0:	4613      	mov	r3, r2
 800a4e2:	009b      	lsls	r3, r3, #2
 800a4e4:	4413      	add	r3, r2
 800a4e6:	009b      	lsls	r3, r3, #2
 800a4e8:	4a06      	ldr	r2, [pc, #24]	@ (800a504 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a4ea:	441a      	add	r2, r3
 800a4ec:	69bb      	ldr	r3, [r7, #24]
 800a4ee:	3304      	adds	r3, #4
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	4610      	mov	r0, r2
 800a4f4:	f7fe fa43 	bl	800897e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a4f8:	bf00      	nop
 800a4fa:	3720      	adds	r7, #32
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}
 800a500:	24000680 	.word	0x24000680
 800a504:	24000684 	.word	0x24000684
 800a508:	24000788 	.word	0x24000788

0800a50c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a50c:	b480      	push	{r7}
 800a50e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a510:	4b07      	ldr	r3, [pc, #28]	@ (800a530 <pvTaskIncrementMutexHeldCount+0x24>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d004      	beq.n	800a522 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a518:	4b05      	ldr	r3, [pc, #20]	@ (800a530 <pvTaskIncrementMutexHeldCount+0x24>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a51e:	3201      	adds	r2, #1
 800a520:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a522:	4b03      	ldr	r3, [pc, #12]	@ (800a530 <pvTaskIncrementMutexHeldCount+0x24>)
 800a524:	681b      	ldr	r3, [r3, #0]
	}
 800a526:	4618      	mov	r0, r3
 800a528:	46bd      	mov	sp, r7
 800a52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52e:	4770      	bx	lr
 800a530:	24000680 	.word	0x24000680

0800a534 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a53e:	4b29      	ldr	r3, [pc, #164]	@ (800a5e4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a544:	4b28      	ldr	r3, [pc, #160]	@ (800a5e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	3304      	adds	r3, #4
 800a54a:	4618      	mov	r0, r3
 800a54c:	f7fe fa74 	bl	8008a38 <uxListRemove>
 800a550:	4603      	mov	r3, r0
 800a552:	2b00      	cmp	r3, #0
 800a554:	d10b      	bne.n	800a56e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a556:	4b24      	ldr	r3, [pc, #144]	@ (800a5e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a55c:	2201      	movs	r2, #1
 800a55e:	fa02 f303 	lsl.w	r3, r2, r3
 800a562:	43da      	mvns	r2, r3
 800a564:	4b21      	ldr	r3, [pc, #132]	@ (800a5ec <prvAddCurrentTaskToDelayedList+0xb8>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	4013      	ands	r3, r2
 800a56a:	4a20      	ldr	r2, [pc, #128]	@ (800a5ec <prvAddCurrentTaskToDelayedList+0xb8>)
 800a56c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a574:	d10a      	bne.n	800a58c <prvAddCurrentTaskToDelayedList+0x58>
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d007      	beq.n	800a58c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a57c:	4b1a      	ldr	r3, [pc, #104]	@ (800a5e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	3304      	adds	r3, #4
 800a582:	4619      	mov	r1, r3
 800a584:	481a      	ldr	r0, [pc, #104]	@ (800a5f0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a586:	f7fe f9fa 	bl	800897e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a58a:	e026      	b.n	800a5da <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a58c:	68fa      	ldr	r2, [r7, #12]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	4413      	add	r3, r2
 800a592:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a594:	4b14      	ldr	r3, [pc, #80]	@ (800a5e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	68ba      	ldr	r2, [r7, #8]
 800a59a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a59c:	68ba      	ldr	r2, [r7, #8]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d209      	bcs.n	800a5b8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a5a4:	4b13      	ldr	r3, [pc, #76]	@ (800a5f4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a5e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	3304      	adds	r3, #4
 800a5ae:	4619      	mov	r1, r3
 800a5b0:	4610      	mov	r0, r2
 800a5b2:	f7fe fa08 	bl	80089c6 <vListInsert>
}
 800a5b6:	e010      	b.n	800a5da <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a5b8:	4b0f      	ldr	r3, [pc, #60]	@ (800a5f8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a5e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	4619      	mov	r1, r3
 800a5c4:	4610      	mov	r0, r2
 800a5c6:	f7fe f9fe 	bl	80089c6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a5ca:	4b0c      	ldr	r3, [pc, #48]	@ (800a5fc <prvAddCurrentTaskToDelayedList+0xc8>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	68ba      	ldr	r2, [r7, #8]
 800a5d0:	429a      	cmp	r2, r3
 800a5d2:	d202      	bcs.n	800a5da <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a5d4:	4a09      	ldr	r2, [pc, #36]	@ (800a5fc <prvAddCurrentTaskToDelayedList+0xc8>)
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	6013      	str	r3, [r2, #0]
}
 800a5da:	bf00      	nop
 800a5dc:	3710      	adds	r7, #16
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	24000784 	.word	0x24000784
 800a5e8:	24000680 	.word	0x24000680
 800a5ec:	24000788 	.word	0x24000788
 800a5f0:	2400076c 	.word	0x2400076c
 800a5f4:	2400073c 	.word	0x2400073c
 800a5f8:	24000738 	.word	0x24000738
 800a5fc:	240007a0 	.word	0x240007a0

0800a600 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a600:	b480      	push	{r7}
 800a602:	b085      	sub	sp, #20
 800a604:	af00      	add	r7, sp, #0
 800a606:	60f8      	str	r0, [r7, #12]
 800a608:	60b9      	str	r1, [r7, #8]
 800a60a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	3b04      	subs	r3, #4
 800a610:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a618:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3b04      	subs	r3, #4
 800a61e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	f023 0201 	bic.w	r2, r3, #1
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	3b04      	subs	r3, #4
 800a62e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a630:	4a0c      	ldr	r2, [pc, #48]	@ (800a664 <pxPortInitialiseStack+0x64>)
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	3b14      	subs	r3, #20
 800a63a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	3b04      	subs	r3, #4
 800a646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f06f 0202 	mvn.w	r2, #2
 800a64e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	3b20      	subs	r3, #32
 800a654:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a656:	68fb      	ldr	r3, [r7, #12]
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3714      	adds	r7, #20
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr
 800a664:	0800a669 	.word	0x0800a669

0800a668 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a66e:	2300      	movs	r3, #0
 800a670:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a672:	4b13      	ldr	r3, [pc, #76]	@ (800a6c0 <prvTaskExitError+0x58>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a67a:	d00b      	beq.n	800a694 <prvTaskExitError+0x2c>
	__asm volatile
 800a67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a680:	f383 8811 	msr	BASEPRI, r3
 800a684:	f3bf 8f6f 	isb	sy
 800a688:	f3bf 8f4f 	dsb	sy
 800a68c:	60fb      	str	r3, [r7, #12]
}
 800a68e:	bf00      	nop
 800a690:	bf00      	nop
 800a692:	e7fd      	b.n	800a690 <prvTaskExitError+0x28>
	__asm volatile
 800a694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a698:	f383 8811 	msr	BASEPRI, r3
 800a69c:	f3bf 8f6f 	isb	sy
 800a6a0:	f3bf 8f4f 	dsb	sy
 800a6a4:	60bb      	str	r3, [r7, #8]
}
 800a6a6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a6a8:	bf00      	nop
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d0fc      	beq.n	800a6aa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a6b0:	bf00      	nop
 800a6b2:	bf00      	nop
 800a6b4:	3714      	adds	r7, #20
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr
 800a6be:	bf00      	nop
 800a6c0:	24000010 	.word	0x24000010
	...

0800a6d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a6d0:	4b07      	ldr	r3, [pc, #28]	@ (800a6f0 <pxCurrentTCBConst2>)
 800a6d2:	6819      	ldr	r1, [r3, #0]
 800a6d4:	6808      	ldr	r0, [r1, #0]
 800a6d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6da:	f380 8809 	msr	PSP, r0
 800a6de:	f3bf 8f6f 	isb	sy
 800a6e2:	f04f 0000 	mov.w	r0, #0
 800a6e6:	f380 8811 	msr	BASEPRI, r0
 800a6ea:	4770      	bx	lr
 800a6ec:	f3af 8000 	nop.w

0800a6f0 <pxCurrentTCBConst2>:
 800a6f0:	24000680 	.word	0x24000680
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a6f4:	bf00      	nop
 800a6f6:	bf00      	nop

0800a6f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a6f8:	4808      	ldr	r0, [pc, #32]	@ (800a71c <prvPortStartFirstTask+0x24>)
 800a6fa:	6800      	ldr	r0, [r0, #0]
 800a6fc:	6800      	ldr	r0, [r0, #0]
 800a6fe:	f380 8808 	msr	MSP, r0
 800a702:	f04f 0000 	mov.w	r0, #0
 800a706:	f380 8814 	msr	CONTROL, r0
 800a70a:	b662      	cpsie	i
 800a70c:	b661      	cpsie	f
 800a70e:	f3bf 8f4f 	dsb	sy
 800a712:	f3bf 8f6f 	isb	sy
 800a716:	df00      	svc	0
 800a718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a71a:	bf00      	nop
 800a71c:	e000ed08 	.word	0xe000ed08

0800a720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b086      	sub	sp, #24
 800a724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a726:	4b47      	ldr	r3, [pc, #284]	@ (800a844 <xPortStartScheduler+0x124>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a47      	ldr	r2, [pc, #284]	@ (800a848 <xPortStartScheduler+0x128>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d10b      	bne.n	800a748 <xPortStartScheduler+0x28>
	__asm volatile
 800a730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a734:	f383 8811 	msr	BASEPRI, r3
 800a738:	f3bf 8f6f 	isb	sy
 800a73c:	f3bf 8f4f 	dsb	sy
 800a740:	60fb      	str	r3, [r7, #12]
}
 800a742:	bf00      	nop
 800a744:	bf00      	nop
 800a746:	e7fd      	b.n	800a744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a748:	4b3e      	ldr	r3, [pc, #248]	@ (800a844 <xPortStartScheduler+0x124>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a3f      	ldr	r2, [pc, #252]	@ (800a84c <xPortStartScheduler+0x12c>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d10b      	bne.n	800a76a <xPortStartScheduler+0x4a>
	__asm volatile
 800a752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a756:	f383 8811 	msr	BASEPRI, r3
 800a75a:	f3bf 8f6f 	isb	sy
 800a75e:	f3bf 8f4f 	dsb	sy
 800a762:	613b      	str	r3, [r7, #16]
}
 800a764:	bf00      	nop
 800a766:	bf00      	nop
 800a768:	e7fd      	b.n	800a766 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a76a:	4b39      	ldr	r3, [pc, #228]	@ (800a850 <xPortStartScheduler+0x130>)
 800a76c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	b2db      	uxtb	r3, r3
 800a774:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	22ff      	movs	r2, #255	@ 0xff
 800a77a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a77c:	697b      	ldr	r3, [r7, #20]
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	b2db      	uxtb	r3, r3
 800a782:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a784:	78fb      	ldrb	r3, [r7, #3]
 800a786:	b2db      	uxtb	r3, r3
 800a788:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a78c:	b2da      	uxtb	r2, r3
 800a78e:	4b31      	ldr	r3, [pc, #196]	@ (800a854 <xPortStartScheduler+0x134>)
 800a790:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a792:	4b31      	ldr	r3, [pc, #196]	@ (800a858 <xPortStartScheduler+0x138>)
 800a794:	2207      	movs	r2, #7
 800a796:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a798:	e009      	b.n	800a7ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a79a:	4b2f      	ldr	r3, [pc, #188]	@ (800a858 <xPortStartScheduler+0x138>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	3b01      	subs	r3, #1
 800a7a0:	4a2d      	ldr	r2, [pc, #180]	@ (800a858 <xPortStartScheduler+0x138>)
 800a7a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a7a4:	78fb      	ldrb	r3, [r7, #3]
 800a7a6:	b2db      	uxtb	r3, r3
 800a7a8:	005b      	lsls	r3, r3, #1
 800a7aa:	b2db      	uxtb	r3, r3
 800a7ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a7ae:	78fb      	ldrb	r3, [r7, #3]
 800a7b0:	b2db      	uxtb	r3, r3
 800a7b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7b6:	2b80      	cmp	r3, #128	@ 0x80
 800a7b8:	d0ef      	beq.n	800a79a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a7ba:	4b27      	ldr	r3, [pc, #156]	@ (800a858 <xPortStartScheduler+0x138>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f1c3 0307 	rsb	r3, r3, #7
 800a7c2:	2b04      	cmp	r3, #4
 800a7c4:	d00b      	beq.n	800a7de <xPortStartScheduler+0xbe>
	__asm volatile
 800a7c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ca:	f383 8811 	msr	BASEPRI, r3
 800a7ce:	f3bf 8f6f 	isb	sy
 800a7d2:	f3bf 8f4f 	dsb	sy
 800a7d6:	60bb      	str	r3, [r7, #8]
}
 800a7d8:	bf00      	nop
 800a7da:	bf00      	nop
 800a7dc:	e7fd      	b.n	800a7da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a7de:	4b1e      	ldr	r3, [pc, #120]	@ (800a858 <xPortStartScheduler+0x138>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	021b      	lsls	r3, r3, #8
 800a7e4:	4a1c      	ldr	r2, [pc, #112]	@ (800a858 <xPortStartScheduler+0x138>)
 800a7e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a7e8:	4b1b      	ldr	r3, [pc, #108]	@ (800a858 <xPortStartScheduler+0x138>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a7f0:	4a19      	ldr	r2, [pc, #100]	@ (800a858 <xPortStartScheduler+0x138>)
 800a7f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	b2da      	uxtb	r2, r3
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a7fc:	4b17      	ldr	r3, [pc, #92]	@ (800a85c <xPortStartScheduler+0x13c>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a16      	ldr	r2, [pc, #88]	@ (800a85c <xPortStartScheduler+0x13c>)
 800a802:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a806:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a808:	4b14      	ldr	r3, [pc, #80]	@ (800a85c <xPortStartScheduler+0x13c>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	4a13      	ldr	r2, [pc, #76]	@ (800a85c <xPortStartScheduler+0x13c>)
 800a80e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a812:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a814:	f000 f8da 	bl	800a9cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a818:	4b11      	ldr	r3, [pc, #68]	@ (800a860 <xPortStartScheduler+0x140>)
 800a81a:	2200      	movs	r2, #0
 800a81c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a81e:	f000 f8f9 	bl	800aa14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a822:	4b10      	ldr	r3, [pc, #64]	@ (800a864 <xPortStartScheduler+0x144>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4a0f      	ldr	r2, [pc, #60]	@ (800a864 <xPortStartScheduler+0x144>)
 800a828:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a82c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a82e:	f7ff ff63 	bl	800a6f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a832:	f7ff fa6f 	bl	8009d14 <vTaskSwitchContext>
	prvTaskExitError();
 800a836:	f7ff ff17 	bl	800a668 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a83a:	2300      	movs	r3, #0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3718      	adds	r7, #24
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	e000ed00 	.word	0xe000ed00
 800a848:	410fc271 	.word	0x410fc271
 800a84c:	410fc270 	.word	0x410fc270
 800a850:	e000e400 	.word	0xe000e400
 800a854:	240007ac 	.word	0x240007ac
 800a858:	240007b0 	.word	0x240007b0
 800a85c:	e000ed20 	.word	0xe000ed20
 800a860:	24000010 	.word	0x24000010
 800a864:	e000ef34 	.word	0xe000ef34

0800a868 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
	__asm volatile
 800a86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a872:	f383 8811 	msr	BASEPRI, r3
 800a876:	f3bf 8f6f 	isb	sy
 800a87a:	f3bf 8f4f 	dsb	sy
 800a87e:	607b      	str	r3, [r7, #4]
}
 800a880:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a882:	4b10      	ldr	r3, [pc, #64]	@ (800a8c4 <vPortEnterCritical+0x5c>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	3301      	adds	r3, #1
 800a888:	4a0e      	ldr	r2, [pc, #56]	@ (800a8c4 <vPortEnterCritical+0x5c>)
 800a88a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a88c:	4b0d      	ldr	r3, [pc, #52]	@ (800a8c4 <vPortEnterCritical+0x5c>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	2b01      	cmp	r3, #1
 800a892:	d110      	bne.n	800a8b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a894:	4b0c      	ldr	r3, [pc, #48]	@ (800a8c8 <vPortEnterCritical+0x60>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	b2db      	uxtb	r3, r3
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d00b      	beq.n	800a8b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a89e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a2:	f383 8811 	msr	BASEPRI, r3
 800a8a6:	f3bf 8f6f 	isb	sy
 800a8aa:	f3bf 8f4f 	dsb	sy
 800a8ae:	603b      	str	r3, [r7, #0]
}
 800a8b0:	bf00      	nop
 800a8b2:	bf00      	nop
 800a8b4:	e7fd      	b.n	800a8b2 <vPortEnterCritical+0x4a>
	}
}
 800a8b6:	bf00      	nop
 800a8b8:	370c      	adds	r7, #12
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr
 800a8c2:	bf00      	nop
 800a8c4:	24000010 	.word	0x24000010
 800a8c8:	e000ed04 	.word	0xe000ed04

0800a8cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b083      	sub	sp, #12
 800a8d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a8d2:	4b12      	ldr	r3, [pc, #72]	@ (800a91c <vPortExitCritical+0x50>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d10b      	bne.n	800a8f2 <vPortExitCritical+0x26>
	__asm volatile
 800a8da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8de:	f383 8811 	msr	BASEPRI, r3
 800a8e2:	f3bf 8f6f 	isb	sy
 800a8e6:	f3bf 8f4f 	dsb	sy
 800a8ea:	607b      	str	r3, [r7, #4]
}
 800a8ec:	bf00      	nop
 800a8ee:	bf00      	nop
 800a8f0:	e7fd      	b.n	800a8ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a8f2:	4b0a      	ldr	r3, [pc, #40]	@ (800a91c <vPortExitCritical+0x50>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	4a08      	ldr	r2, [pc, #32]	@ (800a91c <vPortExitCritical+0x50>)
 800a8fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a8fc:	4b07      	ldr	r3, [pc, #28]	@ (800a91c <vPortExitCritical+0x50>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d105      	bne.n	800a910 <vPortExitCritical+0x44>
 800a904:	2300      	movs	r3, #0
 800a906:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	f383 8811 	msr	BASEPRI, r3
}
 800a90e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a910:	bf00      	nop
 800a912:	370c      	adds	r7, #12
 800a914:	46bd      	mov	sp, r7
 800a916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91a:	4770      	bx	lr
 800a91c:	24000010 	.word	0x24000010

0800a920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a920:	f3ef 8009 	mrs	r0, PSP
 800a924:	f3bf 8f6f 	isb	sy
 800a928:	4b15      	ldr	r3, [pc, #84]	@ (800a980 <pxCurrentTCBConst>)
 800a92a:	681a      	ldr	r2, [r3, #0]
 800a92c:	f01e 0f10 	tst.w	lr, #16
 800a930:	bf08      	it	eq
 800a932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a93a:	6010      	str	r0, [r2, #0]
 800a93c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a940:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a944:	f380 8811 	msr	BASEPRI, r0
 800a948:	f3bf 8f4f 	dsb	sy
 800a94c:	f3bf 8f6f 	isb	sy
 800a950:	f7ff f9e0 	bl	8009d14 <vTaskSwitchContext>
 800a954:	f04f 0000 	mov.w	r0, #0
 800a958:	f380 8811 	msr	BASEPRI, r0
 800a95c:	bc09      	pop	{r0, r3}
 800a95e:	6819      	ldr	r1, [r3, #0]
 800a960:	6808      	ldr	r0, [r1, #0]
 800a962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a966:	f01e 0f10 	tst.w	lr, #16
 800a96a:	bf08      	it	eq
 800a96c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a970:	f380 8809 	msr	PSP, r0
 800a974:	f3bf 8f6f 	isb	sy
 800a978:	4770      	bx	lr
 800a97a:	bf00      	nop
 800a97c:	f3af 8000 	nop.w

0800a980 <pxCurrentTCBConst>:
 800a980:	24000680 	.word	0x24000680
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a984:	bf00      	nop
 800a986:	bf00      	nop

0800a988 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
	__asm volatile
 800a98e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a992:	f383 8811 	msr	BASEPRI, r3
 800a996:	f3bf 8f6f 	isb	sy
 800a99a:	f3bf 8f4f 	dsb	sy
 800a99e:	607b      	str	r3, [r7, #4]
}
 800a9a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a9a2:	f7ff f8fd 	bl	8009ba0 <xTaskIncrementTick>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d003      	beq.n	800a9b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a9ac:	4b06      	ldr	r3, [pc, #24]	@ (800a9c8 <SysTick_Handler+0x40>)
 800a9ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9b2:	601a      	str	r2, [r3, #0]
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	f383 8811 	msr	BASEPRI, r3
}
 800a9be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a9c0:	bf00      	nop
 800a9c2:	3708      	adds	r7, #8
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}
 800a9c8:	e000ed04 	.word	0xe000ed04

0800a9cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a9d0:	4b0b      	ldr	r3, [pc, #44]	@ (800aa00 <vPortSetupTimerInterrupt+0x34>)
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a9d6:	4b0b      	ldr	r3, [pc, #44]	@ (800aa04 <vPortSetupTimerInterrupt+0x38>)
 800a9d8:	2200      	movs	r2, #0
 800a9da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a9dc:	4b0a      	ldr	r3, [pc, #40]	@ (800aa08 <vPortSetupTimerInterrupt+0x3c>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	4a0a      	ldr	r2, [pc, #40]	@ (800aa0c <vPortSetupTimerInterrupt+0x40>)
 800a9e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a9e6:	099b      	lsrs	r3, r3, #6
 800a9e8:	4a09      	ldr	r2, [pc, #36]	@ (800aa10 <vPortSetupTimerInterrupt+0x44>)
 800a9ea:	3b01      	subs	r3, #1
 800a9ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a9ee:	4b04      	ldr	r3, [pc, #16]	@ (800aa00 <vPortSetupTimerInterrupt+0x34>)
 800a9f0:	2207      	movs	r2, #7
 800a9f2:	601a      	str	r2, [r3, #0]
}
 800a9f4:	bf00      	nop
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fc:	4770      	bx	lr
 800a9fe:	bf00      	nop
 800aa00:	e000e010 	.word	0xe000e010
 800aa04:	e000e018 	.word	0xe000e018
 800aa08:	24000000 	.word	0x24000000
 800aa0c:	10624dd3 	.word	0x10624dd3
 800aa10:	e000e014 	.word	0xe000e014

0800aa14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aa14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800aa24 <vPortEnableVFP+0x10>
 800aa18:	6801      	ldr	r1, [r0, #0]
 800aa1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800aa1e:	6001      	str	r1, [r0, #0]
 800aa20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aa22:	bf00      	nop
 800aa24:	e000ed88 	.word	0xe000ed88

0800aa28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aa28:	b480      	push	{r7}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aa2e:	f3ef 8305 	mrs	r3, IPSR
 800aa32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2b0f      	cmp	r3, #15
 800aa38:	d915      	bls.n	800aa66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aa3a:	4a18      	ldr	r2, [pc, #96]	@ (800aa9c <vPortValidateInterruptPriority+0x74>)
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	4413      	add	r3, r2
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aa44:	4b16      	ldr	r3, [pc, #88]	@ (800aaa0 <vPortValidateInterruptPriority+0x78>)
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	7afa      	ldrb	r2, [r7, #11]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d20b      	bcs.n	800aa66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800aa4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa52:	f383 8811 	msr	BASEPRI, r3
 800aa56:	f3bf 8f6f 	isb	sy
 800aa5a:	f3bf 8f4f 	dsb	sy
 800aa5e:	607b      	str	r3, [r7, #4]
}
 800aa60:	bf00      	nop
 800aa62:	bf00      	nop
 800aa64:	e7fd      	b.n	800aa62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aa66:	4b0f      	ldr	r3, [pc, #60]	@ (800aaa4 <vPortValidateInterruptPriority+0x7c>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aa6e:	4b0e      	ldr	r3, [pc, #56]	@ (800aaa8 <vPortValidateInterruptPriority+0x80>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d90b      	bls.n	800aa8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aa76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa7a:	f383 8811 	msr	BASEPRI, r3
 800aa7e:	f3bf 8f6f 	isb	sy
 800aa82:	f3bf 8f4f 	dsb	sy
 800aa86:	603b      	str	r3, [r7, #0]
}
 800aa88:	bf00      	nop
 800aa8a:	bf00      	nop
 800aa8c:	e7fd      	b.n	800aa8a <vPortValidateInterruptPriority+0x62>
	}
 800aa8e:	bf00      	nop
 800aa90:	3714      	adds	r7, #20
 800aa92:	46bd      	mov	sp, r7
 800aa94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa98:	4770      	bx	lr
 800aa9a:	bf00      	nop
 800aa9c:	e000e3f0 	.word	0xe000e3f0
 800aaa0:	240007ac 	.word	0x240007ac
 800aaa4:	e000ed0c 	.word	0xe000ed0c
 800aaa8:	240007b0 	.word	0x240007b0

0800aaac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b08a      	sub	sp, #40	@ 0x28
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aab4:	2300      	movs	r3, #0
 800aab6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aab8:	f7fe ffc6 	bl	8009a48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aabc:	4b5c      	ldr	r3, [pc, #368]	@ (800ac30 <pvPortMalloc+0x184>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d101      	bne.n	800aac8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aac4:	f000 f924 	bl	800ad10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aac8:	4b5a      	ldr	r3, [pc, #360]	@ (800ac34 <pvPortMalloc+0x188>)
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	4013      	ands	r3, r2
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	f040 8095 	bne.w	800ac00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d01e      	beq.n	800ab1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800aadc:	2208      	movs	r2, #8
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	4413      	add	r3, r2
 800aae2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f003 0307 	and.w	r3, r3, #7
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d015      	beq.n	800ab1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f023 0307 	bic.w	r3, r3, #7
 800aaf4:	3308      	adds	r3, #8
 800aaf6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f003 0307 	and.w	r3, r3, #7
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00b      	beq.n	800ab1a <pvPortMalloc+0x6e>
	__asm volatile
 800ab02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab06:	f383 8811 	msr	BASEPRI, r3
 800ab0a:	f3bf 8f6f 	isb	sy
 800ab0e:	f3bf 8f4f 	dsb	sy
 800ab12:	617b      	str	r3, [r7, #20]
}
 800ab14:	bf00      	nop
 800ab16:	bf00      	nop
 800ab18:	e7fd      	b.n	800ab16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d06f      	beq.n	800ac00 <pvPortMalloc+0x154>
 800ab20:	4b45      	ldr	r3, [pc, #276]	@ (800ac38 <pvPortMalloc+0x18c>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	429a      	cmp	r2, r3
 800ab28:	d86a      	bhi.n	800ac00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ab2a:	4b44      	ldr	r3, [pc, #272]	@ (800ac3c <pvPortMalloc+0x190>)
 800ab2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ab2e:	4b43      	ldr	r3, [pc, #268]	@ (800ac3c <pvPortMalloc+0x190>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab34:	e004      	b.n	800ab40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ab36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ab3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	687a      	ldr	r2, [r7, #4]
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d903      	bls.n	800ab52 <pvPortMalloc+0xa6>
 800ab4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1f1      	bne.n	800ab36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ab52:	4b37      	ldr	r3, [pc, #220]	@ (800ac30 <pvPortMalloc+0x184>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d051      	beq.n	800ac00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ab5c:	6a3b      	ldr	r3, [r7, #32]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	2208      	movs	r2, #8
 800ab62:	4413      	add	r3, r2
 800ab64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ab66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	6a3b      	ldr	r3, [r7, #32]
 800ab6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ab6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab70:	685a      	ldr	r2, [r3, #4]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	1ad2      	subs	r2, r2, r3
 800ab76:	2308      	movs	r3, #8
 800ab78:	005b      	lsls	r3, r3, #1
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d920      	bls.n	800abc0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ab7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	4413      	add	r3, r2
 800ab84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab86:	69bb      	ldr	r3, [r7, #24]
 800ab88:	f003 0307 	and.w	r3, r3, #7
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d00b      	beq.n	800aba8 <pvPortMalloc+0xfc>
	__asm volatile
 800ab90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab94:	f383 8811 	msr	BASEPRI, r3
 800ab98:	f3bf 8f6f 	isb	sy
 800ab9c:	f3bf 8f4f 	dsb	sy
 800aba0:	613b      	str	r3, [r7, #16]
}
 800aba2:	bf00      	nop
 800aba4:	bf00      	nop
 800aba6:	e7fd      	b.n	800aba4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abaa:	685a      	ldr	r2, [r3, #4]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	1ad2      	subs	r2, r2, r3
 800abb0:	69bb      	ldr	r3, [r7, #24]
 800abb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800abb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800abba:	69b8      	ldr	r0, [r7, #24]
 800abbc:	f000 f90a 	bl	800add4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800abc0:	4b1d      	ldr	r3, [pc, #116]	@ (800ac38 <pvPortMalloc+0x18c>)
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	1ad3      	subs	r3, r2, r3
 800abca:	4a1b      	ldr	r2, [pc, #108]	@ (800ac38 <pvPortMalloc+0x18c>)
 800abcc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800abce:	4b1a      	ldr	r3, [pc, #104]	@ (800ac38 <pvPortMalloc+0x18c>)
 800abd0:	681a      	ldr	r2, [r3, #0]
 800abd2:	4b1b      	ldr	r3, [pc, #108]	@ (800ac40 <pvPortMalloc+0x194>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d203      	bcs.n	800abe2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800abda:	4b17      	ldr	r3, [pc, #92]	@ (800ac38 <pvPortMalloc+0x18c>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4a18      	ldr	r2, [pc, #96]	@ (800ac40 <pvPortMalloc+0x194>)
 800abe0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800abe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe4:	685a      	ldr	r2, [r3, #4]
 800abe6:	4b13      	ldr	r3, [pc, #76]	@ (800ac34 <pvPortMalloc+0x188>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	431a      	orrs	r2, r3
 800abec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800abf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf2:	2200      	movs	r2, #0
 800abf4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800abf6:	4b13      	ldr	r3, [pc, #76]	@ (800ac44 <pvPortMalloc+0x198>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	3301      	adds	r3, #1
 800abfc:	4a11      	ldr	r2, [pc, #68]	@ (800ac44 <pvPortMalloc+0x198>)
 800abfe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ac00:	f7fe ff30 	bl	8009a64 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac04:	69fb      	ldr	r3, [r7, #28]
 800ac06:	f003 0307 	and.w	r3, r3, #7
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d00b      	beq.n	800ac26 <pvPortMalloc+0x17a>
	__asm volatile
 800ac0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac12:	f383 8811 	msr	BASEPRI, r3
 800ac16:	f3bf 8f6f 	isb	sy
 800ac1a:	f3bf 8f4f 	dsb	sy
 800ac1e:	60fb      	str	r3, [r7, #12]
}
 800ac20:	bf00      	nop
 800ac22:	bf00      	nop
 800ac24:	e7fd      	b.n	800ac22 <pvPortMalloc+0x176>
	return pvReturn;
 800ac26:	69fb      	ldr	r3, [r7, #28]
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3728      	adds	r7, #40	@ 0x28
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}
 800ac30:	240043bc 	.word	0x240043bc
 800ac34:	240043d0 	.word	0x240043d0
 800ac38:	240043c0 	.word	0x240043c0
 800ac3c:	240043b4 	.word	0x240043b4
 800ac40:	240043c4 	.word	0x240043c4
 800ac44:	240043c8 	.word	0x240043c8

0800ac48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b086      	sub	sp, #24
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d04f      	beq.n	800acfa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ac5a:	2308      	movs	r3, #8
 800ac5c:	425b      	negs	r3, r3
 800ac5e:	697a      	ldr	r2, [r7, #20]
 800ac60:	4413      	add	r3, r2
 800ac62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	685a      	ldr	r2, [r3, #4]
 800ac6c:	4b25      	ldr	r3, [pc, #148]	@ (800ad04 <vPortFree+0xbc>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4013      	ands	r3, r2
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d10b      	bne.n	800ac8e <vPortFree+0x46>
	__asm volatile
 800ac76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac7a:	f383 8811 	msr	BASEPRI, r3
 800ac7e:	f3bf 8f6f 	isb	sy
 800ac82:	f3bf 8f4f 	dsb	sy
 800ac86:	60fb      	str	r3, [r7, #12]
}
 800ac88:	bf00      	nop
 800ac8a:	bf00      	nop
 800ac8c:	e7fd      	b.n	800ac8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d00b      	beq.n	800acae <vPortFree+0x66>
	__asm volatile
 800ac96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac9a:	f383 8811 	msr	BASEPRI, r3
 800ac9e:	f3bf 8f6f 	isb	sy
 800aca2:	f3bf 8f4f 	dsb	sy
 800aca6:	60bb      	str	r3, [r7, #8]
}
 800aca8:	bf00      	nop
 800acaa:	bf00      	nop
 800acac:	e7fd      	b.n	800acaa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	685a      	ldr	r2, [r3, #4]
 800acb2:	4b14      	ldr	r3, [pc, #80]	@ (800ad04 <vPortFree+0xbc>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4013      	ands	r3, r2
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d01e      	beq.n	800acfa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800acbc:	693b      	ldr	r3, [r7, #16]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d11a      	bne.n	800acfa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	685a      	ldr	r2, [r3, #4]
 800acc8:	4b0e      	ldr	r3, [pc, #56]	@ (800ad04 <vPortFree+0xbc>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	43db      	mvns	r3, r3
 800acce:	401a      	ands	r2, r3
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800acd4:	f7fe feb8 	bl	8009a48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800acd8:	693b      	ldr	r3, [r7, #16]
 800acda:	685a      	ldr	r2, [r3, #4]
 800acdc:	4b0a      	ldr	r3, [pc, #40]	@ (800ad08 <vPortFree+0xc0>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	4413      	add	r3, r2
 800ace2:	4a09      	ldr	r2, [pc, #36]	@ (800ad08 <vPortFree+0xc0>)
 800ace4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ace6:	6938      	ldr	r0, [r7, #16]
 800ace8:	f000 f874 	bl	800add4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800acec:	4b07      	ldr	r3, [pc, #28]	@ (800ad0c <vPortFree+0xc4>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	3301      	adds	r3, #1
 800acf2:	4a06      	ldr	r2, [pc, #24]	@ (800ad0c <vPortFree+0xc4>)
 800acf4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800acf6:	f7fe feb5 	bl	8009a64 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800acfa:	bf00      	nop
 800acfc:	3718      	adds	r7, #24
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	240043d0 	.word	0x240043d0
 800ad08:	240043c0 	.word	0x240043c0
 800ad0c:	240043cc 	.word	0x240043cc

0800ad10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ad10:	b480      	push	{r7}
 800ad12:	b085      	sub	sp, #20
 800ad14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ad16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ad1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ad1c:	4b27      	ldr	r3, [pc, #156]	@ (800adbc <prvHeapInit+0xac>)
 800ad1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f003 0307 	and.w	r3, r3, #7
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d00c      	beq.n	800ad44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	3307      	adds	r3, #7
 800ad2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f023 0307 	bic.w	r3, r3, #7
 800ad36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ad38:	68ba      	ldr	r2, [r7, #8]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	1ad3      	subs	r3, r2, r3
 800ad3e:	4a1f      	ldr	r2, [pc, #124]	@ (800adbc <prvHeapInit+0xac>)
 800ad40:	4413      	add	r3, r2
 800ad42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ad48:	4a1d      	ldr	r2, [pc, #116]	@ (800adc0 <prvHeapInit+0xb0>)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ad4e:	4b1c      	ldr	r3, [pc, #112]	@ (800adc0 <prvHeapInit+0xb0>)
 800ad50:	2200      	movs	r2, #0
 800ad52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	68ba      	ldr	r2, [r7, #8]
 800ad58:	4413      	add	r3, r2
 800ad5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ad5c:	2208      	movs	r2, #8
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	1a9b      	subs	r3, r3, r2
 800ad62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	f023 0307 	bic.w	r3, r3, #7
 800ad6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	4a15      	ldr	r2, [pc, #84]	@ (800adc4 <prvHeapInit+0xb4>)
 800ad70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ad72:	4b14      	ldr	r3, [pc, #80]	@ (800adc4 <prvHeapInit+0xb4>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	2200      	movs	r2, #0
 800ad78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ad7a:	4b12      	ldr	r3, [pc, #72]	@ (800adc4 <prvHeapInit+0xb4>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	2200      	movs	r2, #0
 800ad80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	68fa      	ldr	r2, [r7, #12]
 800ad8a:	1ad2      	subs	r2, r2, r3
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ad90:	4b0c      	ldr	r3, [pc, #48]	@ (800adc4 <prvHeapInit+0xb4>)
 800ad92:	681a      	ldr	r2, [r3, #0]
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	685b      	ldr	r3, [r3, #4]
 800ad9c:	4a0a      	ldr	r2, [pc, #40]	@ (800adc8 <prvHeapInit+0xb8>)
 800ad9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	4a09      	ldr	r2, [pc, #36]	@ (800adcc <prvHeapInit+0xbc>)
 800ada6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ada8:	4b09      	ldr	r3, [pc, #36]	@ (800add0 <prvHeapInit+0xc0>)
 800adaa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800adae:	601a      	str	r2, [r3, #0]
}
 800adb0:	bf00      	nop
 800adb2:	3714      	adds	r7, #20
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr
 800adbc:	240007b4 	.word	0x240007b4
 800adc0:	240043b4 	.word	0x240043b4
 800adc4:	240043bc 	.word	0x240043bc
 800adc8:	240043c4 	.word	0x240043c4
 800adcc:	240043c0 	.word	0x240043c0
 800add0:	240043d0 	.word	0x240043d0

0800add4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800add4:	b480      	push	{r7}
 800add6:	b085      	sub	sp, #20
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800addc:	4b28      	ldr	r3, [pc, #160]	@ (800ae80 <prvInsertBlockIntoFreeList+0xac>)
 800adde:	60fb      	str	r3, [r7, #12]
 800ade0:	e002      	b.n	800ade8 <prvInsertBlockIntoFreeList+0x14>
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	60fb      	str	r3, [r7, #12]
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	687a      	ldr	r2, [r7, #4]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d8f7      	bhi.n	800ade2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	68ba      	ldr	r2, [r7, #8]
 800adfc:	4413      	add	r3, r2
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d108      	bne.n	800ae16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	685a      	ldr	r2, [r3, #4]
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	441a      	add	r2, r3
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	68ba      	ldr	r2, [r7, #8]
 800ae20:	441a      	add	r2, r3
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	429a      	cmp	r2, r3
 800ae28:	d118      	bne.n	800ae5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681a      	ldr	r2, [r3, #0]
 800ae2e:	4b15      	ldr	r3, [pc, #84]	@ (800ae84 <prvInsertBlockIntoFreeList+0xb0>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	429a      	cmp	r2, r3
 800ae34:	d00d      	beq.n	800ae52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	685a      	ldr	r2, [r3, #4]
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	685b      	ldr	r3, [r3, #4]
 800ae40:	441a      	add	r2, r3
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	601a      	str	r2, [r3, #0]
 800ae50:	e008      	b.n	800ae64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ae52:	4b0c      	ldr	r3, [pc, #48]	@ (800ae84 <prvInsertBlockIntoFreeList+0xb0>)
 800ae54:	681a      	ldr	r2, [r3, #0]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	601a      	str	r2, [r3, #0]
 800ae5a:	e003      	b.n	800ae64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681a      	ldr	r2, [r3, #0]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ae64:	68fa      	ldr	r2, [r7, #12]
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d002      	beq.n	800ae72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	687a      	ldr	r2, [r7, #4]
 800ae70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae72:	bf00      	nop
 800ae74:	3714      	adds	r7, #20
 800ae76:	46bd      	mov	sp, r7
 800ae78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7c:	4770      	bx	lr
 800ae7e:	bf00      	nop
 800ae80:	240043b4 	.word	0x240043b4
 800ae84:	240043bc 	.word	0x240043bc

0800ae88 <__cvt>:
 800ae88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae8a:	ed2d 8b02 	vpush	{d8}
 800ae8e:	eeb0 8b40 	vmov.f64	d8, d0
 800ae92:	b085      	sub	sp, #20
 800ae94:	4617      	mov	r7, r2
 800ae96:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ae98:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae9a:	ee18 2a90 	vmov	r2, s17
 800ae9e:	f025 0520 	bic.w	r5, r5, #32
 800aea2:	2a00      	cmp	r2, #0
 800aea4:	bfb6      	itet	lt
 800aea6:	222d      	movlt	r2, #45	@ 0x2d
 800aea8:	2200      	movge	r2, #0
 800aeaa:	eeb1 8b40 	vneglt.f64	d8, d0
 800aeae:	2d46      	cmp	r5, #70	@ 0x46
 800aeb0:	460c      	mov	r4, r1
 800aeb2:	701a      	strb	r2, [r3, #0]
 800aeb4:	d004      	beq.n	800aec0 <__cvt+0x38>
 800aeb6:	2d45      	cmp	r5, #69	@ 0x45
 800aeb8:	d100      	bne.n	800aebc <__cvt+0x34>
 800aeba:	3401      	adds	r4, #1
 800aebc:	2102      	movs	r1, #2
 800aebe:	e000      	b.n	800aec2 <__cvt+0x3a>
 800aec0:	2103      	movs	r1, #3
 800aec2:	ab03      	add	r3, sp, #12
 800aec4:	9301      	str	r3, [sp, #4]
 800aec6:	ab02      	add	r3, sp, #8
 800aec8:	9300      	str	r3, [sp, #0]
 800aeca:	4622      	mov	r2, r4
 800aecc:	4633      	mov	r3, r6
 800aece:	eeb0 0b48 	vmov.f64	d0, d8
 800aed2:	f001 f8b9 	bl	800c048 <_dtoa_r>
 800aed6:	2d47      	cmp	r5, #71	@ 0x47
 800aed8:	d114      	bne.n	800af04 <__cvt+0x7c>
 800aeda:	07fb      	lsls	r3, r7, #31
 800aedc:	d50a      	bpl.n	800aef4 <__cvt+0x6c>
 800aede:	1902      	adds	r2, r0, r4
 800aee0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800aee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aee8:	bf08      	it	eq
 800aeea:	9203      	streq	r2, [sp, #12]
 800aeec:	2130      	movs	r1, #48	@ 0x30
 800aeee:	9b03      	ldr	r3, [sp, #12]
 800aef0:	4293      	cmp	r3, r2
 800aef2:	d319      	bcc.n	800af28 <__cvt+0xa0>
 800aef4:	9b03      	ldr	r3, [sp, #12]
 800aef6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aef8:	1a1b      	subs	r3, r3, r0
 800aefa:	6013      	str	r3, [r2, #0]
 800aefc:	b005      	add	sp, #20
 800aefe:	ecbd 8b02 	vpop	{d8}
 800af02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af04:	2d46      	cmp	r5, #70	@ 0x46
 800af06:	eb00 0204 	add.w	r2, r0, r4
 800af0a:	d1e9      	bne.n	800aee0 <__cvt+0x58>
 800af0c:	7803      	ldrb	r3, [r0, #0]
 800af0e:	2b30      	cmp	r3, #48	@ 0x30
 800af10:	d107      	bne.n	800af22 <__cvt+0x9a>
 800af12:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800af16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1a:	bf1c      	itt	ne
 800af1c:	f1c4 0401 	rsbne	r4, r4, #1
 800af20:	6034      	strne	r4, [r6, #0]
 800af22:	6833      	ldr	r3, [r6, #0]
 800af24:	441a      	add	r2, r3
 800af26:	e7db      	b.n	800aee0 <__cvt+0x58>
 800af28:	1c5c      	adds	r4, r3, #1
 800af2a:	9403      	str	r4, [sp, #12]
 800af2c:	7019      	strb	r1, [r3, #0]
 800af2e:	e7de      	b.n	800aeee <__cvt+0x66>

0800af30 <__exponent>:
 800af30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af32:	2900      	cmp	r1, #0
 800af34:	bfba      	itte	lt
 800af36:	4249      	neglt	r1, r1
 800af38:	232d      	movlt	r3, #45	@ 0x2d
 800af3a:	232b      	movge	r3, #43	@ 0x2b
 800af3c:	2909      	cmp	r1, #9
 800af3e:	7002      	strb	r2, [r0, #0]
 800af40:	7043      	strb	r3, [r0, #1]
 800af42:	dd29      	ble.n	800af98 <__exponent+0x68>
 800af44:	f10d 0307 	add.w	r3, sp, #7
 800af48:	461d      	mov	r5, r3
 800af4a:	270a      	movs	r7, #10
 800af4c:	461a      	mov	r2, r3
 800af4e:	fbb1 f6f7 	udiv	r6, r1, r7
 800af52:	fb07 1416 	mls	r4, r7, r6, r1
 800af56:	3430      	adds	r4, #48	@ 0x30
 800af58:	f802 4c01 	strb.w	r4, [r2, #-1]
 800af5c:	460c      	mov	r4, r1
 800af5e:	2c63      	cmp	r4, #99	@ 0x63
 800af60:	f103 33ff 	add.w	r3, r3, #4294967295
 800af64:	4631      	mov	r1, r6
 800af66:	dcf1      	bgt.n	800af4c <__exponent+0x1c>
 800af68:	3130      	adds	r1, #48	@ 0x30
 800af6a:	1e94      	subs	r4, r2, #2
 800af6c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800af70:	1c41      	adds	r1, r0, #1
 800af72:	4623      	mov	r3, r4
 800af74:	42ab      	cmp	r3, r5
 800af76:	d30a      	bcc.n	800af8e <__exponent+0x5e>
 800af78:	f10d 0309 	add.w	r3, sp, #9
 800af7c:	1a9b      	subs	r3, r3, r2
 800af7e:	42ac      	cmp	r4, r5
 800af80:	bf88      	it	hi
 800af82:	2300      	movhi	r3, #0
 800af84:	3302      	adds	r3, #2
 800af86:	4403      	add	r3, r0
 800af88:	1a18      	subs	r0, r3, r0
 800af8a:	b003      	add	sp, #12
 800af8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af8e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af92:	f801 6f01 	strb.w	r6, [r1, #1]!
 800af96:	e7ed      	b.n	800af74 <__exponent+0x44>
 800af98:	2330      	movs	r3, #48	@ 0x30
 800af9a:	3130      	adds	r1, #48	@ 0x30
 800af9c:	7083      	strb	r3, [r0, #2]
 800af9e:	70c1      	strb	r1, [r0, #3]
 800afa0:	1d03      	adds	r3, r0, #4
 800afa2:	e7f1      	b.n	800af88 <__exponent+0x58>
 800afa4:	0000      	movs	r0, r0
	...

0800afa8 <_printf_float>:
 800afa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afac:	b08d      	sub	sp, #52	@ 0x34
 800afae:	460c      	mov	r4, r1
 800afb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800afb4:	4616      	mov	r6, r2
 800afb6:	461f      	mov	r7, r3
 800afb8:	4605      	mov	r5, r0
 800afba:	f000 fed1 	bl	800bd60 <_localeconv_r>
 800afbe:	f8d0 b000 	ldr.w	fp, [r0]
 800afc2:	4658      	mov	r0, fp
 800afc4:	f7f5 f9dc 	bl	8000380 <strlen>
 800afc8:	2300      	movs	r3, #0
 800afca:	930a      	str	r3, [sp, #40]	@ 0x28
 800afcc:	f8d8 3000 	ldr.w	r3, [r8]
 800afd0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800afd4:	6822      	ldr	r2, [r4, #0]
 800afd6:	9005      	str	r0, [sp, #20]
 800afd8:	3307      	adds	r3, #7
 800afda:	f023 0307 	bic.w	r3, r3, #7
 800afde:	f103 0108 	add.w	r1, r3, #8
 800afe2:	f8c8 1000 	str.w	r1, [r8]
 800afe6:	ed93 0b00 	vldr	d0, [r3]
 800afea:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800b248 <_printf_float+0x2a0>
 800afee:	eeb0 7bc0 	vabs.f64	d7, d0
 800aff2:	eeb4 7b46 	vcmp.f64	d7, d6
 800aff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800affa:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800affe:	dd24      	ble.n	800b04a <_printf_float+0xa2>
 800b000:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b008:	d502      	bpl.n	800b010 <_printf_float+0x68>
 800b00a:	232d      	movs	r3, #45	@ 0x2d
 800b00c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b010:	498f      	ldr	r1, [pc, #572]	@ (800b250 <_printf_float+0x2a8>)
 800b012:	4b90      	ldr	r3, [pc, #576]	@ (800b254 <_printf_float+0x2ac>)
 800b014:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b018:	bf8c      	ite	hi
 800b01a:	4688      	movhi	r8, r1
 800b01c:	4698      	movls	r8, r3
 800b01e:	f022 0204 	bic.w	r2, r2, #4
 800b022:	2303      	movs	r3, #3
 800b024:	6123      	str	r3, [r4, #16]
 800b026:	6022      	str	r2, [r4, #0]
 800b028:	f04f 0a00 	mov.w	sl, #0
 800b02c:	9700      	str	r7, [sp, #0]
 800b02e:	4633      	mov	r3, r6
 800b030:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b032:	4621      	mov	r1, r4
 800b034:	4628      	mov	r0, r5
 800b036:	f000 f9d1 	bl	800b3dc <_printf_common>
 800b03a:	3001      	adds	r0, #1
 800b03c:	f040 8089 	bne.w	800b152 <_printf_float+0x1aa>
 800b040:	f04f 30ff 	mov.w	r0, #4294967295
 800b044:	b00d      	add	sp, #52	@ 0x34
 800b046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b04a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b04e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b052:	d709      	bvc.n	800b068 <_printf_float+0xc0>
 800b054:	ee10 3a90 	vmov	r3, s1
 800b058:	2b00      	cmp	r3, #0
 800b05a:	bfbc      	itt	lt
 800b05c:	232d      	movlt	r3, #45	@ 0x2d
 800b05e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b062:	497d      	ldr	r1, [pc, #500]	@ (800b258 <_printf_float+0x2b0>)
 800b064:	4b7d      	ldr	r3, [pc, #500]	@ (800b25c <_printf_float+0x2b4>)
 800b066:	e7d5      	b.n	800b014 <_printf_float+0x6c>
 800b068:	6863      	ldr	r3, [r4, #4]
 800b06a:	1c59      	adds	r1, r3, #1
 800b06c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800b070:	d139      	bne.n	800b0e6 <_printf_float+0x13e>
 800b072:	2306      	movs	r3, #6
 800b074:	6063      	str	r3, [r4, #4]
 800b076:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b07a:	2300      	movs	r3, #0
 800b07c:	6022      	str	r2, [r4, #0]
 800b07e:	9303      	str	r3, [sp, #12]
 800b080:	ab0a      	add	r3, sp, #40	@ 0x28
 800b082:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b086:	ab09      	add	r3, sp, #36	@ 0x24
 800b088:	9300      	str	r3, [sp, #0]
 800b08a:	6861      	ldr	r1, [r4, #4]
 800b08c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b090:	4628      	mov	r0, r5
 800b092:	f7ff fef9 	bl	800ae88 <__cvt>
 800b096:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b09a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b09c:	4680      	mov	r8, r0
 800b09e:	d129      	bne.n	800b0f4 <_printf_float+0x14c>
 800b0a0:	1cc8      	adds	r0, r1, #3
 800b0a2:	db02      	blt.n	800b0aa <_printf_float+0x102>
 800b0a4:	6863      	ldr	r3, [r4, #4]
 800b0a6:	4299      	cmp	r1, r3
 800b0a8:	dd41      	ble.n	800b12e <_printf_float+0x186>
 800b0aa:	f1a9 0902 	sub.w	r9, r9, #2
 800b0ae:	fa5f f989 	uxtb.w	r9, r9
 800b0b2:	3901      	subs	r1, #1
 800b0b4:	464a      	mov	r2, r9
 800b0b6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b0ba:	9109      	str	r1, [sp, #36]	@ 0x24
 800b0bc:	f7ff ff38 	bl	800af30 <__exponent>
 800b0c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0c2:	1813      	adds	r3, r2, r0
 800b0c4:	2a01      	cmp	r2, #1
 800b0c6:	4682      	mov	sl, r0
 800b0c8:	6123      	str	r3, [r4, #16]
 800b0ca:	dc02      	bgt.n	800b0d2 <_printf_float+0x12a>
 800b0cc:	6822      	ldr	r2, [r4, #0]
 800b0ce:	07d2      	lsls	r2, r2, #31
 800b0d0:	d501      	bpl.n	800b0d6 <_printf_float+0x12e>
 800b0d2:	3301      	adds	r3, #1
 800b0d4:	6123      	str	r3, [r4, #16]
 800b0d6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d0a6      	beq.n	800b02c <_printf_float+0x84>
 800b0de:	232d      	movs	r3, #45	@ 0x2d
 800b0e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0e4:	e7a2      	b.n	800b02c <_printf_float+0x84>
 800b0e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b0ea:	d1c4      	bne.n	800b076 <_printf_float+0xce>
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d1c2      	bne.n	800b076 <_printf_float+0xce>
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e7bf      	b.n	800b074 <_printf_float+0xcc>
 800b0f4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b0f8:	d9db      	bls.n	800b0b2 <_printf_float+0x10a>
 800b0fa:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800b0fe:	d118      	bne.n	800b132 <_printf_float+0x18a>
 800b100:	2900      	cmp	r1, #0
 800b102:	6863      	ldr	r3, [r4, #4]
 800b104:	dd0b      	ble.n	800b11e <_printf_float+0x176>
 800b106:	6121      	str	r1, [r4, #16]
 800b108:	b913      	cbnz	r3, 800b110 <_printf_float+0x168>
 800b10a:	6822      	ldr	r2, [r4, #0]
 800b10c:	07d0      	lsls	r0, r2, #31
 800b10e:	d502      	bpl.n	800b116 <_printf_float+0x16e>
 800b110:	3301      	adds	r3, #1
 800b112:	440b      	add	r3, r1
 800b114:	6123      	str	r3, [r4, #16]
 800b116:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b118:	f04f 0a00 	mov.w	sl, #0
 800b11c:	e7db      	b.n	800b0d6 <_printf_float+0x12e>
 800b11e:	b913      	cbnz	r3, 800b126 <_printf_float+0x17e>
 800b120:	6822      	ldr	r2, [r4, #0]
 800b122:	07d2      	lsls	r2, r2, #31
 800b124:	d501      	bpl.n	800b12a <_printf_float+0x182>
 800b126:	3302      	adds	r3, #2
 800b128:	e7f4      	b.n	800b114 <_printf_float+0x16c>
 800b12a:	2301      	movs	r3, #1
 800b12c:	e7f2      	b.n	800b114 <_printf_float+0x16c>
 800b12e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800b132:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b134:	4299      	cmp	r1, r3
 800b136:	db05      	blt.n	800b144 <_printf_float+0x19c>
 800b138:	6823      	ldr	r3, [r4, #0]
 800b13a:	6121      	str	r1, [r4, #16]
 800b13c:	07d8      	lsls	r0, r3, #31
 800b13e:	d5ea      	bpl.n	800b116 <_printf_float+0x16e>
 800b140:	1c4b      	adds	r3, r1, #1
 800b142:	e7e7      	b.n	800b114 <_printf_float+0x16c>
 800b144:	2900      	cmp	r1, #0
 800b146:	bfd4      	ite	le
 800b148:	f1c1 0202 	rsble	r2, r1, #2
 800b14c:	2201      	movgt	r2, #1
 800b14e:	4413      	add	r3, r2
 800b150:	e7e0      	b.n	800b114 <_printf_float+0x16c>
 800b152:	6823      	ldr	r3, [r4, #0]
 800b154:	055a      	lsls	r2, r3, #21
 800b156:	d407      	bmi.n	800b168 <_printf_float+0x1c0>
 800b158:	6923      	ldr	r3, [r4, #16]
 800b15a:	4642      	mov	r2, r8
 800b15c:	4631      	mov	r1, r6
 800b15e:	4628      	mov	r0, r5
 800b160:	47b8      	blx	r7
 800b162:	3001      	adds	r0, #1
 800b164:	d12a      	bne.n	800b1bc <_printf_float+0x214>
 800b166:	e76b      	b.n	800b040 <_printf_float+0x98>
 800b168:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b16c:	f240 80e0 	bls.w	800b330 <_printf_float+0x388>
 800b170:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b174:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b17c:	d133      	bne.n	800b1e6 <_printf_float+0x23e>
 800b17e:	4a38      	ldr	r2, [pc, #224]	@ (800b260 <_printf_float+0x2b8>)
 800b180:	2301      	movs	r3, #1
 800b182:	4631      	mov	r1, r6
 800b184:	4628      	mov	r0, r5
 800b186:	47b8      	blx	r7
 800b188:	3001      	adds	r0, #1
 800b18a:	f43f af59 	beq.w	800b040 <_printf_float+0x98>
 800b18e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b192:	4543      	cmp	r3, r8
 800b194:	db02      	blt.n	800b19c <_printf_float+0x1f4>
 800b196:	6823      	ldr	r3, [r4, #0]
 800b198:	07d8      	lsls	r0, r3, #31
 800b19a:	d50f      	bpl.n	800b1bc <_printf_float+0x214>
 800b19c:	9b05      	ldr	r3, [sp, #20]
 800b19e:	465a      	mov	r2, fp
 800b1a0:	4631      	mov	r1, r6
 800b1a2:	4628      	mov	r0, r5
 800b1a4:	47b8      	blx	r7
 800b1a6:	3001      	adds	r0, #1
 800b1a8:	f43f af4a 	beq.w	800b040 <_printf_float+0x98>
 800b1ac:	f04f 0900 	mov.w	r9, #0
 800b1b0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b1b4:	f104 0a1a 	add.w	sl, r4, #26
 800b1b8:	45c8      	cmp	r8, r9
 800b1ba:	dc09      	bgt.n	800b1d0 <_printf_float+0x228>
 800b1bc:	6823      	ldr	r3, [r4, #0]
 800b1be:	079b      	lsls	r3, r3, #30
 800b1c0:	f100 8107 	bmi.w	800b3d2 <_printf_float+0x42a>
 800b1c4:	68e0      	ldr	r0, [r4, #12]
 800b1c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1c8:	4298      	cmp	r0, r3
 800b1ca:	bfb8      	it	lt
 800b1cc:	4618      	movlt	r0, r3
 800b1ce:	e739      	b.n	800b044 <_printf_float+0x9c>
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	4652      	mov	r2, sl
 800b1d4:	4631      	mov	r1, r6
 800b1d6:	4628      	mov	r0, r5
 800b1d8:	47b8      	blx	r7
 800b1da:	3001      	adds	r0, #1
 800b1dc:	f43f af30 	beq.w	800b040 <_printf_float+0x98>
 800b1e0:	f109 0901 	add.w	r9, r9, #1
 800b1e4:	e7e8      	b.n	800b1b8 <_printf_float+0x210>
 800b1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	dc3b      	bgt.n	800b264 <_printf_float+0x2bc>
 800b1ec:	4a1c      	ldr	r2, [pc, #112]	@ (800b260 <_printf_float+0x2b8>)
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	4631      	mov	r1, r6
 800b1f2:	4628      	mov	r0, r5
 800b1f4:	47b8      	blx	r7
 800b1f6:	3001      	adds	r0, #1
 800b1f8:	f43f af22 	beq.w	800b040 <_printf_float+0x98>
 800b1fc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b200:	ea59 0303 	orrs.w	r3, r9, r3
 800b204:	d102      	bne.n	800b20c <_printf_float+0x264>
 800b206:	6823      	ldr	r3, [r4, #0]
 800b208:	07d9      	lsls	r1, r3, #31
 800b20a:	d5d7      	bpl.n	800b1bc <_printf_float+0x214>
 800b20c:	9b05      	ldr	r3, [sp, #20]
 800b20e:	465a      	mov	r2, fp
 800b210:	4631      	mov	r1, r6
 800b212:	4628      	mov	r0, r5
 800b214:	47b8      	blx	r7
 800b216:	3001      	adds	r0, #1
 800b218:	f43f af12 	beq.w	800b040 <_printf_float+0x98>
 800b21c:	f04f 0a00 	mov.w	sl, #0
 800b220:	f104 0b1a 	add.w	fp, r4, #26
 800b224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b226:	425b      	negs	r3, r3
 800b228:	4553      	cmp	r3, sl
 800b22a:	dc01      	bgt.n	800b230 <_printf_float+0x288>
 800b22c:	464b      	mov	r3, r9
 800b22e:	e794      	b.n	800b15a <_printf_float+0x1b2>
 800b230:	2301      	movs	r3, #1
 800b232:	465a      	mov	r2, fp
 800b234:	4631      	mov	r1, r6
 800b236:	4628      	mov	r0, r5
 800b238:	47b8      	blx	r7
 800b23a:	3001      	adds	r0, #1
 800b23c:	f43f af00 	beq.w	800b040 <_printf_float+0x98>
 800b240:	f10a 0a01 	add.w	sl, sl, #1
 800b244:	e7ee      	b.n	800b224 <_printf_float+0x27c>
 800b246:	bf00      	nop
 800b248:	ffffffff 	.word	0xffffffff
 800b24c:	7fefffff 	.word	0x7fefffff
 800b250:	0800f528 	.word	0x0800f528
 800b254:	0800f524 	.word	0x0800f524
 800b258:	0800f530 	.word	0x0800f530
 800b25c:	0800f52c 	.word	0x0800f52c
 800b260:	0800f534 	.word	0x0800f534
 800b264:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b266:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b26a:	4553      	cmp	r3, sl
 800b26c:	bfa8      	it	ge
 800b26e:	4653      	movge	r3, sl
 800b270:	2b00      	cmp	r3, #0
 800b272:	4699      	mov	r9, r3
 800b274:	dc37      	bgt.n	800b2e6 <_printf_float+0x33e>
 800b276:	2300      	movs	r3, #0
 800b278:	9307      	str	r3, [sp, #28]
 800b27a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b27e:	f104 021a 	add.w	r2, r4, #26
 800b282:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b284:	9907      	ldr	r1, [sp, #28]
 800b286:	9306      	str	r3, [sp, #24]
 800b288:	eba3 0309 	sub.w	r3, r3, r9
 800b28c:	428b      	cmp	r3, r1
 800b28e:	dc31      	bgt.n	800b2f4 <_printf_float+0x34c>
 800b290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b292:	459a      	cmp	sl, r3
 800b294:	dc3b      	bgt.n	800b30e <_printf_float+0x366>
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	07da      	lsls	r2, r3, #31
 800b29a:	d438      	bmi.n	800b30e <_printf_float+0x366>
 800b29c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b29e:	ebaa 0903 	sub.w	r9, sl, r3
 800b2a2:	9b06      	ldr	r3, [sp, #24]
 800b2a4:	ebaa 0303 	sub.w	r3, sl, r3
 800b2a8:	4599      	cmp	r9, r3
 800b2aa:	bfa8      	it	ge
 800b2ac:	4699      	movge	r9, r3
 800b2ae:	f1b9 0f00 	cmp.w	r9, #0
 800b2b2:	dc34      	bgt.n	800b31e <_printf_float+0x376>
 800b2b4:	f04f 0800 	mov.w	r8, #0
 800b2b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2bc:	f104 0b1a 	add.w	fp, r4, #26
 800b2c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2c2:	ebaa 0303 	sub.w	r3, sl, r3
 800b2c6:	eba3 0309 	sub.w	r3, r3, r9
 800b2ca:	4543      	cmp	r3, r8
 800b2cc:	f77f af76 	ble.w	800b1bc <_printf_float+0x214>
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	465a      	mov	r2, fp
 800b2d4:	4631      	mov	r1, r6
 800b2d6:	4628      	mov	r0, r5
 800b2d8:	47b8      	blx	r7
 800b2da:	3001      	adds	r0, #1
 800b2dc:	f43f aeb0 	beq.w	800b040 <_printf_float+0x98>
 800b2e0:	f108 0801 	add.w	r8, r8, #1
 800b2e4:	e7ec      	b.n	800b2c0 <_printf_float+0x318>
 800b2e6:	4642      	mov	r2, r8
 800b2e8:	4631      	mov	r1, r6
 800b2ea:	4628      	mov	r0, r5
 800b2ec:	47b8      	blx	r7
 800b2ee:	3001      	adds	r0, #1
 800b2f0:	d1c1      	bne.n	800b276 <_printf_float+0x2ce>
 800b2f2:	e6a5      	b.n	800b040 <_printf_float+0x98>
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	4631      	mov	r1, r6
 800b2f8:	4628      	mov	r0, r5
 800b2fa:	9206      	str	r2, [sp, #24]
 800b2fc:	47b8      	blx	r7
 800b2fe:	3001      	adds	r0, #1
 800b300:	f43f ae9e 	beq.w	800b040 <_printf_float+0x98>
 800b304:	9b07      	ldr	r3, [sp, #28]
 800b306:	9a06      	ldr	r2, [sp, #24]
 800b308:	3301      	adds	r3, #1
 800b30a:	9307      	str	r3, [sp, #28]
 800b30c:	e7b9      	b.n	800b282 <_printf_float+0x2da>
 800b30e:	9b05      	ldr	r3, [sp, #20]
 800b310:	465a      	mov	r2, fp
 800b312:	4631      	mov	r1, r6
 800b314:	4628      	mov	r0, r5
 800b316:	47b8      	blx	r7
 800b318:	3001      	adds	r0, #1
 800b31a:	d1bf      	bne.n	800b29c <_printf_float+0x2f4>
 800b31c:	e690      	b.n	800b040 <_printf_float+0x98>
 800b31e:	9a06      	ldr	r2, [sp, #24]
 800b320:	464b      	mov	r3, r9
 800b322:	4442      	add	r2, r8
 800b324:	4631      	mov	r1, r6
 800b326:	4628      	mov	r0, r5
 800b328:	47b8      	blx	r7
 800b32a:	3001      	adds	r0, #1
 800b32c:	d1c2      	bne.n	800b2b4 <_printf_float+0x30c>
 800b32e:	e687      	b.n	800b040 <_printf_float+0x98>
 800b330:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b334:	f1b9 0f01 	cmp.w	r9, #1
 800b338:	dc01      	bgt.n	800b33e <_printf_float+0x396>
 800b33a:	07db      	lsls	r3, r3, #31
 800b33c:	d536      	bpl.n	800b3ac <_printf_float+0x404>
 800b33e:	2301      	movs	r3, #1
 800b340:	4642      	mov	r2, r8
 800b342:	4631      	mov	r1, r6
 800b344:	4628      	mov	r0, r5
 800b346:	47b8      	blx	r7
 800b348:	3001      	adds	r0, #1
 800b34a:	f43f ae79 	beq.w	800b040 <_printf_float+0x98>
 800b34e:	9b05      	ldr	r3, [sp, #20]
 800b350:	465a      	mov	r2, fp
 800b352:	4631      	mov	r1, r6
 800b354:	4628      	mov	r0, r5
 800b356:	47b8      	blx	r7
 800b358:	3001      	adds	r0, #1
 800b35a:	f43f ae71 	beq.w	800b040 <_printf_float+0x98>
 800b35e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b362:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b36a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b36e:	d018      	beq.n	800b3a2 <_printf_float+0x3fa>
 800b370:	464b      	mov	r3, r9
 800b372:	f108 0201 	add.w	r2, r8, #1
 800b376:	4631      	mov	r1, r6
 800b378:	4628      	mov	r0, r5
 800b37a:	47b8      	blx	r7
 800b37c:	3001      	adds	r0, #1
 800b37e:	d10c      	bne.n	800b39a <_printf_float+0x3f2>
 800b380:	e65e      	b.n	800b040 <_printf_float+0x98>
 800b382:	2301      	movs	r3, #1
 800b384:	465a      	mov	r2, fp
 800b386:	4631      	mov	r1, r6
 800b388:	4628      	mov	r0, r5
 800b38a:	47b8      	blx	r7
 800b38c:	3001      	adds	r0, #1
 800b38e:	f43f ae57 	beq.w	800b040 <_printf_float+0x98>
 800b392:	f108 0801 	add.w	r8, r8, #1
 800b396:	45c8      	cmp	r8, r9
 800b398:	dbf3      	blt.n	800b382 <_printf_float+0x3da>
 800b39a:	4653      	mov	r3, sl
 800b39c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b3a0:	e6dc      	b.n	800b15c <_printf_float+0x1b4>
 800b3a2:	f04f 0800 	mov.w	r8, #0
 800b3a6:	f104 0b1a 	add.w	fp, r4, #26
 800b3aa:	e7f4      	b.n	800b396 <_printf_float+0x3ee>
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	4642      	mov	r2, r8
 800b3b0:	e7e1      	b.n	800b376 <_printf_float+0x3ce>
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	464a      	mov	r2, r9
 800b3b6:	4631      	mov	r1, r6
 800b3b8:	4628      	mov	r0, r5
 800b3ba:	47b8      	blx	r7
 800b3bc:	3001      	adds	r0, #1
 800b3be:	f43f ae3f 	beq.w	800b040 <_printf_float+0x98>
 800b3c2:	f108 0801 	add.w	r8, r8, #1
 800b3c6:	68e3      	ldr	r3, [r4, #12]
 800b3c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3ca:	1a5b      	subs	r3, r3, r1
 800b3cc:	4543      	cmp	r3, r8
 800b3ce:	dcf0      	bgt.n	800b3b2 <_printf_float+0x40a>
 800b3d0:	e6f8      	b.n	800b1c4 <_printf_float+0x21c>
 800b3d2:	f04f 0800 	mov.w	r8, #0
 800b3d6:	f104 0919 	add.w	r9, r4, #25
 800b3da:	e7f4      	b.n	800b3c6 <_printf_float+0x41e>

0800b3dc <_printf_common>:
 800b3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3e0:	4616      	mov	r6, r2
 800b3e2:	4698      	mov	r8, r3
 800b3e4:	688a      	ldr	r2, [r1, #8]
 800b3e6:	690b      	ldr	r3, [r1, #16]
 800b3e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	bfb8      	it	lt
 800b3f0:	4613      	movlt	r3, r2
 800b3f2:	6033      	str	r3, [r6, #0]
 800b3f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3f8:	4607      	mov	r7, r0
 800b3fa:	460c      	mov	r4, r1
 800b3fc:	b10a      	cbz	r2, 800b402 <_printf_common+0x26>
 800b3fe:	3301      	adds	r3, #1
 800b400:	6033      	str	r3, [r6, #0]
 800b402:	6823      	ldr	r3, [r4, #0]
 800b404:	0699      	lsls	r1, r3, #26
 800b406:	bf42      	ittt	mi
 800b408:	6833      	ldrmi	r3, [r6, #0]
 800b40a:	3302      	addmi	r3, #2
 800b40c:	6033      	strmi	r3, [r6, #0]
 800b40e:	6825      	ldr	r5, [r4, #0]
 800b410:	f015 0506 	ands.w	r5, r5, #6
 800b414:	d106      	bne.n	800b424 <_printf_common+0x48>
 800b416:	f104 0a19 	add.w	sl, r4, #25
 800b41a:	68e3      	ldr	r3, [r4, #12]
 800b41c:	6832      	ldr	r2, [r6, #0]
 800b41e:	1a9b      	subs	r3, r3, r2
 800b420:	42ab      	cmp	r3, r5
 800b422:	dc26      	bgt.n	800b472 <_printf_common+0x96>
 800b424:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b428:	6822      	ldr	r2, [r4, #0]
 800b42a:	3b00      	subs	r3, #0
 800b42c:	bf18      	it	ne
 800b42e:	2301      	movne	r3, #1
 800b430:	0692      	lsls	r2, r2, #26
 800b432:	d42b      	bmi.n	800b48c <_printf_common+0xb0>
 800b434:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b438:	4641      	mov	r1, r8
 800b43a:	4638      	mov	r0, r7
 800b43c:	47c8      	blx	r9
 800b43e:	3001      	adds	r0, #1
 800b440:	d01e      	beq.n	800b480 <_printf_common+0xa4>
 800b442:	6823      	ldr	r3, [r4, #0]
 800b444:	6922      	ldr	r2, [r4, #16]
 800b446:	f003 0306 	and.w	r3, r3, #6
 800b44a:	2b04      	cmp	r3, #4
 800b44c:	bf02      	ittt	eq
 800b44e:	68e5      	ldreq	r5, [r4, #12]
 800b450:	6833      	ldreq	r3, [r6, #0]
 800b452:	1aed      	subeq	r5, r5, r3
 800b454:	68a3      	ldr	r3, [r4, #8]
 800b456:	bf0c      	ite	eq
 800b458:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b45c:	2500      	movne	r5, #0
 800b45e:	4293      	cmp	r3, r2
 800b460:	bfc4      	itt	gt
 800b462:	1a9b      	subgt	r3, r3, r2
 800b464:	18ed      	addgt	r5, r5, r3
 800b466:	2600      	movs	r6, #0
 800b468:	341a      	adds	r4, #26
 800b46a:	42b5      	cmp	r5, r6
 800b46c:	d11a      	bne.n	800b4a4 <_printf_common+0xc8>
 800b46e:	2000      	movs	r0, #0
 800b470:	e008      	b.n	800b484 <_printf_common+0xa8>
 800b472:	2301      	movs	r3, #1
 800b474:	4652      	mov	r2, sl
 800b476:	4641      	mov	r1, r8
 800b478:	4638      	mov	r0, r7
 800b47a:	47c8      	blx	r9
 800b47c:	3001      	adds	r0, #1
 800b47e:	d103      	bne.n	800b488 <_printf_common+0xac>
 800b480:	f04f 30ff 	mov.w	r0, #4294967295
 800b484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b488:	3501      	adds	r5, #1
 800b48a:	e7c6      	b.n	800b41a <_printf_common+0x3e>
 800b48c:	18e1      	adds	r1, r4, r3
 800b48e:	1c5a      	adds	r2, r3, #1
 800b490:	2030      	movs	r0, #48	@ 0x30
 800b492:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b496:	4422      	add	r2, r4
 800b498:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b49c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b4a0:	3302      	adds	r3, #2
 800b4a2:	e7c7      	b.n	800b434 <_printf_common+0x58>
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	4622      	mov	r2, r4
 800b4a8:	4641      	mov	r1, r8
 800b4aa:	4638      	mov	r0, r7
 800b4ac:	47c8      	blx	r9
 800b4ae:	3001      	adds	r0, #1
 800b4b0:	d0e6      	beq.n	800b480 <_printf_common+0xa4>
 800b4b2:	3601      	adds	r6, #1
 800b4b4:	e7d9      	b.n	800b46a <_printf_common+0x8e>
	...

0800b4b8 <_printf_i>:
 800b4b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4bc:	7e0f      	ldrb	r7, [r1, #24]
 800b4be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4c0:	2f78      	cmp	r7, #120	@ 0x78
 800b4c2:	4691      	mov	r9, r2
 800b4c4:	4680      	mov	r8, r0
 800b4c6:	460c      	mov	r4, r1
 800b4c8:	469a      	mov	sl, r3
 800b4ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4ce:	d807      	bhi.n	800b4e0 <_printf_i+0x28>
 800b4d0:	2f62      	cmp	r7, #98	@ 0x62
 800b4d2:	d80a      	bhi.n	800b4ea <_printf_i+0x32>
 800b4d4:	2f00      	cmp	r7, #0
 800b4d6:	f000 80d1 	beq.w	800b67c <_printf_i+0x1c4>
 800b4da:	2f58      	cmp	r7, #88	@ 0x58
 800b4dc:	f000 80b8 	beq.w	800b650 <_printf_i+0x198>
 800b4e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4e8:	e03a      	b.n	800b560 <_printf_i+0xa8>
 800b4ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b4ee:	2b15      	cmp	r3, #21
 800b4f0:	d8f6      	bhi.n	800b4e0 <_printf_i+0x28>
 800b4f2:	a101      	add	r1, pc, #4	@ (adr r1, 800b4f8 <_printf_i+0x40>)
 800b4f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4f8:	0800b551 	.word	0x0800b551
 800b4fc:	0800b565 	.word	0x0800b565
 800b500:	0800b4e1 	.word	0x0800b4e1
 800b504:	0800b4e1 	.word	0x0800b4e1
 800b508:	0800b4e1 	.word	0x0800b4e1
 800b50c:	0800b4e1 	.word	0x0800b4e1
 800b510:	0800b565 	.word	0x0800b565
 800b514:	0800b4e1 	.word	0x0800b4e1
 800b518:	0800b4e1 	.word	0x0800b4e1
 800b51c:	0800b4e1 	.word	0x0800b4e1
 800b520:	0800b4e1 	.word	0x0800b4e1
 800b524:	0800b663 	.word	0x0800b663
 800b528:	0800b58f 	.word	0x0800b58f
 800b52c:	0800b61d 	.word	0x0800b61d
 800b530:	0800b4e1 	.word	0x0800b4e1
 800b534:	0800b4e1 	.word	0x0800b4e1
 800b538:	0800b685 	.word	0x0800b685
 800b53c:	0800b4e1 	.word	0x0800b4e1
 800b540:	0800b58f 	.word	0x0800b58f
 800b544:	0800b4e1 	.word	0x0800b4e1
 800b548:	0800b4e1 	.word	0x0800b4e1
 800b54c:	0800b625 	.word	0x0800b625
 800b550:	6833      	ldr	r3, [r6, #0]
 800b552:	1d1a      	adds	r2, r3, #4
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	6032      	str	r2, [r6, #0]
 800b558:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b55c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b560:	2301      	movs	r3, #1
 800b562:	e09c      	b.n	800b69e <_printf_i+0x1e6>
 800b564:	6833      	ldr	r3, [r6, #0]
 800b566:	6820      	ldr	r0, [r4, #0]
 800b568:	1d19      	adds	r1, r3, #4
 800b56a:	6031      	str	r1, [r6, #0]
 800b56c:	0606      	lsls	r6, r0, #24
 800b56e:	d501      	bpl.n	800b574 <_printf_i+0xbc>
 800b570:	681d      	ldr	r5, [r3, #0]
 800b572:	e003      	b.n	800b57c <_printf_i+0xc4>
 800b574:	0645      	lsls	r5, r0, #25
 800b576:	d5fb      	bpl.n	800b570 <_printf_i+0xb8>
 800b578:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b57c:	2d00      	cmp	r5, #0
 800b57e:	da03      	bge.n	800b588 <_printf_i+0xd0>
 800b580:	232d      	movs	r3, #45	@ 0x2d
 800b582:	426d      	negs	r5, r5
 800b584:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b588:	4858      	ldr	r0, [pc, #352]	@ (800b6ec <_printf_i+0x234>)
 800b58a:	230a      	movs	r3, #10
 800b58c:	e011      	b.n	800b5b2 <_printf_i+0xfa>
 800b58e:	6821      	ldr	r1, [r4, #0]
 800b590:	6833      	ldr	r3, [r6, #0]
 800b592:	0608      	lsls	r0, r1, #24
 800b594:	f853 5b04 	ldr.w	r5, [r3], #4
 800b598:	d402      	bmi.n	800b5a0 <_printf_i+0xe8>
 800b59a:	0649      	lsls	r1, r1, #25
 800b59c:	bf48      	it	mi
 800b59e:	b2ad      	uxthmi	r5, r5
 800b5a0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b5a2:	4852      	ldr	r0, [pc, #328]	@ (800b6ec <_printf_i+0x234>)
 800b5a4:	6033      	str	r3, [r6, #0]
 800b5a6:	bf14      	ite	ne
 800b5a8:	230a      	movne	r3, #10
 800b5aa:	2308      	moveq	r3, #8
 800b5ac:	2100      	movs	r1, #0
 800b5ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b5b2:	6866      	ldr	r6, [r4, #4]
 800b5b4:	60a6      	str	r6, [r4, #8]
 800b5b6:	2e00      	cmp	r6, #0
 800b5b8:	db05      	blt.n	800b5c6 <_printf_i+0x10e>
 800b5ba:	6821      	ldr	r1, [r4, #0]
 800b5bc:	432e      	orrs	r6, r5
 800b5be:	f021 0104 	bic.w	r1, r1, #4
 800b5c2:	6021      	str	r1, [r4, #0]
 800b5c4:	d04b      	beq.n	800b65e <_printf_i+0x1a6>
 800b5c6:	4616      	mov	r6, r2
 800b5c8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5cc:	fb03 5711 	mls	r7, r3, r1, r5
 800b5d0:	5dc7      	ldrb	r7, [r0, r7]
 800b5d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5d6:	462f      	mov	r7, r5
 800b5d8:	42bb      	cmp	r3, r7
 800b5da:	460d      	mov	r5, r1
 800b5dc:	d9f4      	bls.n	800b5c8 <_printf_i+0x110>
 800b5de:	2b08      	cmp	r3, #8
 800b5e0:	d10b      	bne.n	800b5fa <_printf_i+0x142>
 800b5e2:	6823      	ldr	r3, [r4, #0]
 800b5e4:	07df      	lsls	r7, r3, #31
 800b5e6:	d508      	bpl.n	800b5fa <_printf_i+0x142>
 800b5e8:	6923      	ldr	r3, [r4, #16]
 800b5ea:	6861      	ldr	r1, [r4, #4]
 800b5ec:	4299      	cmp	r1, r3
 800b5ee:	bfde      	ittt	le
 800b5f0:	2330      	movle	r3, #48	@ 0x30
 800b5f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5fa:	1b92      	subs	r2, r2, r6
 800b5fc:	6122      	str	r2, [r4, #16]
 800b5fe:	f8cd a000 	str.w	sl, [sp]
 800b602:	464b      	mov	r3, r9
 800b604:	aa03      	add	r2, sp, #12
 800b606:	4621      	mov	r1, r4
 800b608:	4640      	mov	r0, r8
 800b60a:	f7ff fee7 	bl	800b3dc <_printf_common>
 800b60e:	3001      	adds	r0, #1
 800b610:	d14a      	bne.n	800b6a8 <_printf_i+0x1f0>
 800b612:	f04f 30ff 	mov.w	r0, #4294967295
 800b616:	b004      	add	sp, #16
 800b618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	f043 0320 	orr.w	r3, r3, #32
 800b622:	6023      	str	r3, [r4, #0]
 800b624:	4832      	ldr	r0, [pc, #200]	@ (800b6f0 <_printf_i+0x238>)
 800b626:	2778      	movs	r7, #120	@ 0x78
 800b628:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b62c:	6823      	ldr	r3, [r4, #0]
 800b62e:	6831      	ldr	r1, [r6, #0]
 800b630:	061f      	lsls	r7, r3, #24
 800b632:	f851 5b04 	ldr.w	r5, [r1], #4
 800b636:	d402      	bmi.n	800b63e <_printf_i+0x186>
 800b638:	065f      	lsls	r7, r3, #25
 800b63a:	bf48      	it	mi
 800b63c:	b2ad      	uxthmi	r5, r5
 800b63e:	6031      	str	r1, [r6, #0]
 800b640:	07d9      	lsls	r1, r3, #31
 800b642:	bf44      	itt	mi
 800b644:	f043 0320 	orrmi.w	r3, r3, #32
 800b648:	6023      	strmi	r3, [r4, #0]
 800b64a:	b11d      	cbz	r5, 800b654 <_printf_i+0x19c>
 800b64c:	2310      	movs	r3, #16
 800b64e:	e7ad      	b.n	800b5ac <_printf_i+0xf4>
 800b650:	4826      	ldr	r0, [pc, #152]	@ (800b6ec <_printf_i+0x234>)
 800b652:	e7e9      	b.n	800b628 <_printf_i+0x170>
 800b654:	6823      	ldr	r3, [r4, #0]
 800b656:	f023 0320 	bic.w	r3, r3, #32
 800b65a:	6023      	str	r3, [r4, #0]
 800b65c:	e7f6      	b.n	800b64c <_printf_i+0x194>
 800b65e:	4616      	mov	r6, r2
 800b660:	e7bd      	b.n	800b5de <_printf_i+0x126>
 800b662:	6833      	ldr	r3, [r6, #0]
 800b664:	6825      	ldr	r5, [r4, #0]
 800b666:	6961      	ldr	r1, [r4, #20]
 800b668:	1d18      	adds	r0, r3, #4
 800b66a:	6030      	str	r0, [r6, #0]
 800b66c:	062e      	lsls	r6, r5, #24
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	d501      	bpl.n	800b676 <_printf_i+0x1be>
 800b672:	6019      	str	r1, [r3, #0]
 800b674:	e002      	b.n	800b67c <_printf_i+0x1c4>
 800b676:	0668      	lsls	r0, r5, #25
 800b678:	d5fb      	bpl.n	800b672 <_printf_i+0x1ba>
 800b67a:	8019      	strh	r1, [r3, #0]
 800b67c:	2300      	movs	r3, #0
 800b67e:	6123      	str	r3, [r4, #16]
 800b680:	4616      	mov	r6, r2
 800b682:	e7bc      	b.n	800b5fe <_printf_i+0x146>
 800b684:	6833      	ldr	r3, [r6, #0]
 800b686:	1d1a      	adds	r2, r3, #4
 800b688:	6032      	str	r2, [r6, #0]
 800b68a:	681e      	ldr	r6, [r3, #0]
 800b68c:	6862      	ldr	r2, [r4, #4]
 800b68e:	2100      	movs	r1, #0
 800b690:	4630      	mov	r0, r6
 800b692:	f7f4 fe25 	bl	80002e0 <memchr>
 800b696:	b108      	cbz	r0, 800b69c <_printf_i+0x1e4>
 800b698:	1b80      	subs	r0, r0, r6
 800b69a:	6060      	str	r0, [r4, #4]
 800b69c:	6863      	ldr	r3, [r4, #4]
 800b69e:	6123      	str	r3, [r4, #16]
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6a6:	e7aa      	b.n	800b5fe <_printf_i+0x146>
 800b6a8:	6923      	ldr	r3, [r4, #16]
 800b6aa:	4632      	mov	r2, r6
 800b6ac:	4649      	mov	r1, r9
 800b6ae:	4640      	mov	r0, r8
 800b6b0:	47d0      	blx	sl
 800b6b2:	3001      	adds	r0, #1
 800b6b4:	d0ad      	beq.n	800b612 <_printf_i+0x15a>
 800b6b6:	6823      	ldr	r3, [r4, #0]
 800b6b8:	079b      	lsls	r3, r3, #30
 800b6ba:	d413      	bmi.n	800b6e4 <_printf_i+0x22c>
 800b6bc:	68e0      	ldr	r0, [r4, #12]
 800b6be:	9b03      	ldr	r3, [sp, #12]
 800b6c0:	4298      	cmp	r0, r3
 800b6c2:	bfb8      	it	lt
 800b6c4:	4618      	movlt	r0, r3
 800b6c6:	e7a6      	b.n	800b616 <_printf_i+0x15e>
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	4632      	mov	r2, r6
 800b6cc:	4649      	mov	r1, r9
 800b6ce:	4640      	mov	r0, r8
 800b6d0:	47d0      	blx	sl
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	d09d      	beq.n	800b612 <_printf_i+0x15a>
 800b6d6:	3501      	adds	r5, #1
 800b6d8:	68e3      	ldr	r3, [r4, #12]
 800b6da:	9903      	ldr	r1, [sp, #12]
 800b6dc:	1a5b      	subs	r3, r3, r1
 800b6de:	42ab      	cmp	r3, r5
 800b6e0:	dcf2      	bgt.n	800b6c8 <_printf_i+0x210>
 800b6e2:	e7eb      	b.n	800b6bc <_printf_i+0x204>
 800b6e4:	2500      	movs	r5, #0
 800b6e6:	f104 0619 	add.w	r6, r4, #25
 800b6ea:	e7f5      	b.n	800b6d8 <_printf_i+0x220>
 800b6ec:	0800f536 	.word	0x0800f536
 800b6f0:	0800f547 	.word	0x0800f547

0800b6f4 <_scanf_float>:
 800b6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f8:	b087      	sub	sp, #28
 800b6fa:	4691      	mov	r9, r2
 800b6fc:	9303      	str	r3, [sp, #12]
 800b6fe:	688b      	ldr	r3, [r1, #8]
 800b700:	1e5a      	subs	r2, r3, #1
 800b702:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b706:	bf81      	itttt	hi
 800b708:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b70c:	eb03 0b05 	addhi.w	fp, r3, r5
 800b710:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b714:	608b      	strhi	r3, [r1, #8]
 800b716:	680b      	ldr	r3, [r1, #0]
 800b718:	460a      	mov	r2, r1
 800b71a:	f04f 0500 	mov.w	r5, #0
 800b71e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b722:	f842 3b1c 	str.w	r3, [r2], #28
 800b726:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b72a:	4680      	mov	r8, r0
 800b72c:	460c      	mov	r4, r1
 800b72e:	bf98      	it	ls
 800b730:	f04f 0b00 	movls.w	fp, #0
 800b734:	9201      	str	r2, [sp, #4]
 800b736:	4616      	mov	r6, r2
 800b738:	46aa      	mov	sl, r5
 800b73a:	462f      	mov	r7, r5
 800b73c:	9502      	str	r5, [sp, #8]
 800b73e:	68a2      	ldr	r2, [r4, #8]
 800b740:	b15a      	cbz	r2, 800b75a <_scanf_float+0x66>
 800b742:	f8d9 3000 	ldr.w	r3, [r9]
 800b746:	781b      	ldrb	r3, [r3, #0]
 800b748:	2b4e      	cmp	r3, #78	@ 0x4e
 800b74a:	d863      	bhi.n	800b814 <_scanf_float+0x120>
 800b74c:	2b40      	cmp	r3, #64	@ 0x40
 800b74e:	d83b      	bhi.n	800b7c8 <_scanf_float+0xd4>
 800b750:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b754:	b2c8      	uxtb	r0, r1
 800b756:	280e      	cmp	r0, #14
 800b758:	d939      	bls.n	800b7ce <_scanf_float+0xda>
 800b75a:	b11f      	cbz	r7, 800b764 <_scanf_float+0x70>
 800b75c:	6823      	ldr	r3, [r4, #0]
 800b75e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b762:	6023      	str	r3, [r4, #0]
 800b764:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b768:	f1ba 0f01 	cmp.w	sl, #1
 800b76c:	f200 8114 	bhi.w	800b998 <_scanf_float+0x2a4>
 800b770:	9b01      	ldr	r3, [sp, #4]
 800b772:	429e      	cmp	r6, r3
 800b774:	f200 8105 	bhi.w	800b982 <_scanf_float+0x28e>
 800b778:	2001      	movs	r0, #1
 800b77a:	b007      	add	sp, #28
 800b77c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b780:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b784:	2a0d      	cmp	r2, #13
 800b786:	d8e8      	bhi.n	800b75a <_scanf_float+0x66>
 800b788:	a101      	add	r1, pc, #4	@ (adr r1, 800b790 <_scanf_float+0x9c>)
 800b78a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b78e:	bf00      	nop
 800b790:	0800b8d9 	.word	0x0800b8d9
 800b794:	0800b75b 	.word	0x0800b75b
 800b798:	0800b75b 	.word	0x0800b75b
 800b79c:	0800b75b 	.word	0x0800b75b
 800b7a0:	0800b935 	.word	0x0800b935
 800b7a4:	0800b90f 	.word	0x0800b90f
 800b7a8:	0800b75b 	.word	0x0800b75b
 800b7ac:	0800b75b 	.word	0x0800b75b
 800b7b0:	0800b8e7 	.word	0x0800b8e7
 800b7b4:	0800b75b 	.word	0x0800b75b
 800b7b8:	0800b75b 	.word	0x0800b75b
 800b7bc:	0800b75b 	.word	0x0800b75b
 800b7c0:	0800b75b 	.word	0x0800b75b
 800b7c4:	0800b8a3 	.word	0x0800b8a3
 800b7c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b7cc:	e7da      	b.n	800b784 <_scanf_float+0x90>
 800b7ce:	290e      	cmp	r1, #14
 800b7d0:	d8c3      	bhi.n	800b75a <_scanf_float+0x66>
 800b7d2:	a001      	add	r0, pc, #4	@ (adr r0, 800b7d8 <_scanf_float+0xe4>)
 800b7d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b7d8:	0800b893 	.word	0x0800b893
 800b7dc:	0800b75b 	.word	0x0800b75b
 800b7e0:	0800b893 	.word	0x0800b893
 800b7e4:	0800b923 	.word	0x0800b923
 800b7e8:	0800b75b 	.word	0x0800b75b
 800b7ec:	0800b835 	.word	0x0800b835
 800b7f0:	0800b879 	.word	0x0800b879
 800b7f4:	0800b879 	.word	0x0800b879
 800b7f8:	0800b879 	.word	0x0800b879
 800b7fc:	0800b879 	.word	0x0800b879
 800b800:	0800b879 	.word	0x0800b879
 800b804:	0800b879 	.word	0x0800b879
 800b808:	0800b879 	.word	0x0800b879
 800b80c:	0800b879 	.word	0x0800b879
 800b810:	0800b879 	.word	0x0800b879
 800b814:	2b6e      	cmp	r3, #110	@ 0x6e
 800b816:	d809      	bhi.n	800b82c <_scanf_float+0x138>
 800b818:	2b60      	cmp	r3, #96	@ 0x60
 800b81a:	d8b1      	bhi.n	800b780 <_scanf_float+0x8c>
 800b81c:	2b54      	cmp	r3, #84	@ 0x54
 800b81e:	d07b      	beq.n	800b918 <_scanf_float+0x224>
 800b820:	2b59      	cmp	r3, #89	@ 0x59
 800b822:	d19a      	bne.n	800b75a <_scanf_float+0x66>
 800b824:	2d07      	cmp	r5, #7
 800b826:	d198      	bne.n	800b75a <_scanf_float+0x66>
 800b828:	2508      	movs	r5, #8
 800b82a:	e02f      	b.n	800b88c <_scanf_float+0x198>
 800b82c:	2b74      	cmp	r3, #116	@ 0x74
 800b82e:	d073      	beq.n	800b918 <_scanf_float+0x224>
 800b830:	2b79      	cmp	r3, #121	@ 0x79
 800b832:	e7f6      	b.n	800b822 <_scanf_float+0x12e>
 800b834:	6821      	ldr	r1, [r4, #0]
 800b836:	05c8      	lsls	r0, r1, #23
 800b838:	d51e      	bpl.n	800b878 <_scanf_float+0x184>
 800b83a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b83e:	6021      	str	r1, [r4, #0]
 800b840:	3701      	adds	r7, #1
 800b842:	f1bb 0f00 	cmp.w	fp, #0
 800b846:	d003      	beq.n	800b850 <_scanf_float+0x15c>
 800b848:	3201      	adds	r2, #1
 800b84a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b84e:	60a2      	str	r2, [r4, #8]
 800b850:	68a3      	ldr	r3, [r4, #8]
 800b852:	3b01      	subs	r3, #1
 800b854:	60a3      	str	r3, [r4, #8]
 800b856:	6923      	ldr	r3, [r4, #16]
 800b858:	3301      	adds	r3, #1
 800b85a:	6123      	str	r3, [r4, #16]
 800b85c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b860:	3b01      	subs	r3, #1
 800b862:	2b00      	cmp	r3, #0
 800b864:	f8c9 3004 	str.w	r3, [r9, #4]
 800b868:	f340 8082 	ble.w	800b970 <_scanf_float+0x27c>
 800b86c:	f8d9 3000 	ldr.w	r3, [r9]
 800b870:	3301      	adds	r3, #1
 800b872:	f8c9 3000 	str.w	r3, [r9]
 800b876:	e762      	b.n	800b73e <_scanf_float+0x4a>
 800b878:	eb1a 0105 	adds.w	r1, sl, r5
 800b87c:	f47f af6d 	bne.w	800b75a <_scanf_float+0x66>
 800b880:	6822      	ldr	r2, [r4, #0]
 800b882:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b886:	6022      	str	r2, [r4, #0]
 800b888:	460d      	mov	r5, r1
 800b88a:	468a      	mov	sl, r1
 800b88c:	f806 3b01 	strb.w	r3, [r6], #1
 800b890:	e7de      	b.n	800b850 <_scanf_float+0x15c>
 800b892:	6822      	ldr	r2, [r4, #0]
 800b894:	0610      	lsls	r0, r2, #24
 800b896:	f57f af60 	bpl.w	800b75a <_scanf_float+0x66>
 800b89a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b89e:	6022      	str	r2, [r4, #0]
 800b8a0:	e7f4      	b.n	800b88c <_scanf_float+0x198>
 800b8a2:	f1ba 0f00 	cmp.w	sl, #0
 800b8a6:	d10c      	bne.n	800b8c2 <_scanf_float+0x1ce>
 800b8a8:	b977      	cbnz	r7, 800b8c8 <_scanf_float+0x1d4>
 800b8aa:	6822      	ldr	r2, [r4, #0]
 800b8ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b8b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b8b4:	d108      	bne.n	800b8c8 <_scanf_float+0x1d4>
 800b8b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b8ba:	6022      	str	r2, [r4, #0]
 800b8bc:	f04f 0a01 	mov.w	sl, #1
 800b8c0:	e7e4      	b.n	800b88c <_scanf_float+0x198>
 800b8c2:	f1ba 0f02 	cmp.w	sl, #2
 800b8c6:	d050      	beq.n	800b96a <_scanf_float+0x276>
 800b8c8:	2d01      	cmp	r5, #1
 800b8ca:	d002      	beq.n	800b8d2 <_scanf_float+0x1de>
 800b8cc:	2d04      	cmp	r5, #4
 800b8ce:	f47f af44 	bne.w	800b75a <_scanf_float+0x66>
 800b8d2:	3501      	adds	r5, #1
 800b8d4:	b2ed      	uxtb	r5, r5
 800b8d6:	e7d9      	b.n	800b88c <_scanf_float+0x198>
 800b8d8:	f1ba 0f01 	cmp.w	sl, #1
 800b8dc:	f47f af3d 	bne.w	800b75a <_scanf_float+0x66>
 800b8e0:	f04f 0a02 	mov.w	sl, #2
 800b8e4:	e7d2      	b.n	800b88c <_scanf_float+0x198>
 800b8e6:	b975      	cbnz	r5, 800b906 <_scanf_float+0x212>
 800b8e8:	2f00      	cmp	r7, #0
 800b8ea:	f47f af37 	bne.w	800b75c <_scanf_float+0x68>
 800b8ee:	6822      	ldr	r2, [r4, #0]
 800b8f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b8f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b8f8:	f040 80fc 	bne.w	800baf4 <_scanf_float+0x400>
 800b8fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b900:	6022      	str	r2, [r4, #0]
 800b902:	2501      	movs	r5, #1
 800b904:	e7c2      	b.n	800b88c <_scanf_float+0x198>
 800b906:	2d03      	cmp	r5, #3
 800b908:	d0e3      	beq.n	800b8d2 <_scanf_float+0x1de>
 800b90a:	2d05      	cmp	r5, #5
 800b90c:	e7df      	b.n	800b8ce <_scanf_float+0x1da>
 800b90e:	2d02      	cmp	r5, #2
 800b910:	f47f af23 	bne.w	800b75a <_scanf_float+0x66>
 800b914:	2503      	movs	r5, #3
 800b916:	e7b9      	b.n	800b88c <_scanf_float+0x198>
 800b918:	2d06      	cmp	r5, #6
 800b91a:	f47f af1e 	bne.w	800b75a <_scanf_float+0x66>
 800b91e:	2507      	movs	r5, #7
 800b920:	e7b4      	b.n	800b88c <_scanf_float+0x198>
 800b922:	6822      	ldr	r2, [r4, #0]
 800b924:	0591      	lsls	r1, r2, #22
 800b926:	f57f af18 	bpl.w	800b75a <_scanf_float+0x66>
 800b92a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b92e:	6022      	str	r2, [r4, #0]
 800b930:	9702      	str	r7, [sp, #8]
 800b932:	e7ab      	b.n	800b88c <_scanf_float+0x198>
 800b934:	6822      	ldr	r2, [r4, #0]
 800b936:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b93a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b93e:	d005      	beq.n	800b94c <_scanf_float+0x258>
 800b940:	0550      	lsls	r0, r2, #21
 800b942:	f57f af0a 	bpl.w	800b75a <_scanf_float+0x66>
 800b946:	2f00      	cmp	r7, #0
 800b948:	f000 80d4 	beq.w	800baf4 <_scanf_float+0x400>
 800b94c:	0591      	lsls	r1, r2, #22
 800b94e:	bf58      	it	pl
 800b950:	9902      	ldrpl	r1, [sp, #8]
 800b952:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b956:	bf58      	it	pl
 800b958:	1a79      	subpl	r1, r7, r1
 800b95a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b95e:	bf58      	it	pl
 800b960:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b964:	6022      	str	r2, [r4, #0]
 800b966:	2700      	movs	r7, #0
 800b968:	e790      	b.n	800b88c <_scanf_float+0x198>
 800b96a:	f04f 0a03 	mov.w	sl, #3
 800b96e:	e78d      	b.n	800b88c <_scanf_float+0x198>
 800b970:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b974:	4649      	mov	r1, r9
 800b976:	4640      	mov	r0, r8
 800b978:	4798      	blx	r3
 800b97a:	2800      	cmp	r0, #0
 800b97c:	f43f aedf 	beq.w	800b73e <_scanf_float+0x4a>
 800b980:	e6eb      	b.n	800b75a <_scanf_float+0x66>
 800b982:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b986:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b98a:	464a      	mov	r2, r9
 800b98c:	4640      	mov	r0, r8
 800b98e:	4798      	blx	r3
 800b990:	6923      	ldr	r3, [r4, #16]
 800b992:	3b01      	subs	r3, #1
 800b994:	6123      	str	r3, [r4, #16]
 800b996:	e6eb      	b.n	800b770 <_scanf_float+0x7c>
 800b998:	1e6b      	subs	r3, r5, #1
 800b99a:	2b06      	cmp	r3, #6
 800b99c:	d824      	bhi.n	800b9e8 <_scanf_float+0x2f4>
 800b99e:	2d02      	cmp	r5, #2
 800b9a0:	d836      	bhi.n	800ba10 <_scanf_float+0x31c>
 800b9a2:	9b01      	ldr	r3, [sp, #4]
 800b9a4:	429e      	cmp	r6, r3
 800b9a6:	f67f aee7 	bls.w	800b778 <_scanf_float+0x84>
 800b9aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b9ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b9b2:	464a      	mov	r2, r9
 800b9b4:	4640      	mov	r0, r8
 800b9b6:	4798      	blx	r3
 800b9b8:	6923      	ldr	r3, [r4, #16]
 800b9ba:	3b01      	subs	r3, #1
 800b9bc:	6123      	str	r3, [r4, #16]
 800b9be:	e7f0      	b.n	800b9a2 <_scanf_float+0x2ae>
 800b9c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b9c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b9c8:	464a      	mov	r2, r9
 800b9ca:	4640      	mov	r0, r8
 800b9cc:	4798      	blx	r3
 800b9ce:	6923      	ldr	r3, [r4, #16]
 800b9d0:	3b01      	subs	r3, #1
 800b9d2:	6123      	str	r3, [r4, #16]
 800b9d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b9d8:	fa5f fa8a 	uxtb.w	sl, sl
 800b9dc:	f1ba 0f02 	cmp.w	sl, #2
 800b9e0:	d1ee      	bne.n	800b9c0 <_scanf_float+0x2cc>
 800b9e2:	3d03      	subs	r5, #3
 800b9e4:	b2ed      	uxtb	r5, r5
 800b9e6:	1b76      	subs	r6, r6, r5
 800b9e8:	6823      	ldr	r3, [r4, #0]
 800b9ea:	05da      	lsls	r2, r3, #23
 800b9ec:	d530      	bpl.n	800ba50 <_scanf_float+0x35c>
 800b9ee:	055b      	lsls	r3, r3, #21
 800b9f0:	d511      	bpl.n	800ba16 <_scanf_float+0x322>
 800b9f2:	9b01      	ldr	r3, [sp, #4]
 800b9f4:	429e      	cmp	r6, r3
 800b9f6:	f67f aebf 	bls.w	800b778 <_scanf_float+0x84>
 800b9fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b9fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ba02:	464a      	mov	r2, r9
 800ba04:	4640      	mov	r0, r8
 800ba06:	4798      	blx	r3
 800ba08:	6923      	ldr	r3, [r4, #16]
 800ba0a:	3b01      	subs	r3, #1
 800ba0c:	6123      	str	r3, [r4, #16]
 800ba0e:	e7f0      	b.n	800b9f2 <_scanf_float+0x2fe>
 800ba10:	46aa      	mov	sl, r5
 800ba12:	46b3      	mov	fp, r6
 800ba14:	e7de      	b.n	800b9d4 <_scanf_float+0x2e0>
 800ba16:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ba1a:	6923      	ldr	r3, [r4, #16]
 800ba1c:	2965      	cmp	r1, #101	@ 0x65
 800ba1e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba22:	f106 35ff 	add.w	r5, r6, #4294967295
 800ba26:	6123      	str	r3, [r4, #16]
 800ba28:	d00c      	beq.n	800ba44 <_scanf_float+0x350>
 800ba2a:	2945      	cmp	r1, #69	@ 0x45
 800ba2c:	d00a      	beq.n	800ba44 <_scanf_float+0x350>
 800ba2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ba32:	464a      	mov	r2, r9
 800ba34:	4640      	mov	r0, r8
 800ba36:	4798      	blx	r3
 800ba38:	6923      	ldr	r3, [r4, #16]
 800ba3a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ba3e:	3b01      	subs	r3, #1
 800ba40:	1eb5      	subs	r5, r6, #2
 800ba42:	6123      	str	r3, [r4, #16]
 800ba44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ba48:	464a      	mov	r2, r9
 800ba4a:	4640      	mov	r0, r8
 800ba4c:	4798      	blx	r3
 800ba4e:	462e      	mov	r6, r5
 800ba50:	6822      	ldr	r2, [r4, #0]
 800ba52:	f012 0210 	ands.w	r2, r2, #16
 800ba56:	d001      	beq.n	800ba5c <_scanf_float+0x368>
 800ba58:	2000      	movs	r0, #0
 800ba5a:	e68e      	b.n	800b77a <_scanf_float+0x86>
 800ba5c:	7032      	strb	r2, [r6, #0]
 800ba5e:	6823      	ldr	r3, [r4, #0]
 800ba60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ba64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba68:	d123      	bne.n	800bab2 <_scanf_float+0x3be>
 800ba6a:	9b02      	ldr	r3, [sp, #8]
 800ba6c:	429f      	cmp	r7, r3
 800ba6e:	d00a      	beq.n	800ba86 <_scanf_float+0x392>
 800ba70:	1bda      	subs	r2, r3, r7
 800ba72:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ba76:	429e      	cmp	r6, r3
 800ba78:	bf28      	it	cs
 800ba7a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ba7e:	491e      	ldr	r1, [pc, #120]	@ (800baf8 <_scanf_float+0x404>)
 800ba80:	4630      	mov	r0, r6
 800ba82:	f000 f8ff 	bl	800bc84 <siprintf>
 800ba86:	9901      	ldr	r1, [sp, #4]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	4640      	mov	r0, r8
 800ba8c:	f002 fb96 	bl	800e1bc <_strtod_r>
 800ba90:	9b03      	ldr	r3, [sp, #12]
 800ba92:	6821      	ldr	r1, [r4, #0]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f011 0f02 	tst.w	r1, #2
 800ba9a:	f103 0204 	add.w	r2, r3, #4
 800ba9e:	d015      	beq.n	800bacc <_scanf_float+0x3d8>
 800baa0:	9903      	ldr	r1, [sp, #12]
 800baa2:	600a      	str	r2, [r1, #0]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	ed83 0b00 	vstr	d0, [r3]
 800baaa:	68e3      	ldr	r3, [r4, #12]
 800baac:	3301      	adds	r3, #1
 800baae:	60e3      	str	r3, [r4, #12]
 800bab0:	e7d2      	b.n	800ba58 <_scanf_float+0x364>
 800bab2:	9b04      	ldr	r3, [sp, #16]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d0e6      	beq.n	800ba86 <_scanf_float+0x392>
 800bab8:	9905      	ldr	r1, [sp, #20]
 800baba:	230a      	movs	r3, #10
 800babc:	3101      	adds	r1, #1
 800babe:	4640      	mov	r0, r8
 800bac0:	f002 fbfc 	bl	800e2bc <_strtol_r>
 800bac4:	9b04      	ldr	r3, [sp, #16]
 800bac6:	9e05      	ldr	r6, [sp, #20]
 800bac8:	1ac2      	subs	r2, r0, r3
 800baca:	e7d2      	b.n	800ba72 <_scanf_float+0x37e>
 800bacc:	f011 0f04 	tst.w	r1, #4
 800bad0:	9903      	ldr	r1, [sp, #12]
 800bad2:	600a      	str	r2, [r1, #0]
 800bad4:	d1e6      	bne.n	800baa4 <_scanf_float+0x3b0>
 800bad6:	eeb4 0b40 	vcmp.f64	d0, d0
 800bada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bade:	681d      	ldr	r5, [r3, #0]
 800bae0:	d705      	bvc.n	800baee <_scanf_float+0x3fa>
 800bae2:	4806      	ldr	r0, [pc, #24]	@ (800bafc <_scanf_float+0x408>)
 800bae4:	f000 fa20 	bl	800bf28 <nanf>
 800bae8:	ed85 0a00 	vstr	s0, [r5]
 800baec:	e7dd      	b.n	800baaa <_scanf_float+0x3b6>
 800baee:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800baf2:	e7f9      	b.n	800bae8 <_scanf_float+0x3f4>
 800baf4:	2700      	movs	r7, #0
 800baf6:	e635      	b.n	800b764 <_scanf_float+0x70>
 800baf8:	0800f558 	.word	0x0800f558
 800bafc:	0800f699 	.word	0x0800f699

0800bb00 <std>:
 800bb00:	2300      	movs	r3, #0
 800bb02:	b510      	push	{r4, lr}
 800bb04:	4604      	mov	r4, r0
 800bb06:	e9c0 3300 	strd	r3, r3, [r0]
 800bb0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bb0e:	6083      	str	r3, [r0, #8]
 800bb10:	8181      	strh	r1, [r0, #12]
 800bb12:	6643      	str	r3, [r0, #100]	@ 0x64
 800bb14:	81c2      	strh	r2, [r0, #14]
 800bb16:	6183      	str	r3, [r0, #24]
 800bb18:	4619      	mov	r1, r3
 800bb1a:	2208      	movs	r2, #8
 800bb1c:	305c      	adds	r0, #92	@ 0x5c
 800bb1e:	f000 f916 	bl	800bd4e <memset>
 800bb22:	4b0d      	ldr	r3, [pc, #52]	@ (800bb58 <std+0x58>)
 800bb24:	6263      	str	r3, [r4, #36]	@ 0x24
 800bb26:	4b0d      	ldr	r3, [pc, #52]	@ (800bb5c <std+0x5c>)
 800bb28:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bb2a:	4b0d      	ldr	r3, [pc, #52]	@ (800bb60 <std+0x60>)
 800bb2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bb2e:	4b0d      	ldr	r3, [pc, #52]	@ (800bb64 <std+0x64>)
 800bb30:	6323      	str	r3, [r4, #48]	@ 0x30
 800bb32:	4b0d      	ldr	r3, [pc, #52]	@ (800bb68 <std+0x68>)
 800bb34:	6224      	str	r4, [r4, #32]
 800bb36:	429c      	cmp	r4, r3
 800bb38:	d006      	beq.n	800bb48 <std+0x48>
 800bb3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bb3e:	4294      	cmp	r4, r2
 800bb40:	d002      	beq.n	800bb48 <std+0x48>
 800bb42:	33d0      	adds	r3, #208	@ 0xd0
 800bb44:	429c      	cmp	r4, r3
 800bb46:	d105      	bne.n	800bb54 <std+0x54>
 800bb48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bb4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb50:	f000 b9d8 	b.w	800bf04 <__retarget_lock_init_recursive>
 800bb54:	bd10      	pop	{r4, pc}
 800bb56:	bf00      	nop
 800bb58:	0800bcc9 	.word	0x0800bcc9
 800bb5c:	0800bceb 	.word	0x0800bceb
 800bb60:	0800bd23 	.word	0x0800bd23
 800bb64:	0800bd47 	.word	0x0800bd47
 800bb68:	240043d4 	.word	0x240043d4

0800bb6c <stdio_exit_handler>:
 800bb6c:	4a02      	ldr	r2, [pc, #8]	@ (800bb78 <stdio_exit_handler+0xc>)
 800bb6e:	4903      	ldr	r1, [pc, #12]	@ (800bb7c <stdio_exit_handler+0x10>)
 800bb70:	4803      	ldr	r0, [pc, #12]	@ (800bb80 <stdio_exit_handler+0x14>)
 800bb72:	f000 b869 	b.w	800bc48 <_fwalk_sglue>
 800bb76:	bf00      	nop
 800bb78:	24000014 	.word	0x24000014
 800bb7c:	0800e679 	.word	0x0800e679
 800bb80:	24000024 	.word	0x24000024

0800bb84 <cleanup_stdio>:
 800bb84:	6841      	ldr	r1, [r0, #4]
 800bb86:	4b0c      	ldr	r3, [pc, #48]	@ (800bbb8 <cleanup_stdio+0x34>)
 800bb88:	4299      	cmp	r1, r3
 800bb8a:	b510      	push	{r4, lr}
 800bb8c:	4604      	mov	r4, r0
 800bb8e:	d001      	beq.n	800bb94 <cleanup_stdio+0x10>
 800bb90:	f002 fd72 	bl	800e678 <_fflush_r>
 800bb94:	68a1      	ldr	r1, [r4, #8]
 800bb96:	4b09      	ldr	r3, [pc, #36]	@ (800bbbc <cleanup_stdio+0x38>)
 800bb98:	4299      	cmp	r1, r3
 800bb9a:	d002      	beq.n	800bba2 <cleanup_stdio+0x1e>
 800bb9c:	4620      	mov	r0, r4
 800bb9e:	f002 fd6b 	bl	800e678 <_fflush_r>
 800bba2:	68e1      	ldr	r1, [r4, #12]
 800bba4:	4b06      	ldr	r3, [pc, #24]	@ (800bbc0 <cleanup_stdio+0x3c>)
 800bba6:	4299      	cmp	r1, r3
 800bba8:	d004      	beq.n	800bbb4 <cleanup_stdio+0x30>
 800bbaa:	4620      	mov	r0, r4
 800bbac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbb0:	f002 bd62 	b.w	800e678 <_fflush_r>
 800bbb4:	bd10      	pop	{r4, pc}
 800bbb6:	bf00      	nop
 800bbb8:	240043d4 	.word	0x240043d4
 800bbbc:	2400443c 	.word	0x2400443c
 800bbc0:	240044a4 	.word	0x240044a4

0800bbc4 <global_stdio_init.part.0>:
 800bbc4:	b510      	push	{r4, lr}
 800bbc6:	4b0b      	ldr	r3, [pc, #44]	@ (800bbf4 <global_stdio_init.part.0+0x30>)
 800bbc8:	4c0b      	ldr	r4, [pc, #44]	@ (800bbf8 <global_stdio_init.part.0+0x34>)
 800bbca:	4a0c      	ldr	r2, [pc, #48]	@ (800bbfc <global_stdio_init.part.0+0x38>)
 800bbcc:	601a      	str	r2, [r3, #0]
 800bbce:	4620      	mov	r0, r4
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	2104      	movs	r1, #4
 800bbd4:	f7ff ff94 	bl	800bb00 <std>
 800bbd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bbdc:	2201      	movs	r2, #1
 800bbde:	2109      	movs	r1, #9
 800bbe0:	f7ff ff8e 	bl	800bb00 <std>
 800bbe4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bbe8:	2202      	movs	r2, #2
 800bbea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbee:	2112      	movs	r1, #18
 800bbf0:	f7ff bf86 	b.w	800bb00 <std>
 800bbf4:	2400450c 	.word	0x2400450c
 800bbf8:	240043d4 	.word	0x240043d4
 800bbfc:	0800bb6d 	.word	0x0800bb6d

0800bc00 <__sfp_lock_acquire>:
 800bc00:	4801      	ldr	r0, [pc, #4]	@ (800bc08 <__sfp_lock_acquire+0x8>)
 800bc02:	f000 b980 	b.w	800bf06 <__retarget_lock_acquire_recursive>
 800bc06:	bf00      	nop
 800bc08:	24004515 	.word	0x24004515

0800bc0c <__sfp_lock_release>:
 800bc0c:	4801      	ldr	r0, [pc, #4]	@ (800bc14 <__sfp_lock_release+0x8>)
 800bc0e:	f000 b97b 	b.w	800bf08 <__retarget_lock_release_recursive>
 800bc12:	bf00      	nop
 800bc14:	24004515 	.word	0x24004515

0800bc18 <__sinit>:
 800bc18:	b510      	push	{r4, lr}
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	f7ff fff0 	bl	800bc00 <__sfp_lock_acquire>
 800bc20:	6a23      	ldr	r3, [r4, #32]
 800bc22:	b11b      	cbz	r3, 800bc2c <__sinit+0x14>
 800bc24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc28:	f7ff bff0 	b.w	800bc0c <__sfp_lock_release>
 800bc2c:	4b04      	ldr	r3, [pc, #16]	@ (800bc40 <__sinit+0x28>)
 800bc2e:	6223      	str	r3, [r4, #32]
 800bc30:	4b04      	ldr	r3, [pc, #16]	@ (800bc44 <__sinit+0x2c>)
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d1f5      	bne.n	800bc24 <__sinit+0xc>
 800bc38:	f7ff ffc4 	bl	800bbc4 <global_stdio_init.part.0>
 800bc3c:	e7f2      	b.n	800bc24 <__sinit+0xc>
 800bc3e:	bf00      	nop
 800bc40:	0800bb85 	.word	0x0800bb85
 800bc44:	2400450c 	.word	0x2400450c

0800bc48 <_fwalk_sglue>:
 800bc48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc4c:	4607      	mov	r7, r0
 800bc4e:	4688      	mov	r8, r1
 800bc50:	4614      	mov	r4, r2
 800bc52:	2600      	movs	r6, #0
 800bc54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bc58:	f1b9 0901 	subs.w	r9, r9, #1
 800bc5c:	d505      	bpl.n	800bc6a <_fwalk_sglue+0x22>
 800bc5e:	6824      	ldr	r4, [r4, #0]
 800bc60:	2c00      	cmp	r4, #0
 800bc62:	d1f7      	bne.n	800bc54 <_fwalk_sglue+0xc>
 800bc64:	4630      	mov	r0, r6
 800bc66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc6a:	89ab      	ldrh	r3, [r5, #12]
 800bc6c:	2b01      	cmp	r3, #1
 800bc6e:	d907      	bls.n	800bc80 <_fwalk_sglue+0x38>
 800bc70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc74:	3301      	adds	r3, #1
 800bc76:	d003      	beq.n	800bc80 <_fwalk_sglue+0x38>
 800bc78:	4629      	mov	r1, r5
 800bc7a:	4638      	mov	r0, r7
 800bc7c:	47c0      	blx	r8
 800bc7e:	4306      	orrs	r6, r0
 800bc80:	3568      	adds	r5, #104	@ 0x68
 800bc82:	e7e9      	b.n	800bc58 <_fwalk_sglue+0x10>

0800bc84 <siprintf>:
 800bc84:	b40e      	push	{r1, r2, r3}
 800bc86:	b510      	push	{r4, lr}
 800bc88:	b09d      	sub	sp, #116	@ 0x74
 800bc8a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bc8c:	9002      	str	r0, [sp, #8]
 800bc8e:	9006      	str	r0, [sp, #24]
 800bc90:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bc94:	480a      	ldr	r0, [pc, #40]	@ (800bcc0 <siprintf+0x3c>)
 800bc96:	9107      	str	r1, [sp, #28]
 800bc98:	9104      	str	r1, [sp, #16]
 800bc9a:	490a      	ldr	r1, [pc, #40]	@ (800bcc4 <siprintf+0x40>)
 800bc9c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bca0:	9105      	str	r1, [sp, #20]
 800bca2:	2400      	movs	r4, #0
 800bca4:	a902      	add	r1, sp, #8
 800bca6:	6800      	ldr	r0, [r0, #0]
 800bca8:	9301      	str	r3, [sp, #4]
 800bcaa:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bcac:	f002 fb64 	bl	800e378 <_svfiprintf_r>
 800bcb0:	9b02      	ldr	r3, [sp, #8]
 800bcb2:	701c      	strb	r4, [r3, #0]
 800bcb4:	b01d      	add	sp, #116	@ 0x74
 800bcb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcba:	b003      	add	sp, #12
 800bcbc:	4770      	bx	lr
 800bcbe:	bf00      	nop
 800bcc0:	24000020 	.word	0x24000020
 800bcc4:	ffff0208 	.word	0xffff0208

0800bcc8 <__sread>:
 800bcc8:	b510      	push	{r4, lr}
 800bcca:	460c      	mov	r4, r1
 800bccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcd0:	f000 f8ca 	bl	800be68 <_read_r>
 800bcd4:	2800      	cmp	r0, #0
 800bcd6:	bfab      	itete	ge
 800bcd8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bcda:	89a3      	ldrhlt	r3, [r4, #12]
 800bcdc:	181b      	addge	r3, r3, r0
 800bcde:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bce2:	bfac      	ite	ge
 800bce4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bce6:	81a3      	strhlt	r3, [r4, #12]
 800bce8:	bd10      	pop	{r4, pc}

0800bcea <__swrite>:
 800bcea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcee:	461f      	mov	r7, r3
 800bcf0:	898b      	ldrh	r3, [r1, #12]
 800bcf2:	05db      	lsls	r3, r3, #23
 800bcf4:	4605      	mov	r5, r0
 800bcf6:	460c      	mov	r4, r1
 800bcf8:	4616      	mov	r6, r2
 800bcfa:	d505      	bpl.n	800bd08 <__swrite+0x1e>
 800bcfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd00:	2302      	movs	r3, #2
 800bd02:	2200      	movs	r2, #0
 800bd04:	f000 f89e 	bl	800be44 <_lseek_r>
 800bd08:	89a3      	ldrh	r3, [r4, #12]
 800bd0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd12:	81a3      	strh	r3, [r4, #12]
 800bd14:	4632      	mov	r2, r6
 800bd16:	463b      	mov	r3, r7
 800bd18:	4628      	mov	r0, r5
 800bd1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd1e:	f000 b8b5 	b.w	800be8c <_write_r>

0800bd22 <__sseek>:
 800bd22:	b510      	push	{r4, lr}
 800bd24:	460c      	mov	r4, r1
 800bd26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd2a:	f000 f88b 	bl	800be44 <_lseek_r>
 800bd2e:	1c43      	adds	r3, r0, #1
 800bd30:	89a3      	ldrh	r3, [r4, #12]
 800bd32:	bf15      	itete	ne
 800bd34:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bd36:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bd3a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bd3e:	81a3      	strheq	r3, [r4, #12]
 800bd40:	bf18      	it	ne
 800bd42:	81a3      	strhne	r3, [r4, #12]
 800bd44:	bd10      	pop	{r4, pc}

0800bd46 <__sclose>:
 800bd46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd4a:	f000 b80d 	b.w	800bd68 <_close_r>

0800bd4e <memset>:
 800bd4e:	4402      	add	r2, r0
 800bd50:	4603      	mov	r3, r0
 800bd52:	4293      	cmp	r3, r2
 800bd54:	d100      	bne.n	800bd58 <memset+0xa>
 800bd56:	4770      	bx	lr
 800bd58:	f803 1b01 	strb.w	r1, [r3], #1
 800bd5c:	e7f9      	b.n	800bd52 <memset+0x4>
	...

0800bd60 <_localeconv_r>:
 800bd60:	4800      	ldr	r0, [pc, #0]	@ (800bd64 <_localeconv_r+0x4>)
 800bd62:	4770      	bx	lr
 800bd64:	24000160 	.word	0x24000160

0800bd68 <_close_r>:
 800bd68:	b538      	push	{r3, r4, r5, lr}
 800bd6a:	4d06      	ldr	r5, [pc, #24]	@ (800bd84 <_close_r+0x1c>)
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	4604      	mov	r4, r0
 800bd70:	4608      	mov	r0, r1
 800bd72:	602b      	str	r3, [r5, #0]
 800bd74:	f7f5 fba2 	bl	80014bc <_close>
 800bd78:	1c43      	adds	r3, r0, #1
 800bd7a:	d102      	bne.n	800bd82 <_close_r+0x1a>
 800bd7c:	682b      	ldr	r3, [r5, #0]
 800bd7e:	b103      	cbz	r3, 800bd82 <_close_r+0x1a>
 800bd80:	6023      	str	r3, [r4, #0]
 800bd82:	bd38      	pop	{r3, r4, r5, pc}
 800bd84:	24004510 	.word	0x24004510

0800bd88 <_reclaim_reent>:
 800bd88:	4b2d      	ldr	r3, [pc, #180]	@ (800be40 <_reclaim_reent+0xb8>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	4283      	cmp	r3, r0
 800bd8e:	b570      	push	{r4, r5, r6, lr}
 800bd90:	4604      	mov	r4, r0
 800bd92:	d053      	beq.n	800be3c <_reclaim_reent+0xb4>
 800bd94:	69c3      	ldr	r3, [r0, #28]
 800bd96:	b31b      	cbz	r3, 800bde0 <_reclaim_reent+0x58>
 800bd98:	68db      	ldr	r3, [r3, #12]
 800bd9a:	b163      	cbz	r3, 800bdb6 <_reclaim_reent+0x2e>
 800bd9c:	2500      	movs	r5, #0
 800bd9e:	69e3      	ldr	r3, [r4, #28]
 800bda0:	68db      	ldr	r3, [r3, #12]
 800bda2:	5959      	ldr	r1, [r3, r5]
 800bda4:	b9b1      	cbnz	r1, 800bdd4 <_reclaim_reent+0x4c>
 800bda6:	3504      	adds	r5, #4
 800bda8:	2d80      	cmp	r5, #128	@ 0x80
 800bdaa:	d1f8      	bne.n	800bd9e <_reclaim_reent+0x16>
 800bdac:	69e3      	ldr	r3, [r4, #28]
 800bdae:	4620      	mov	r0, r4
 800bdb0:	68d9      	ldr	r1, [r3, #12]
 800bdb2:	f000 fea7 	bl	800cb04 <_free_r>
 800bdb6:	69e3      	ldr	r3, [r4, #28]
 800bdb8:	6819      	ldr	r1, [r3, #0]
 800bdba:	b111      	cbz	r1, 800bdc2 <_reclaim_reent+0x3a>
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	f000 fea1 	bl	800cb04 <_free_r>
 800bdc2:	69e3      	ldr	r3, [r4, #28]
 800bdc4:	689d      	ldr	r5, [r3, #8]
 800bdc6:	b15d      	cbz	r5, 800bde0 <_reclaim_reent+0x58>
 800bdc8:	4629      	mov	r1, r5
 800bdca:	4620      	mov	r0, r4
 800bdcc:	682d      	ldr	r5, [r5, #0]
 800bdce:	f000 fe99 	bl	800cb04 <_free_r>
 800bdd2:	e7f8      	b.n	800bdc6 <_reclaim_reent+0x3e>
 800bdd4:	680e      	ldr	r6, [r1, #0]
 800bdd6:	4620      	mov	r0, r4
 800bdd8:	f000 fe94 	bl	800cb04 <_free_r>
 800bddc:	4631      	mov	r1, r6
 800bdde:	e7e1      	b.n	800bda4 <_reclaim_reent+0x1c>
 800bde0:	6961      	ldr	r1, [r4, #20]
 800bde2:	b111      	cbz	r1, 800bdea <_reclaim_reent+0x62>
 800bde4:	4620      	mov	r0, r4
 800bde6:	f000 fe8d 	bl	800cb04 <_free_r>
 800bdea:	69e1      	ldr	r1, [r4, #28]
 800bdec:	b111      	cbz	r1, 800bdf4 <_reclaim_reent+0x6c>
 800bdee:	4620      	mov	r0, r4
 800bdf0:	f000 fe88 	bl	800cb04 <_free_r>
 800bdf4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bdf6:	b111      	cbz	r1, 800bdfe <_reclaim_reent+0x76>
 800bdf8:	4620      	mov	r0, r4
 800bdfa:	f000 fe83 	bl	800cb04 <_free_r>
 800bdfe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be00:	b111      	cbz	r1, 800be08 <_reclaim_reent+0x80>
 800be02:	4620      	mov	r0, r4
 800be04:	f000 fe7e 	bl	800cb04 <_free_r>
 800be08:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800be0a:	b111      	cbz	r1, 800be12 <_reclaim_reent+0x8a>
 800be0c:	4620      	mov	r0, r4
 800be0e:	f000 fe79 	bl	800cb04 <_free_r>
 800be12:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800be14:	b111      	cbz	r1, 800be1c <_reclaim_reent+0x94>
 800be16:	4620      	mov	r0, r4
 800be18:	f000 fe74 	bl	800cb04 <_free_r>
 800be1c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800be1e:	b111      	cbz	r1, 800be26 <_reclaim_reent+0x9e>
 800be20:	4620      	mov	r0, r4
 800be22:	f000 fe6f 	bl	800cb04 <_free_r>
 800be26:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800be28:	b111      	cbz	r1, 800be30 <_reclaim_reent+0xa8>
 800be2a:	4620      	mov	r0, r4
 800be2c:	f000 fe6a 	bl	800cb04 <_free_r>
 800be30:	6a23      	ldr	r3, [r4, #32]
 800be32:	b11b      	cbz	r3, 800be3c <_reclaim_reent+0xb4>
 800be34:	4620      	mov	r0, r4
 800be36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800be3a:	4718      	bx	r3
 800be3c:	bd70      	pop	{r4, r5, r6, pc}
 800be3e:	bf00      	nop
 800be40:	24000020 	.word	0x24000020

0800be44 <_lseek_r>:
 800be44:	b538      	push	{r3, r4, r5, lr}
 800be46:	4d07      	ldr	r5, [pc, #28]	@ (800be64 <_lseek_r+0x20>)
 800be48:	4604      	mov	r4, r0
 800be4a:	4608      	mov	r0, r1
 800be4c:	4611      	mov	r1, r2
 800be4e:	2200      	movs	r2, #0
 800be50:	602a      	str	r2, [r5, #0]
 800be52:	461a      	mov	r2, r3
 800be54:	f7f5 fb59 	bl	800150a <_lseek>
 800be58:	1c43      	adds	r3, r0, #1
 800be5a:	d102      	bne.n	800be62 <_lseek_r+0x1e>
 800be5c:	682b      	ldr	r3, [r5, #0]
 800be5e:	b103      	cbz	r3, 800be62 <_lseek_r+0x1e>
 800be60:	6023      	str	r3, [r4, #0]
 800be62:	bd38      	pop	{r3, r4, r5, pc}
 800be64:	24004510 	.word	0x24004510

0800be68 <_read_r>:
 800be68:	b538      	push	{r3, r4, r5, lr}
 800be6a:	4d07      	ldr	r5, [pc, #28]	@ (800be88 <_read_r+0x20>)
 800be6c:	4604      	mov	r4, r0
 800be6e:	4608      	mov	r0, r1
 800be70:	4611      	mov	r1, r2
 800be72:	2200      	movs	r2, #0
 800be74:	602a      	str	r2, [r5, #0]
 800be76:	461a      	mov	r2, r3
 800be78:	f7f5 fae7 	bl	800144a <_read>
 800be7c:	1c43      	adds	r3, r0, #1
 800be7e:	d102      	bne.n	800be86 <_read_r+0x1e>
 800be80:	682b      	ldr	r3, [r5, #0]
 800be82:	b103      	cbz	r3, 800be86 <_read_r+0x1e>
 800be84:	6023      	str	r3, [r4, #0]
 800be86:	bd38      	pop	{r3, r4, r5, pc}
 800be88:	24004510 	.word	0x24004510

0800be8c <_write_r>:
 800be8c:	b538      	push	{r3, r4, r5, lr}
 800be8e:	4d07      	ldr	r5, [pc, #28]	@ (800beac <_write_r+0x20>)
 800be90:	4604      	mov	r4, r0
 800be92:	4608      	mov	r0, r1
 800be94:	4611      	mov	r1, r2
 800be96:	2200      	movs	r2, #0
 800be98:	602a      	str	r2, [r5, #0]
 800be9a:	461a      	mov	r2, r3
 800be9c:	f7f5 faf2 	bl	8001484 <_write>
 800bea0:	1c43      	adds	r3, r0, #1
 800bea2:	d102      	bne.n	800beaa <_write_r+0x1e>
 800bea4:	682b      	ldr	r3, [r5, #0]
 800bea6:	b103      	cbz	r3, 800beaa <_write_r+0x1e>
 800bea8:	6023      	str	r3, [r4, #0]
 800beaa:	bd38      	pop	{r3, r4, r5, pc}
 800beac:	24004510 	.word	0x24004510

0800beb0 <__errno>:
 800beb0:	4b01      	ldr	r3, [pc, #4]	@ (800beb8 <__errno+0x8>)
 800beb2:	6818      	ldr	r0, [r3, #0]
 800beb4:	4770      	bx	lr
 800beb6:	bf00      	nop
 800beb8:	24000020 	.word	0x24000020

0800bebc <__libc_init_array>:
 800bebc:	b570      	push	{r4, r5, r6, lr}
 800bebe:	4d0d      	ldr	r5, [pc, #52]	@ (800bef4 <__libc_init_array+0x38>)
 800bec0:	4c0d      	ldr	r4, [pc, #52]	@ (800bef8 <__libc_init_array+0x3c>)
 800bec2:	1b64      	subs	r4, r4, r5
 800bec4:	10a4      	asrs	r4, r4, #2
 800bec6:	2600      	movs	r6, #0
 800bec8:	42a6      	cmp	r6, r4
 800beca:	d109      	bne.n	800bee0 <__libc_init_array+0x24>
 800becc:	4d0b      	ldr	r5, [pc, #44]	@ (800befc <__libc_init_array+0x40>)
 800bece:	4c0c      	ldr	r4, [pc, #48]	@ (800bf00 <__libc_init_array+0x44>)
 800bed0:	f003 fab4 	bl	800f43c <_init>
 800bed4:	1b64      	subs	r4, r4, r5
 800bed6:	10a4      	asrs	r4, r4, #2
 800bed8:	2600      	movs	r6, #0
 800beda:	42a6      	cmp	r6, r4
 800bedc:	d105      	bne.n	800beea <__libc_init_array+0x2e>
 800bede:	bd70      	pop	{r4, r5, r6, pc}
 800bee0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bee4:	4798      	blx	r3
 800bee6:	3601      	adds	r6, #1
 800bee8:	e7ee      	b.n	800bec8 <__libc_init_array+0xc>
 800beea:	f855 3b04 	ldr.w	r3, [r5], #4
 800beee:	4798      	blx	r3
 800bef0:	3601      	adds	r6, #1
 800bef2:	e7f2      	b.n	800beda <__libc_init_array+0x1e>
 800bef4:	0800f954 	.word	0x0800f954
 800bef8:	0800f954 	.word	0x0800f954
 800befc:	0800f954 	.word	0x0800f954
 800bf00:	0800f958 	.word	0x0800f958

0800bf04 <__retarget_lock_init_recursive>:
 800bf04:	4770      	bx	lr

0800bf06 <__retarget_lock_acquire_recursive>:
 800bf06:	4770      	bx	lr

0800bf08 <__retarget_lock_release_recursive>:
 800bf08:	4770      	bx	lr

0800bf0a <memcpy>:
 800bf0a:	440a      	add	r2, r1
 800bf0c:	4291      	cmp	r1, r2
 800bf0e:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf12:	d100      	bne.n	800bf16 <memcpy+0xc>
 800bf14:	4770      	bx	lr
 800bf16:	b510      	push	{r4, lr}
 800bf18:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf20:	4291      	cmp	r1, r2
 800bf22:	d1f9      	bne.n	800bf18 <memcpy+0xe>
 800bf24:	bd10      	pop	{r4, pc}
	...

0800bf28 <nanf>:
 800bf28:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bf30 <nanf+0x8>
 800bf2c:	4770      	bx	lr
 800bf2e:	bf00      	nop
 800bf30:	7fc00000 	.word	0x7fc00000

0800bf34 <quorem>:
 800bf34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf38:	6903      	ldr	r3, [r0, #16]
 800bf3a:	690c      	ldr	r4, [r1, #16]
 800bf3c:	42a3      	cmp	r3, r4
 800bf3e:	4607      	mov	r7, r0
 800bf40:	db7e      	blt.n	800c040 <quorem+0x10c>
 800bf42:	3c01      	subs	r4, #1
 800bf44:	f101 0814 	add.w	r8, r1, #20
 800bf48:	00a3      	lsls	r3, r4, #2
 800bf4a:	f100 0514 	add.w	r5, r0, #20
 800bf4e:	9300      	str	r3, [sp, #0]
 800bf50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf54:	9301      	str	r3, [sp, #4]
 800bf56:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bf5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf5e:	3301      	adds	r3, #1
 800bf60:	429a      	cmp	r2, r3
 800bf62:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bf66:	fbb2 f6f3 	udiv	r6, r2, r3
 800bf6a:	d32e      	bcc.n	800bfca <quorem+0x96>
 800bf6c:	f04f 0a00 	mov.w	sl, #0
 800bf70:	46c4      	mov	ip, r8
 800bf72:	46ae      	mov	lr, r5
 800bf74:	46d3      	mov	fp, sl
 800bf76:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bf7a:	b298      	uxth	r0, r3
 800bf7c:	fb06 a000 	mla	r0, r6, r0, sl
 800bf80:	0c02      	lsrs	r2, r0, #16
 800bf82:	0c1b      	lsrs	r3, r3, #16
 800bf84:	fb06 2303 	mla	r3, r6, r3, r2
 800bf88:	f8de 2000 	ldr.w	r2, [lr]
 800bf8c:	b280      	uxth	r0, r0
 800bf8e:	b292      	uxth	r2, r2
 800bf90:	1a12      	subs	r2, r2, r0
 800bf92:	445a      	add	r2, fp
 800bf94:	f8de 0000 	ldr.w	r0, [lr]
 800bf98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf9c:	b29b      	uxth	r3, r3
 800bf9e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bfa2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bfa6:	b292      	uxth	r2, r2
 800bfa8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bfac:	45e1      	cmp	r9, ip
 800bfae:	f84e 2b04 	str.w	r2, [lr], #4
 800bfb2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bfb6:	d2de      	bcs.n	800bf76 <quorem+0x42>
 800bfb8:	9b00      	ldr	r3, [sp, #0]
 800bfba:	58eb      	ldr	r3, [r5, r3]
 800bfbc:	b92b      	cbnz	r3, 800bfca <quorem+0x96>
 800bfbe:	9b01      	ldr	r3, [sp, #4]
 800bfc0:	3b04      	subs	r3, #4
 800bfc2:	429d      	cmp	r5, r3
 800bfc4:	461a      	mov	r2, r3
 800bfc6:	d32f      	bcc.n	800c028 <quorem+0xf4>
 800bfc8:	613c      	str	r4, [r7, #16]
 800bfca:	4638      	mov	r0, r7
 800bfcc:	f001 f956 	bl	800d27c <__mcmp>
 800bfd0:	2800      	cmp	r0, #0
 800bfd2:	db25      	blt.n	800c020 <quorem+0xec>
 800bfd4:	4629      	mov	r1, r5
 800bfd6:	2000      	movs	r0, #0
 800bfd8:	f858 2b04 	ldr.w	r2, [r8], #4
 800bfdc:	f8d1 c000 	ldr.w	ip, [r1]
 800bfe0:	fa1f fe82 	uxth.w	lr, r2
 800bfe4:	fa1f f38c 	uxth.w	r3, ip
 800bfe8:	eba3 030e 	sub.w	r3, r3, lr
 800bfec:	4403      	add	r3, r0
 800bfee:	0c12      	lsrs	r2, r2, #16
 800bff0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bff4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bffe:	45c1      	cmp	r9, r8
 800c000:	f841 3b04 	str.w	r3, [r1], #4
 800c004:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c008:	d2e6      	bcs.n	800bfd8 <quorem+0xa4>
 800c00a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c00e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c012:	b922      	cbnz	r2, 800c01e <quorem+0xea>
 800c014:	3b04      	subs	r3, #4
 800c016:	429d      	cmp	r5, r3
 800c018:	461a      	mov	r2, r3
 800c01a:	d30b      	bcc.n	800c034 <quorem+0x100>
 800c01c:	613c      	str	r4, [r7, #16]
 800c01e:	3601      	adds	r6, #1
 800c020:	4630      	mov	r0, r6
 800c022:	b003      	add	sp, #12
 800c024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c028:	6812      	ldr	r2, [r2, #0]
 800c02a:	3b04      	subs	r3, #4
 800c02c:	2a00      	cmp	r2, #0
 800c02e:	d1cb      	bne.n	800bfc8 <quorem+0x94>
 800c030:	3c01      	subs	r4, #1
 800c032:	e7c6      	b.n	800bfc2 <quorem+0x8e>
 800c034:	6812      	ldr	r2, [r2, #0]
 800c036:	3b04      	subs	r3, #4
 800c038:	2a00      	cmp	r2, #0
 800c03a:	d1ef      	bne.n	800c01c <quorem+0xe8>
 800c03c:	3c01      	subs	r4, #1
 800c03e:	e7ea      	b.n	800c016 <quorem+0xe2>
 800c040:	2000      	movs	r0, #0
 800c042:	e7ee      	b.n	800c022 <quorem+0xee>
 800c044:	0000      	movs	r0, r0
	...

0800c048 <_dtoa_r>:
 800c048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c04c:	ed2d 8b02 	vpush	{d8}
 800c050:	69c7      	ldr	r7, [r0, #28]
 800c052:	b091      	sub	sp, #68	@ 0x44
 800c054:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c058:	ec55 4b10 	vmov	r4, r5, d0
 800c05c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800c05e:	9107      	str	r1, [sp, #28]
 800c060:	4681      	mov	r9, r0
 800c062:	9209      	str	r2, [sp, #36]	@ 0x24
 800c064:	930d      	str	r3, [sp, #52]	@ 0x34
 800c066:	b97f      	cbnz	r7, 800c088 <_dtoa_r+0x40>
 800c068:	2010      	movs	r0, #16
 800c06a:	f000 fd95 	bl	800cb98 <malloc>
 800c06e:	4602      	mov	r2, r0
 800c070:	f8c9 001c 	str.w	r0, [r9, #28]
 800c074:	b920      	cbnz	r0, 800c080 <_dtoa_r+0x38>
 800c076:	4ba0      	ldr	r3, [pc, #640]	@ (800c2f8 <_dtoa_r+0x2b0>)
 800c078:	21ef      	movs	r1, #239	@ 0xef
 800c07a:	48a0      	ldr	r0, [pc, #640]	@ (800c2fc <_dtoa_r+0x2b4>)
 800c07c:	f002 fb68 	bl	800e750 <__assert_func>
 800c080:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c084:	6007      	str	r7, [r0, #0]
 800c086:	60c7      	str	r7, [r0, #12]
 800c088:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c08c:	6819      	ldr	r1, [r3, #0]
 800c08e:	b159      	cbz	r1, 800c0a8 <_dtoa_r+0x60>
 800c090:	685a      	ldr	r2, [r3, #4]
 800c092:	604a      	str	r2, [r1, #4]
 800c094:	2301      	movs	r3, #1
 800c096:	4093      	lsls	r3, r2
 800c098:	608b      	str	r3, [r1, #8]
 800c09a:	4648      	mov	r0, r9
 800c09c:	f000 fe72 	bl	800cd84 <_Bfree>
 800c0a0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	601a      	str	r2, [r3, #0]
 800c0a8:	1e2b      	subs	r3, r5, #0
 800c0aa:	bfbb      	ittet	lt
 800c0ac:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c0b0:	9303      	strlt	r3, [sp, #12]
 800c0b2:	2300      	movge	r3, #0
 800c0b4:	2201      	movlt	r2, #1
 800c0b6:	bfac      	ite	ge
 800c0b8:	6033      	strge	r3, [r6, #0]
 800c0ba:	6032      	strlt	r2, [r6, #0]
 800c0bc:	4b90      	ldr	r3, [pc, #576]	@ (800c300 <_dtoa_r+0x2b8>)
 800c0be:	9e03      	ldr	r6, [sp, #12]
 800c0c0:	43b3      	bics	r3, r6
 800c0c2:	d110      	bne.n	800c0e6 <_dtoa_r+0x9e>
 800c0c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c0c6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c0ca:	6013      	str	r3, [r2, #0]
 800c0cc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800c0d0:	4323      	orrs	r3, r4
 800c0d2:	f000 84e6 	beq.w	800caa2 <_dtoa_r+0xa5a>
 800c0d6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c0d8:	4f8a      	ldr	r7, [pc, #552]	@ (800c304 <_dtoa_r+0x2bc>)
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	f000 84e8 	beq.w	800cab0 <_dtoa_r+0xa68>
 800c0e0:	1cfb      	adds	r3, r7, #3
 800c0e2:	f000 bce3 	b.w	800caac <_dtoa_r+0xa64>
 800c0e6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c0ea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0f2:	d10a      	bne.n	800c10a <_dtoa_r+0xc2>
 800c0f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	6013      	str	r3, [r2, #0]
 800c0fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c0fc:	b113      	cbz	r3, 800c104 <_dtoa_r+0xbc>
 800c0fe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c100:	4b81      	ldr	r3, [pc, #516]	@ (800c308 <_dtoa_r+0x2c0>)
 800c102:	6013      	str	r3, [r2, #0]
 800c104:	4f81      	ldr	r7, [pc, #516]	@ (800c30c <_dtoa_r+0x2c4>)
 800c106:	f000 bcd3 	b.w	800cab0 <_dtoa_r+0xa68>
 800c10a:	aa0e      	add	r2, sp, #56	@ 0x38
 800c10c:	a90f      	add	r1, sp, #60	@ 0x3c
 800c10e:	4648      	mov	r0, r9
 800c110:	eeb0 0b48 	vmov.f64	d0, d8
 800c114:	f001 f9d2 	bl	800d4bc <__d2b>
 800c118:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800c11c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c11e:	9001      	str	r0, [sp, #4]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d045      	beq.n	800c1b0 <_dtoa_r+0x168>
 800c124:	eeb0 7b48 	vmov.f64	d7, d8
 800c128:	ee18 1a90 	vmov	r1, s17
 800c12c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c130:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800c134:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c138:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c13c:	2500      	movs	r5, #0
 800c13e:	ee07 1a90 	vmov	s15, r1
 800c142:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800c146:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c2e0 <_dtoa_r+0x298>
 800c14a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c14e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c2e8 <_dtoa_r+0x2a0>
 800c152:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c156:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c2f0 <_dtoa_r+0x2a8>
 800c15a:	ee07 3a90 	vmov	s15, r3
 800c15e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c162:	eeb0 7b46 	vmov.f64	d7, d6
 800c166:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c16a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c16e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c176:	ee16 8a90 	vmov	r8, s13
 800c17a:	d508      	bpl.n	800c18e <_dtoa_r+0x146>
 800c17c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c180:	eeb4 6b47 	vcmp.f64	d6, d7
 800c184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c188:	bf18      	it	ne
 800c18a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c18e:	f1b8 0f16 	cmp.w	r8, #22
 800c192:	d82b      	bhi.n	800c1ec <_dtoa_r+0x1a4>
 800c194:	495e      	ldr	r1, [pc, #376]	@ (800c310 <_dtoa_r+0x2c8>)
 800c196:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c19a:	ed91 7b00 	vldr	d7, [r1]
 800c19e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c1a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1a6:	d501      	bpl.n	800c1ac <_dtoa_r+0x164>
 800c1a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1ac:	2100      	movs	r1, #0
 800c1ae:	e01e      	b.n	800c1ee <_dtoa_r+0x1a6>
 800c1b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1b2:	4413      	add	r3, r2
 800c1b4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c1b8:	2920      	cmp	r1, #32
 800c1ba:	bfc1      	itttt	gt
 800c1bc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c1c0:	408e      	lslgt	r6, r1
 800c1c2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c1c6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c1ca:	bfd6      	itet	le
 800c1cc:	f1c1 0120 	rsble	r1, r1, #32
 800c1d0:	4331      	orrgt	r1, r6
 800c1d2:	fa04 f101 	lslle.w	r1, r4, r1
 800c1d6:	ee07 1a90 	vmov	s15, r1
 800c1da:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c1de:	3b01      	subs	r3, #1
 800c1e0:	ee17 1a90 	vmov	r1, s15
 800c1e4:	2501      	movs	r5, #1
 800c1e6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c1ea:	e7a8      	b.n	800c13e <_dtoa_r+0xf6>
 800c1ec:	2101      	movs	r1, #1
 800c1ee:	1ad2      	subs	r2, r2, r3
 800c1f0:	1e53      	subs	r3, r2, #1
 800c1f2:	9306      	str	r3, [sp, #24]
 800c1f4:	bf45      	ittet	mi
 800c1f6:	f1c2 0301 	rsbmi	r3, r2, #1
 800c1fa:	9304      	strmi	r3, [sp, #16]
 800c1fc:	2300      	movpl	r3, #0
 800c1fe:	2300      	movmi	r3, #0
 800c200:	bf4c      	ite	mi
 800c202:	9306      	strmi	r3, [sp, #24]
 800c204:	9304      	strpl	r3, [sp, #16]
 800c206:	f1b8 0f00 	cmp.w	r8, #0
 800c20a:	910c      	str	r1, [sp, #48]	@ 0x30
 800c20c:	db18      	blt.n	800c240 <_dtoa_r+0x1f8>
 800c20e:	9b06      	ldr	r3, [sp, #24]
 800c210:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c214:	4443      	add	r3, r8
 800c216:	9306      	str	r3, [sp, #24]
 800c218:	2300      	movs	r3, #0
 800c21a:	9a07      	ldr	r2, [sp, #28]
 800c21c:	2a09      	cmp	r2, #9
 800c21e:	d845      	bhi.n	800c2ac <_dtoa_r+0x264>
 800c220:	2a05      	cmp	r2, #5
 800c222:	bfc4      	itt	gt
 800c224:	3a04      	subgt	r2, #4
 800c226:	9207      	strgt	r2, [sp, #28]
 800c228:	9a07      	ldr	r2, [sp, #28]
 800c22a:	f1a2 0202 	sub.w	r2, r2, #2
 800c22e:	bfcc      	ite	gt
 800c230:	2400      	movgt	r4, #0
 800c232:	2401      	movle	r4, #1
 800c234:	2a03      	cmp	r2, #3
 800c236:	d844      	bhi.n	800c2c2 <_dtoa_r+0x27a>
 800c238:	e8df f002 	tbb	[pc, r2]
 800c23c:	0b173634 	.word	0x0b173634
 800c240:	9b04      	ldr	r3, [sp, #16]
 800c242:	2200      	movs	r2, #0
 800c244:	eba3 0308 	sub.w	r3, r3, r8
 800c248:	9304      	str	r3, [sp, #16]
 800c24a:	920a      	str	r2, [sp, #40]	@ 0x28
 800c24c:	f1c8 0300 	rsb	r3, r8, #0
 800c250:	e7e3      	b.n	800c21a <_dtoa_r+0x1d2>
 800c252:	2201      	movs	r2, #1
 800c254:	9208      	str	r2, [sp, #32]
 800c256:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c258:	eb08 0b02 	add.w	fp, r8, r2
 800c25c:	f10b 0a01 	add.w	sl, fp, #1
 800c260:	4652      	mov	r2, sl
 800c262:	2a01      	cmp	r2, #1
 800c264:	bfb8      	it	lt
 800c266:	2201      	movlt	r2, #1
 800c268:	e006      	b.n	800c278 <_dtoa_r+0x230>
 800c26a:	2201      	movs	r2, #1
 800c26c:	9208      	str	r2, [sp, #32]
 800c26e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c270:	2a00      	cmp	r2, #0
 800c272:	dd29      	ble.n	800c2c8 <_dtoa_r+0x280>
 800c274:	4693      	mov	fp, r2
 800c276:	4692      	mov	sl, r2
 800c278:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c27c:	2100      	movs	r1, #0
 800c27e:	2004      	movs	r0, #4
 800c280:	f100 0614 	add.w	r6, r0, #20
 800c284:	4296      	cmp	r6, r2
 800c286:	d926      	bls.n	800c2d6 <_dtoa_r+0x28e>
 800c288:	6079      	str	r1, [r7, #4]
 800c28a:	4648      	mov	r0, r9
 800c28c:	9305      	str	r3, [sp, #20]
 800c28e:	f000 fd39 	bl	800cd04 <_Balloc>
 800c292:	9b05      	ldr	r3, [sp, #20]
 800c294:	4607      	mov	r7, r0
 800c296:	2800      	cmp	r0, #0
 800c298:	d13e      	bne.n	800c318 <_dtoa_r+0x2d0>
 800c29a:	4b1e      	ldr	r3, [pc, #120]	@ (800c314 <_dtoa_r+0x2cc>)
 800c29c:	4602      	mov	r2, r0
 800c29e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c2a2:	e6ea      	b.n	800c07a <_dtoa_r+0x32>
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	e7e1      	b.n	800c26c <_dtoa_r+0x224>
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	e7d3      	b.n	800c254 <_dtoa_r+0x20c>
 800c2ac:	2401      	movs	r4, #1
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c2b4:	f04f 3bff 	mov.w	fp, #4294967295
 800c2b8:	2100      	movs	r1, #0
 800c2ba:	46da      	mov	sl, fp
 800c2bc:	2212      	movs	r2, #18
 800c2be:	9109      	str	r1, [sp, #36]	@ 0x24
 800c2c0:	e7da      	b.n	800c278 <_dtoa_r+0x230>
 800c2c2:	2201      	movs	r2, #1
 800c2c4:	9208      	str	r2, [sp, #32]
 800c2c6:	e7f5      	b.n	800c2b4 <_dtoa_r+0x26c>
 800c2c8:	f04f 0b01 	mov.w	fp, #1
 800c2cc:	46da      	mov	sl, fp
 800c2ce:	465a      	mov	r2, fp
 800c2d0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c2d4:	e7d0      	b.n	800c278 <_dtoa_r+0x230>
 800c2d6:	3101      	adds	r1, #1
 800c2d8:	0040      	lsls	r0, r0, #1
 800c2da:	e7d1      	b.n	800c280 <_dtoa_r+0x238>
 800c2dc:	f3af 8000 	nop.w
 800c2e0:	636f4361 	.word	0x636f4361
 800c2e4:	3fd287a7 	.word	0x3fd287a7
 800c2e8:	8b60c8b3 	.word	0x8b60c8b3
 800c2ec:	3fc68a28 	.word	0x3fc68a28
 800c2f0:	509f79fb 	.word	0x509f79fb
 800c2f4:	3fd34413 	.word	0x3fd34413
 800c2f8:	0800f56a 	.word	0x0800f56a
 800c2fc:	0800f581 	.word	0x0800f581
 800c300:	7ff00000 	.word	0x7ff00000
 800c304:	0800f566 	.word	0x0800f566
 800c308:	0800f535 	.word	0x0800f535
 800c30c:	0800f534 	.word	0x0800f534
 800c310:	0800f730 	.word	0x0800f730
 800c314:	0800f5d9 	.word	0x0800f5d9
 800c318:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c31c:	f1ba 0f0e 	cmp.w	sl, #14
 800c320:	6010      	str	r0, [r2, #0]
 800c322:	d86e      	bhi.n	800c402 <_dtoa_r+0x3ba>
 800c324:	2c00      	cmp	r4, #0
 800c326:	d06c      	beq.n	800c402 <_dtoa_r+0x3ba>
 800c328:	f1b8 0f00 	cmp.w	r8, #0
 800c32c:	f340 80b4 	ble.w	800c498 <_dtoa_r+0x450>
 800c330:	4ac8      	ldr	r2, [pc, #800]	@ (800c654 <_dtoa_r+0x60c>)
 800c332:	f008 010f 	and.w	r1, r8, #15
 800c336:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c33a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c33e:	ed92 7b00 	vldr	d7, [r2]
 800c342:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c346:	f000 809b 	beq.w	800c480 <_dtoa_r+0x438>
 800c34a:	4ac3      	ldr	r2, [pc, #780]	@ (800c658 <_dtoa_r+0x610>)
 800c34c:	ed92 6b08 	vldr	d6, [r2, #32]
 800c350:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c354:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c358:	f001 010f 	and.w	r1, r1, #15
 800c35c:	2203      	movs	r2, #3
 800c35e:	48be      	ldr	r0, [pc, #760]	@ (800c658 <_dtoa_r+0x610>)
 800c360:	2900      	cmp	r1, #0
 800c362:	f040 808f 	bne.w	800c484 <_dtoa_r+0x43c>
 800c366:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c36a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c36e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c372:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c374:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c378:	2900      	cmp	r1, #0
 800c37a:	f000 80b3 	beq.w	800c4e4 <_dtoa_r+0x49c>
 800c37e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c382:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c38a:	f140 80ab 	bpl.w	800c4e4 <_dtoa_r+0x49c>
 800c38e:	f1ba 0f00 	cmp.w	sl, #0
 800c392:	f000 80a7 	beq.w	800c4e4 <_dtoa_r+0x49c>
 800c396:	f1bb 0f00 	cmp.w	fp, #0
 800c39a:	dd30      	ble.n	800c3fe <_dtoa_r+0x3b6>
 800c39c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c3a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c3a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c3a8:	f108 31ff 	add.w	r1, r8, #4294967295
 800c3ac:	9105      	str	r1, [sp, #20]
 800c3ae:	3201      	adds	r2, #1
 800c3b0:	465c      	mov	r4, fp
 800c3b2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c3b6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c3ba:	ee07 2a90 	vmov	s15, r2
 800c3be:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c3c2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c3c6:	ee15 2a90 	vmov	r2, s11
 800c3ca:	ec51 0b15 	vmov	r0, r1, d5
 800c3ce:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c3d2:	2c00      	cmp	r4, #0
 800c3d4:	f040 808a 	bne.w	800c4ec <_dtoa_r+0x4a4>
 800c3d8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c3dc:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c3e0:	ec41 0b17 	vmov	d7, r0, r1
 800c3e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c3e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ec:	f300 826a 	bgt.w	800c8c4 <_dtoa_r+0x87c>
 800c3f0:	eeb1 7b47 	vneg.f64	d7, d7
 800c3f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3fc:	d423      	bmi.n	800c446 <_dtoa_r+0x3fe>
 800c3fe:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c402:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c404:	2a00      	cmp	r2, #0
 800c406:	f2c0 8129 	blt.w	800c65c <_dtoa_r+0x614>
 800c40a:	f1b8 0f0e 	cmp.w	r8, #14
 800c40e:	f300 8125 	bgt.w	800c65c <_dtoa_r+0x614>
 800c412:	4b90      	ldr	r3, [pc, #576]	@ (800c654 <_dtoa_r+0x60c>)
 800c414:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c418:	ed93 6b00 	vldr	d6, [r3]
 800c41c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c41e:	2b00      	cmp	r3, #0
 800c420:	f280 80c8 	bge.w	800c5b4 <_dtoa_r+0x56c>
 800c424:	f1ba 0f00 	cmp.w	sl, #0
 800c428:	f300 80c4 	bgt.w	800c5b4 <_dtoa_r+0x56c>
 800c42c:	d10b      	bne.n	800c446 <_dtoa_r+0x3fe>
 800c42e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c432:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c436:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c43a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c43e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c442:	f2c0 823c 	blt.w	800c8be <_dtoa_r+0x876>
 800c446:	2400      	movs	r4, #0
 800c448:	4625      	mov	r5, r4
 800c44a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c44c:	43db      	mvns	r3, r3
 800c44e:	9305      	str	r3, [sp, #20]
 800c450:	463e      	mov	r6, r7
 800c452:	f04f 0800 	mov.w	r8, #0
 800c456:	4621      	mov	r1, r4
 800c458:	4648      	mov	r0, r9
 800c45a:	f000 fc93 	bl	800cd84 <_Bfree>
 800c45e:	2d00      	cmp	r5, #0
 800c460:	f000 80a2 	beq.w	800c5a8 <_dtoa_r+0x560>
 800c464:	f1b8 0f00 	cmp.w	r8, #0
 800c468:	d005      	beq.n	800c476 <_dtoa_r+0x42e>
 800c46a:	45a8      	cmp	r8, r5
 800c46c:	d003      	beq.n	800c476 <_dtoa_r+0x42e>
 800c46e:	4641      	mov	r1, r8
 800c470:	4648      	mov	r0, r9
 800c472:	f000 fc87 	bl	800cd84 <_Bfree>
 800c476:	4629      	mov	r1, r5
 800c478:	4648      	mov	r0, r9
 800c47a:	f000 fc83 	bl	800cd84 <_Bfree>
 800c47e:	e093      	b.n	800c5a8 <_dtoa_r+0x560>
 800c480:	2202      	movs	r2, #2
 800c482:	e76c      	b.n	800c35e <_dtoa_r+0x316>
 800c484:	07cc      	lsls	r4, r1, #31
 800c486:	d504      	bpl.n	800c492 <_dtoa_r+0x44a>
 800c488:	ed90 6b00 	vldr	d6, [r0]
 800c48c:	3201      	adds	r2, #1
 800c48e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c492:	1049      	asrs	r1, r1, #1
 800c494:	3008      	adds	r0, #8
 800c496:	e763      	b.n	800c360 <_dtoa_r+0x318>
 800c498:	d022      	beq.n	800c4e0 <_dtoa_r+0x498>
 800c49a:	f1c8 0100 	rsb	r1, r8, #0
 800c49e:	4a6d      	ldr	r2, [pc, #436]	@ (800c654 <_dtoa_r+0x60c>)
 800c4a0:	f001 000f 	and.w	r0, r1, #15
 800c4a4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c4a8:	ed92 7b00 	vldr	d7, [r2]
 800c4ac:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c4b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c4b4:	4868      	ldr	r0, [pc, #416]	@ (800c658 <_dtoa_r+0x610>)
 800c4b6:	1109      	asrs	r1, r1, #4
 800c4b8:	2400      	movs	r4, #0
 800c4ba:	2202      	movs	r2, #2
 800c4bc:	b929      	cbnz	r1, 800c4ca <_dtoa_r+0x482>
 800c4be:	2c00      	cmp	r4, #0
 800c4c0:	f43f af57 	beq.w	800c372 <_dtoa_r+0x32a>
 800c4c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c4c8:	e753      	b.n	800c372 <_dtoa_r+0x32a>
 800c4ca:	07ce      	lsls	r6, r1, #31
 800c4cc:	d505      	bpl.n	800c4da <_dtoa_r+0x492>
 800c4ce:	ed90 6b00 	vldr	d6, [r0]
 800c4d2:	3201      	adds	r2, #1
 800c4d4:	2401      	movs	r4, #1
 800c4d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c4da:	1049      	asrs	r1, r1, #1
 800c4dc:	3008      	adds	r0, #8
 800c4de:	e7ed      	b.n	800c4bc <_dtoa_r+0x474>
 800c4e0:	2202      	movs	r2, #2
 800c4e2:	e746      	b.n	800c372 <_dtoa_r+0x32a>
 800c4e4:	f8cd 8014 	str.w	r8, [sp, #20]
 800c4e8:	4654      	mov	r4, sl
 800c4ea:	e762      	b.n	800c3b2 <_dtoa_r+0x36a>
 800c4ec:	4a59      	ldr	r2, [pc, #356]	@ (800c654 <_dtoa_r+0x60c>)
 800c4ee:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c4f2:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c4f6:	9a08      	ldr	r2, [sp, #32]
 800c4f8:	ec41 0b17 	vmov	d7, r0, r1
 800c4fc:	443c      	add	r4, r7
 800c4fe:	b34a      	cbz	r2, 800c554 <_dtoa_r+0x50c>
 800c500:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c504:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c508:	463e      	mov	r6, r7
 800c50a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c50e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c512:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c516:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c51a:	ee14 2a90 	vmov	r2, s9
 800c51e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c522:	3230      	adds	r2, #48	@ 0x30
 800c524:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c528:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c52c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c530:	f806 2b01 	strb.w	r2, [r6], #1
 800c534:	d438      	bmi.n	800c5a8 <_dtoa_r+0x560>
 800c536:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c53a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c53e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c542:	d46e      	bmi.n	800c622 <_dtoa_r+0x5da>
 800c544:	42a6      	cmp	r6, r4
 800c546:	f43f af5a 	beq.w	800c3fe <_dtoa_r+0x3b6>
 800c54a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c54e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c552:	e7e0      	b.n	800c516 <_dtoa_r+0x4ce>
 800c554:	4621      	mov	r1, r4
 800c556:	463e      	mov	r6, r7
 800c558:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c55c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c560:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c564:	ee14 2a90 	vmov	r2, s9
 800c568:	3230      	adds	r2, #48	@ 0x30
 800c56a:	f806 2b01 	strb.w	r2, [r6], #1
 800c56e:	42a6      	cmp	r6, r4
 800c570:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c574:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c578:	d119      	bne.n	800c5ae <_dtoa_r+0x566>
 800c57a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c57e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c582:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c58a:	dc4a      	bgt.n	800c622 <_dtoa_r+0x5da>
 800c58c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c590:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c598:	f57f af31 	bpl.w	800c3fe <_dtoa_r+0x3b6>
 800c59c:	460e      	mov	r6, r1
 800c59e:	3901      	subs	r1, #1
 800c5a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c5a4:	2b30      	cmp	r3, #48	@ 0x30
 800c5a6:	d0f9      	beq.n	800c59c <_dtoa_r+0x554>
 800c5a8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c5ac:	e027      	b.n	800c5fe <_dtoa_r+0x5b6>
 800c5ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c5b2:	e7d5      	b.n	800c560 <_dtoa_r+0x518>
 800c5b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c5b8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c5bc:	463e      	mov	r6, r7
 800c5be:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c5c2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c5c6:	ee15 3a10 	vmov	r3, s10
 800c5ca:	3330      	adds	r3, #48	@ 0x30
 800c5cc:	f806 3b01 	strb.w	r3, [r6], #1
 800c5d0:	1bf3      	subs	r3, r6, r7
 800c5d2:	459a      	cmp	sl, r3
 800c5d4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c5d8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c5dc:	d132      	bne.n	800c644 <_dtoa_r+0x5fc>
 800c5de:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c5e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c5e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5ea:	dc18      	bgt.n	800c61e <_dtoa_r+0x5d6>
 800c5ec:	eeb4 7b46 	vcmp.f64	d7, d6
 800c5f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5f4:	d103      	bne.n	800c5fe <_dtoa_r+0x5b6>
 800c5f6:	ee15 3a10 	vmov	r3, s10
 800c5fa:	07db      	lsls	r3, r3, #31
 800c5fc:	d40f      	bmi.n	800c61e <_dtoa_r+0x5d6>
 800c5fe:	9901      	ldr	r1, [sp, #4]
 800c600:	4648      	mov	r0, r9
 800c602:	f000 fbbf 	bl	800cd84 <_Bfree>
 800c606:	2300      	movs	r3, #0
 800c608:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c60a:	7033      	strb	r3, [r6, #0]
 800c60c:	f108 0301 	add.w	r3, r8, #1
 800c610:	6013      	str	r3, [r2, #0]
 800c612:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c614:	2b00      	cmp	r3, #0
 800c616:	f000 824b 	beq.w	800cab0 <_dtoa_r+0xa68>
 800c61a:	601e      	str	r6, [r3, #0]
 800c61c:	e248      	b.n	800cab0 <_dtoa_r+0xa68>
 800c61e:	f8cd 8014 	str.w	r8, [sp, #20]
 800c622:	4633      	mov	r3, r6
 800c624:	461e      	mov	r6, r3
 800c626:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c62a:	2a39      	cmp	r2, #57	@ 0x39
 800c62c:	d106      	bne.n	800c63c <_dtoa_r+0x5f4>
 800c62e:	429f      	cmp	r7, r3
 800c630:	d1f8      	bne.n	800c624 <_dtoa_r+0x5dc>
 800c632:	9a05      	ldr	r2, [sp, #20]
 800c634:	3201      	adds	r2, #1
 800c636:	9205      	str	r2, [sp, #20]
 800c638:	2230      	movs	r2, #48	@ 0x30
 800c63a:	703a      	strb	r2, [r7, #0]
 800c63c:	781a      	ldrb	r2, [r3, #0]
 800c63e:	3201      	adds	r2, #1
 800c640:	701a      	strb	r2, [r3, #0]
 800c642:	e7b1      	b.n	800c5a8 <_dtoa_r+0x560>
 800c644:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c648:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c64c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c650:	d1b5      	bne.n	800c5be <_dtoa_r+0x576>
 800c652:	e7d4      	b.n	800c5fe <_dtoa_r+0x5b6>
 800c654:	0800f730 	.word	0x0800f730
 800c658:	0800f708 	.word	0x0800f708
 800c65c:	9908      	ldr	r1, [sp, #32]
 800c65e:	2900      	cmp	r1, #0
 800c660:	f000 80e9 	beq.w	800c836 <_dtoa_r+0x7ee>
 800c664:	9907      	ldr	r1, [sp, #28]
 800c666:	2901      	cmp	r1, #1
 800c668:	f300 80cb 	bgt.w	800c802 <_dtoa_r+0x7ba>
 800c66c:	2d00      	cmp	r5, #0
 800c66e:	f000 80c4 	beq.w	800c7fa <_dtoa_r+0x7b2>
 800c672:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c676:	9e04      	ldr	r6, [sp, #16]
 800c678:	461c      	mov	r4, r3
 800c67a:	9305      	str	r3, [sp, #20]
 800c67c:	9b04      	ldr	r3, [sp, #16]
 800c67e:	4413      	add	r3, r2
 800c680:	9304      	str	r3, [sp, #16]
 800c682:	9b06      	ldr	r3, [sp, #24]
 800c684:	2101      	movs	r1, #1
 800c686:	4413      	add	r3, r2
 800c688:	4648      	mov	r0, r9
 800c68a:	9306      	str	r3, [sp, #24]
 800c68c:	f000 fc78 	bl	800cf80 <__i2b>
 800c690:	9b05      	ldr	r3, [sp, #20]
 800c692:	4605      	mov	r5, r0
 800c694:	b166      	cbz	r6, 800c6b0 <_dtoa_r+0x668>
 800c696:	9a06      	ldr	r2, [sp, #24]
 800c698:	2a00      	cmp	r2, #0
 800c69a:	dd09      	ble.n	800c6b0 <_dtoa_r+0x668>
 800c69c:	42b2      	cmp	r2, r6
 800c69e:	9904      	ldr	r1, [sp, #16]
 800c6a0:	bfa8      	it	ge
 800c6a2:	4632      	movge	r2, r6
 800c6a4:	1a89      	subs	r1, r1, r2
 800c6a6:	9104      	str	r1, [sp, #16]
 800c6a8:	9906      	ldr	r1, [sp, #24]
 800c6aa:	1ab6      	subs	r6, r6, r2
 800c6ac:	1a8a      	subs	r2, r1, r2
 800c6ae:	9206      	str	r2, [sp, #24]
 800c6b0:	b30b      	cbz	r3, 800c6f6 <_dtoa_r+0x6ae>
 800c6b2:	9a08      	ldr	r2, [sp, #32]
 800c6b4:	2a00      	cmp	r2, #0
 800c6b6:	f000 80c5 	beq.w	800c844 <_dtoa_r+0x7fc>
 800c6ba:	2c00      	cmp	r4, #0
 800c6bc:	f000 80bf 	beq.w	800c83e <_dtoa_r+0x7f6>
 800c6c0:	4629      	mov	r1, r5
 800c6c2:	4622      	mov	r2, r4
 800c6c4:	4648      	mov	r0, r9
 800c6c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6c8:	f000 fd12 	bl	800d0f0 <__pow5mult>
 800c6cc:	9a01      	ldr	r2, [sp, #4]
 800c6ce:	4601      	mov	r1, r0
 800c6d0:	4605      	mov	r5, r0
 800c6d2:	4648      	mov	r0, r9
 800c6d4:	f000 fc6a 	bl	800cfac <__multiply>
 800c6d8:	9901      	ldr	r1, [sp, #4]
 800c6da:	9005      	str	r0, [sp, #20]
 800c6dc:	4648      	mov	r0, r9
 800c6de:	f000 fb51 	bl	800cd84 <_Bfree>
 800c6e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6e4:	1b1b      	subs	r3, r3, r4
 800c6e6:	f000 80b0 	beq.w	800c84a <_dtoa_r+0x802>
 800c6ea:	9905      	ldr	r1, [sp, #20]
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	4648      	mov	r0, r9
 800c6f0:	f000 fcfe 	bl	800d0f0 <__pow5mult>
 800c6f4:	9001      	str	r0, [sp, #4]
 800c6f6:	2101      	movs	r1, #1
 800c6f8:	4648      	mov	r0, r9
 800c6fa:	f000 fc41 	bl	800cf80 <__i2b>
 800c6fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c700:	4604      	mov	r4, r0
 800c702:	2b00      	cmp	r3, #0
 800c704:	f000 81da 	beq.w	800cabc <_dtoa_r+0xa74>
 800c708:	461a      	mov	r2, r3
 800c70a:	4601      	mov	r1, r0
 800c70c:	4648      	mov	r0, r9
 800c70e:	f000 fcef 	bl	800d0f0 <__pow5mult>
 800c712:	9b07      	ldr	r3, [sp, #28]
 800c714:	2b01      	cmp	r3, #1
 800c716:	4604      	mov	r4, r0
 800c718:	f300 80a0 	bgt.w	800c85c <_dtoa_r+0x814>
 800c71c:	9b02      	ldr	r3, [sp, #8]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	f040 8096 	bne.w	800c850 <_dtoa_r+0x808>
 800c724:	9b03      	ldr	r3, [sp, #12]
 800c726:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c72a:	2a00      	cmp	r2, #0
 800c72c:	f040 8092 	bne.w	800c854 <_dtoa_r+0x80c>
 800c730:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c734:	0d12      	lsrs	r2, r2, #20
 800c736:	0512      	lsls	r2, r2, #20
 800c738:	2a00      	cmp	r2, #0
 800c73a:	f000 808d 	beq.w	800c858 <_dtoa_r+0x810>
 800c73e:	9b04      	ldr	r3, [sp, #16]
 800c740:	3301      	adds	r3, #1
 800c742:	9304      	str	r3, [sp, #16]
 800c744:	9b06      	ldr	r3, [sp, #24]
 800c746:	3301      	adds	r3, #1
 800c748:	9306      	str	r3, [sp, #24]
 800c74a:	2301      	movs	r3, #1
 800c74c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c74e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c750:	2b00      	cmp	r3, #0
 800c752:	f000 81b9 	beq.w	800cac8 <_dtoa_r+0xa80>
 800c756:	6922      	ldr	r2, [r4, #16]
 800c758:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c75c:	6910      	ldr	r0, [r2, #16]
 800c75e:	f000 fbc3 	bl	800cee8 <__hi0bits>
 800c762:	f1c0 0020 	rsb	r0, r0, #32
 800c766:	9b06      	ldr	r3, [sp, #24]
 800c768:	4418      	add	r0, r3
 800c76a:	f010 001f 	ands.w	r0, r0, #31
 800c76e:	f000 8081 	beq.w	800c874 <_dtoa_r+0x82c>
 800c772:	f1c0 0220 	rsb	r2, r0, #32
 800c776:	2a04      	cmp	r2, #4
 800c778:	dd73      	ble.n	800c862 <_dtoa_r+0x81a>
 800c77a:	9b04      	ldr	r3, [sp, #16]
 800c77c:	f1c0 001c 	rsb	r0, r0, #28
 800c780:	4403      	add	r3, r0
 800c782:	9304      	str	r3, [sp, #16]
 800c784:	9b06      	ldr	r3, [sp, #24]
 800c786:	4406      	add	r6, r0
 800c788:	4403      	add	r3, r0
 800c78a:	9306      	str	r3, [sp, #24]
 800c78c:	9b04      	ldr	r3, [sp, #16]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	dd05      	ble.n	800c79e <_dtoa_r+0x756>
 800c792:	9901      	ldr	r1, [sp, #4]
 800c794:	461a      	mov	r2, r3
 800c796:	4648      	mov	r0, r9
 800c798:	f000 fd04 	bl	800d1a4 <__lshift>
 800c79c:	9001      	str	r0, [sp, #4]
 800c79e:	9b06      	ldr	r3, [sp, #24]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	dd05      	ble.n	800c7b0 <_dtoa_r+0x768>
 800c7a4:	4621      	mov	r1, r4
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	4648      	mov	r0, r9
 800c7aa:	f000 fcfb 	bl	800d1a4 <__lshift>
 800c7ae:	4604      	mov	r4, r0
 800c7b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d060      	beq.n	800c878 <_dtoa_r+0x830>
 800c7b6:	9801      	ldr	r0, [sp, #4]
 800c7b8:	4621      	mov	r1, r4
 800c7ba:	f000 fd5f 	bl	800d27c <__mcmp>
 800c7be:	2800      	cmp	r0, #0
 800c7c0:	da5a      	bge.n	800c878 <_dtoa_r+0x830>
 800c7c2:	f108 33ff 	add.w	r3, r8, #4294967295
 800c7c6:	9305      	str	r3, [sp, #20]
 800c7c8:	9901      	ldr	r1, [sp, #4]
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	220a      	movs	r2, #10
 800c7ce:	4648      	mov	r0, r9
 800c7d0:	f000 fafa 	bl	800cdc8 <__multadd>
 800c7d4:	9b08      	ldr	r3, [sp, #32]
 800c7d6:	9001      	str	r0, [sp, #4]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	f000 8177 	beq.w	800cacc <_dtoa_r+0xa84>
 800c7de:	4629      	mov	r1, r5
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	220a      	movs	r2, #10
 800c7e4:	4648      	mov	r0, r9
 800c7e6:	f000 faef 	bl	800cdc8 <__multadd>
 800c7ea:	f1bb 0f00 	cmp.w	fp, #0
 800c7ee:	4605      	mov	r5, r0
 800c7f0:	dc6e      	bgt.n	800c8d0 <_dtoa_r+0x888>
 800c7f2:	9b07      	ldr	r3, [sp, #28]
 800c7f4:	2b02      	cmp	r3, #2
 800c7f6:	dc48      	bgt.n	800c88a <_dtoa_r+0x842>
 800c7f8:	e06a      	b.n	800c8d0 <_dtoa_r+0x888>
 800c7fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7fc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c800:	e739      	b.n	800c676 <_dtoa_r+0x62e>
 800c802:	f10a 34ff 	add.w	r4, sl, #4294967295
 800c806:	42a3      	cmp	r3, r4
 800c808:	db07      	blt.n	800c81a <_dtoa_r+0x7d2>
 800c80a:	f1ba 0f00 	cmp.w	sl, #0
 800c80e:	eba3 0404 	sub.w	r4, r3, r4
 800c812:	db0b      	blt.n	800c82c <_dtoa_r+0x7e4>
 800c814:	9e04      	ldr	r6, [sp, #16]
 800c816:	4652      	mov	r2, sl
 800c818:	e72f      	b.n	800c67a <_dtoa_r+0x632>
 800c81a:	1ae2      	subs	r2, r4, r3
 800c81c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c81e:	9e04      	ldr	r6, [sp, #16]
 800c820:	4413      	add	r3, r2
 800c822:	930a      	str	r3, [sp, #40]	@ 0x28
 800c824:	4652      	mov	r2, sl
 800c826:	4623      	mov	r3, r4
 800c828:	2400      	movs	r4, #0
 800c82a:	e726      	b.n	800c67a <_dtoa_r+0x632>
 800c82c:	9a04      	ldr	r2, [sp, #16]
 800c82e:	eba2 060a 	sub.w	r6, r2, sl
 800c832:	2200      	movs	r2, #0
 800c834:	e721      	b.n	800c67a <_dtoa_r+0x632>
 800c836:	9e04      	ldr	r6, [sp, #16]
 800c838:	9d08      	ldr	r5, [sp, #32]
 800c83a:	461c      	mov	r4, r3
 800c83c:	e72a      	b.n	800c694 <_dtoa_r+0x64c>
 800c83e:	9a01      	ldr	r2, [sp, #4]
 800c840:	9205      	str	r2, [sp, #20]
 800c842:	e752      	b.n	800c6ea <_dtoa_r+0x6a2>
 800c844:	9901      	ldr	r1, [sp, #4]
 800c846:	461a      	mov	r2, r3
 800c848:	e751      	b.n	800c6ee <_dtoa_r+0x6a6>
 800c84a:	9b05      	ldr	r3, [sp, #20]
 800c84c:	9301      	str	r3, [sp, #4]
 800c84e:	e752      	b.n	800c6f6 <_dtoa_r+0x6ae>
 800c850:	2300      	movs	r3, #0
 800c852:	e77b      	b.n	800c74c <_dtoa_r+0x704>
 800c854:	9b02      	ldr	r3, [sp, #8]
 800c856:	e779      	b.n	800c74c <_dtoa_r+0x704>
 800c858:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c85a:	e778      	b.n	800c74e <_dtoa_r+0x706>
 800c85c:	2300      	movs	r3, #0
 800c85e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c860:	e779      	b.n	800c756 <_dtoa_r+0x70e>
 800c862:	d093      	beq.n	800c78c <_dtoa_r+0x744>
 800c864:	9b04      	ldr	r3, [sp, #16]
 800c866:	321c      	adds	r2, #28
 800c868:	4413      	add	r3, r2
 800c86a:	9304      	str	r3, [sp, #16]
 800c86c:	9b06      	ldr	r3, [sp, #24]
 800c86e:	4416      	add	r6, r2
 800c870:	4413      	add	r3, r2
 800c872:	e78a      	b.n	800c78a <_dtoa_r+0x742>
 800c874:	4602      	mov	r2, r0
 800c876:	e7f5      	b.n	800c864 <_dtoa_r+0x81c>
 800c878:	f1ba 0f00 	cmp.w	sl, #0
 800c87c:	f8cd 8014 	str.w	r8, [sp, #20]
 800c880:	46d3      	mov	fp, sl
 800c882:	dc21      	bgt.n	800c8c8 <_dtoa_r+0x880>
 800c884:	9b07      	ldr	r3, [sp, #28]
 800c886:	2b02      	cmp	r3, #2
 800c888:	dd1e      	ble.n	800c8c8 <_dtoa_r+0x880>
 800c88a:	f1bb 0f00 	cmp.w	fp, #0
 800c88e:	f47f addc 	bne.w	800c44a <_dtoa_r+0x402>
 800c892:	4621      	mov	r1, r4
 800c894:	465b      	mov	r3, fp
 800c896:	2205      	movs	r2, #5
 800c898:	4648      	mov	r0, r9
 800c89a:	f000 fa95 	bl	800cdc8 <__multadd>
 800c89e:	4601      	mov	r1, r0
 800c8a0:	4604      	mov	r4, r0
 800c8a2:	9801      	ldr	r0, [sp, #4]
 800c8a4:	f000 fcea 	bl	800d27c <__mcmp>
 800c8a8:	2800      	cmp	r0, #0
 800c8aa:	f77f adce 	ble.w	800c44a <_dtoa_r+0x402>
 800c8ae:	463e      	mov	r6, r7
 800c8b0:	2331      	movs	r3, #49	@ 0x31
 800c8b2:	f806 3b01 	strb.w	r3, [r6], #1
 800c8b6:	9b05      	ldr	r3, [sp, #20]
 800c8b8:	3301      	adds	r3, #1
 800c8ba:	9305      	str	r3, [sp, #20]
 800c8bc:	e5c9      	b.n	800c452 <_dtoa_r+0x40a>
 800c8be:	f8cd 8014 	str.w	r8, [sp, #20]
 800c8c2:	4654      	mov	r4, sl
 800c8c4:	4625      	mov	r5, r4
 800c8c6:	e7f2      	b.n	800c8ae <_dtoa_r+0x866>
 800c8c8:	9b08      	ldr	r3, [sp, #32]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	f000 8102 	beq.w	800cad4 <_dtoa_r+0xa8c>
 800c8d0:	2e00      	cmp	r6, #0
 800c8d2:	dd05      	ble.n	800c8e0 <_dtoa_r+0x898>
 800c8d4:	4629      	mov	r1, r5
 800c8d6:	4632      	mov	r2, r6
 800c8d8:	4648      	mov	r0, r9
 800c8da:	f000 fc63 	bl	800d1a4 <__lshift>
 800c8de:	4605      	mov	r5, r0
 800c8e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d058      	beq.n	800c998 <_dtoa_r+0x950>
 800c8e6:	6869      	ldr	r1, [r5, #4]
 800c8e8:	4648      	mov	r0, r9
 800c8ea:	f000 fa0b 	bl	800cd04 <_Balloc>
 800c8ee:	4606      	mov	r6, r0
 800c8f0:	b928      	cbnz	r0, 800c8fe <_dtoa_r+0x8b6>
 800c8f2:	4b82      	ldr	r3, [pc, #520]	@ (800cafc <_dtoa_r+0xab4>)
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c8fa:	f7ff bbbe 	b.w	800c07a <_dtoa_r+0x32>
 800c8fe:	692a      	ldr	r2, [r5, #16]
 800c900:	3202      	adds	r2, #2
 800c902:	0092      	lsls	r2, r2, #2
 800c904:	f105 010c 	add.w	r1, r5, #12
 800c908:	300c      	adds	r0, #12
 800c90a:	f7ff fafe 	bl	800bf0a <memcpy>
 800c90e:	2201      	movs	r2, #1
 800c910:	4631      	mov	r1, r6
 800c912:	4648      	mov	r0, r9
 800c914:	f000 fc46 	bl	800d1a4 <__lshift>
 800c918:	1c7b      	adds	r3, r7, #1
 800c91a:	9304      	str	r3, [sp, #16]
 800c91c:	eb07 030b 	add.w	r3, r7, fp
 800c920:	9309      	str	r3, [sp, #36]	@ 0x24
 800c922:	9b02      	ldr	r3, [sp, #8]
 800c924:	f003 0301 	and.w	r3, r3, #1
 800c928:	46a8      	mov	r8, r5
 800c92a:	9308      	str	r3, [sp, #32]
 800c92c:	4605      	mov	r5, r0
 800c92e:	9b04      	ldr	r3, [sp, #16]
 800c930:	9801      	ldr	r0, [sp, #4]
 800c932:	4621      	mov	r1, r4
 800c934:	f103 3bff 	add.w	fp, r3, #4294967295
 800c938:	f7ff fafc 	bl	800bf34 <quorem>
 800c93c:	4641      	mov	r1, r8
 800c93e:	9002      	str	r0, [sp, #8]
 800c940:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c944:	9801      	ldr	r0, [sp, #4]
 800c946:	f000 fc99 	bl	800d27c <__mcmp>
 800c94a:	462a      	mov	r2, r5
 800c94c:	9006      	str	r0, [sp, #24]
 800c94e:	4621      	mov	r1, r4
 800c950:	4648      	mov	r0, r9
 800c952:	f000 fcaf 	bl	800d2b4 <__mdiff>
 800c956:	68c2      	ldr	r2, [r0, #12]
 800c958:	4606      	mov	r6, r0
 800c95a:	b9fa      	cbnz	r2, 800c99c <_dtoa_r+0x954>
 800c95c:	4601      	mov	r1, r0
 800c95e:	9801      	ldr	r0, [sp, #4]
 800c960:	f000 fc8c 	bl	800d27c <__mcmp>
 800c964:	4602      	mov	r2, r0
 800c966:	4631      	mov	r1, r6
 800c968:	4648      	mov	r0, r9
 800c96a:	920a      	str	r2, [sp, #40]	@ 0x28
 800c96c:	f000 fa0a 	bl	800cd84 <_Bfree>
 800c970:	9b07      	ldr	r3, [sp, #28]
 800c972:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c974:	9e04      	ldr	r6, [sp, #16]
 800c976:	ea42 0103 	orr.w	r1, r2, r3
 800c97a:	9b08      	ldr	r3, [sp, #32]
 800c97c:	4319      	orrs	r1, r3
 800c97e:	d10f      	bne.n	800c9a0 <_dtoa_r+0x958>
 800c980:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c984:	d028      	beq.n	800c9d8 <_dtoa_r+0x990>
 800c986:	9b06      	ldr	r3, [sp, #24]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	dd02      	ble.n	800c992 <_dtoa_r+0x94a>
 800c98c:	9b02      	ldr	r3, [sp, #8]
 800c98e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800c992:	f88b a000 	strb.w	sl, [fp]
 800c996:	e55e      	b.n	800c456 <_dtoa_r+0x40e>
 800c998:	4628      	mov	r0, r5
 800c99a:	e7bd      	b.n	800c918 <_dtoa_r+0x8d0>
 800c99c:	2201      	movs	r2, #1
 800c99e:	e7e2      	b.n	800c966 <_dtoa_r+0x91e>
 800c9a0:	9b06      	ldr	r3, [sp, #24]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	db04      	blt.n	800c9b0 <_dtoa_r+0x968>
 800c9a6:	9907      	ldr	r1, [sp, #28]
 800c9a8:	430b      	orrs	r3, r1
 800c9aa:	9908      	ldr	r1, [sp, #32]
 800c9ac:	430b      	orrs	r3, r1
 800c9ae:	d120      	bne.n	800c9f2 <_dtoa_r+0x9aa>
 800c9b0:	2a00      	cmp	r2, #0
 800c9b2:	ddee      	ble.n	800c992 <_dtoa_r+0x94a>
 800c9b4:	9901      	ldr	r1, [sp, #4]
 800c9b6:	2201      	movs	r2, #1
 800c9b8:	4648      	mov	r0, r9
 800c9ba:	f000 fbf3 	bl	800d1a4 <__lshift>
 800c9be:	4621      	mov	r1, r4
 800c9c0:	9001      	str	r0, [sp, #4]
 800c9c2:	f000 fc5b 	bl	800d27c <__mcmp>
 800c9c6:	2800      	cmp	r0, #0
 800c9c8:	dc03      	bgt.n	800c9d2 <_dtoa_r+0x98a>
 800c9ca:	d1e2      	bne.n	800c992 <_dtoa_r+0x94a>
 800c9cc:	f01a 0f01 	tst.w	sl, #1
 800c9d0:	d0df      	beq.n	800c992 <_dtoa_r+0x94a>
 800c9d2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c9d6:	d1d9      	bne.n	800c98c <_dtoa_r+0x944>
 800c9d8:	2339      	movs	r3, #57	@ 0x39
 800c9da:	f88b 3000 	strb.w	r3, [fp]
 800c9de:	4633      	mov	r3, r6
 800c9e0:	461e      	mov	r6, r3
 800c9e2:	3b01      	subs	r3, #1
 800c9e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c9e8:	2a39      	cmp	r2, #57	@ 0x39
 800c9ea:	d052      	beq.n	800ca92 <_dtoa_r+0xa4a>
 800c9ec:	3201      	adds	r2, #1
 800c9ee:	701a      	strb	r2, [r3, #0]
 800c9f0:	e531      	b.n	800c456 <_dtoa_r+0x40e>
 800c9f2:	2a00      	cmp	r2, #0
 800c9f4:	dd07      	ble.n	800ca06 <_dtoa_r+0x9be>
 800c9f6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c9fa:	d0ed      	beq.n	800c9d8 <_dtoa_r+0x990>
 800c9fc:	f10a 0301 	add.w	r3, sl, #1
 800ca00:	f88b 3000 	strb.w	r3, [fp]
 800ca04:	e527      	b.n	800c456 <_dtoa_r+0x40e>
 800ca06:	9b04      	ldr	r3, [sp, #16]
 800ca08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca0a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ca0e:	4293      	cmp	r3, r2
 800ca10:	d029      	beq.n	800ca66 <_dtoa_r+0xa1e>
 800ca12:	9901      	ldr	r1, [sp, #4]
 800ca14:	2300      	movs	r3, #0
 800ca16:	220a      	movs	r2, #10
 800ca18:	4648      	mov	r0, r9
 800ca1a:	f000 f9d5 	bl	800cdc8 <__multadd>
 800ca1e:	45a8      	cmp	r8, r5
 800ca20:	9001      	str	r0, [sp, #4]
 800ca22:	f04f 0300 	mov.w	r3, #0
 800ca26:	f04f 020a 	mov.w	r2, #10
 800ca2a:	4641      	mov	r1, r8
 800ca2c:	4648      	mov	r0, r9
 800ca2e:	d107      	bne.n	800ca40 <_dtoa_r+0x9f8>
 800ca30:	f000 f9ca 	bl	800cdc8 <__multadd>
 800ca34:	4680      	mov	r8, r0
 800ca36:	4605      	mov	r5, r0
 800ca38:	9b04      	ldr	r3, [sp, #16]
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	9304      	str	r3, [sp, #16]
 800ca3e:	e776      	b.n	800c92e <_dtoa_r+0x8e6>
 800ca40:	f000 f9c2 	bl	800cdc8 <__multadd>
 800ca44:	4629      	mov	r1, r5
 800ca46:	4680      	mov	r8, r0
 800ca48:	2300      	movs	r3, #0
 800ca4a:	220a      	movs	r2, #10
 800ca4c:	4648      	mov	r0, r9
 800ca4e:	f000 f9bb 	bl	800cdc8 <__multadd>
 800ca52:	4605      	mov	r5, r0
 800ca54:	e7f0      	b.n	800ca38 <_dtoa_r+0x9f0>
 800ca56:	f1bb 0f00 	cmp.w	fp, #0
 800ca5a:	bfcc      	ite	gt
 800ca5c:	465e      	movgt	r6, fp
 800ca5e:	2601      	movle	r6, #1
 800ca60:	443e      	add	r6, r7
 800ca62:	f04f 0800 	mov.w	r8, #0
 800ca66:	9901      	ldr	r1, [sp, #4]
 800ca68:	2201      	movs	r2, #1
 800ca6a:	4648      	mov	r0, r9
 800ca6c:	f000 fb9a 	bl	800d1a4 <__lshift>
 800ca70:	4621      	mov	r1, r4
 800ca72:	9001      	str	r0, [sp, #4]
 800ca74:	f000 fc02 	bl	800d27c <__mcmp>
 800ca78:	2800      	cmp	r0, #0
 800ca7a:	dcb0      	bgt.n	800c9de <_dtoa_r+0x996>
 800ca7c:	d102      	bne.n	800ca84 <_dtoa_r+0xa3c>
 800ca7e:	f01a 0f01 	tst.w	sl, #1
 800ca82:	d1ac      	bne.n	800c9de <_dtoa_r+0x996>
 800ca84:	4633      	mov	r3, r6
 800ca86:	461e      	mov	r6, r3
 800ca88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ca8c:	2a30      	cmp	r2, #48	@ 0x30
 800ca8e:	d0fa      	beq.n	800ca86 <_dtoa_r+0xa3e>
 800ca90:	e4e1      	b.n	800c456 <_dtoa_r+0x40e>
 800ca92:	429f      	cmp	r7, r3
 800ca94:	d1a4      	bne.n	800c9e0 <_dtoa_r+0x998>
 800ca96:	9b05      	ldr	r3, [sp, #20]
 800ca98:	3301      	adds	r3, #1
 800ca9a:	9305      	str	r3, [sp, #20]
 800ca9c:	2331      	movs	r3, #49	@ 0x31
 800ca9e:	703b      	strb	r3, [r7, #0]
 800caa0:	e4d9      	b.n	800c456 <_dtoa_r+0x40e>
 800caa2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800caa4:	4f16      	ldr	r7, [pc, #88]	@ (800cb00 <_dtoa_r+0xab8>)
 800caa6:	b11b      	cbz	r3, 800cab0 <_dtoa_r+0xa68>
 800caa8:	f107 0308 	add.w	r3, r7, #8
 800caac:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800caae:	6013      	str	r3, [r2, #0]
 800cab0:	4638      	mov	r0, r7
 800cab2:	b011      	add	sp, #68	@ 0x44
 800cab4:	ecbd 8b02 	vpop	{d8}
 800cab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cabc:	9b07      	ldr	r3, [sp, #28]
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	f77f ae2c 	ble.w	800c71c <_dtoa_r+0x6d4>
 800cac4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cac6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cac8:	2001      	movs	r0, #1
 800caca:	e64c      	b.n	800c766 <_dtoa_r+0x71e>
 800cacc:	f1bb 0f00 	cmp.w	fp, #0
 800cad0:	f77f aed8 	ble.w	800c884 <_dtoa_r+0x83c>
 800cad4:	463e      	mov	r6, r7
 800cad6:	9801      	ldr	r0, [sp, #4]
 800cad8:	4621      	mov	r1, r4
 800cada:	f7ff fa2b 	bl	800bf34 <quorem>
 800cade:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cae2:	f806 ab01 	strb.w	sl, [r6], #1
 800cae6:	1bf2      	subs	r2, r6, r7
 800cae8:	4593      	cmp	fp, r2
 800caea:	ddb4      	ble.n	800ca56 <_dtoa_r+0xa0e>
 800caec:	9901      	ldr	r1, [sp, #4]
 800caee:	2300      	movs	r3, #0
 800caf0:	220a      	movs	r2, #10
 800caf2:	4648      	mov	r0, r9
 800caf4:	f000 f968 	bl	800cdc8 <__multadd>
 800caf8:	9001      	str	r0, [sp, #4]
 800cafa:	e7ec      	b.n	800cad6 <_dtoa_r+0xa8e>
 800cafc:	0800f5d9 	.word	0x0800f5d9
 800cb00:	0800f55d 	.word	0x0800f55d

0800cb04 <_free_r>:
 800cb04:	b538      	push	{r3, r4, r5, lr}
 800cb06:	4605      	mov	r5, r0
 800cb08:	2900      	cmp	r1, #0
 800cb0a:	d041      	beq.n	800cb90 <_free_r+0x8c>
 800cb0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb10:	1f0c      	subs	r4, r1, #4
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	bfb8      	it	lt
 800cb16:	18e4      	addlt	r4, r4, r3
 800cb18:	f000 f8e8 	bl	800ccec <__malloc_lock>
 800cb1c:	4a1d      	ldr	r2, [pc, #116]	@ (800cb94 <_free_r+0x90>)
 800cb1e:	6813      	ldr	r3, [r2, #0]
 800cb20:	b933      	cbnz	r3, 800cb30 <_free_r+0x2c>
 800cb22:	6063      	str	r3, [r4, #4]
 800cb24:	6014      	str	r4, [r2, #0]
 800cb26:	4628      	mov	r0, r5
 800cb28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb2c:	f000 b8e4 	b.w	800ccf8 <__malloc_unlock>
 800cb30:	42a3      	cmp	r3, r4
 800cb32:	d908      	bls.n	800cb46 <_free_r+0x42>
 800cb34:	6820      	ldr	r0, [r4, #0]
 800cb36:	1821      	adds	r1, r4, r0
 800cb38:	428b      	cmp	r3, r1
 800cb3a:	bf01      	itttt	eq
 800cb3c:	6819      	ldreq	r1, [r3, #0]
 800cb3e:	685b      	ldreq	r3, [r3, #4]
 800cb40:	1809      	addeq	r1, r1, r0
 800cb42:	6021      	streq	r1, [r4, #0]
 800cb44:	e7ed      	b.n	800cb22 <_free_r+0x1e>
 800cb46:	461a      	mov	r2, r3
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	b10b      	cbz	r3, 800cb50 <_free_r+0x4c>
 800cb4c:	42a3      	cmp	r3, r4
 800cb4e:	d9fa      	bls.n	800cb46 <_free_r+0x42>
 800cb50:	6811      	ldr	r1, [r2, #0]
 800cb52:	1850      	adds	r0, r2, r1
 800cb54:	42a0      	cmp	r0, r4
 800cb56:	d10b      	bne.n	800cb70 <_free_r+0x6c>
 800cb58:	6820      	ldr	r0, [r4, #0]
 800cb5a:	4401      	add	r1, r0
 800cb5c:	1850      	adds	r0, r2, r1
 800cb5e:	4283      	cmp	r3, r0
 800cb60:	6011      	str	r1, [r2, #0]
 800cb62:	d1e0      	bne.n	800cb26 <_free_r+0x22>
 800cb64:	6818      	ldr	r0, [r3, #0]
 800cb66:	685b      	ldr	r3, [r3, #4]
 800cb68:	6053      	str	r3, [r2, #4]
 800cb6a:	4408      	add	r0, r1
 800cb6c:	6010      	str	r0, [r2, #0]
 800cb6e:	e7da      	b.n	800cb26 <_free_r+0x22>
 800cb70:	d902      	bls.n	800cb78 <_free_r+0x74>
 800cb72:	230c      	movs	r3, #12
 800cb74:	602b      	str	r3, [r5, #0]
 800cb76:	e7d6      	b.n	800cb26 <_free_r+0x22>
 800cb78:	6820      	ldr	r0, [r4, #0]
 800cb7a:	1821      	adds	r1, r4, r0
 800cb7c:	428b      	cmp	r3, r1
 800cb7e:	bf04      	itt	eq
 800cb80:	6819      	ldreq	r1, [r3, #0]
 800cb82:	685b      	ldreq	r3, [r3, #4]
 800cb84:	6063      	str	r3, [r4, #4]
 800cb86:	bf04      	itt	eq
 800cb88:	1809      	addeq	r1, r1, r0
 800cb8a:	6021      	streq	r1, [r4, #0]
 800cb8c:	6054      	str	r4, [r2, #4]
 800cb8e:	e7ca      	b.n	800cb26 <_free_r+0x22>
 800cb90:	bd38      	pop	{r3, r4, r5, pc}
 800cb92:	bf00      	nop
 800cb94:	2400451c 	.word	0x2400451c

0800cb98 <malloc>:
 800cb98:	4b02      	ldr	r3, [pc, #8]	@ (800cba4 <malloc+0xc>)
 800cb9a:	4601      	mov	r1, r0
 800cb9c:	6818      	ldr	r0, [r3, #0]
 800cb9e:	f000 b825 	b.w	800cbec <_malloc_r>
 800cba2:	bf00      	nop
 800cba4:	24000020 	.word	0x24000020

0800cba8 <sbrk_aligned>:
 800cba8:	b570      	push	{r4, r5, r6, lr}
 800cbaa:	4e0f      	ldr	r6, [pc, #60]	@ (800cbe8 <sbrk_aligned+0x40>)
 800cbac:	460c      	mov	r4, r1
 800cbae:	6831      	ldr	r1, [r6, #0]
 800cbb0:	4605      	mov	r5, r0
 800cbb2:	b911      	cbnz	r1, 800cbba <sbrk_aligned+0x12>
 800cbb4:	f001 fdb4 	bl	800e720 <_sbrk_r>
 800cbb8:	6030      	str	r0, [r6, #0]
 800cbba:	4621      	mov	r1, r4
 800cbbc:	4628      	mov	r0, r5
 800cbbe:	f001 fdaf 	bl	800e720 <_sbrk_r>
 800cbc2:	1c43      	adds	r3, r0, #1
 800cbc4:	d103      	bne.n	800cbce <sbrk_aligned+0x26>
 800cbc6:	f04f 34ff 	mov.w	r4, #4294967295
 800cbca:	4620      	mov	r0, r4
 800cbcc:	bd70      	pop	{r4, r5, r6, pc}
 800cbce:	1cc4      	adds	r4, r0, #3
 800cbd0:	f024 0403 	bic.w	r4, r4, #3
 800cbd4:	42a0      	cmp	r0, r4
 800cbd6:	d0f8      	beq.n	800cbca <sbrk_aligned+0x22>
 800cbd8:	1a21      	subs	r1, r4, r0
 800cbda:	4628      	mov	r0, r5
 800cbdc:	f001 fda0 	bl	800e720 <_sbrk_r>
 800cbe0:	3001      	adds	r0, #1
 800cbe2:	d1f2      	bne.n	800cbca <sbrk_aligned+0x22>
 800cbe4:	e7ef      	b.n	800cbc6 <sbrk_aligned+0x1e>
 800cbe6:	bf00      	nop
 800cbe8:	24004518 	.word	0x24004518

0800cbec <_malloc_r>:
 800cbec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbf0:	1ccd      	adds	r5, r1, #3
 800cbf2:	f025 0503 	bic.w	r5, r5, #3
 800cbf6:	3508      	adds	r5, #8
 800cbf8:	2d0c      	cmp	r5, #12
 800cbfa:	bf38      	it	cc
 800cbfc:	250c      	movcc	r5, #12
 800cbfe:	2d00      	cmp	r5, #0
 800cc00:	4606      	mov	r6, r0
 800cc02:	db01      	blt.n	800cc08 <_malloc_r+0x1c>
 800cc04:	42a9      	cmp	r1, r5
 800cc06:	d904      	bls.n	800cc12 <_malloc_r+0x26>
 800cc08:	230c      	movs	r3, #12
 800cc0a:	6033      	str	r3, [r6, #0]
 800cc0c:	2000      	movs	r0, #0
 800cc0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cce8 <_malloc_r+0xfc>
 800cc16:	f000 f869 	bl	800ccec <__malloc_lock>
 800cc1a:	f8d8 3000 	ldr.w	r3, [r8]
 800cc1e:	461c      	mov	r4, r3
 800cc20:	bb44      	cbnz	r4, 800cc74 <_malloc_r+0x88>
 800cc22:	4629      	mov	r1, r5
 800cc24:	4630      	mov	r0, r6
 800cc26:	f7ff ffbf 	bl	800cba8 <sbrk_aligned>
 800cc2a:	1c43      	adds	r3, r0, #1
 800cc2c:	4604      	mov	r4, r0
 800cc2e:	d158      	bne.n	800cce2 <_malloc_r+0xf6>
 800cc30:	f8d8 4000 	ldr.w	r4, [r8]
 800cc34:	4627      	mov	r7, r4
 800cc36:	2f00      	cmp	r7, #0
 800cc38:	d143      	bne.n	800ccc2 <_malloc_r+0xd6>
 800cc3a:	2c00      	cmp	r4, #0
 800cc3c:	d04b      	beq.n	800ccd6 <_malloc_r+0xea>
 800cc3e:	6823      	ldr	r3, [r4, #0]
 800cc40:	4639      	mov	r1, r7
 800cc42:	4630      	mov	r0, r6
 800cc44:	eb04 0903 	add.w	r9, r4, r3
 800cc48:	f001 fd6a 	bl	800e720 <_sbrk_r>
 800cc4c:	4581      	cmp	r9, r0
 800cc4e:	d142      	bne.n	800ccd6 <_malloc_r+0xea>
 800cc50:	6821      	ldr	r1, [r4, #0]
 800cc52:	1a6d      	subs	r5, r5, r1
 800cc54:	4629      	mov	r1, r5
 800cc56:	4630      	mov	r0, r6
 800cc58:	f7ff ffa6 	bl	800cba8 <sbrk_aligned>
 800cc5c:	3001      	adds	r0, #1
 800cc5e:	d03a      	beq.n	800ccd6 <_malloc_r+0xea>
 800cc60:	6823      	ldr	r3, [r4, #0]
 800cc62:	442b      	add	r3, r5
 800cc64:	6023      	str	r3, [r4, #0]
 800cc66:	f8d8 3000 	ldr.w	r3, [r8]
 800cc6a:	685a      	ldr	r2, [r3, #4]
 800cc6c:	bb62      	cbnz	r2, 800ccc8 <_malloc_r+0xdc>
 800cc6e:	f8c8 7000 	str.w	r7, [r8]
 800cc72:	e00f      	b.n	800cc94 <_malloc_r+0xa8>
 800cc74:	6822      	ldr	r2, [r4, #0]
 800cc76:	1b52      	subs	r2, r2, r5
 800cc78:	d420      	bmi.n	800ccbc <_malloc_r+0xd0>
 800cc7a:	2a0b      	cmp	r2, #11
 800cc7c:	d917      	bls.n	800ccae <_malloc_r+0xc2>
 800cc7e:	1961      	adds	r1, r4, r5
 800cc80:	42a3      	cmp	r3, r4
 800cc82:	6025      	str	r5, [r4, #0]
 800cc84:	bf18      	it	ne
 800cc86:	6059      	strne	r1, [r3, #4]
 800cc88:	6863      	ldr	r3, [r4, #4]
 800cc8a:	bf08      	it	eq
 800cc8c:	f8c8 1000 	streq.w	r1, [r8]
 800cc90:	5162      	str	r2, [r4, r5]
 800cc92:	604b      	str	r3, [r1, #4]
 800cc94:	4630      	mov	r0, r6
 800cc96:	f000 f82f 	bl	800ccf8 <__malloc_unlock>
 800cc9a:	f104 000b 	add.w	r0, r4, #11
 800cc9e:	1d23      	adds	r3, r4, #4
 800cca0:	f020 0007 	bic.w	r0, r0, #7
 800cca4:	1ac2      	subs	r2, r0, r3
 800cca6:	bf1c      	itt	ne
 800cca8:	1a1b      	subne	r3, r3, r0
 800ccaa:	50a3      	strne	r3, [r4, r2]
 800ccac:	e7af      	b.n	800cc0e <_malloc_r+0x22>
 800ccae:	6862      	ldr	r2, [r4, #4]
 800ccb0:	42a3      	cmp	r3, r4
 800ccb2:	bf0c      	ite	eq
 800ccb4:	f8c8 2000 	streq.w	r2, [r8]
 800ccb8:	605a      	strne	r2, [r3, #4]
 800ccba:	e7eb      	b.n	800cc94 <_malloc_r+0xa8>
 800ccbc:	4623      	mov	r3, r4
 800ccbe:	6864      	ldr	r4, [r4, #4]
 800ccc0:	e7ae      	b.n	800cc20 <_malloc_r+0x34>
 800ccc2:	463c      	mov	r4, r7
 800ccc4:	687f      	ldr	r7, [r7, #4]
 800ccc6:	e7b6      	b.n	800cc36 <_malloc_r+0x4a>
 800ccc8:	461a      	mov	r2, r3
 800ccca:	685b      	ldr	r3, [r3, #4]
 800cccc:	42a3      	cmp	r3, r4
 800ccce:	d1fb      	bne.n	800ccc8 <_malloc_r+0xdc>
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	6053      	str	r3, [r2, #4]
 800ccd4:	e7de      	b.n	800cc94 <_malloc_r+0xa8>
 800ccd6:	230c      	movs	r3, #12
 800ccd8:	6033      	str	r3, [r6, #0]
 800ccda:	4630      	mov	r0, r6
 800ccdc:	f000 f80c 	bl	800ccf8 <__malloc_unlock>
 800cce0:	e794      	b.n	800cc0c <_malloc_r+0x20>
 800cce2:	6005      	str	r5, [r0, #0]
 800cce4:	e7d6      	b.n	800cc94 <_malloc_r+0xa8>
 800cce6:	bf00      	nop
 800cce8:	2400451c 	.word	0x2400451c

0800ccec <__malloc_lock>:
 800ccec:	4801      	ldr	r0, [pc, #4]	@ (800ccf4 <__malloc_lock+0x8>)
 800ccee:	f7ff b90a 	b.w	800bf06 <__retarget_lock_acquire_recursive>
 800ccf2:	bf00      	nop
 800ccf4:	24004514 	.word	0x24004514

0800ccf8 <__malloc_unlock>:
 800ccf8:	4801      	ldr	r0, [pc, #4]	@ (800cd00 <__malloc_unlock+0x8>)
 800ccfa:	f7ff b905 	b.w	800bf08 <__retarget_lock_release_recursive>
 800ccfe:	bf00      	nop
 800cd00:	24004514 	.word	0x24004514

0800cd04 <_Balloc>:
 800cd04:	b570      	push	{r4, r5, r6, lr}
 800cd06:	69c6      	ldr	r6, [r0, #28]
 800cd08:	4604      	mov	r4, r0
 800cd0a:	460d      	mov	r5, r1
 800cd0c:	b976      	cbnz	r6, 800cd2c <_Balloc+0x28>
 800cd0e:	2010      	movs	r0, #16
 800cd10:	f7ff ff42 	bl	800cb98 <malloc>
 800cd14:	4602      	mov	r2, r0
 800cd16:	61e0      	str	r0, [r4, #28]
 800cd18:	b920      	cbnz	r0, 800cd24 <_Balloc+0x20>
 800cd1a:	4b18      	ldr	r3, [pc, #96]	@ (800cd7c <_Balloc+0x78>)
 800cd1c:	4818      	ldr	r0, [pc, #96]	@ (800cd80 <_Balloc+0x7c>)
 800cd1e:	216b      	movs	r1, #107	@ 0x6b
 800cd20:	f001 fd16 	bl	800e750 <__assert_func>
 800cd24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd28:	6006      	str	r6, [r0, #0]
 800cd2a:	60c6      	str	r6, [r0, #12]
 800cd2c:	69e6      	ldr	r6, [r4, #28]
 800cd2e:	68f3      	ldr	r3, [r6, #12]
 800cd30:	b183      	cbz	r3, 800cd54 <_Balloc+0x50>
 800cd32:	69e3      	ldr	r3, [r4, #28]
 800cd34:	68db      	ldr	r3, [r3, #12]
 800cd36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cd3a:	b9b8      	cbnz	r0, 800cd6c <_Balloc+0x68>
 800cd3c:	2101      	movs	r1, #1
 800cd3e:	fa01 f605 	lsl.w	r6, r1, r5
 800cd42:	1d72      	adds	r2, r6, #5
 800cd44:	0092      	lsls	r2, r2, #2
 800cd46:	4620      	mov	r0, r4
 800cd48:	f001 fd20 	bl	800e78c <_calloc_r>
 800cd4c:	b160      	cbz	r0, 800cd68 <_Balloc+0x64>
 800cd4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd52:	e00e      	b.n	800cd72 <_Balloc+0x6e>
 800cd54:	2221      	movs	r2, #33	@ 0x21
 800cd56:	2104      	movs	r1, #4
 800cd58:	4620      	mov	r0, r4
 800cd5a:	f001 fd17 	bl	800e78c <_calloc_r>
 800cd5e:	69e3      	ldr	r3, [r4, #28]
 800cd60:	60f0      	str	r0, [r6, #12]
 800cd62:	68db      	ldr	r3, [r3, #12]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d1e4      	bne.n	800cd32 <_Balloc+0x2e>
 800cd68:	2000      	movs	r0, #0
 800cd6a:	bd70      	pop	{r4, r5, r6, pc}
 800cd6c:	6802      	ldr	r2, [r0, #0]
 800cd6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cd72:	2300      	movs	r3, #0
 800cd74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd78:	e7f7      	b.n	800cd6a <_Balloc+0x66>
 800cd7a:	bf00      	nop
 800cd7c:	0800f56a 	.word	0x0800f56a
 800cd80:	0800f5ea 	.word	0x0800f5ea

0800cd84 <_Bfree>:
 800cd84:	b570      	push	{r4, r5, r6, lr}
 800cd86:	69c6      	ldr	r6, [r0, #28]
 800cd88:	4605      	mov	r5, r0
 800cd8a:	460c      	mov	r4, r1
 800cd8c:	b976      	cbnz	r6, 800cdac <_Bfree+0x28>
 800cd8e:	2010      	movs	r0, #16
 800cd90:	f7ff ff02 	bl	800cb98 <malloc>
 800cd94:	4602      	mov	r2, r0
 800cd96:	61e8      	str	r0, [r5, #28]
 800cd98:	b920      	cbnz	r0, 800cda4 <_Bfree+0x20>
 800cd9a:	4b09      	ldr	r3, [pc, #36]	@ (800cdc0 <_Bfree+0x3c>)
 800cd9c:	4809      	ldr	r0, [pc, #36]	@ (800cdc4 <_Bfree+0x40>)
 800cd9e:	218f      	movs	r1, #143	@ 0x8f
 800cda0:	f001 fcd6 	bl	800e750 <__assert_func>
 800cda4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cda8:	6006      	str	r6, [r0, #0]
 800cdaa:	60c6      	str	r6, [r0, #12]
 800cdac:	b13c      	cbz	r4, 800cdbe <_Bfree+0x3a>
 800cdae:	69eb      	ldr	r3, [r5, #28]
 800cdb0:	6862      	ldr	r2, [r4, #4]
 800cdb2:	68db      	ldr	r3, [r3, #12]
 800cdb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cdb8:	6021      	str	r1, [r4, #0]
 800cdba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cdbe:	bd70      	pop	{r4, r5, r6, pc}
 800cdc0:	0800f56a 	.word	0x0800f56a
 800cdc4:	0800f5ea 	.word	0x0800f5ea

0800cdc8 <__multadd>:
 800cdc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdcc:	690d      	ldr	r5, [r1, #16]
 800cdce:	4607      	mov	r7, r0
 800cdd0:	460c      	mov	r4, r1
 800cdd2:	461e      	mov	r6, r3
 800cdd4:	f101 0c14 	add.w	ip, r1, #20
 800cdd8:	2000      	movs	r0, #0
 800cdda:	f8dc 3000 	ldr.w	r3, [ip]
 800cdde:	b299      	uxth	r1, r3
 800cde0:	fb02 6101 	mla	r1, r2, r1, r6
 800cde4:	0c1e      	lsrs	r6, r3, #16
 800cde6:	0c0b      	lsrs	r3, r1, #16
 800cde8:	fb02 3306 	mla	r3, r2, r6, r3
 800cdec:	b289      	uxth	r1, r1
 800cdee:	3001      	adds	r0, #1
 800cdf0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cdf4:	4285      	cmp	r5, r0
 800cdf6:	f84c 1b04 	str.w	r1, [ip], #4
 800cdfa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cdfe:	dcec      	bgt.n	800cdda <__multadd+0x12>
 800ce00:	b30e      	cbz	r6, 800ce46 <__multadd+0x7e>
 800ce02:	68a3      	ldr	r3, [r4, #8]
 800ce04:	42ab      	cmp	r3, r5
 800ce06:	dc19      	bgt.n	800ce3c <__multadd+0x74>
 800ce08:	6861      	ldr	r1, [r4, #4]
 800ce0a:	4638      	mov	r0, r7
 800ce0c:	3101      	adds	r1, #1
 800ce0e:	f7ff ff79 	bl	800cd04 <_Balloc>
 800ce12:	4680      	mov	r8, r0
 800ce14:	b928      	cbnz	r0, 800ce22 <__multadd+0x5a>
 800ce16:	4602      	mov	r2, r0
 800ce18:	4b0c      	ldr	r3, [pc, #48]	@ (800ce4c <__multadd+0x84>)
 800ce1a:	480d      	ldr	r0, [pc, #52]	@ (800ce50 <__multadd+0x88>)
 800ce1c:	21ba      	movs	r1, #186	@ 0xba
 800ce1e:	f001 fc97 	bl	800e750 <__assert_func>
 800ce22:	6922      	ldr	r2, [r4, #16]
 800ce24:	3202      	adds	r2, #2
 800ce26:	f104 010c 	add.w	r1, r4, #12
 800ce2a:	0092      	lsls	r2, r2, #2
 800ce2c:	300c      	adds	r0, #12
 800ce2e:	f7ff f86c 	bl	800bf0a <memcpy>
 800ce32:	4621      	mov	r1, r4
 800ce34:	4638      	mov	r0, r7
 800ce36:	f7ff ffa5 	bl	800cd84 <_Bfree>
 800ce3a:	4644      	mov	r4, r8
 800ce3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce40:	3501      	adds	r5, #1
 800ce42:	615e      	str	r6, [r3, #20]
 800ce44:	6125      	str	r5, [r4, #16]
 800ce46:	4620      	mov	r0, r4
 800ce48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce4c:	0800f5d9 	.word	0x0800f5d9
 800ce50:	0800f5ea 	.word	0x0800f5ea

0800ce54 <__s2b>:
 800ce54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce58:	460c      	mov	r4, r1
 800ce5a:	4615      	mov	r5, r2
 800ce5c:	461f      	mov	r7, r3
 800ce5e:	2209      	movs	r2, #9
 800ce60:	3308      	adds	r3, #8
 800ce62:	4606      	mov	r6, r0
 800ce64:	fb93 f3f2 	sdiv	r3, r3, r2
 800ce68:	2100      	movs	r1, #0
 800ce6a:	2201      	movs	r2, #1
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	db09      	blt.n	800ce84 <__s2b+0x30>
 800ce70:	4630      	mov	r0, r6
 800ce72:	f7ff ff47 	bl	800cd04 <_Balloc>
 800ce76:	b940      	cbnz	r0, 800ce8a <__s2b+0x36>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	4b19      	ldr	r3, [pc, #100]	@ (800cee0 <__s2b+0x8c>)
 800ce7c:	4819      	ldr	r0, [pc, #100]	@ (800cee4 <__s2b+0x90>)
 800ce7e:	21d3      	movs	r1, #211	@ 0xd3
 800ce80:	f001 fc66 	bl	800e750 <__assert_func>
 800ce84:	0052      	lsls	r2, r2, #1
 800ce86:	3101      	adds	r1, #1
 800ce88:	e7f0      	b.n	800ce6c <__s2b+0x18>
 800ce8a:	9b08      	ldr	r3, [sp, #32]
 800ce8c:	6143      	str	r3, [r0, #20]
 800ce8e:	2d09      	cmp	r5, #9
 800ce90:	f04f 0301 	mov.w	r3, #1
 800ce94:	6103      	str	r3, [r0, #16]
 800ce96:	dd16      	ble.n	800cec6 <__s2b+0x72>
 800ce98:	f104 0909 	add.w	r9, r4, #9
 800ce9c:	46c8      	mov	r8, r9
 800ce9e:	442c      	add	r4, r5
 800cea0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cea4:	4601      	mov	r1, r0
 800cea6:	3b30      	subs	r3, #48	@ 0x30
 800cea8:	220a      	movs	r2, #10
 800ceaa:	4630      	mov	r0, r6
 800ceac:	f7ff ff8c 	bl	800cdc8 <__multadd>
 800ceb0:	45a0      	cmp	r8, r4
 800ceb2:	d1f5      	bne.n	800cea0 <__s2b+0x4c>
 800ceb4:	f1a5 0408 	sub.w	r4, r5, #8
 800ceb8:	444c      	add	r4, r9
 800ceba:	1b2d      	subs	r5, r5, r4
 800cebc:	1963      	adds	r3, r4, r5
 800cebe:	42bb      	cmp	r3, r7
 800cec0:	db04      	blt.n	800cecc <__s2b+0x78>
 800cec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cec6:	340a      	adds	r4, #10
 800cec8:	2509      	movs	r5, #9
 800ceca:	e7f6      	b.n	800ceba <__s2b+0x66>
 800cecc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ced0:	4601      	mov	r1, r0
 800ced2:	3b30      	subs	r3, #48	@ 0x30
 800ced4:	220a      	movs	r2, #10
 800ced6:	4630      	mov	r0, r6
 800ced8:	f7ff ff76 	bl	800cdc8 <__multadd>
 800cedc:	e7ee      	b.n	800cebc <__s2b+0x68>
 800cede:	bf00      	nop
 800cee0:	0800f5d9 	.word	0x0800f5d9
 800cee4:	0800f5ea 	.word	0x0800f5ea

0800cee8 <__hi0bits>:
 800cee8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ceec:	4603      	mov	r3, r0
 800ceee:	bf36      	itet	cc
 800cef0:	0403      	lslcc	r3, r0, #16
 800cef2:	2000      	movcs	r0, #0
 800cef4:	2010      	movcc	r0, #16
 800cef6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cefa:	bf3c      	itt	cc
 800cefc:	021b      	lslcc	r3, r3, #8
 800cefe:	3008      	addcc	r0, #8
 800cf00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf04:	bf3c      	itt	cc
 800cf06:	011b      	lslcc	r3, r3, #4
 800cf08:	3004      	addcc	r0, #4
 800cf0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf0e:	bf3c      	itt	cc
 800cf10:	009b      	lslcc	r3, r3, #2
 800cf12:	3002      	addcc	r0, #2
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	db05      	blt.n	800cf24 <__hi0bits+0x3c>
 800cf18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cf1c:	f100 0001 	add.w	r0, r0, #1
 800cf20:	bf08      	it	eq
 800cf22:	2020      	moveq	r0, #32
 800cf24:	4770      	bx	lr

0800cf26 <__lo0bits>:
 800cf26:	6803      	ldr	r3, [r0, #0]
 800cf28:	4602      	mov	r2, r0
 800cf2a:	f013 0007 	ands.w	r0, r3, #7
 800cf2e:	d00b      	beq.n	800cf48 <__lo0bits+0x22>
 800cf30:	07d9      	lsls	r1, r3, #31
 800cf32:	d421      	bmi.n	800cf78 <__lo0bits+0x52>
 800cf34:	0798      	lsls	r0, r3, #30
 800cf36:	bf49      	itett	mi
 800cf38:	085b      	lsrmi	r3, r3, #1
 800cf3a:	089b      	lsrpl	r3, r3, #2
 800cf3c:	2001      	movmi	r0, #1
 800cf3e:	6013      	strmi	r3, [r2, #0]
 800cf40:	bf5c      	itt	pl
 800cf42:	6013      	strpl	r3, [r2, #0]
 800cf44:	2002      	movpl	r0, #2
 800cf46:	4770      	bx	lr
 800cf48:	b299      	uxth	r1, r3
 800cf4a:	b909      	cbnz	r1, 800cf50 <__lo0bits+0x2a>
 800cf4c:	0c1b      	lsrs	r3, r3, #16
 800cf4e:	2010      	movs	r0, #16
 800cf50:	b2d9      	uxtb	r1, r3
 800cf52:	b909      	cbnz	r1, 800cf58 <__lo0bits+0x32>
 800cf54:	3008      	adds	r0, #8
 800cf56:	0a1b      	lsrs	r3, r3, #8
 800cf58:	0719      	lsls	r1, r3, #28
 800cf5a:	bf04      	itt	eq
 800cf5c:	091b      	lsreq	r3, r3, #4
 800cf5e:	3004      	addeq	r0, #4
 800cf60:	0799      	lsls	r1, r3, #30
 800cf62:	bf04      	itt	eq
 800cf64:	089b      	lsreq	r3, r3, #2
 800cf66:	3002      	addeq	r0, #2
 800cf68:	07d9      	lsls	r1, r3, #31
 800cf6a:	d403      	bmi.n	800cf74 <__lo0bits+0x4e>
 800cf6c:	085b      	lsrs	r3, r3, #1
 800cf6e:	f100 0001 	add.w	r0, r0, #1
 800cf72:	d003      	beq.n	800cf7c <__lo0bits+0x56>
 800cf74:	6013      	str	r3, [r2, #0]
 800cf76:	4770      	bx	lr
 800cf78:	2000      	movs	r0, #0
 800cf7a:	4770      	bx	lr
 800cf7c:	2020      	movs	r0, #32
 800cf7e:	4770      	bx	lr

0800cf80 <__i2b>:
 800cf80:	b510      	push	{r4, lr}
 800cf82:	460c      	mov	r4, r1
 800cf84:	2101      	movs	r1, #1
 800cf86:	f7ff febd 	bl	800cd04 <_Balloc>
 800cf8a:	4602      	mov	r2, r0
 800cf8c:	b928      	cbnz	r0, 800cf9a <__i2b+0x1a>
 800cf8e:	4b05      	ldr	r3, [pc, #20]	@ (800cfa4 <__i2b+0x24>)
 800cf90:	4805      	ldr	r0, [pc, #20]	@ (800cfa8 <__i2b+0x28>)
 800cf92:	f240 1145 	movw	r1, #325	@ 0x145
 800cf96:	f001 fbdb 	bl	800e750 <__assert_func>
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	6144      	str	r4, [r0, #20]
 800cf9e:	6103      	str	r3, [r0, #16]
 800cfa0:	bd10      	pop	{r4, pc}
 800cfa2:	bf00      	nop
 800cfa4:	0800f5d9 	.word	0x0800f5d9
 800cfa8:	0800f5ea 	.word	0x0800f5ea

0800cfac <__multiply>:
 800cfac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfb0:	4617      	mov	r7, r2
 800cfb2:	690a      	ldr	r2, [r1, #16]
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	bfa8      	it	ge
 800cfba:	463b      	movge	r3, r7
 800cfbc:	4689      	mov	r9, r1
 800cfbe:	bfa4      	itt	ge
 800cfc0:	460f      	movge	r7, r1
 800cfc2:	4699      	movge	r9, r3
 800cfc4:	693d      	ldr	r5, [r7, #16]
 800cfc6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	6879      	ldr	r1, [r7, #4]
 800cfce:	eb05 060a 	add.w	r6, r5, sl
 800cfd2:	42b3      	cmp	r3, r6
 800cfd4:	b085      	sub	sp, #20
 800cfd6:	bfb8      	it	lt
 800cfd8:	3101      	addlt	r1, #1
 800cfda:	f7ff fe93 	bl	800cd04 <_Balloc>
 800cfde:	b930      	cbnz	r0, 800cfee <__multiply+0x42>
 800cfe0:	4602      	mov	r2, r0
 800cfe2:	4b41      	ldr	r3, [pc, #260]	@ (800d0e8 <__multiply+0x13c>)
 800cfe4:	4841      	ldr	r0, [pc, #260]	@ (800d0ec <__multiply+0x140>)
 800cfe6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cfea:	f001 fbb1 	bl	800e750 <__assert_func>
 800cfee:	f100 0414 	add.w	r4, r0, #20
 800cff2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cff6:	4623      	mov	r3, r4
 800cff8:	2200      	movs	r2, #0
 800cffa:	4573      	cmp	r3, lr
 800cffc:	d320      	bcc.n	800d040 <__multiply+0x94>
 800cffe:	f107 0814 	add.w	r8, r7, #20
 800d002:	f109 0114 	add.w	r1, r9, #20
 800d006:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d00a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d00e:	9302      	str	r3, [sp, #8]
 800d010:	1beb      	subs	r3, r5, r7
 800d012:	3b15      	subs	r3, #21
 800d014:	f023 0303 	bic.w	r3, r3, #3
 800d018:	3304      	adds	r3, #4
 800d01a:	3715      	adds	r7, #21
 800d01c:	42bd      	cmp	r5, r7
 800d01e:	bf38      	it	cc
 800d020:	2304      	movcc	r3, #4
 800d022:	9301      	str	r3, [sp, #4]
 800d024:	9b02      	ldr	r3, [sp, #8]
 800d026:	9103      	str	r1, [sp, #12]
 800d028:	428b      	cmp	r3, r1
 800d02a:	d80c      	bhi.n	800d046 <__multiply+0x9a>
 800d02c:	2e00      	cmp	r6, #0
 800d02e:	dd03      	ble.n	800d038 <__multiply+0x8c>
 800d030:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d034:	2b00      	cmp	r3, #0
 800d036:	d055      	beq.n	800d0e4 <__multiply+0x138>
 800d038:	6106      	str	r6, [r0, #16]
 800d03a:	b005      	add	sp, #20
 800d03c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d040:	f843 2b04 	str.w	r2, [r3], #4
 800d044:	e7d9      	b.n	800cffa <__multiply+0x4e>
 800d046:	f8b1 a000 	ldrh.w	sl, [r1]
 800d04a:	f1ba 0f00 	cmp.w	sl, #0
 800d04e:	d01f      	beq.n	800d090 <__multiply+0xe4>
 800d050:	46c4      	mov	ip, r8
 800d052:	46a1      	mov	r9, r4
 800d054:	2700      	movs	r7, #0
 800d056:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d05a:	f8d9 3000 	ldr.w	r3, [r9]
 800d05e:	fa1f fb82 	uxth.w	fp, r2
 800d062:	b29b      	uxth	r3, r3
 800d064:	fb0a 330b 	mla	r3, sl, fp, r3
 800d068:	443b      	add	r3, r7
 800d06a:	f8d9 7000 	ldr.w	r7, [r9]
 800d06e:	0c12      	lsrs	r2, r2, #16
 800d070:	0c3f      	lsrs	r7, r7, #16
 800d072:	fb0a 7202 	mla	r2, sl, r2, r7
 800d076:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d07a:	b29b      	uxth	r3, r3
 800d07c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d080:	4565      	cmp	r5, ip
 800d082:	f849 3b04 	str.w	r3, [r9], #4
 800d086:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d08a:	d8e4      	bhi.n	800d056 <__multiply+0xaa>
 800d08c:	9b01      	ldr	r3, [sp, #4]
 800d08e:	50e7      	str	r7, [r4, r3]
 800d090:	9b03      	ldr	r3, [sp, #12]
 800d092:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d096:	3104      	adds	r1, #4
 800d098:	f1b9 0f00 	cmp.w	r9, #0
 800d09c:	d020      	beq.n	800d0e0 <__multiply+0x134>
 800d09e:	6823      	ldr	r3, [r4, #0]
 800d0a0:	4647      	mov	r7, r8
 800d0a2:	46a4      	mov	ip, r4
 800d0a4:	f04f 0a00 	mov.w	sl, #0
 800d0a8:	f8b7 b000 	ldrh.w	fp, [r7]
 800d0ac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d0b0:	fb09 220b 	mla	r2, r9, fp, r2
 800d0b4:	4452      	add	r2, sl
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0bc:	f84c 3b04 	str.w	r3, [ip], #4
 800d0c0:	f857 3b04 	ldr.w	r3, [r7], #4
 800d0c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0c8:	f8bc 3000 	ldrh.w	r3, [ip]
 800d0cc:	fb09 330a 	mla	r3, r9, sl, r3
 800d0d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d0d4:	42bd      	cmp	r5, r7
 800d0d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0da:	d8e5      	bhi.n	800d0a8 <__multiply+0xfc>
 800d0dc:	9a01      	ldr	r2, [sp, #4]
 800d0de:	50a3      	str	r3, [r4, r2]
 800d0e0:	3404      	adds	r4, #4
 800d0e2:	e79f      	b.n	800d024 <__multiply+0x78>
 800d0e4:	3e01      	subs	r6, #1
 800d0e6:	e7a1      	b.n	800d02c <__multiply+0x80>
 800d0e8:	0800f5d9 	.word	0x0800f5d9
 800d0ec:	0800f5ea 	.word	0x0800f5ea

0800d0f0 <__pow5mult>:
 800d0f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0f4:	4615      	mov	r5, r2
 800d0f6:	f012 0203 	ands.w	r2, r2, #3
 800d0fa:	4607      	mov	r7, r0
 800d0fc:	460e      	mov	r6, r1
 800d0fe:	d007      	beq.n	800d110 <__pow5mult+0x20>
 800d100:	4c25      	ldr	r4, [pc, #148]	@ (800d198 <__pow5mult+0xa8>)
 800d102:	3a01      	subs	r2, #1
 800d104:	2300      	movs	r3, #0
 800d106:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d10a:	f7ff fe5d 	bl	800cdc8 <__multadd>
 800d10e:	4606      	mov	r6, r0
 800d110:	10ad      	asrs	r5, r5, #2
 800d112:	d03d      	beq.n	800d190 <__pow5mult+0xa0>
 800d114:	69fc      	ldr	r4, [r7, #28]
 800d116:	b97c      	cbnz	r4, 800d138 <__pow5mult+0x48>
 800d118:	2010      	movs	r0, #16
 800d11a:	f7ff fd3d 	bl	800cb98 <malloc>
 800d11e:	4602      	mov	r2, r0
 800d120:	61f8      	str	r0, [r7, #28]
 800d122:	b928      	cbnz	r0, 800d130 <__pow5mult+0x40>
 800d124:	4b1d      	ldr	r3, [pc, #116]	@ (800d19c <__pow5mult+0xac>)
 800d126:	481e      	ldr	r0, [pc, #120]	@ (800d1a0 <__pow5mult+0xb0>)
 800d128:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d12c:	f001 fb10 	bl	800e750 <__assert_func>
 800d130:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d134:	6004      	str	r4, [r0, #0]
 800d136:	60c4      	str	r4, [r0, #12]
 800d138:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d13c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d140:	b94c      	cbnz	r4, 800d156 <__pow5mult+0x66>
 800d142:	f240 2171 	movw	r1, #625	@ 0x271
 800d146:	4638      	mov	r0, r7
 800d148:	f7ff ff1a 	bl	800cf80 <__i2b>
 800d14c:	2300      	movs	r3, #0
 800d14e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d152:	4604      	mov	r4, r0
 800d154:	6003      	str	r3, [r0, #0]
 800d156:	f04f 0900 	mov.w	r9, #0
 800d15a:	07eb      	lsls	r3, r5, #31
 800d15c:	d50a      	bpl.n	800d174 <__pow5mult+0x84>
 800d15e:	4631      	mov	r1, r6
 800d160:	4622      	mov	r2, r4
 800d162:	4638      	mov	r0, r7
 800d164:	f7ff ff22 	bl	800cfac <__multiply>
 800d168:	4631      	mov	r1, r6
 800d16a:	4680      	mov	r8, r0
 800d16c:	4638      	mov	r0, r7
 800d16e:	f7ff fe09 	bl	800cd84 <_Bfree>
 800d172:	4646      	mov	r6, r8
 800d174:	106d      	asrs	r5, r5, #1
 800d176:	d00b      	beq.n	800d190 <__pow5mult+0xa0>
 800d178:	6820      	ldr	r0, [r4, #0]
 800d17a:	b938      	cbnz	r0, 800d18c <__pow5mult+0x9c>
 800d17c:	4622      	mov	r2, r4
 800d17e:	4621      	mov	r1, r4
 800d180:	4638      	mov	r0, r7
 800d182:	f7ff ff13 	bl	800cfac <__multiply>
 800d186:	6020      	str	r0, [r4, #0]
 800d188:	f8c0 9000 	str.w	r9, [r0]
 800d18c:	4604      	mov	r4, r0
 800d18e:	e7e4      	b.n	800d15a <__pow5mult+0x6a>
 800d190:	4630      	mov	r0, r6
 800d192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d196:	bf00      	nop
 800d198:	0800f6fc 	.word	0x0800f6fc
 800d19c:	0800f56a 	.word	0x0800f56a
 800d1a0:	0800f5ea 	.word	0x0800f5ea

0800d1a4 <__lshift>:
 800d1a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1a8:	460c      	mov	r4, r1
 800d1aa:	6849      	ldr	r1, [r1, #4]
 800d1ac:	6923      	ldr	r3, [r4, #16]
 800d1ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d1b2:	68a3      	ldr	r3, [r4, #8]
 800d1b4:	4607      	mov	r7, r0
 800d1b6:	4691      	mov	r9, r2
 800d1b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d1bc:	f108 0601 	add.w	r6, r8, #1
 800d1c0:	42b3      	cmp	r3, r6
 800d1c2:	db0b      	blt.n	800d1dc <__lshift+0x38>
 800d1c4:	4638      	mov	r0, r7
 800d1c6:	f7ff fd9d 	bl	800cd04 <_Balloc>
 800d1ca:	4605      	mov	r5, r0
 800d1cc:	b948      	cbnz	r0, 800d1e2 <__lshift+0x3e>
 800d1ce:	4602      	mov	r2, r0
 800d1d0:	4b28      	ldr	r3, [pc, #160]	@ (800d274 <__lshift+0xd0>)
 800d1d2:	4829      	ldr	r0, [pc, #164]	@ (800d278 <__lshift+0xd4>)
 800d1d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d1d8:	f001 faba 	bl	800e750 <__assert_func>
 800d1dc:	3101      	adds	r1, #1
 800d1de:	005b      	lsls	r3, r3, #1
 800d1e0:	e7ee      	b.n	800d1c0 <__lshift+0x1c>
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	f100 0114 	add.w	r1, r0, #20
 800d1e8:	f100 0210 	add.w	r2, r0, #16
 800d1ec:	4618      	mov	r0, r3
 800d1ee:	4553      	cmp	r3, sl
 800d1f0:	db33      	blt.n	800d25a <__lshift+0xb6>
 800d1f2:	6920      	ldr	r0, [r4, #16]
 800d1f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d1f8:	f104 0314 	add.w	r3, r4, #20
 800d1fc:	f019 091f 	ands.w	r9, r9, #31
 800d200:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d204:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d208:	d02b      	beq.n	800d262 <__lshift+0xbe>
 800d20a:	f1c9 0e20 	rsb	lr, r9, #32
 800d20e:	468a      	mov	sl, r1
 800d210:	2200      	movs	r2, #0
 800d212:	6818      	ldr	r0, [r3, #0]
 800d214:	fa00 f009 	lsl.w	r0, r0, r9
 800d218:	4310      	orrs	r0, r2
 800d21a:	f84a 0b04 	str.w	r0, [sl], #4
 800d21e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d222:	459c      	cmp	ip, r3
 800d224:	fa22 f20e 	lsr.w	r2, r2, lr
 800d228:	d8f3      	bhi.n	800d212 <__lshift+0x6e>
 800d22a:	ebac 0304 	sub.w	r3, ip, r4
 800d22e:	3b15      	subs	r3, #21
 800d230:	f023 0303 	bic.w	r3, r3, #3
 800d234:	3304      	adds	r3, #4
 800d236:	f104 0015 	add.w	r0, r4, #21
 800d23a:	4560      	cmp	r0, ip
 800d23c:	bf88      	it	hi
 800d23e:	2304      	movhi	r3, #4
 800d240:	50ca      	str	r2, [r1, r3]
 800d242:	b10a      	cbz	r2, 800d248 <__lshift+0xa4>
 800d244:	f108 0602 	add.w	r6, r8, #2
 800d248:	3e01      	subs	r6, #1
 800d24a:	4638      	mov	r0, r7
 800d24c:	612e      	str	r6, [r5, #16]
 800d24e:	4621      	mov	r1, r4
 800d250:	f7ff fd98 	bl	800cd84 <_Bfree>
 800d254:	4628      	mov	r0, r5
 800d256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d25a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d25e:	3301      	adds	r3, #1
 800d260:	e7c5      	b.n	800d1ee <__lshift+0x4a>
 800d262:	3904      	subs	r1, #4
 800d264:	f853 2b04 	ldr.w	r2, [r3], #4
 800d268:	f841 2f04 	str.w	r2, [r1, #4]!
 800d26c:	459c      	cmp	ip, r3
 800d26e:	d8f9      	bhi.n	800d264 <__lshift+0xc0>
 800d270:	e7ea      	b.n	800d248 <__lshift+0xa4>
 800d272:	bf00      	nop
 800d274:	0800f5d9 	.word	0x0800f5d9
 800d278:	0800f5ea 	.word	0x0800f5ea

0800d27c <__mcmp>:
 800d27c:	690a      	ldr	r2, [r1, #16]
 800d27e:	4603      	mov	r3, r0
 800d280:	6900      	ldr	r0, [r0, #16]
 800d282:	1a80      	subs	r0, r0, r2
 800d284:	b530      	push	{r4, r5, lr}
 800d286:	d10e      	bne.n	800d2a6 <__mcmp+0x2a>
 800d288:	3314      	adds	r3, #20
 800d28a:	3114      	adds	r1, #20
 800d28c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d290:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d294:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d298:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d29c:	4295      	cmp	r5, r2
 800d29e:	d003      	beq.n	800d2a8 <__mcmp+0x2c>
 800d2a0:	d205      	bcs.n	800d2ae <__mcmp+0x32>
 800d2a2:	f04f 30ff 	mov.w	r0, #4294967295
 800d2a6:	bd30      	pop	{r4, r5, pc}
 800d2a8:	42a3      	cmp	r3, r4
 800d2aa:	d3f3      	bcc.n	800d294 <__mcmp+0x18>
 800d2ac:	e7fb      	b.n	800d2a6 <__mcmp+0x2a>
 800d2ae:	2001      	movs	r0, #1
 800d2b0:	e7f9      	b.n	800d2a6 <__mcmp+0x2a>
	...

0800d2b4 <__mdiff>:
 800d2b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b8:	4689      	mov	r9, r1
 800d2ba:	4606      	mov	r6, r0
 800d2bc:	4611      	mov	r1, r2
 800d2be:	4648      	mov	r0, r9
 800d2c0:	4614      	mov	r4, r2
 800d2c2:	f7ff ffdb 	bl	800d27c <__mcmp>
 800d2c6:	1e05      	subs	r5, r0, #0
 800d2c8:	d112      	bne.n	800d2f0 <__mdiff+0x3c>
 800d2ca:	4629      	mov	r1, r5
 800d2cc:	4630      	mov	r0, r6
 800d2ce:	f7ff fd19 	bl	800cd04 <_Balloc>
 800d2d2:	4602      	mov	r2, r0
 800d2d4:	b928      	cbnz	r0, 800d2e2 <__mdiff+0x2e>
 800d2d6:	4b3f      	ldr	r3, [pc, #252]	@ (800d3d4 <__mdiff+0x120>)
 800d2d8:	f240 2137 	movw	r1, #567	@ 0x237
 800d2dc:	483e      	ldr	r0, [pc, #248]	@ (800d3d8 <__mdiff+0x124>)
 800d2de:	f001 fa37 	bl	800e750 <__assert_func>
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d2e8:	4610      	mov	r0, r2
 800d2ea:	b003      	add	sp, #12
 800d2ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2f0:	bfbc      	itt	lt
 800d2f2:	464b      	movlt	r3, r9
 800d2f4:	46a1      	movlt	r9, r4
 800d2f6:	4630      	mov	r0, r6
 800d2f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d2fc:	bfba      	itte	lt
 800d2fe:	461c      	movlt	r4, r3
 800d300:	2501      	movlt	r5, #1
 800d302:	2500      	movge	r5, #0
 800d304:	f7ff fcfe 	bl	800cd04 <_Balloc>
 800d308:	4602      	mov	r2, r0
 800d30a:	b918      	cbnz	r0, 800d314 <__mdiff+0x60>
 800d30c:	4b31      	ldr	r3, [pc, #196]	@ (800d3d4 <__mdiff+0x120>)
 800d30e:	f240 2145 	movw	r1, #581	@ 0x245
 800d312:	e7e3      	b.n	800d2dc <__mdiff+0x28>
 800d314:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d318:	6926      	ldr	r6, [r4, #16]
 800d31a:	60c5      	str	r5, [r0, #12]
 800d31c:	f109 0310 	add.w	r3, r9, #16
 800d320:	f109 0514 	add.w	r5, r9, #20
 800d324:	f104 0e14 	add.w	lr, r4, #20
 800d328:	f100 0b14 	add.w	fp, r0, #20
 800d32c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d330:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d334:	9301      	str	r3, [sp, #4]
 800d336:	46d9      	mov	r9, fp
 800d338:	f04f 0c00 	mov.w	ip, #0
 800d33c:	9b01      	ldr	r3, [sp, #4]
 800d33e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d342:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d346:	9301      	str	r3, [sp, #4]
 800d348:	fa1f f38a 	uxth.w	r3, sl
 800d34c:	4619      	mov	r1, r3
 800d34e:	b283      	uxth	r3, r0
 800d350:	1acb      	subs	r3, r1, r3
 800d352:	0c00      	lsrs	r0, r0, #16
 800d354:	4463      	add	r3, ip
 800d356:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d35a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d35e:	b29b      	uxth	r3, r3
 800d360:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d364:	4576      	cmp	r6, lr
 800d366:	f849 3b04 	str.w	r3, [r9], #4
 800d36a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d36e:	d8e5      	bhi.n	800d33c <__mdiff+0x88>
 800d370:	1b33      	subs	r3, r6, r4
 800d372:	3b15      	subs	r3, #21
 800d374:	f023 0303 	bic.w	r3, r3, #3
 800d378:	3415      	adds	r4, #21
 800d37a:	3304      	adds	r3, #4
 800d37c:	42a6      	cmp	r6, r4
 800d37e:	bf38      	it	cc
 800d380:	2304      	movcc	r3, #4
 800d382:	441d      	add	r5, r3
 800d384:	445b      	add	r3, fp
 800d386:	461e      	mov	r6, r3
 800d388:	462c      	mov	r4, r5
 800d38a:	4544      	cmp	r4, r8
 800d38c:	d30e      	bcc.n	800d3ac <__mdiff+0xf8>
 800d38e:	f108 0103 	add.w	r1, r8, #3
 800d392:	1b49      	subs	r1, r1, r5
 800d394:	f021 0103 	bic.w	r1, r1, #3
 800d398:	3d03      	subs	r5, #3
 800d39a:	45a8      	cmp	r8, r5
 800d39c:	bf38      	it	cc
 800d39e:	2100      	movcc	r1, #0
 800d3a0:	440b      	add	r3, r1
 800d3a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d3a6:	b191      	cbz	r1, 800d3ce <__mdiff+0x11a>
 800d3a8:	6117      	str	r7, [r2, #16]
 800d3aa:	e79d      	b.n	800d2e8 <__mdiff+0x34>
 800d3ac:	f854 1b04 	ldr.w	r1, [r4], #4
 800d3b0:	46e6      	mov	lr, ip
 800d3b2:	0c08      	lsrs	r0, r1, #16
 800d3b4:	fa1c fc81 	uxtah	ip, ip, r1
 800d3b8:	4471      	add	r1, lr
 800d3ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d3be:	b289      	uxth	r1, r1
 800d3c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d3c4:	f846 1b04 	str.w	r1, [r6], #4
 800d3c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d3cc:	e7dd      	b.n	800d38a <__mdiff+0xd6>
 800d3ce:	3f01      	subs	r7, #1
 800d3d0:	e7e7      	b.n	800d3a2 <__mdiff+0xee>
 800d3d2:	bf00      	nop
 800d3d4:	0800f5d9 	.word	0x0800f5d9
 800d3d8:	0800f5ea 	.word	0x0800f5ea

0800d3dc <__ulp>:
 800d3dc:	b082      	sub	sp, #8
 800d3de:	ed8d 0b00 	vstr	d0, [sp]
 800d3e2:	9a01      	ldr	r2, [sp, #4]
 800d3e4:	4b0f      	ldr	r3, [pc, #60]	@ (800d424 <__ulp+0x48>)
 800d3e6:	4013      	ands	r3, r2
 800d3e8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	dc08      	bgt.n	800d402 <__ulp+0x26>
 800d3f0:	425b      	negs	r3, r3
 800d3f2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d3f6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d3fa:	da04      	bge.n	800d406 <__ulp+0x2a>
 800d3fc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d400:	4113      	asrs	r3, r2
 800d402:	2200      	movs	r2, #0
 800d404:	e008      	b.n	800d418 <__ulp+0x3c>
 800d406:	f1a2 0314 	sub.w	r3, r2, #20
 800d40a:	2b1e      	cmp	r3, #30
 800d40c:	bfda      	itte	le
 800d40e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d412:	40da      	lsrle	r2, r3
 800d414:	2201      	movgt	r2, #1
 800d416:	2300      	movs	r3, #0
 800d418:	4619      	mov	r1, r3
 800d41a:	4610      	mov	r0, r2
 800d41c:	ec41 0b10 	vmov	d0, r0, r1
 800d420:	b002      	add	sp, #8
 800d422:	4770      	bx	lr
 800d424:	7ff00000 	.word	0x7ff00000

0800d428 <__b2d>:
 800d428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d42c:	6906      	ldr	r6, [r0, #16]
 800d42e:	f100 0814 	add.w	r8, r0, #20
 800d432:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d436:	1f37      	subs	r7, r6, #4
 800d438:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d43c:	4610      	mov	r0, r2
 800d43e:	f7ff fd53 	bl	800cee8 <__hi0bits>
 800d442:	f1c0 0320 	rsb	r3, r0, #32
 800d446:	280a      	cmp	r0, #10
 800d448:	600b      	str	r3, [r1, #0]
 800d44a:	491b      	ldr	r1, [pc, #108]	@ (800d4b8 <__b2d+0x90>)
 800d44c:	dc15      	bgt.n	800d47a <__b2d+0x52>
 800d44e:	f1c0 0c0b 	rsb	ip, r0, #11
 800d452:	fa22 f30c 	lsr.w	r3, r2, ip
 800d456:	45b8      	cmp	r8, r7
 800d458:	ea43 0501 	orr.w	r5, r3, r1
 800d45c:	bf34      	ite	cc
 800d45e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d462:	2300      	movcs	r3, #0
 800d464:	3015      	adds	r0, #21
 800d466:	fa02 f000 	lsl.w	r0, r2, r0
 800d46a:	fa23 f30c 	lsr.w	r3, r3, ip
 800d46e:	4303      	orrs	r3, r0
 800d470:	461c      	mov	r4, r3
 800d472:	ec45 4b10 	vmov	d0, r4, r5
 800d476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d47a:	45b8      	cmp	r8, r7
 800d47c:	bf3a      	itte	cc
 800d47e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d482:	f1a6 0708 	subcc.w	r7, r6, #8
 800d486:	2300      	movcs	r3, #0
 800d488:	380b      	subs	r0, #11
 800d48a:	d012      	beq.n	800d4b2 <__b2d+0x8a>
 800d48c:	f1c0 0120 	rsb	r1, r0, #32
 800d490:	fa23 f401 	lsr.w	r4, r3, r1
 800d494:	4082      	lsls	r2, r0
 800d496:	4322      	orrs	r2, r4
 800d498:	4547      	cmp	r7, r8
 800d49a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d49e:	bf8c      	ite	hi
 800d4a0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d4a4:	2200      	movls	r2, #0
 800d4a6:	4083      	lsls	r3, r0
 800d4a8:	40ca      	lsrs	r2, r1
 800d4aa:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	e7de      	b.n	800d470 <__b2d+0x48>
 800d4b2:	ea42 0501 	orr.w	r5, r2, r1
 800d4b6:	e7db      	b.n	800d470 <__b2d+0x48>
 800d4b8:	3ff00000 	.word	0x3ff00000

0800d4bc <__d2b>:
 800d4bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d4c0:	460f      	mov	r7, r1
 800d4c2:	2101      	movs	r1, #1
 800d4c4:	ec59 8b10 	vmov	r8, r9, d0
 800d4c8:	4616      	mov	r6, r2
 800d4ca:	f7ff fc1b 	bl	800cd04 <_Balloc>
 800d4ce:	4604      	mov	r4, r0
 800d4d0:	b930      	cbnz	r0, 800d4e0 <__d2b+0x24>
 800d4d2:	4602      	mov	r2, r0
 800d4d4:	4b23      	ldr	r3, [pc, #140]	@ (800d564 <__d2b+0xa8>)
 800d4d6:	4824      	ldr	r0, [pc, #144]	@ (800d568 <__d2b+0xac>)
 800d4d8:	f240 310f 	movw	r1, #783	@ 0x30f
 800d4dc:	f001 f938 	bl	800e750 <__assert_func>
 800d4e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d4e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d4e8:	b10d      	cbz	r5, 800d4ee <__d2b+0x32>
 800d4ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4ee:	9301      	str	r3, [sp, #4]
 800d4f0:	f1b8 0300 	subs.w	r3, r8, #0
 800d4f4:	d023      	beq.n	800d53e <__d2b+0x82>
 800d4f6:	4668      	mov	r0, sp
 800d4f8:	9300      	str	r3, [sp, #0]
 800d4fa:	f7ff fd14 	bl	800cf26 <__lo0bits>
 800d4fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d502:	b1d0      	cbz	r0, 800d53a <__d2b+0x7e>
 800d504:	f1c0 0320 	rsb	r3, r0, #32
 800d508:	fa02 f303 	lsl.w	r3, r2, r3
 800d50c:	430b      	orrs	r3, r1
 800d50e:	40c2      	lsrs	r2, r0
 800d510:	6163      	str	r3, [r4, #20]
 800d512:	9201      	str	r2, [sp, #4]
 800d514:	9b01      	ldr	r3, [sp, #4]
 800d516:	61a3      	str	r3, [r4, #24]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	bf0c      	ite	eq
 800d51c:	2201      	moveq	r2, #1
 800d51e:	2202      	movne	r2, #2
 800d520:	6122      	str	r2, [r4, #16]
 800d522:	b1a5      	cbz	r5, 800d54e <__d2b+0x92>
 800d524:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d528:	4405      	add	r5, r0
 800d52a:	603d      	str	r5, [r7, #0]
 800d52c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d530:	6030      	str	r0, [r6, #0]
 800d532:	4620      	mov	r0, r4
 800d534:	b003      	add	sp, #12
 800d536:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d53a:	6161      	str	r1, [r4, #20]
 800d53c:	e7ea      	b.n	800d514 <__d2b+0x58>
 800d53e:	a801      	add	r0, sp, #4
 800d540:	f7ff fcf1 	bl	800cf26 <__lo0bits>
 800d544:	9b01      	ldr	r3, [sp, #4]
 800d546:	6163      	str	r3, [r4, #20]
 800d548:	3020      	adds	r0, #32
 800d54a:	2201      	movs	r2, #1
 800d54c:	e7e8      	b.n	800d520 <__d2b+0x64>
 800d54e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d552:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d556:	6038      	str	r0, [r7, #0]
 800d558:	6918      	ldr	r0, [r3, #16]
 800d55a:	f7ff fcc5 	bl	800cee8 <__hi0bits>
 800d55e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d562:	e7e5      	b.n	800d530 <__d2b+0x74>
 800d564:	0800f5d9 	.word	0x0800f5d9
 800d568:	0800f5ea 	.word	0x0800f5ea

0800d56c <__ratio>:
 800d56c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d570:	4688      	mov	r8, r1
 800d572:	4669      	mov	r1, sp
 800d574:	4681      	mov	r9, r0
 800d576:	f7ff ff57 	bl	800d428 <__b2d>
 800d57a:	a901      	add	r1, sp, #4
 800d57c:	4640      	mov	r0, r8
 800d57e:	ec55 4b10 	vmov	r4, r5, d0
 800d582:	f7ff ff51 	bl	800d428 <__b2d>
 800d586:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800d58a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800d58e:	1ad2      	subs	r2, r2, r3
 800d590:	e9dd 3100 	ldrd	r3, r1, [sp]
 800d594:	1a5b      	subs	r3, r3, r1
 800d596:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800d59a:	ec57 6b10 	vmov	r6, r7, d0
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	bfd6      	itet	le
 800d5a2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d5a6:	462a      	movgt	r2, r5
 800d5a8:	463a      	movle	r2, r7
 800d5aa:	46ab      	mov	fp, r5
 800d5ac:	46a2      	mov	sl, r4
 800d5ae:	bfce      	itee	gt
 800d5b0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800d5b4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800d5b8:	ee00 3a90 	vmovle	s1, r3
 800d5bc:	ec4b ab17 	vmov	d7, sl, fp
 800d5c0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800d5c4:	b003      	add	sp, #12
 800d5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d5ca <__copybits>:
 800d5ca:	3901      	subs	r1, #1
 800d5cc:	b570      	push	{r4, r5, r6, lr}
 800d5ce:	1149      	asrs	r1, r1, #5
 800d5d0:	6914      	ldr	r4, [r2, #16]
 800d5d2:	3101      	adds	r1, #1
 800d5d4:	f102 0314 	add.w	r3, r2, #20
 800d5d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d5dc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d5e0:	1f05      	subs	r5, r0, #4
 800d5e2:	42a3      	cmp	r3, r4
 800d5e4:	d30c      	bcc.n	800d600 <__copybits+0x36>
 800d5e6:	1aa3      	subs	r3, r4, r2
 800d5e8:	3b11      	subs	r3, #17
 800d5ea:	f023 0303 	bic.w	r3, r3, #3
 800d5ee:	3211      	adds	r2, #17
 800d5f0:	42a2      	cmp	r2, r4
 800d5f2:	bf88      	it	hi
 800d5f4:	2300      	movhi	r3, #0
 800d5f6:	4418      	add	r0, r3
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	4288      	cmp	r0, r1
 800d5fc:	d305      	bcc.n	800d60a <__copybits+0x40>
 800d5fe:	bd70      	pop	{r4, r5, r6, pc}
 800d600:	f853 6b04 	ldr.w	r6, [r3], #4
 800d604:	f845 6f04 	str.w	r6, [r5, #4]!
 800d608:	e7eb      	b.n	800d5e2 <__copybits+0x18>
 800d60a:	f840 3b04 	str.w	r3, [r0], #4
 800d60e:	e7f4      	b.n	800d5fa <__copybits+0x30>

0800d610 <__any_on>:
 800d610:	f100 0214 	add.w	r2, r0, #20
 800d614:	6900      	ldr	r0, [r0, #16]
 800d616:	114b      	asrs	r3, r1, #5
 800d618:	4298      	cmp	r0, r3
 800d61a:	b510      	push	{r4, lr}
 800d61c:	db11      	blt.n	800d642 <__any_on+0x32>
 800d61e:	dd0a      	ble.n	800d636 <__any_on+0x26>
 800d620:	f011 011f 	ands.w	r1, r1, #31
 800d624:	d007      	beq.n	800d636 <__any_on+0x26>
 800d626:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d62a:	fa24 f001 	lsr.w	r0, r4, r1
 800d62e:	fa00 f101 	lsl.w	r1, r0, r1
 800d632:	428c      	cmp	r4, r1
 800d634:	d10b      	bne.n	800d64e <__any_on+0x3e>
 800d636:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d63a:	4293      	cmp	r3, r2
 800d63c:	d803      	bhi.n	800d646 <__any_on+0x36>
 800d63e:	2000      	movs	r0, #0
 800d640:	bd10      	pop	{r4, pc}
 800d642:	4603      	mov	r3, r0
 800d644:	e7f7      	b.n	800d636 <__any_on+0x26>
 800d646:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d64a:	2900      	cmp	r1, #0
 800d64c:	d0f5      	beq.n	800d63a <__any_on+0x2a>
 800d64e:	2001      	movs	r0, #1
 800d650:	e7f6      	b.n	800d640 <__any_on+0x30>

0800d652 <sulp>:
 800d652:	b570      	push	{r4, r5, r6, lr}
 800d654:	4604      	mov	r4, r0
 800d656:	460d      	mov	r5, r1
 800d658:	4616      	mov	r6, r2
 800d65a:	ec45 4b10 	vmov	d0, r4, r5
 800d65e:	f7ff febd 	bl	800d3dc <__ulp>
 800d662:	b17e      	cbz	r6, 800d684 <sulp+0x32>
 800d664:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d668:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	dd09      	ble.n	800d684 <sulp+0x32>
 800d670:	051b      	lsls	r3, r3, #20
 800d672:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800d676:	2000      	movs	r0, #0
 800d678:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800d67c:	ec41 0b17 	vmov	d7, r0, r1
 800d680:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d684:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d688 <_strtod_l>:
 800d688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d68c:	ed2d 8b0a 	vpush	{d8-d12}
 800d690:	b097      	sub	sp, #92	@ 0x5c
 800d692:	4688      	mov	r8, r1
 800d694:	920e      	str	r2, [sp, #56]	@ 0x38
 800d696:	2200      	movs	r2, #0
 800d698:	9212      	str	r2, [sp, #72]	@ 0x48
 800d69a:	9005      	str	r0, [sp, #20]
 800d69c:	f04f 0a00 	mov.w	sl, #0
 800d6a0:	f04f 0b00 	mov.w	fp, #0
 800d6a4:	460a      	mov	r2, r1
 800d6a6:	9211      	str	r2, [sp, #68]	@ 0x44
 800d6a8:	7811      	ldrb	r1, [r2, #0]
 800d6aa:	292b      	cmp	r1, #43	@ 0x2b
 800d6ac:	d04c      	beq.n	800d748 <_strtod_l+0xc0>
 800d6ae:	d839      	bhi.n	800d724 <_strtod_l+0x9c>
 800d6b0:	290d      	cmp	r1, #13
 800d6b2:	d833      	bhi.n	800d71c <_strtod_l+0x94>
 800d6b4:	2908      	cmp	r1, #8
 800d6b6:	d833      	bhi.n	800d720 <_strtod_l+0x98>
 800d6b8:	2900      	cmp	r1, #0
 800d6ba:	d03c      	beq.n	800d736 <_strtod_l+0xae>
 800d6bc:	2200      	movs	r2, #0
 800d6be:	9208      	str	r2, [sp, #32]
 800d6c0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800d6c2:	782a      	ldrb	r2, [r5, #0]
 800d6c4:	2a30      	cmp	r2, #48	@ 0x30
 800d6c6:	f040 80b7 	bne.w	800d838 <_strtod_l+0x1b0>
 800d6ca:	786a      	ldrb	r2, [r5, #1]
 800d6cc:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d6d0:	2a58      	cmp	r2, #88	@ 0x58
 800d6d2:	d170      	bne.n	800d7b6 <_strtod_l+0x12e>
 800d6d4:	9302      	str	r3, [sp, #8]
 800d6d6:	9b08      	ldr	r3, [sp, #32]
 800d6d8:	9301      	str	r3, [sp, #4]
 800d6da:	ab12      	add	r3, sp, #72	@ 0x48
 800d6dc:	9300      	str	r3, [sp, #0]
 800d6de:	4a90      	ldr	r2, [pc, #576]	@ (800d920 <_strtod_l+0x298>)
 800d6e0:	9805      	ldr	r0, [sp, #20]
 800d6e2:	ab13      	add	r3, sp, #76	@ 0x4c
 800d6e4:	a911      	add	r1, sp, #68	@ 0x44
 800d6e6:	f001 f8cd 	bl	800e884 <__gethex>
 800d6ea:	f010 060f 	ands.w	r6, r0, #15
 800d6ee:	4604      	mov	r4, r0
 800d6f0:	d005      	beq.n	800d6fe <_strtod_l+0x76>
 800d6f2:	2e06      	cmp	r6, #6
 800d6f4:	d12a      	bne.n	800d74c <_strtod_l+0xc4>
 800d6f6:	3501      	adds	r5, #1
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	9511      	str	r5, [sp, #68]	@ 0x44
 800d6fc:	9308      	str	r3, [sp, #32]
 800d6fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d700:	2b00      	cmp	r3, #0
 800d702:	f040 8537 	bne.w	800e174 <_strtod_l+0xaec>
 800d706:	9b08      	ldr	r3, [sp, #32]
 800d708:	ec4b ab10 	vmov	d0, sl, fp
 800d70c:	b1cb      	cbz	r3, 800d742 <_strtod_l+0xba>
 800d70e:	eeb1 0b40 	vneg.f64	d0, d0
 800d712:	b017      	add	sp, #92	@ 0x5c
 800d714:	ecbd 8b0a 	vpop	{d8-d12}
 800d718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d71c:	2920      	cmp	r1, #32
 800d71e:	d1cd      	bne.n	800d6bc <_strtod_l+0x34>
 800d720:	3201      	adds	r2, #1
 800d722:	e7c0      	b.n	800d6a6 <_strtod_l+0x1e>
 800d724:	292d      	cmp	r1, #45	@ 0x2d
 800d726:	d1c9      	bne.n	800d6bc <_strtod_l+0x34>
 800d728:	2101      	movs	r1, #1
 800d72a:	9108      	str	r1, [sp, #32]
 800d72c:	1c51      	adds	r1, r2, #1
 800d72e:	9111      	str	r1, [sp, #68]	@ 0x44
 800d730:	7852      	ldrb	r2, [r2, #1]
 800d732:	2a00      	cmp	r2, #0
 800d734:	d1c4      	bne.n	800d6c0 <_strtod_l+0x38>
 800d736:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d738:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	f040 8517 	bne.w	800e170 <_strtod_l+0xae8>
 800d742:	ec4b ab10 	vmov	d0, sl, fp
 800d746:	e7e4      	b.n	800d712 <_strtod_l+0x8a>
 800d748:	2100      	movs	r1, #0
 800d74a:	e7ee      	b.n	800d72a <_strtod_l+0xa2>
 800d74c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d74e:	b13a      	cbz	r2, 800d760 <_strtod_l+0xd8>
 800d750:	2135      	movs	r1, #53	@ 0x35
 800d752:	a814      	add	r0, sp, #80	@ 0x50
 800d754:	f7ff ff39 	bl	800d5ca <__copybits>
 800d758:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d75a:	9805      	ldr	r0, [sp, #20]
 800d75c:	f7ff fb12 	bl	800cd84 <_Bfree>
 800d760:	1e73      	subs	r3, r6, #1
 800d762:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d764:	2b04      	cmp	r3, #4
 800d766:	d806      	bhi.n	800d776 <_strtod_l+0xee>
 800d768:	e8df f003 	tbb	[pc, r3]
 800d76c:	201d0314 	.word	0x201d0314
 800d770:	14          	.byte	0x14
 800d771:	00          	.byte	0x00
 800d772:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800d776:	05e3      	lsls	r3, r4, #23
 800d778:	bf48      	it	mi
 800d77a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d77e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d782:	0d1b      	lsrs	r3, r3, #20
 800d784:	051b      	lsls	r3, r3, #20
 800d786:	2b00      	cmp	r3, #0
 800d788:	d1b9      	bne.n	800d6fe <_strtod_l+0x76>
 800d78a:	f7fe fb91 	bl	800beb0 <__errno>
 800d78e:	2322      	movs	r3, #34	@ 0x22
 800d790:	6003      	str	r3, [r0, #0]
 800d792:	e7b4      	b.n	800d6fe <_strtod_l+0x76>
 800d794:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800d798:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d79c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d7a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d7a4:	e7e7      	b.n	800d776 <_strtod_l+0xee>
 800d7a6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d928 <_strtod_l+0x2a0>
 800d7aa:	e7e4      	b.n	800d776 <_strtod_l+0xee>
 800d7ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d7b0:	f04f 3aff 	mov.w	sl, #4294967295
 800d7b4:	e7df      	b.n	800d776 <_strtod_l+0xee>
 800d7b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d7b8:	1c5a      	adds	r2, r3, #1
 800d7ba:	9211      	str	r2, [sp, #68]	@ 0x44
 800d7bc:	785b      	ldrb	r3, [r3, #1]
 800d7be:	2b30      	cmp	r3, #48	@ 0x30
 800d7c0:	d0f9      	beq.n	800d7b6 <_strtod_l+0x12e>
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d09b      	beq.n	800d6fe <_strtod_l+0x76>
 800d7c6:	2301      	movs	r3, #1
 800d7c8:	9307      	str	r3, [sp, #28]
 800d7ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d7cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	9306      	str	r3, [sp, #24]
 800d7d2:	4699      	mov	r9, r3
 800d7d4:	461d      	mov	r5, r3
 800d7d6:	220a      	movs	r2, #10
 800d7d8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800d7da:	7804      	ldrb	r4, [r0, #0]
 800d7dc:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800d7e0:	b2d9      	uxtb	r1, r3
 800d7e2:	2909      	cmp	r1, #9
 800d7e4:	d92a      	bls.n	800d83c <_strtod_l+0x1b4>
 800d7e6:	494f      	ldr	r1, [pc, #316]	@ (800d924 <_strtod_l+0x29c>)
 800d7e8:	2201      	movs	r2, #1
 800d7ea:	f000 ff87 	bl	800e6fc <strncmp>
 800d7ee:	b398      	cbz	r0, 800d858 <_strtod_l+0x1d0>
 800d7f0:	2000      	movs	r0, #0
 800d7f2:	4622      	mov	r2, r4
 800d7f4:	462b      	mov	r3, r5
 800d7f6:	4607      	mov	r7, r0
 800d7f8:	4601      	mov	r1, r0
 800d7fa:	2a65      	cmp	r2, #101	@ 0x65
 800d7fc:	d001      	beq.n	800d802 <_strtod_l+0x17a>
 800d7fe:	2a45      	cmp	r2, #69	@ 0x45
 800d800:	d118      	bne.n	800d834 <_strtod_l+0x1ac>
 800d802:	b91b      	cbnz	r3, 800d80c <_strtod_l+0x184>
 800d804:	9b07      	ldr	r3, [sp, #28]
 800d806:	4303      	orrs	r3, r0
 800d808:	d095      	beq.n	800d736 <_strtod_l+0xae>
 800d80a:	2300      	movs	r3, #0
 800d80c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800d810:	f108 0201 	add.w	r2, r8, #1
 800d814:	9211      	str	r2, [sp, #68]	@ 0x44
 800d816:	f898 2001 	ldrb.w	r2, [r8, #1]
 800d81a:	2a2b      	cmp	r2, #43	@ 0x2b
 800d81c:	d074      	beq.n	800d908 <_strtod_l+0x280>
 800d81e:	2a2d      	cmp	r2, #45	@ 0x2d
 800d820:	d07a      	beq.n	800d918 <_strtod_l+0x290>
 800d822:	f04f 0e00 	mov.w	lr, #0
 800d826:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800d82a:	2c09      	cmp	r4, #9
 800d82c:	f240 8082 	bls.w	800d934 <_strtod_l+0x2ac>
 800d830:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800d834:	2400      	movs	r4, #0
 800d836:	e09d      	b.n	800d974 <_strtod_l+0x2ec>
 800d838:	2300      	movs	r3, #0
 800d83a:	e7c5      	b.n	800d7c8 <_strtod_l+0x140>
 800d83c:	2d08      	cmp	r5, #8
 800d83e:	bfc8      	it	gt
 800d840:	9906      	ldrgt	r1, [sp, #24]
 800d842:	f100 0001 	add.w	r0, r0, #1
 800d846:	bfca      	itet	gt
 800d848:	fb02 3301 	mlagt	r3, r2, r1, r3
 800d84c:	fb02 3909 	mlale	r9, r2, r9, r3
 800d850:	9306      	strgt	r3, [sp, #24]
 800d852:	3501      	adds	r5, #1
 800d854:	9011      	str	r0, [sp, #68]	@ 0x44
 800d856:	e7bf      	b.n	800d7d8 <_strtod_l+0x150>
 800d858:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d85a:	1c5a      	adds	r2, r3, #1
 800d85c:	9211      	str	r2, [sp, #68]	@ 0x44
 800d85e:	785a      	ldrb	r2, [r3, #1]
 800d860:	b3bd      	cbz	r5, 800d8d2 <_strtod_l+0x24a>
 800d862:	4607      	mov	r7, r0
 800d864:	462b      	mov	r3, r5
 800d866:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d86a:	2909      	cmp	r1, #9
 800d86c:	d912      	bls.n	800d894 <_strtod_l+0x20c>
 800d86e:	2101      	movs	r1, #1
 800d870:	e7c3      	b.n	800d7fa <_strtod_l+0x172>
 800d872:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d874:	1c5a      	adds	r2, r3, #1
 800d876:	9211      	str	r2, [sp, #68]	@ 0x44
 800d878:	785a      	ldrb	r2, [r3, #1]
 800d87a:	3001      	adds	r0, #1
 800d87c:	2a30      	cmp	r2, #48	@ 0x30
 800d87e:	d0f8      	beq.n	800d872 <_strtod_l+0x1ea>
 800d880:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d884:	2b08      	cmp	r3, #8
 800d886:	f200 847a 	bhi.w	800e17e <_strtod_l+0xaf6>
 800d88a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d88c:	930a      	str	r3, [sp, #40]	@ 0x28
 800d88e:	4607      	mov	r7, r0
 800d890:	2000      	movs	r0, #0
 800d892:	4603      	mov	r3, r0
 800d894:	3a30      	subs	r2, #48	@ 0x30
 800d896:	f100 0101 	add.w	r1, r0, #1
 800d89a:	d014      	beq.n	800d8c6 <_strtod_l+0x23e>
 800d89c:	440f      	add	r7, r1
 800d89e:	469c      	mov	ip, r3
 800d8a0:	f04f 0e0a 	mov.w	lr, #10
 800d8a4:	f10c 0401 	add.w	r4, ip, #1
 800d8a8:	1ae6      	subs	r6, r4, r3
 800d8aa:	42b1      	cmp	r1, r6
 800d8ac:	dc13      	bgt.n	800d8d6 <_strtod_l+0x24e>
 800d8ae:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d8b2:	1819      	adds	r1, r3, r0
 800d8b4:	2908      	cmp	r1, #8
 800d8b6:	f103 0301 	add.w	r3, r3, #1
 800d8ba:	4403      	add	r3, r0
 800d8bc:	dc19      	bgt.n	800d8f2 <_strtod_l+0x26a>
 800d8be:	210a      	movs	r1, #10
 800d8c0:	fb01 2909 	mla	r9, r1, r9, r2
 800d8c4:	2100      	movs	r1, #0
 800d8c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d8c8:	1c50      	adds	r0, r2, #1
 800d8ca:	9011      	str	r0, [sp, #68]	@ 0x44
 800d8cc:	7852      	ldrb	r2, [r2, #1]
 800d8ce:	4608      	mov	r0, r1
 800d8d0:	e7c9      	b.n	800d866 <_strtod_l+0x1de>
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	e7d2      	b.n	800d87c <_strtod_l+0x1f4>
 800d8d6:	f1bc 0f08 	cmp.w	ip, #8
 800d8da:	dc03      	bgt.n	800d8e4 <_strtod_l+0x25c>
 800d8dc:	fb0e f909 	mul.w	r9, lr, r9
 800d8e0:	46a4      	mov	ip, r4
 800d8e2:	e7df      	b.n	800d8a4 <_strtod_l+0x21c>
 800d8e4:	2c10      	cmp	r4, #16
 800d8e6:	bfde      	ittt	le
 800d8e8:	9e06      	ldrle	r6, [sp, #24]
 800d8ea:	fb0e f606 	mulle.w	r6, lr, r6
 800d8ee:	9606      	strle	r6, [sp, #24]
 800d8f0:	e7f6      	b.n	800d8e0 <_strtod_l+0x258>
 800d8f2:	290f      	cmp	r1, #15
 800d8f4:	bfdf      	itttt	le
 800d8f6:	9806      	ldrle	r0, [sp, #24]
 800d8f8:	210a      	movle	r1, #10
 800d8fa:	fb01 2200 	mlale	r2, r1, r0, r2
 800d8fe:	9206      	strle	r2, [sp, #24]
 800d900:	e7e0      	b.n	800d8c4 <_strtod_l+0x23c>
 800d902:	2700      	movs	r7, #0
 800d904:	2101      	movs	r1, #1
 800d906:	e77d      	b.n	800d804 <_strtod_l+0x17c>
 800d908:	f04f 0e00 	mov.w	lr, #0
 800d90c:	f108 0202 	add.w	r2, r8, #2
 800d910:	9211      	str	r2, [sp, #68]	@ 0x44
 800d912:	f898 2002 	ldrb.w	r2, [r8, #2]
 800d916:	e786      	b.n	800d826 <_strtod_l+0x19e>
 800d918:	f04f 0e01 	mov.w	lr, #1
 800d91c:	e7f6      	b.n	800d90c <_strtod_l+0x284>
 800d91e:	bf00      	nop
 800d920:	0800f80c 	.word	0x0800f80c
 800d924:	0800f643 	.word	0x0800f643
 800d928:	7ff00000 	.word	0x7ff00000
 800d92c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d92e:	1c54      	adds	r4, r2, #1
 800d930:	9411      	str	r4, [sp, #68]	@ 0x44
 800d932:	7852      	ldrb	r2, [r2, #1]
 800d934:	2a30      	cmp	r2, #48	@ 0x30
 800d936:	d0f9      	beq.n	800d92c <_strtod_l+0x2a4>
 800d938:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800d93c:	2c08      	cmp	r4, #8
 800d93e:	f63f af79 	bhi.w	800d834 <_strtod_l+0x1ac>
 800d942:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800d946:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d948:	9209      	str	r2, [sp, #36]	@ 0x24
 800d94a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d94c:	1c54      	adds	r4, r2, #1
 800d94e:	9411      	str	r4, [sp, #68]	@ 0x44
 800d950:	7852      	ldrb	r2, [r2, #1]
 800d952:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800d956:	2e09      	cmp	r6, #9
 800d958:	d937      	bls.n	800d9ca <_strtod_l+0x342>
 800d95a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800d95c:	1ba4      	subs	r4, r4, r6
 800d95e:	2c08      	cmp	r4, #8
 800d960:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800d964:	dc02      	bgt.n	800d96c <_strtod_l+0x2e4>
 800d966:	4564      	cmp	r4, ip
 800d968:	bfa8      	it	ge
 800d96a:	4664      	movge	r4, ip
 800d96c:	f1be 0f00 	cmp.w	lr, #0
 800d970:	d000      	beq.n	800d974 <_strtod_l+0x2ec>
 800d972:	4264      	negs	r4, r4
 800d974:	2b00      	cmp	r3, #0
 800d976:	d14d      	bne.n	800da14 <_strtod_l+0x38c>
 800d978:	9b07      	ldr	r3, [sp, #28]
 800d97a:	4318      	orrs	r0, r3
 800d97c:	f47f aebf 	bne.w	800d6fe <_strtod_l+0x76>
 800d980:	2900      	cmp	r1, #0
 800d982:	f47f aed8 	bne.w	800d736 <_strtod_l+0xae>
 800d986:	2a69      	cmp	r2, #105	@ 0x69
 800d988:	d027      	beq.n	800d9da <_strtod_l+0x352>
 800d98a:	dc24      	bgt.n	800d9d6 <_strtod_l+0x34e>
 800d98c:	2a49      	cmp	r2, #73	@ 0x49
 800d98e:	d024      	beq.n	800d9da <_strtod_l+0x352>
 800d990:	2a4e      	cmp	r2, #78	@ 0x4e
 800d992:	f47f aed0 	bne.w	800d736 <_strtod_l+0xae>
 800d996:	4997      	ldr	r1, [pc, #604]	@ (800dbf4 <_strtod_l+0x56c>)
 800d998:	a811      	add	r0, sp, #68	@ 0x44
 800d99a:	f001 f995 	bl	800ecc8 <__match>
 800d99e:	2800      	cmp	r0, #0
 800d9a0:	f43f aec9 	beq.w	800d736 <_strtod_l+0xae>
 800d9a4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d9a6:	781b      	ldrb	r3, [r3, #0]
 800d9a8:	2b28      	cmp	r3, #40	@ 0x28
 800d9aa:	d12d      	bne.n	800da08 <_strtod_l+0x380>
 800d9ac:	4992      	ldr	r1, [pc, #584]	@ (800dbf8 <_strtod_l+0x570>)
 800d9ae:	aa14      	add	r2, sp, #80	@ 0x50
 800d9b0:	a811      	add	r0, sp, #68	@ 0x44
 800d9b2:	f001 f99d 	bl	800ecf0 <__hexnan>
 800d9b6:	2805      	cmp	r0, #5
 800d9b8:	d126      	bne.n	800da08 <_strtod_l+0x380>
 800d9ba:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d9bc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800d9c0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d9c4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d9c8:	e699      	b.n	800d6fe <_strtod_l+0x76>
 800d9ca:	240a      	movs	r4, #10
 800d9cc:	fb04 2c0c 	mla	ip, r4, ip, r2
 800d9d0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800d9d4:	e7b9      	b.n	800d94a <_strtod_l+0x2c2>
 800d9d6:	2a6e      	cmp	r2, #110	@ 0x6e
 800d9d8:	e7db      	b.n	800d992 <_strtod_l+0x30a>
 800d9da:	4988      	ldr	r1, [pc, #544]	@ (800dbfc <_strtod_l+0x574>)
 800d9dc:	a811      	add	r0, sp, #68	@ 0x44
 800d9de:	f001 f973 	bl	800ecc8 <__match>
 800d9e2:	2800      	cmp	r0, #0
 800d9e4:	f43f aea7 	beq.w	800d736 <_strtod_l+0xae>
 800d9e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d9ea:	4985      	ldr	r1, [pc, #532]	@ (800dc00 <_strtod_l+0x578>)
 800d9ec:	3b01      	subs	r3, #1
 800d9ee:	a811      	add	r0, sp, #68	@ 0x44
 800d9f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d9f2:	f001 f969 	bl	800ecc8 <__match>
 800d9f6:	b910      	cbnz	r0, 800d9fe <_strtod_l+0x376>
 800d9f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d9fa:	3301      	adds	r3, #1
 800d9fc:	9311      	str	r3, [sp, #68]	@ 0x44
 800d9fe:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800dc14 <_strtod_l+0x58c>
 800da02:	f04f 0a00 	mov.w	sl, #0
 800da06:	e67a      	b.n	800d6fe <_strtod_l+0x76>
 800da08:	487e      	ldr	r0, [pc, #504]	@ (800dc04 <_strtod_l+0x57c>)
 800da0a:	f000 fe99 	bl	800e740 <nan>
 800da0e:	ec5b ab10 	vmov	sl, fp, d0
 800da12:	e674      	b.n	800d6fe <_strtod_l+0x76>
 800da14:	ee07 9a90 	vmov	s15, r9
 800da18:	1be2      	subs	r2, r4, r7
 800da1a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800da1e:	2d00      	cmp	r5, #0
 800da20:	bf08      	it	eq
 800da22:	461d      	moveq	r5, r3
 800da24:	2b10      	cmp	r3, #16
 800da26:	9209      	str	r2, [sp, #36]	@ 0x24
 800da28:	461a      	mov	r2, r3
 800da2a:	bfa8      	it	ge
 800da2c:	2210      	movge	r2, #16
 800da2e:	2b09      	cmp	r3, #9
 800da30:	ec5b ab17 	vmov	sl, fp, d7
 800da34:	dc15      	bgt.n	800da62 <_strtod_l+0x3da>
 800da36:	1be1      	subs	r1, r4, r7
 800da38:	2900      	cmp	r1, #0
 800da3a:	f43f ae60 	beq.w	800d6fe <_strtod_l+0x76>
 800da3e:	eba4 0107 	sub.w	r1, r4, r7
 800da42:	dd72      	ble.n	800db2a <_strtod_l+0x4a2>
 800da44:	2916      	cmp	r1, #22
 800da46:	dc59      	bgt.n	800dafc <_strtod_l+0x474>
 800da48:	4b6f      	ldr	r3, [pc, #444]	@ (800dc08 <_strtod_l+0x580>)
 800da4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da50:	ed93 7b00 	vldr	d7, [r3]
 800da54:	ec4b ab16 	vmov	d6, sl, fp
 800da58:	ee27 7b06 	vmul.f64	d7, d7, d6
 800da5c:	ec5b ab17 	vmov	sl, fp, d7
 800da60:	e64d      	b.n	800d6fe <_strtod_l+0x76>
 800da62:	4969      	ldr	r1, [pc, #420]	@ (800dc08 <_strtod_l+0x580>)
 800da64:	eddd 6a06 	vldr	s13, [sp, #24]
 800da68:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800da6c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800da70:	2b0f      	cmp	r3, #15
 800da72:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800da76:	eea7 6b05 	vfma.f64	d6, d7, d5
 800da7a:	ec5b ab16 	vmov	sl, fp, d6
 800da7e:	ddda      	ble.n	800da36 <_strtod_l+0x3ae>
 800da80:	1a9a      	subs	r2, r3, r2
 800da82:	1be1      	subs	r1, r4, r7
 800da84:	440a      	add	r2, r1
 800da86:	2a00      	cmp	r2, #0
 800da88:	f340 8094 	ble.w	800dbb4 <_strtod_l+0x52c>
 800da8c:	f012 000f 	ands.w	r0, r2, #15
 800da90:	d00a      	beq.n	800daa8 <_strtod_l+0x420>
 800da92:	495d      	ldr	r1, [pc, #372]	@ (800dc08 <_strtod_l+0x580>)
 800da94:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800da98:	ed91 7b00 	vldr	d7, [r1]
 800da9c:	ec4b ab16 	vmov	d6, sl, fp
 800daa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800daa4:	ec5b ab17 	vmov	sl, fp, d7
 800daa8:	f032 020f 	bics.w	r2, r2, #15
 800daac:	d073      	beq.n	800db96 <_strtod_l+0x50e>
 800daae:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800dab2:	dd47      	ble.n	800db44 <_strtod_l+0x4bc>
 800dab4:	2400      	movs	r4, #0
 800dab6:	4625      	mov	r5, r4
 800dab8:	9407      	str	r4, [sp, #28]
 800daba:	4626      	mov	r6, r4
 800dabc:	9a05      	ldr	r2, [sp, #20]
 800dabe:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800dc14 <_strtod_l+0x58c>
 800dac2:	2322      	movs	r3, #34	@ 0x22
 800dac4:	6013      	str	r3, [r2, #0]
 800dac6:	f04f 0a00 	mov.w	sl, #0
 800daca:	9b07      	ldr	r3, [sp, #28]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	f43f ae16 	beq.w	800d6fe <_strtod_l+0x76>
 800dad2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dad4:	9805      	ldr	r0, [sp, #20]
 800dad6:	f7ff f955 	bl	800cd84 <_Bfree>
 800dada:	9805      	ldr	r0, [sp, #20]
 800dadc:	4631      	mov	r1, r6
 800dade:	f7ff f951 	bl	800cd84 <_Bfree>
 800dae2:	9805      	ldr	r0, [sp, #20]
 800dae4:	4629      	mov	r1, r5
 800dae6:	f7ff f94d 	bl	800cd84 <_Bfree>
 800daea:	9907      	ldr	r1, [sp, #28]
 800daec:	9805      	ldr	r0, [sp, #20]
 800daee:	f7ff f949 	bl	800cd84 <_Bfree>
 800daf2:	9805      	ldr	r0, [sp, #20]
 800daf4:	4621      	mov	r1, r4
 800daf6:	f7ff f945 	bl	800cd84 <_Bfree>
 800dafa:	e600      	b.n	800d6fe <_strtod_l+0x76>
 800dafc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800db00:	1be0      	subs	r0, r4, r7
 800db02:	4281      	cmp	r1, r0
 800db04:	dbbc      	blt.n	800da80 <_strtod_l+0x3f8>
 800db06:	4a40      	ldr	r2, [pc, #256]	@ (800dc08 <_strtod_l+0x580>)
 800db08:	f1c3 030f 	rsb	r3, r3, #15
 800db0c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800db10:	ed91 7b00 	vldr	d7, [r1]
 800db14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800db16:	ec4b ab16 	vmov	d6, sl, fp
 800db1a:	1acb      	subs	r3, r1, r3
 800db1c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800db20:	ee27 7b06 	vmul.f64	d7, d7, d6
 800db24:	ed92 6b00 	vldr	d6, [r2]
 800db28:	e796      	b.n	800da58 <_strtod_l+0x3d0>
 800db2a:	3116      	adds	r1, #22
 800db2c:	dba8      	blt.n	800da80 <_strtod_l+0x3f8>
 800db2e:	4b36      	ldr	r3, [pc, #216]	@ (800dc08 <_strtod_l+0x580>)
 800db30:	1b3c      	subs	r4, r7, r4
 800db32:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800db36:	ed94 7b00 	vldr	d7, [r4]
 800db3a:	ec4b ab16 	vmov	d6, sl, fp
 800db3e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800db42:	e78b      	b.n	800da5c <_strtod_l+0x3d4>
 800db44:	2000      	movs	r0, #0
 800db46:	ec4b ab17 	vmov	d7, sl, fp
 800db4a:	4e30      	ldr	r6, [pc, #192]	@ (800dc0c <_strtod_l+0x584>)
 800db4c:	1112      	asrs	r2, r2, #4
 800db4e:	4601      	mov	r1, r0
 800db50:	2a01      	cmp	r2, #1
 800db52:	dc23      	bgt.n	800db9c <_strtod_l+0x514>
 800db54:	b108      	cbz	r0, 800db5a <_strtod_l+0x4d2>
 800db56:	ec5b ab17 	vmov	sl, fp, d7
 800db5a:	4a2c      	ldr	r2, [pc, #176]	@ (800dc0c <_strtod_l+0x584>)
 800db5c:	482c      	ldr	r0, [pc, #176]	@ (800dc10 <_strtod_l+0x588>)
 800db5e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800db62:	ed92 7b00 	vldr	d7, [r2]
 800db66:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800db6a:	ec4b ab16 	vmov	d6, sl, fp
 800db6e:	4a29      	ldr	r2, [pc, #164]	@ (800dc14 <_strtod_l+0x58c>)
 800db70:	ee27 7b06 	vmul.f64	d7, d7, d6
 800db74:	ee17 1a90 	vmov	r1, s15
 800db78:	400a      	ands	r2, r1
 800db7a:	4282      	cmp	r2, r0
 800db7c:	ec5b ab17 	vmov	sl, fp, d7
 800db80:	d898      	bhi.n	800dab4 <_strtod_l+0x42c>
 800db82:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800db86:	4282      	cmp	r2, r0
 800db88:	bf86      	itte	hi
 800db8a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800dc18 <_strtod_l+0x590>
 800db8e:	f04f 3aff 	movhi.w	sl, #4294967295
 800db92:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800db96:	2200      	movs	r2, #0
 800db98:	9206      	str	r2, [sp, #24]
 800db9a:	e076      	b.n	800dc8a <_strtod_l+0x602>
 800db9c:	f012 0f01 	tst.w	r2, #1
 800dba0:	d004      	beq.n	800dbac <_strtod_l+0x524>
 800dba2:	ed96 6b00 	vldr	d6, [r6]
 800dba6:	2001      	movs	r0, #1
 800dba8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dbac:	3101      	adds	r1, #1
 800dbae:	1052      	asrs	r2, r2, #1
 800dbb0:	3608      	adds	r6, #8
 800dbb2:	e7cd      	b.n	800db50 <_strtod_l+0x4c8>
 800dbb4:	d0ef      	beq.n	800db96 <_strtod_l+0x50e>
 800dbb6:	4252      	negs	r2, r2
 800dbb8:	f012 000f 	ands.w	r0, r2, #15
 800dbbc:	d00a      	beq.n	800dbd4 <_strtod_l+0x54c>
 800dbbe:	4912      	ldr	r1, [pc, #72]	@ (800dc08 <_strtod_l+0x580>)
 800dbc0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800dbc4:	ed91 7b00 	vldr	d7, [r1]
 800dbc8:	ec4b ab16 	vmov	d6, sl, fp
 800dbcc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800dbd0:	ec5b ab17 	vmov	sl, fp, d7
 800dbd4:	1112      	asrs	r2, r2, #4
 800dbd6:	d0de      	beq.n	800db96 <_strtod_l+0x50e>
 800dbd8:	2a1f      	cmp	r2, #31
 800dbda:	dd1f      	ble.n	800dc1c <_strtod_l+0x594>
 800dbdc:	2400      	movs	r4, #0
 800dbde:	4625      	mov	r5, r4
 800dbe0:	9407      	str	r4, [sp, #28]
 800dbe2:	4626      	mov	r6, r4
 800dbe4:	9a05      	ldr	r2, [sp, #20]
 800dbe6:	2322      	movs	r3, #34	@ 0x22
 800dbe8:	f04f 0a00 	mov.w	sl, #0
 800dbec:	f04f 0b00 	mov.w	fp, #0
 800dbf0:	6013      	str	r3, [r2, #0]
 800dbf2:	e76a      	b.n	800daca <_strtod_l+0x442>
 800dbf4:	0800f531 	.word	0x0800f531
 800dbf8:	0800f7f8 	.word	0x0800f7f8
 800dbfc:	0800f529 	.word	0x0800f529
 800dc00:	0800f560 	.word	0x0800f560
 800dc04:	0800f699 	.word	0x0800f699
 800dc08:	0800f730 	.word	0x0800f730
 800dc0c:	0800f708 	.word	0x0800f708
 800dc10:	7ca00000 	.word	0x7ca00000
 800dc14:	7ff00000 	.word	0x7ff00000
 800dc18:	7fefffff 	.word	0x7fefffff
 800dc1c:	f012 0110 	ands.w	r1, r2, #16
 800dc20:	bf18      	it	ne
 800dc22:	216a      	movne	r1, #106	@ 0x6a
 800dc24:	9106      	str	r1, [sp, #24]
 800dc26:	ec4b ab17 	vmov	d7, sl, fp
 800dc2a:	49af      	ldr	r1, [pc, #700]	@ (800dee8 <_strtod_l+0x860>)
 800dc2c:	2000      	movs	r0, #0
 800dc2e:	07d6      	lsls	r6, r2, #31
 800dc30:	d504      	bpl.n	800dc3c <_strtod_l+0x5b4>
 800dc32:	ed91 6b00 	vldr	d6, [r1]
 800dc36:	2001      	movs	r0, #1
 800dc38:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dc3c:	1052      	asrs	r2, r2, #1
 800dc3e:	f101 0108 	add.w	r1, r1, #8
 800dc42:	d1f4      	bne.n	800dc2e <_strtod_l+0x5a6>
 800dc44:	b108      	cbz	r0, 800dc4a <_strtod_l+0x5c2>
 800dc46:	ec5b ab17 	vmov	sl, fp, d7
 800dc4a:	9a06      	ldr	r2, [sp, #24]
 800dc4c:	b1b2      	cbz	r2, 800dc7c <_strtod_l+0x5f4>
 800dc4e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800dc52:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800dc56:	2a00      	cmp	r2, #0
 800dc58:	4658      	mov	r0, fp
 800dc5a:	dd0f      	ble.n	800dc7c <_strtod_l+0x5f4>
 800dc5c:	2a1f      	cmp	r2, #31
 800dc5e:	dd55      	ble.n	800dd0c <_strtod_l+0x684>
 800dc60:	2a34      	cmp	r2, #52	@ 0x34
 800dc62:	bfde      	ittt	le
 800dc64:	f04f 32ff 	movle.w	r2, #4294967295
 800dc68:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800dc6c:	408a      	lslle	r2, r1
 800dc6e:	f04f 0a00 	mov.w	sl, #0
 800dc72:	bfcc      	ite	gt
 800dc74:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dc78:	ea02 0b00 	andle.w	fp, r2, r0
 800dc7c:	ec4b ab17 	vmov	d7, sl, fp
 800dc80:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dc84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc88:	d0a8      	beq.n	800dbdc <_strtod_l+0x554>
 800dc8a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dc8c:	9805      	ldr	r0, [sp, #20]
 800dc8e:	f8cd 9000 	str.w	r9, [sp]
 800dc92:	462a      	mov	r2, r5
 800dc94:	f7ff f8de 	bl	800ce54 <__s2b>
 800dc98:	9007      	str	r0, [sp, #28]
 800dc9a:	2800      	cmp	r0, #0
 800dc9c:	f43f af0a 	beq.w	800dab4 <_strtod_l+0x42c>
 800dca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dca2:	1b3f      	subs	r7, r7, r4
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	bfb4      	ite	lt
 800dca8:	463b      	movlt	r3, r7
 800dcaa:	2300      	movge	r3, #0
 800dcac:	930a      	str	r3, [sp, #40]	@ 0x28
 800dcae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcb0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800ded8 <_strtod_l+0x850>
 800dcb4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800dcb8:	2400      	movs	r4, #0
 800dcba:	930d      	str	r3, [sp, #52]	@ 0x34
 800dcbc:	4625      	mov	r5, r4
 800dcbe:	9b07      	ldr	r3, [sp, #28]
 800dcc0:	9805      	ldr	r0, [sp, #20]
 800dcc2:	6859      	ldr	r1, [r3, #4]
 800dcc4:	f7ff f81e 	bl	800cd04 <_Balloc>
 800dcc8:	4606      	mov	r6, r0
 800dcca:	2800      	cmp	r0, #0
 800dccc:	f43f aef6 	beq.w	800dabc <_strtod_l+0x434>
 800dcd0:	9b07      	ldr	r3, [sp, #28]
 800dcd2:	691a      	ldr	r2, [r3, #16]
 800dcd4:	ec4b ab19 	vmov	d9, sl, fp
 800dcd8:	3202      	adds	r2, #2
 800dcda:	f103 010c 	add.w	r1, r3, #12
 800dcde:	0092      	lsls	r2, r2, #2
 800dce0:	300c      	adds	r0, #12
 800dce2:	f7fe f912 	bl	800bf0a <memcpy>
 800dce6:	eeb0 0b49 	vmov.f64	d0, d9
 800dcea:	9805      	ldr	r0, [sp, #20]
 800dcec:	aa14      	add	r2, sp, #80	@ 0x50
 800dcee:	a913      	add	r1, sp, #76	@ 0x4c
 800dcf0:	f7ff fbe4 	bl	800d4bc <__d2b>
 800dcf4:	9012      	str	r0, [sp, #72]	@ 0x48
 800dcf6:	2800      	cmp	r0, #0
 800dcf8:	f43f aee0 	beq.w	800dabc <_strtod_l+0x434>
 800dcfc:	9805      	ldr	r0, [sp, #20]
 800dcfe:	2101      	movs	r1, #1
 800dd00:	f7ff f93e 	bl	800cf80 <__i2b>
 800dd04:	4605      	mov	r5, r0
 800dd06:	b940      	cbnz	r0, 800dd1a <_strtod_l+0x692>
 800dd08:	2500      	movs	r5, #0
 800dd0a:	e6d7      	b.n	800dabc <_strtod_l+0x434>
 800dd0c:	f04f 31ff 	mov.w	r1, #4294967295
 800dd10:	fa01 f202 	lsl.w	r2, r1, r2
 800dd14:	ea02 0a0a 	and.w	sl, r2, sl
 800dd18:	e7b0      	b.n	800dc7c <_strtod_l+0x5f4>
 800dd1a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800dd1c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800dd1e:	2f00      	cmp	r7, #0
 800dd20:	bfab      	itete	ge
 800dd22:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800dd24:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800dd26:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800dd2a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800dd2e:	bfac      	ite	ge
 800dd30:	eb07 0903 	addge.w	r9, r7, r3
 800dd34:	eba3 0807 	sublt.w	r8, r3, r7
 800dd38:	9b06      	ldr	r3, [sp, #24]
 800dd3a:	1aff      	subs	r7, r7, r3
 800dd3c:	4417      	add	r7, r2
 800dd3e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800dd42:	4a6a      	ldr	r2, [pc, #424]	@ (800deec <_strtod_l+0x864>)
 800dd44:	3f01      	subs	r7, #1
 800dd46:	4297      	cmp	r7, r2
 800dd48:	da51      	bge.n	800ddee <_strtod_l+0x766>
 800dd4a:	1bd1      	subs	r1, r2, r7
 800dd4c:	291f      	cmp	r1, #31
 800dd4e:	eba3 0301 	sub.w	r3, r3, r1
 800dd52:	f04f 0201 	mov.w	r2, #1
 800dd56:	dc3e      	bgt.n	800ddd6 <_strtod_l+0x74e>
 800dd58:	408a      	lsls	r2, r1
 800dd5a:	920c      	str	r2, [sp, #48]	@ 0x30
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800dd60:	eb09 0703 	add.w	r7, r9, r3
 800dd64:	4498      	add	r8, r3
 800dd66:	9b06      	ldr	r3, [sp, #24]
 800dd68:	45b9      	cmp	r9, r7
 800dd6a:	4498      	add	r8, r3
 800dd6c:	464b      	mov	r3, r9
 800dd6e:	bfa8      	it	ge
 800dd70:	463b      	movge	r3, r7
 800dd72:	4543      	cmp	r3, r8
 800dd74:	bfa8      	it	ge
 800dd76:	4643      	movge	r3, r8
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	bfc2      	ittt	gt
 800dd7c:	1aff      	subgt	r7, r7, r3
 800dd7e:	eba8 0803 	subgt.w	r8, r8, r3
 800dd82:	eba9 0903 	subgt.w	r9, r9, r3
 800dd86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	dd16      	ble.n	800ddba <_strtod_l+0x732>
 800dd8c:	4629      	mov	r1, r5
 800dd8e:	9805      	ldr	r0, [sp, #20]
 800dd90:	461a      	mov	r2, r3
 800dd92:	f7ff f9ad 	bl	800d0f0 <__pow5mult>
 800dd96:	4605      	mov	r5, r0
 800dd98:	2800      	cmp	r0, #0
 800dd9a:	d0b5      	beq.n	800dd08 <_strtod_l+0x680>
 800dd9c:	4601      	mov	r1, r0
 800dd9e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dda0:	9805      	ldr	r0, [sp, #20]
 800dda2:	f7ff f903 	bl	800cfac <__multiply>
 800dda6:	900f      	str	r0, [sp, #60]	@ 0x3c
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	f43f ae87 	beq.w	800dabc <_strtod_l+0x434>
 800ddae:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ddb0:	9805      	ldr	r0, [sp, #20]
 800ddb2:	f7fe ffe7 	bl	800cd84 <_Bfree>
 800ddb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ddb8:	9312      	str	r3, [sp, #72]	@ 0x48
 800ddba:	2f00      	cmp	r7, #0
 800ddbc:	dc1b      	bgt.n	800ddf6 <_strtod_l+0x76e>
 800ddbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	dd21      	ble.n	800de08 <_strtod_l+0x780>
 800ddc4:	4631      	mov	r1, r6
 800ddc6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ddc8:	9805      	ldr	r0, [sp, #20]
 800ddca:	f7ff f991 	bl	800d0f0 <__pow5mult>
 800ddce:	4606      	mov	r6, r0
 800ddd0:	b9d0      	cbnz	r0, 800de08 <_strtod_l+0x780>
 800ddd2:	2600      	movs	r6, #0
 800ddd4:	e672      	b.n	800dabc <_strtod_l+0x434>
 800ddd6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800ddda:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800ddde:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800dde2:	37e2      	adds	r7, #226	@ 0xe2
 800dde4:	fa02 f107 	lsl.w	r1, r2, r7
 800dde8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ddea:	920c      	str	r2, [sp, #48]	@ 0x30
 800ddec:	e7b8      	b.n	800dd60 <_strtod_l+0x6d8>
 800ddee:	2200      	movs	r2, #0
 800ddf0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ddf2:	2201      	movs	r2, #1
 800ddf4:	e7f9      	b.n	800ddea <_strtod_l+0x762>
 800ddf6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ddf8:	9805      	ldr	r0, [sp, #20]
 800ddfa:	463a      	mov	r2, r7
 800ddfc:	f7ff f9d2 	bl	800d1a4 <__lshift>
 800de00:	9012      	str	r0, [sp, #72]	@ 0x48
 800de02:	2800      	cmp	r0, #0
 800de04:	d1db      	bne.n	800ddbe <_strtod_l+0x736>
 800de06:	e659      	b.n	800dabc <_strtod_l+0x434>
 800de08:	f1b8 0f00 	cmp.w	r8, #0
 800de0c:	dd07      	ble.n	800de1e <_strtod_l+0x796>
 800de0e:	4631      	mov	r1, r6
 800de10:	9805      	ldr	r0, [sp, #20]
 800de12:	4642      	mov	r2, r8
 800de14:	f7ff f9c6 	bl	800d1a4 <__lshift>
 800de18:	4606      	mov	r6, r0
 800de1a:	2800      	cmp	r0, #0
 800de1c:	d0d9      	beq.n	800ddd2 <_strtod_l+0x74a>
 800de1e:	f1b9 0f00 	cmp.w	r9, #0
 800de22:	dd08      	ble.n	800de36 <_strtod_l+0x7ae>
 800de24:	4629      	mov	r1, r5
 800de26:	9805      	ldr	r0, [sp, #20]
 800de28:	464a      	mov	r2, r9
 800de2a:	f7ff f9bb 	bl	800d1a4 <__lshift>
 800de2e:	4605      	mov	r5, r0
 800de30:	2800      	cmp	r0, #0
 800de32:	f43f ae43 	beq.w	800dabc <_strtod_l+0x434>
 800de36:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800de38:	9805      	ldr	r0, [sp, #20]
 800de3a:	4632      	mov	r2, r6
 800de3c:	f7ff fa3a 	bl	800d2b4 <__mdiff>
 800de40:	4604      	mov	r4, r0
 800de42:	2800      	cmp	r0, #0
 800de44:	f43f ae3a 	beq.w	800dabc <_strtod_l+0x434>
 800de48:	2300      	movs	r3, #0
 800de4a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800de4e:	60c3      	str	r3, [r0, #12]
 800de50:	4629      	mov	r1, r5
 800de52:	f7ff fa13 	bl	800d27c <__mcmp>
 800de56:	2800      	cmp	r0, #0
 800de58:	da4c      	bge.n	800def4 <_strtod_l+0x86c>
 800de5a:	ea58 080a 	orrs.w	r8, r8, sl
 800de5e:	d172      	bne.n	800df46 <_strtod_l+0x8be>
 800de60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de64:	2b00      	cmp	r3, #0
 800de66:	d16e      	bne.n	800df46 <_strtod_l+0x8be>
 800de68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800de6c:	0d1b      	lsrs	r3, r3, #20
 800de6e:	051b      	lsls	r3, r3, #20
 800de70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800de74:	d967      	bls.n	800df46 <_strtod_l+0x8be>
 800de76:	6963      	ldr	r3, [r4, #20]
 800de78:	b913      	cbnz	r3, 800de80 <_strtod_l+0x7f8>
 800de7a:	6923      	ldr	r3, [r4, #16]
 800de7c:	2b01      	cmp	r3, #1
 800de7e:	dd62      	ble.n	800df46 <_strtod_l+0x8be>
 800de80:	4621      	mov	r1, r4
 800de82:	2201      	movs	r2, #1
 800de84:	9805      	ldr	r0, [sp, #20]
 800de86:	f7ff f98d 	bl	800d1a4 <__lshift>
 800de8a:	4629      	mov	r1, r5
 800de8c:	4604      	mov	r4, r0
 800de8e:	f7ff f9f5 	bl	800d27c <__mcmp>
 800de92:	2800      	cmp	r0, #0
 800de94:	dd57      	ble.n	800df46 <_strtod_l+0x8be>
 800de96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800de9a:	9a06      	ldr	r2, [sp, #24]
 800de9c:	0d1b      	lsrs	r3, r3, #20
 800de9e:	051b      	lsls	r3, r3, #20
 800dea0:	2a00      	cmp	r2, #0
 800dea2:	d06e      	beq.n	800df82 <_strtod_l+0x8fa>
 800dea4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dea8:	d86b      	bhi.n	800df82 <_strtod_l+0x8fa>
 800deaa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800deae:	f67f ae99 	bls.w	800dbe4 <_strtod_l+0x55c>
 800deb2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800dee0 <_strtod_l+0x858>
 800deb6:	ec4b ab16 	vmov	d6, sl, fp
 800deba:	4b0d      	ldr	r3, [pc, #52]	@ (800def0 <_strtod_l+0x868>)
 800debc:	ee26 7b07 	vmul.f64	d7, d6, d7
 800dec0:	ee17 2a90 	vmov	r2, s15
 800dec4:	4013      	ands	r3, r2
 800dec6:	ec5b ab17 	vmov	sl, fp, d7
 800deca:	2b00      	cmp	r3, #0
 800decc:	f47f ae01 	bne.w	800dad2 <_strtod_l+0x44a>
 800ded0:	9a05      	ldr	r2, [sp, #20]
 800ded2:	2322      	movs	r3, #34	@ 0x22
 800ded4:	6013      	str	r3, [r2, #0]
 800ded6:	e5fc      	b.n	800dad2 <_strtod_l+0x44a>
 800ded8:	ffc00000 	.word	0xffc00000
 800dedc:	41dfffff 	.word	0x41dfffff
 800dee0:	00000000 	.word	0x00000000
 800dee4:	39500000 	.word	0x39500000
 800dee8:	0800f820 	.word	0x0800f820
 800deec:	fffffc02 	.word	0xfffffc02
 800def0:	7ff00000 	.word	0x7ff00000
 800def4:	46d9      	mov	r9, fp
 800def6:	d15d      	bne.n	800dfb4 <_strtod_l+0x92c>
 800def8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800defc:	f1b8 0f00 	cmp.w	r8, #0
 800df00:	d02a      	beq.n	800df58 <_strtod_l+0x8d0>
 800df02:	4aa9      	ldr	r2, [pc, #676]	@ (800e1a8 <_strtod_l+0xb20>)
 800df04:	4293      	cmp	r3, r2
 800df06:	d12a      	bne.n	800df5e <_strtod_l+0x8d6>
 800df08:	9b06      	ldr	r3, [sp, #24]
 800df0a:	4652      	mov	r2, sl
 800df0c:	b1fb      	cbz	r3, 800df4e <_strtod_l+0x8c6>
 800df0e:	4ba7      	ldr	r3, [pc, #668]	@ (800e1ac <_strtod_l+0xb24>)
 800df10:	ea0b 0303 	and.w	r3, fp, r3
 800df14:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800df18:	f04f 31ff 	mov.w	r1, #4294967295
 800df1c:	d81a      	bhi.n	800df54 <_strtod_l+0x8cc>
 800df1e:	0d1b      	lsrs	r3, r3, #20
 800df20:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800df24:	fa01 f303 	lsl.w	r3, r1, r3
 800df28:	429a      	cmp	r2, r3
 800df2a:	d118      	bne.n	800df5e <_strtod_l+0x8d6>
 800df2c:	4ba0      	ldr	r3, [pc, #640]	@ (800e1b0 <_strtod_l+0xb28>)
 800df2e:	4599      	cmp	r9, r3
 800df30:	d102      	bne.n	800df38 <_strtod_l+0x8b0>
 800df32:	3201      	adds	r2, #1
 800df34:	f43f adc2 	beq.w	800dabc <_strtod_l+0x434>
 800df38:	4b9c      	ldr	r3, [pc, #624]	@ (800e1ac <_strtod_l+0xb24>)
 800df3a:	ea09 0303 	and.w	r3, r9, r3
 800df3e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800df42:	f04f 0a00 	mov.w	sl, #0
 800df46:	9b06      	ldr	r3, [sp, #24]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d1b2      	bne.n	800deb2 <_strtod_l+0x82a>
 800df4c:	e5c1      	b.n	800dad2 <_strtod_l+0x44a>
 800df4e:	f04f 33ff 	mov.w	r3, #4294967295
 800df52:	e7e9      	b.n	800df28 <_strtod_l+0x8a0>
 800df54:	460b      	mov	r3, r1
 800df56:	e7e7      	b.n	800df28 <_strtod_l+0x8a0>
 800df58:	ea53 030a 	orrs.w	r3, r3, sl
 800df5c:	d09b      	beq.n	800de96 <_strtod_l+0x80e>
 800df5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df60:	b1c3      	cbz	r3, 800df94 <_strtod_l+0x90c>
 800df62:	ea13 0f09 	tst.w	r3, r9
 800df66:	d0ee      	beq.n	800df46 <_strtod_l+0x8be>
 800df68:	9a06      	ldr	r2, [sp, #24]
 800df6a:	4650      	mov	r0, sl
 800df6c:	4659      	mov	r1, fp
 800df6e:	f1b8 0f00 	cmp.w	r8, #0
 800df72:	d013      	beq.n	800df9c <_strtod_l+0x914>
 800df74:	f7ff fb6d 	bl	800d652 <sulp>
 800df78:	ee39 7b00 	vadd.f64	d7, d9, d0
 800df7c:	ec5b ab17 	vmov	sl, fp, d7
 800df80:	e7e1      	b.n	800df46 <_strtod_l+0x8be>
 800df82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800df86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800df8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800df8e:	f04f 3aff 	mov.w	sl, #4294967295
 800df92:	e7d8      	b.n	800df46 <_strtod_l+0x8be>
 800df94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df96:	ea13 0f0a 	tst.w	r3, sl
 800df9a:	e7e4      	b.n	800df66 <_strtod_l+0x8de>
 800df9c:	f7ff fb59 	bl	800d652 <sulp>
 800dfa0:	ee39 0b40 	vsub.f64	d0, d9, d0
 800dfa4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800dfa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfac:	ec5b ab10 	vmov	sl, fp, d0
 800dfb0:	d1c9      	bne.n	800df46 <_strtod_l+0x8be>
 800dfb2:	e617      	b.n	800dbe4 <_strtod_l+0x55c>
 800dfb4:	4629      	mov	r1, r5
 800dfb6:	4620      	mov	r0, r4
 800dfb8:	f7ff fad8 	bl	800d56c <__ratio>
 800dfbc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800dfc0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800dfc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfc8:	d85d      	bhi.n	800e086 <_strtod_l+0x9fe>
 800dfca:	f1b8 0f00 	cmp.w	r8, #0
 800dfce:	d164      	bne.n	800e09a <_strtod_l+0xa12>
 800dfd0:	f1ba 0f00 	cmp.w	sl, #0
 800dfd4:	d14b      	bne.n	800e06e <_strtod_l+0x9e6>
 800dfd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dfda:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d160      	bne.n	800e0a4 <_strtod_l+0xa1c>
 800dfe2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800dfe6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800dfea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfee:	d401      	bmi.n	800dff4 <_strtod_l+0x96c>
 800dff0:	ee20 8b08 	vmul.f64	d8, d0, d8
 800dff4:	eeb1 ab48 	vneg.f64	d10, d8
 800dff8:	486c      	ldr	r0, [pc, #432]	@ (800e1ac <_strtod_l+0xb24>)
 800dffa:	496e      	ldr	r1, [pc, #440]	@ (800e1b4 <_strtod_l+0xb2c>)
 800dffc:	ea09 0700 	and.w	r7, r9, r0
 800e000:	428f      	cmp	r7, r1
 800e002:	ec53 2b1a 	vmov	r2, r3, d10
 800e006:	d17d      	bne.n	800e104 <_strtod_l+0xa7c>
 800e008:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800e00c:	ec4b ab1c 	vmov	d12, sl, fp
 800e010:	eeb0 0b4c 	vmov.f64	d0, d12
 800e014:	f7ff f9e2 	bl	800d3dc <__ulp>
 800e018:	4864      	ldr	r0, [pc, #400]	@ (800e1ac <_strtod_l+0xb24>)
 800e01a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800e01e:	ee1c 3a90 	vmov	r3, s25
 800e022:	4a65      	ldr	r2, [pc, #404]	@ (800e1b8 <_strtod_l+0xb30>)
 800e024:	ea03 0100 	and.w	r1, r3, r0
 800e028:	4291      	cmp	r1, r2
 800e02a:	ec5b ab1c 	vmov	sl, fp, d12
 800e02e:	d93c      	bls.n	800e0aa <_strtod_l+0xa22>
 800e030:	ee19 2a90 	vmov	r2, s19
 800e034:	4b5e      	ldr	r3, [pc, #376]	@ (800e1b0 <_strtod_l+0xb28>)
 800e036:	429a      	cmp	r2, r3
 800e038:	d104      	bne.n	800e044 <_strtod_l+0x9bc>
 800e03a:	ee19 3a10 	vmov	r3, s18
 800e03e:	3301      	adds	r3, #1
 800e040:	f43f ad3c 	beq.w	800dabc <_strtod_l+0x434>
 800e044:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800e1b0 <_strtod_l+0xb28>
 800e048:	f04f 3aff 	mov.w	sl, #4294967295
 800e04c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e04e:	9805      	ldr	r0, [sp, #20]
 800e050:	f7fe fe98 	bl	800cd84 <_Bfree>
 800e054:	9805      	ldr	r0, [sp, #20]
 800e056:	4631      	mov	r1, r6
 800e058:	f7fe fe94 	bl	800cd84 <_Bfree>
 800e05c:	9805      	ldr	r0, [sp, #20]
 800e05e:	4629      	mov	r1, r5
 800e060:	f7fe fe90 	bl	800cd84 <_Bfree>
 800e064:	9805      	ldr	r0, [sp, #20]
 800e066:	4621      	mov	r1, r4
 800e068:	f7fe fe8c 	bl	800cd84 <_Bfree>
 800e06c:	e627      	b.n	800dcbe <_strtod_l+0x636>
 800e06e:	f1ba 0f01 	cmp.w	sl, #1
 800e072:	d103      	bne.n	800e07c <_strtod_l+0x9f4>
 800e074:	f1bb 0f00 	cmp.w	fp, #0
 800e078:	f43f adb4 	beq.w	800dbe4 <_strtod_l+0x55c>
 800e07c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800e080:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800e084:	e7b8      	b.n	800dff8 <_strtod_l+0x970>
 800e086:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800e08a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800e08e:	f1b8 0f00 	cmp.w	r8, #0
 800e092:	d0af      	beq.n	800dff4 <_strtod_l+0x96c>
 800e094:	eeb0 ab48 	vmov.f64	d10, d8
 800e098:	e7ae      	b.n	800dff8 <_strtod_l+0x970>
 800e09a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800e09e:	eeb0 8b4a 	vmov.f64	d8, d10
 800e0a2:	e7a9      	b.n	800dff8 <_strtod_l+0x970>
 800e0a4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800e0a8:	e7a6      	b.n	800dff8 <_strtod_l+0x970>
 800e0aa:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e0ae:	9b06      	ldr	r3, [sp, #24]
 800e0b0:	46d9      	mov	r9, fp
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d1ca      	bne.n	800e04c <_strtod_l+0x9c4>
 800e0b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e0ba:	0d1b      	lsrs	r3, r3, #20
 800e0bc:	051b      	lsls	r3, r3, #20
 800e0be:	429f      	cmp	r7, r3
 800e0c0:	d1c4      	bne.n	800e04c <_strtod_l+0x9c4>
 800e0c2:	ec51 0b18 	vmov	r0, r1, d8
 800e0c6:	f7f2 fb37 	bl	8000738 <__aeabi_d2lz>
 800e0ca:	f7f2 faef 	bl	80006ac <__aeabi_l2d>
 800e0ce:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800e0d2:	ec41 0b17 	vmov	d7, r0, r1
 800e0d6:	ea49 090a 	orr.w	r9, r9, sl
 800e0da:	ea59 0908 	orrs.w	r9, r9, r8
 800e0de:	ee38 8b47 	vsub.f64	d8, d8, d7
 800e0e2:	d03c      	beq.n	800e15e <_strtod_l+0xad6>
 800e0e4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800e190 <_strtod_l+0xb08>
 800e0e8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e0ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0f0:	f53f acef 	bmi.w	800dad2 <_strtod_l+0x44a>
 800e0f4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800e198 <_strtod_l+0xb10>
 800e0f8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e100:	dda4      	ble.n	800e04c <_strtod_l+0x9c4>
 800e102:	e4e6      	b.n	800dad2 <_strtod_l+0x44a>
 800e104:	9906      	ldr	r1, [sp, #24]
 800e106:	b1e1      	cbz	r1, 800e142 <_strtod_l+0xaba>
 800e108:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800e10c:	d819      	bhi.n	800e142 <_strtod_l+0xaba>
 800e10e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800e112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e116:	d811      	bhi.n	800e13c <_strtod_l+0xab4>
 800e118:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800e11c:	ee18 3a10 	vmov	r3, s16
 800e120:	2b01      	cmp	r3, #1
 800e122:	bf38      	it	cc
 800e124:	2301      	movcc	r3, #1
 800e126:	ee08 3a10 	vmov	s16, r3
 800e12a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800e12e:	f1b8 0f00 	cmp.w	r8, #0
 800e132:	d111      	bne.n	800e158 <_strtod_l+0xad0>
 800e134:	eeb1 7b48 	vneg.f64	d7, d8
 800e138:	ec53 2b17 	vmov	r2, r3, d7
 800e13c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800e140:	1bcb      	subs	r3, r1, r7
 800e142:	eeb0 0b49 	vmov.f64	d0, d9
 800e146:	ec43 2b1a 	vmov	d10, r2, r3
 800e14a:	f7ff f947 	bl	800d3dc <__ulp>
 800e14e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800e152:	ec5b ab19 	vmov	sl, fp, d9
 800e156:	e7aa      	b.n	800e0ae <_strtod_l+0xa26>
 800e158:	eeb0 7b48 	vmov.f64	d7, d8
 800e15c:	e7ec      	b.n	800e138 <_strtod_l+0xab0>
 800e15e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800e1a0 <_strtod_l+0xb18>
 800e162:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e16a:	f57f af6f 	bpl.w	800e04c <_strtod_l+0x9c4>
 800e16e:	e4b0      	b.n	800dad2 <_strtod_l+0x44a>
 800e170:	2300      	movs	r3, #0
 800e172:	9308      	str	r3, [sp, #32]
 800e174:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e176:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e178:	6013      	str	r3, [r2, #0]
 800e17a:	f7ff bac4 	b.w	800d706 <_strtod_l+0x7e>
 800e17e:	2a65      	cmp	r2, #101	@ 0x65
 800e180:	f43f abbf 	beq.w	800d902 <_strtod_l+0x27a>
 800e184:	2a45      	cmp	r2, #69	@ 0x45
 800e186:	f43f abbc 	beq.w	800d902 <_strtod_l+0x27a>
 800e18a:	2101      	movs	r1, #1
 800e18c:	f7ff bbf4 	b.w	800d978 <_strtod_l+0x2f0>
 800e190:	94a03595 	.word	0x94a03595
 800e194:	3fdfffff 	.word	0x3fdfffff
 800e198:	35afe535 	.word	0x35afe535
 800e19c:	3fe00000 	.word	0x3fe00000
 800e1a0:	94a03595 	.word	0x94a03595
 800e1a4:	3fcfffff 	.word	0x3fcfffff
 800e1a8:	000fffff 	.word	0x000fffff
 800e1ac:	7ff00000 	.word	0x7ff00000
 800e1b0:	7fefffff 	.word	0x7fefffff
 800e1b4:	7fe00000 	.word	0x7fe00000
 800e1b8:	7c9fffff 	.word	0x7c9fffff

0800e1bc <_strtod_r>:
 800e1bc:	4b01      	ldr	r3, [pc, #4]	@ (800e1c4 <_strtod_r+0x8>)
 800e1be:	f7ff ba63 	b.w	800d688 <_strtod_l>
 800e1c2:	bf00      	nop
 800e1c4:	24000070 	.word	0x24000070

0800e1c8 <_strtol_l.isra.0>:
 800e1c8:	2b24      	cmp	r3, #36	@ 0x24
 800e1ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1ce:	4686      	mov	lr, r0
 800e1d0:	4690      	mov	r8, r2
 800e1d2:	d801      	bhi.n	800e1d8 <_strtol_l.isra.0+0x10>
 800e1d4:	2b01      	cmp	r3, #1
 800e1d6:	d106      	bne.n	800e1e6 <_strtol_l.isra.0+0x1e>
 800e1d8:	f7fd fe6a 	bl	800beb0 <__errno>
 800e1dc:	2316      	movs	r3, #22
 800e1de:	6003      	str	r3, [r0, #0]
 800e1e0:	2000      	movs	r0, #0
 800e1e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1e6:	4834      	ldr	r0, [pc, #208]	@ (800e2b8 <_strtol_l.isra.0+0xf0>)
 800e1e8:	460d      	mov	r5, r1
 800e1ea:	462a      	mov	r2, r5
 800e1ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e1f0:	5d06      	ldrb	r6, [r0, r4]
 800e1f2:	f016 0608 	ands.w	r6, r6, #8
 800e1f6:	d1f8      	bne.n	800e1ea <_strtol_l.isra.0+0x22>
 800e1f8:	2c2d      	cmp	r4, #45	@ 0x2d
 800e1fa:	d110      	bne.n	800e21e <_strtol_l.isra.0+0x56>
 800e1fc:	782c      	ldrb	r4, [r5, #0]
 800e1fe:	2601      	movs	r6, #1
 800e200:	1c95      	adds	r5, r2, #2
 800e202:	f033 0210 	bics.w	r2, r3, #16
 800e206:	d115      	bne.n	800e234 <_strtol_l.isra.0+0x6c>
 800e208:	2c30      	cmp	r4, #48	@ 0x30
 800e20a:	d10d      	bne.n	800e228 <_strtol_l.isra.0+0x60>
 800e20c:	782a      	ldrb	r2, [r5, #0]
 800e20e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e212:	2a58      	cmp	r2, #88	@ 0x58
 800e214:	d108      	bne.n	800e228 <_strtol_l.isra.0+0x60>
 800e216:	786c      	ldrb	r4, [r5, #1]
 800e218:	3502      	adds	r5, #2
 800e21a:	2310      	movs	r3, #16
 800e21c:	e00a      	b.n	800e234 <_strtol_l.isra.0+0x6c>
 800e21e:	2c2b      	cmp	r4, #43	@ 0x2b
 800e220:	bf04      	itt	eq
 800e222:	782c      	ldrbeq	r4, [r5, #0]
 800e224:	1c95      	addeq	r5, r2, #2
 800e226:	e7ec      	b.n	800e202 <_strtol_l.isra.0+0x3a>
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d1f6      	bne.n	800e21a <_strtol_l.isra.0+0x52>
 800e22c:	2c30      	cmp	r4, #48	@ 0x30
 800e22e:	bf14      	ite	ne
 800e230:	230a      	movne	r3, #10
 800e232:	2308      	moveq	r3, #8
 800e234:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e238:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e23c:	2200      	movs	r2, #0
 800e23e:	fbbc f9f3 	udiv	r9, ip, r3
 800e242:	4610      	mov	r0, r2
 800e244:	fb03 ca19 	mls	sl, r3, r9, ip
 800e248:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e24c:	2f09      	cmp	r7, #9
 800e24e:	d80f      	bhi.n	800e270 <_strtol_l.isra.0+0xa8>
 800e250:	463c      	mov	r4, r7
 800e252:	42a3      	cmp	r3, r4
 800e254:	dd1b      	ble.n	800e28e <_strtol_l.isra.0+0xc6>
 800e256:	1c57      	adds	r7, r2, #1
 800e258:	d007      	beq.n	800e26a <_strtol_l.isra.0+0xa2>
 800e25a:	4581      	cmp	r9, r0
 800e25c:	d314      	bcc.n	800e288 <_strtol_l.isra.0+0xc0>
 800e25e:	d101      	bne.n	800e264 <_strtol_l.isra.0+0x9c>
 800e260:	45a2      	cmp	sl, r4
 800e262:	db11      	blt.n	800e288 <_strtol_l.isra.0+0xc0>
 800e264:	fb00 4003 	mla	r0, r0, r3, r4
 800e268:	2201      	movs	r2, #1
 800e26a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e26e:	e7eb      	b.n	800e248 <_strtol_l.isra.0+0x80>
 800e270:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e274:	2f19      	cmp	r7, #25
 800e276:	d801      	bhi.n	800e27c <_strtol_l.isra.0+0xb4>
 800e278:	3c37      	subs	r4, #55	@ 0x37
 800e27a:	e7ea      	b.n	800e252 <_strtol_l.isra.0+0x8a>
 800e27c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e280:	2f19      	cmp	r7, #25
 800e282:	d804      	bhi.n	800e28e <_strtol_l.isra.0+0xc6>
 800e284:	3c57      	subs	r4, #87	@ 0x57
 800e286:	e7e4      	b.n	800e252 <_strtol_l.isra.0+0x8a>
 800e288:	f04f 32ff 	mov.w	r2, #4294967295
 800e28c:	e7ed      	b.n	800e26a <_strtol_l.isra.0+0xa2>
 800e28e:	1c53      	adds	r3, r2, #1
 800e290:	d108      	bne.n	800e2a4 <_strtol_l.isra.0+0xdc>
 800e292:	2322      	movs	r3, #34	@ 0x22
 800e294:	f8ce 3000 	str.w	r3, [lr]
 800e298:	4660      	mov	r0, ip
 800e29a:	f1b8 0f00 	cmp.w	r8, #0
 800e29e:	d0a0      	beq.n	800e1e2 <_strtol_l.isra.0+0x1a>
 800e2a0:	1e69      	subs	r1, r5, #1
 800e2a2:	e006      	b.n	800e2b2 <_strtol_l.isra.0+0xea>
 800e2a4:	b106      	cbz	r6, 800e2a8 <_strtol_l.isra.0+0xe0>
 800e2a6:	4240      	negs	r0, r0
 800e2a8:	f1b8 0f00 	cmp.w	r8, #0
 800e2ac:	d099      	beq.n	800e1e2 <_strtol_l.isra.0+0x1a>
 800e2ae:	2a00      	cmp	r2, #0
 800e2b0:	d1f6      	bne.n	800e2a0 <_strtol_l.isra.0+0xd8>
 800e2b2:	f8c8 1000 	str.w	r1, [r8]
 800e2b6:	e794      	b.n	800e1e2 <_strtol_l.isra.0+0x1a>
 800e2b8:	0800f849 	.word	0x0800f849

0800e2bc <_strtol_r>:
 800e2bc:	f7ff bf84 	b.w	800e1c8 <_strtol_l.isra.0>

0800e2c0 <__ssputs_r>:
 800e2c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2c4:	688e      	ldr	r6, [r1, #8]
 800e2c6:	461f      	mov	r7, r3
 800e2c8:	42be      	cmp	r6, r7
 800e2ca:	680b      	ldr	r3, [r1, #0]
 800e2cc:	4682      	mov	sl, r0
 800e2ce:	460c      	mov	r4, r1
 800e2d0:	4690      	mov	r8, r2
 800e2d2:	d82d      	bhi.n	800e330 <__ssputs_r+0x70>
 800e2d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e2d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e2dc:	d026      	beq.n	800e32c <__ssputs_r+0x6c>
 800e2de:	6965      	ldr	r5, [r4, #20]
 800e2e0:	6909      	ldr	r1, [r1, #16]
 800e2e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e2e6:	eba3 0901 	sub.w	r9, r3, r1
 800e2ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e2ee:	1c7b      	adds	r3, r7, #1
 800e2f0:	444b      	add	r3, r9
 800e2f2:	106d      	asrs	r5, r5, #1
 800e2f4:	429d      	cmp	r5, r3
 800e2f6:	bf38      	it	cc
 800e2f8:	461d      	movcc	r5, r3
 800e2fa:	0553      	lsls	r3, r2, #21
 800e2fc:	d527      	bpl.n	800e34e <__ssputs_r+0x8e>
 800e2fe:	4629      	mov	r1, r5
 800e300:	f7fe fc74 	bl	800cbec <_malloc_r>
 800e304:	4606      	mov	r6, r0
 800e306:	b360      	cbz	r0, 800e362 <__ssputs_r+0xa2>
 800e308:	6921      	ldr	r1, [r4, #16]
 800e30a:	464a      	mov	r2, r9
 800e30c:	f7fd fdfd 	bl	800bf0a <memcpy>
 800e310:	89a3      	ldrh	r3, [r4, #12]
 800e312:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e31a:	81a3      	strh	r3, [r4, #12]
 800e31c:	6126      	str	r6, [r4, #16]
 800e31e:	6165      	str	r5, [r4, #20]
 800e320:	444e      	add	r6, r9
 800e322:	eba5 0509 	sub.w	r5, r5, r9
 800e326:	6026      	str	r6, [r4, #0]
 800e328:	60a5      	str	r5, [r4, #8]
 800e32a:	463e      	mov	r6, r7
 800e32c:	42be      	cmp	r6, r7
 800e32e:	d900      	bls.n	800e332 <__ssputs_r+0x72>
 800e330:	463e      	mov	r6, r7
 800e332:	6820      	ldr	r0, [r4, #0]
 800e334:	4632      	mov	r2, r6
 800e336:	4641      	mov	r1, r8
 800e338:	f000 f9c6 	bl	800e6c8 <memmove>
 800e33c:	68a3      	ldr	r3, [r4, #8]
 800e33e:	1b9b      	subs	r3, r3, r6
 800e340:	60a3      	str	r3, [r4, #8]
 800e342:	6823      	ldr	r3, [r4, #0]
 800e344:	4433      	add	r3, r6
 800e346:	6023      	str	r3, [r4, #0]
 800e348:	2000      	movs	r0, #0
 800e34a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e34e:	462a      	mov	r2, r5
 800e350:	f000 fd7b 	bl	800ee4a <_realloc_r>
 800e354:	4606      	mov	r6, r0
 800e356:	2800      	cmp	r0, #0
 800e358:	d1e0      	bne.n	800e31c <__ssputs_r+0x5c>
 800e35a:	6921      	ldr	r1, [r4, #16]
 800e35c:	4650      	mov	r0, sl
 800e35e:	f7fe fbd1 	bl	800cb04 <_free_r>
 800e362:	230c      	movs	r3, #12
 800e364:	f8ca 3000 	str.w	r3, [sl]
 800e368:	89a3      	ldrh	r3, [r4, #12]
 800e36a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e36e:	81a3      	strh	r3, [r4, #12]
 800e370:	f04f 30ff 	mov.w	r0, #4294967295
 800e374:	e7e9      	b.n	800e34a <__ssputs_r+0x8a>
	...

0800e378 <_svfiprintf_r>:
 800e378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e37c:	4698      	mov	r8, r3
 800e37e:	898b      	ldrh	r3, [r1, #12]
 800e380:	061b      	lsls	r3, r3, #24
 800e382:	b09d      	sub	sp, #116	@ 0x74
 800e384:	4607      	mov	r7, r0
 800e386:	460d      	mov	r5, r1
 800e388:	4614      	mov	r4, r2
 800e38a:	d510      	bpl.n	800e3ae <_svfiprintf_r+0x36>
 800e38c:	690b      	ldr	r3, [r1, #16]
 800e38e:	b973      	cbnz	r3, 800e3ae <_svfiprintf_r+0x36>
 800e390:	2140      	movs	r1, #64	@ 0x40
 800e392:	f7fe fc2b 	bl	800cbec <_malloc_r>
 800e396:	6028      	str	r0, [r5, #0]
 800e398:	6128      	str	r0, [r5, #16]
 800e39a:	b930      	cbnz	r0, 800e3aa <_svfiprintf_r+0x32>
 800e39c:	230c      	movs	r3, #12
 800e39e:	603b      	str	r3, [r7, #0]
 800e3a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e3a4:	b01d      	add	sp, #116	@ 0x74
 800e3a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3aa:	2340      	movs	r3, #64	@ 0x40
 800e3ac:	616b      	str	r3, [r5, #20]
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3b2:	2320      	movs	r3, #32
 800e3b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e3b8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e3bc:	2330      	movs	r3, #48	@ 0x30
 800e3be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e55c <_svfiprintf_r+0x1e4>
 800e3c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e3c6:	f04f 0901 	mov.w	r9, #1
 800e3ca:	4623      	mov	r3, r4
 800e3cc:	469a      	mov	sl, r3
 800e3ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e3d2:	b10a      	cbz	r2, 800e3d8 <_svfiprintf_r+0x60>
 800e3d4:	2a25      	cmp	r2, #37	@ 0x25
 800e3d6:	d1f9      	bne.n	800e3cc <_svfiprintf_r+0x54>
 800e3d8:	ebba 0b04 	subs.w	fp, sl, r4
 800e3dc:	d00b      	beq.n	800e3f6 <_svfiprintf_r+0x7e>
 800e3de:	465b      	mov	r3, fp
 800e3e0:	4622      	mov	r2, r4
 800e3e2:	4629      	mov	r1, r5
 800e3e4:	4638      	mov	r0, r7
 800e3e6:	f7ff ff6b 	bl	800e2c0 <__ssputs_r>
 800e3ea:	3001      	adds	r0, #1
 800e3ec:	f000 80a7 	beq.w	800e53e <_svfiprintf_r+0x1c6>
 800e3f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3f2:	445a      	add	r2, fp
 800e3f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e3f6:	f89a 3000 	ldrb.w	r3, [sl]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	f000 809f 	beq.w	800e53e <_svfiprintf_r+0x1c6>
 800e400:	2300      	movs	r3, #0
 800e402:	f04f 32ff 	mov.w	r2, #4294967295
 800e406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e40a:	f10a 0a01 	add.w	sl, sl, #1
 800e40e:	9304      	str	r3, [sp, #16]
 800e410:	9307      	str	r3, [sp, #28]
 800e412:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e416:	931a      	str	r3, [sp, #104]	@ 0x68
 800e418:	4654      	mov	r4, sl
 800e41a:	2205      	movs	r2, #5
 800e41c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e420:	484e      	ldr	r0, [pc, #312]	@ (800e55c <_svfiprintf_r+0x1e4>)
 800e422:	f7f1 ff5d 	bl	80002e0 <memchr>
 800e426:	9a04      	ldr	r2, [sp, #16]
 800e428:	b9d8      	cbnz	r0, 800e462 <_svfiprintf_r+0xea>
 800e42a:	06d0      	lsls	r0, r2, #27
 800e42c:	bf44      	itt	mi
 800e42e:	2320      	movmi	r3, #32
 800e430:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e434:	0711      	lsls	r1, r2, #28
 800e436:	bf44      	itt	mi
 800e438:	232b      	movmi	r3, #43	@ 0x2b
 800e43a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e43e:	f89a 3000 	ldrb.w	r3, [sl]
 800e442:	2b2a      	cmp	r3, #42	@ 0x2a
 800e444:	d015      	beq.n	800e472 <_svfiprintf_r+0xfa>
 800e446:	9a07      	ldr	r2, [sp, #28]
 800e448:	4654      	mov	r4, sl
 800e44a:	2000      	movs	r0, #0
 800e44c:	f04f 0c0a 	mov.w	ip, #10
 800e450:	4621      	mov	r1, r4
 800e452:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e456:	3b30      	subs	r3, #48	@ 0x30
 800e458:	2b09      	cmp	r3, #9
 800e45a:	d94b      	bls.n	800e4f4 <_svfiprintf_r+0x17c>
 800e45c:	b1b0      	cbz	r0, 800e48c <_svfiprintf_r+0x114>
 800e45e:	9207      	str	r2, [sp, #28]
 800e460:	e014      	b.n	800e48c <_svfiprintf_r+0x114>
 800e462:	eba0 0308 	sub.w	r3, r0, r8
 800e466:	fa09 f303 	lsl.w	r3, r9, r3
 800e46a:	4313      	orrs	r3, r2
 800e46c:	9304      	str	r3, [sp, #16]
 800e46e:	46a2      	mov	sl, r4
 800e470:	e7d2      	b.n	800e418 <_svfiprintf_r+0xa0>
 800e472:	9b03      	ldr	r3, [sp, #12]
 800e474:	1d19      	adds	r1, r3, #4
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	9103      	str	r1, [sp, #12]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	bfbb      	ittet	lt
 800e47e:	425b      	neglt	r3, r3
 800e480:	f042 0202 	orrlt.w	r2, r2, #2
 800e484:	9307      	strge	r3, [sp, #28]
 800e486:	9307      	strlt	r3, [sp, #28]
 800e488:	bfb8      	it	lt
 800e48a:	9204      	strlt	r2, [sp, #16]
 800e48c:	7823      	ldrb	r3, [r4, #0]
 800e48e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e490:	d10a      	bne.n	800e4a8 <_svfiprintf_r+0x130>
 800e492:	7863      	ldrb	r3, [r4, #1]
 800e494:	2b2a      	cmp	r3, #42	@ 0x2a
 800e496:	d132      	bne.n	800e4fe <_svfiprintf_r+0x186>
 800e498:	9b03      	ldr	r3, [sp, #12]
 800e49a:	1d1a      	adds	r2, r3, #4
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	9203      	str	r2, [sp, #12]
 800e4a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e4a4:	3402      	adds	r4, #2
 800e4a6:	9305      	str	r3, [sp, #20]
 800e4a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e56c <_svfiprintf_r+0x1f4>
 800e4ac:	7821      	ldrb	r1, [r4, #0]
 800e4ae:	2203      	movs	r2, #3
 800e4b0:	4650      	mov	r0, sl
 800e4b2:	f7f1 ff15 	bl	80002e0 <memchr>
 800e4b6:	b138      	cbz	r0, 800e4c8 <_svfiprintf_r+0x150>
 800e4b8:	9b04      	ldr	r3, [sp, #16]
 800e4ba:	eba0 000a 	sub.w	r0, r0, sl
 800e4be:	2240      	movs	r2, #64	@ 0x40
 800e4c0:	4082      	lsls	r2, r0
 800e4c2:	4313      	orrs	r3, r2
 800e4c4:	3401      	adds	r4, #1
 800e4c6:	9304      	str	r3, [sp, #16]
 800e4c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4cc:	4824      	ldr	r0, [pc, #144]	@ (800e560 <_svfiprintf_r+0x1e8>)
 800e4ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e4d2:	2206      	movs	r2, #6
 800e4d4:	f7f1 ff04 	bl	80002e0 <memchr>
 800e4d8:	2800      	cmp	r0, #0
 800e4da:	d036      	beq.n	800e54a <_svfiprintf_r+0x1d2>
 800e4dc:	4b21      	ldr	r3, [pc, #132]	@ (800e564 <_svfiprintf_r+0x1ec>)
 800e4de:	bb1b      	cbnz	r3, 800e528 <_svfiprintf_r+0x1b0>
 800e4e0:	9b03      	ldr	r3, [sp, #12]
 800e4e2:	3307      	adds	r3, #7
 800e4e4:	f023 0307 	bic.w	r3, r3, #7
 800e4e8:	3308      	adds	r3, #8
 800e4ea:	9303      	str	r3, [sp, #12]
 800e4ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4ee:	4433      	add	r3, r6
 800e4f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4f2:	e76a      	b.n	800e3ca <_svfiprintf_r+0x52>
 800e4f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e4f8:	460c      	mov	r4, r1
 800e4fa:	2001      	movs	r0, #1
 800e4fc:	e7a8      	b.n	800e450 <_svfiprintf_r+0xd8>
 800e4fe:	2300      	movs	r3, #0
 800e500:	3401      	adds	r4, #1
 800e502:	9305      	str	r3, [sp, #20]
 800e504:	4619      	mov	r1, r3
 800e506:	f04f 0c0a 	mov.w	ip, #10
 800e50a:	4620      	mov	r0, r4
 800e50c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e510:	3a30      	subs	r2, #48	@ 0x30
 800e512:	2a09      	cmp	r2, #9
 800e514:	d903      	bls.n	800e51e <_svfiprintf_r+0x1a6>
 800e516:	2b00      	cmp	r3, #0
 800e518:	d0c6      	beq.n	800e4a8 <_svfiprintf_r+0x130>
 800e51a:	9105      	str	r1, [sp, #20]
 800e51c:	e7c4      	b.n	800e4a8 <_svfiprintf_r+0x130>
 800e51e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e522:	4604      	mov	r4, r0
 800e524:	2301      	movs	r3, #1
 800e526:	e7f0      	b.n	800e50a <_svfiprintf_r+0x192>
 800e528:	ab03      	add	r3, sp, #12
 800e52a:	9300      	str	r3, [sp, #0]
 800e52c:	462a      	mov	r2, r5
 800e52e:	4b0e      	ldr	r3, [pc, #56]	@ (800e568 <_svfiprintf_r+0x1f0>)
 800e530:	a904      	add	r1, sp, #16
 800e532:	4638      	mov	r0, r7
 800e534:	f7fc fd38 	bl	800afa8 <_printf_float>
 800e538:	1c42      	adds	r2, r0, #1
 800e53a:	4606      	mov	r6, r0
 800e53c:	d1d6      	bne.n	800e4ec <_svfiprintf_r+0x174>
 800e53e:	89ab      	ldrh	r3, [r5, #12]
 800e540:	065b      	lsls	r3, r3, #25
 800e542:	f53f af2d 	bmi.w	800e3a0 <_svfiprintf_r+0x28>
 800e546:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e548:	e72c      	b.n	800e3a4 <_svfiprintf_r+0x2c>
 800e54a:	ab03      	add	r3, sp, #12
 800e54c:	9300      	str	r3, [sp, #0]
 800e54e:	462a      	mov	r2, r5
 800e550:	4b05      	ldr	r3, [pc, #20]	@ (800e568 <_svfiprintf_r+0x1f0>)
 800e552:	a904      	add	r1, sp, #16
 800e554:	4638      	mov	r0, r7
 800e556:	f7fc ffaf 	bl	800b4b8 <_printf_i>
 800e55a:	e7ed      	b.n	800e538 <_svfiprintf_r+0x1c0>
 800e55c:	0800f645 	.word	0x0800f645
 800e560:	0800f64f 	.word	0x0800f64f
 800e564:	0800afa9 	.word	0x0800afa9
 800e568:	0800e2c1 	.word	0x0800e2c1
 800e56c:	0800f64b 	.word	0x0800f64b

0800e570 <__sflush_r>:
 800e570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e578:	0716      	lsls	r6, r2, #28
 800e57a:	4605      	mov	r5, r0
 800e57c:	460c      	mov	r4, r1
 800e57e:	d454      	bmi.n	800e62a <__sflush_r+0xba>
 800e580:	684b      	ldr	r3, [r1, #4]
 800e582:	2b00      	cmp	r3, #0
 800e584:	dc02      	bgt.n	800e58c <__sflush_r+0x1c>
 800e586:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e588:	2b00      	cmp	r3, #0
 800e58a:	dd48      	ble.n	800e61e <__sflush_r+0xae>
 800e58c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e58e:	2e00      	cmp	r6, #0
 800e590:	d045      	beq.n	800e61e <__sflush_r+0xae>
 800e592:	2300      	movs	r3, #0
 800e594:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e598:	682f      	ldr	r7, [r5, #0]
 800e59a:	6a21      	ldr	r1, [r4, #32]
 800e59c:	602b      	str	r3, [r5, #0]
 800e59e:	d030      	beq.n	800e602 <__sflush_r+0x92>
 800e5a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e5a2:	89a3      	ldrh	r3, [r4, #12]
 800e5a4:	0759      	lsls	r1, r3, #29
 800e5a6:	d505      	bpl.n	800e5b4 <__sflush_r+0x44>
 800e5a8:	6863      	ldr	r3, [r4, #4]
 800e5aa:	1ad2      	subs	r2, r2, r3
 800e5ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e5ae:	b10b      	cbz	r3, 800e5b4 <__sflush_r+0x44>
 800e5b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e5b2:	1ad2      	subs	r2, r2, r3
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e5b8:	6a21      	ldr	r1, [r4, #32]
 800e5ba:	4628      	mov	r0, r5
 800e5bc:	47b0      	blx	r6
 800e5be:	1c43      	adds	r3, r0, #1
 800e5c0:	89a3      	ldrh	r3, [r4, #12]
 800e5c2:	d106      	bne.n	800e5d2 <__sflush_r+0x62>
 800e5c4:	6829      	ldr	r1, [r5, #0]
 800e5c6:	291d      	cmp	r1, #29
 800e5c8:	d82b      	bhi.n	800e622 <__sflush_r+0xb2>
 800e5ca:	4a2a      	ldr	r2, [pc, #168]	@ (800e674 <__sflush_r+0x104>)
 800e5cc:	40ca      	lsrs	r2, r1
 800e5ce:	07d6      	lsls	r6, r2, #31
 800e5d0:	d527      	bpl.n	800e622 <__sflush_r+0xb2>
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	6062      	str	r2, [r4, #4]
 800e5d6:	04d9      	lsls	r1, r3, #19
 800e5d8:	6922      	ldr	r2, [r4, #16]
 800e5da:	6022      	str	r2, [r4, #0]
 800e5dc:	d504      	bpl.n	800e5e8 <__sflush_r+0x78>
 800e5de:	1c42      	adds	r2, r0, #1
 800e5e0:	d101      	bne.n	800e5e6 <__sflush_r+0x76>
 800e5e2:	682b      	ldr	r3, [r5, #0]
 800e5e4:	b903      	cbnz	r3, 800e5e8 <__sflush_r+0x78>
 800e5e6:	6560      	str	r0, [r4, #84]	@ 0x54
 800e5e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e5ea:	602f      	str	r7, [r5, #0]
 800e5ec:	b1b9      	cbz	r1, 800e61e <__sflush_r+0xae>
 800e5ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e5f2:	4299      	cmp	r1, r3
 800e5f4:	d002      	beq.n	800e5fc <__sflush_r+0x8c>
 800e5f6:	4628      	mov	r0, r5
 800e5f8:	f7fe fa84 	bl	800cb04 <_free_r>
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	6363      	str	r3, [r4, #52]	@ 0x34
 800e600:	e00d      	b.n	800e61e <__sflush_r+0xae>
 800e602:	2301      	movs	r3, #1
 800e604:	4628      	mov	r0, r5
 800e606:	47b0      	blx	r6
 800e608:	4602      	mov	r2, r0
 800e60a:	1c50      	adds	r0, r2, #1
 800e60c:	d1c9      	bne.n	800e5a2 <__sflush_r+0x32>
 800e60e:	682b      	ldr	r3, [r5, #0]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d0c6      	beq.n	800e5a2 <__sflush_r+0x32>
 800e614:	2b1d      	cmp	r3, #29
 800e616:	d001      	beq.n	800e61c <__sflush_r+0xac>
 800e618:	2b16      	cmp	r3, #22
 800e61a:	d11e      	bne.n	800e65a <__sflush_r+0xea>
 800e61c:	602f      	str	r7, [r5, #0]
 800e61e:	2000      	movs	r0, #0
 800e620:	e022      	b.n	800e668 <__sflush_r+0xf8>
 800e622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e626:	b21b      	sxth	r3, r3
 800e628:	e01b      	b.n	800e662 <__sflush_r+0xf2>
 800e62a:	690f      	ldr	r7, [r1, #16]
 800e62c:	2f00      	cmp	r7, #0
 800e62e:	d0f6      	beq.n	800e61e <__sflush_r+0xae>
 800e630:	0793      	lsls	r3, r2, #30
 800e632:	680e      	ldr	r6, [r1, #0]
 800e634:	bf08      	it	eq
 800e636:	694b      	ldreq	r3, [r1, #20]
 800e638:	600f      	str	r7, [r1, #0]
 800e63a:	bf18      	it	ne
 800e63c:	2300      	movne	r3, #0
 800e63e:	eba6 0807 	sub.w	r8, r6, r7
 800e642:	608b      	str	r3, [r1, #8]
 800e644:	f1b8 0f00 	cmp.w	r8, #0
 800e648:	dde9      	ble.n	800e61e <__sflush_r+0xae>
 800e64a:	6a21      	ldr	r1, [r4, #32]
 800e64c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e64e:	4643      	mov	r3, r8
 800e650:	463a      	mov	r2, r7
 800e652:	4628      	mov	r0, r5
 800e654:	47b0      	blx	r6
 800e656:	2800      	cmp	r0, #0
 800e658:	dc08      	bgt.n	800e66c <__sflush_r+0xfc>
 800e65a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e65e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e662:	81a3      	strh	r3, [r4, #12]
 800e664:	f04f 30ff 	mov.w	r0, #4294967295
 800e668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e66c:	4407      	add	r7, r0
 800e66e:	eba8 0800 	sub.w	r8, r8, r0
 800e672:	e7e7      	b.n	800e644 <__sflush_r+0xd4>
 800e674:	20400001 	.word	0x20400001

0800e678 <_fflush_r>:
 800e678:	b538      	push	{r3, r4, r5, lr}
 800e67a:	690b      	ldr	r3, [r1, #16]
 800e67c:	4605      	mov	r5, r0
 800e67e:	460c      	mov	r4, r1
 800e680:	b913      	cbnz	r3, 800e688 <_fflush_r+0x10>
 800e682:	2500      	movs	r5, #0
 800e684:	4628      	mov	r0, r5
 800e686:	bd38      	pop	{r3, r4, r5, pc}
 800e688:	b118      	cbz	r0, 800e692 <_fflush_r+0x1a>
 800e68a:	6a03      	ldr	r3, [r0, #32]
 800e68c:	b90b      	cbnz	r3, 800e692 <_fflush_r+0x1a>
 800e68e:	f7fd fac3 	bl	800bc18 <__sinit>
 800e692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d0f3      	beq.n	800e682 <_fflush_r+0xa>
 800e69a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e69c:	07d0      	lsls	r0, r2, #31
 800e69e:	d404      	bmi.n	800e6aa <_fflush_r+0x32>
 800e6a0:	0599      	lsls	r1, r3, #22
 800e6a2:	d402      	bmi.n	800e6aa <_fflush_r+0x32>
 800e6a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e6a6:	f7fd fc2e 	bl	800bf06 <__retarget_lock_acquire_recursive>
 800e6aa:	4628      	mov	r0, r5
 800e6ac:	4621      	mov	r1, r4
 800e6ae:	f7ff ff5f 	bl	800e570 <__sflush_r>
 800e6b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e6b4:	07da      	lsls	r2, r3, #31
 800e6b6:	4605      	mov	r5, r0
 800e6b8:	d4e4      	bmi.n	800e684 <_fflush_r+0xc>
 800e6ba:	89a3      	ldrh	r3, [r4, #12]
 800e6bc:	059b      	lsls	r3, r3, #22
 800e6be:	d4e1      	bmi.n	800e684 <_fflush_r+0xc>
 800e6c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e6c2:	f7fd fc21 	bl	800bf08 <__retarget_lock_release_recursive>
 800e6c6:	e7dd      	b.n	800e684 <_fflush_r+0xc>

0800e6c8 <memmove>:
 800e6c8:	4288      	cmp	r0, r1
 800e6ca:	b510      	push	{r4, lr}
 800e6cc:	eb01 0402 	add.w	r4, r1, r2
 800e6d0:	d902      	bls.n	800e6d8 <memmove+0x10>
 800e6d2:	4284      	cmp	r4, r0
 800e6d4:	4623      	mov	r3, r4
 800e6d6:	d807      	bhi.n	800e6e8 <memmove+0x20>
 800e6d8:	1e43      	subs	r3, r0, #1
 800e6da:	42a1      	cmp	r1, r4
 800e6dc:	d008      	beq.n	800e6f0 <memmove+0x28>
 800e6de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e6e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e6e6:	e7f8      	b.n	800e6da <memmove+0x12>
 800e6e8:	4402      	add	r2, r0
 800e6ea:	4601      	mov	r1, r0
 800e6ec:	428a      	cmp	r2, r1
 800e6ee:	d100      	bne.n	800e6f2 <memmove+0x2a>
 800e6f0:	bd10      	pop	{r4, pc}
 800e6f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e6f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e6fa:	e7f7      	b.n	800e6ec <memmove+0x24>

0800e6fc <strncmp>:
 800e6fc:	b510      	push	{r4, lr}
 800e6fe:	b16a      	cbz	r2, 800e71c <strncmp+0x20>
 800e700:	3901      	subs	r1, #1
 800e702:	1884      	adds	r4, r0, r2
 800e704:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e708:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e70c:	429a      	cmp	r2, r3
 800e70e:	d103      	bne.n	800e718 <strncmp+0x1c>
 800e710:	42a0      	cmp	r0, r4
 800e712:	d001      	beq.n	800e718 <strncmp+0x1c>
 800e714:	2a00      	cmp	r2, #0
 800e716:	d1f5      	bne.n	800e704 <strncmp+0x8>
 800e718:	1ad0      	subs	r0, r2, r3
 800e71a:	bd10      	pop	{r4, pc}
 800e71c:	4610      	mov	r0, r2
 800e71e:	e7fc      	b.n	800e71a <strncmp+0x1e>

0800e720 <_sbrk_r>:
 800e720:	b538      	push	{r3, r4, r5, lr}
 800e722:	4d06      	ldr	r5, [pc, #24]	@ (800e73c <_sbrk_r+0x1c>)
 800e724:	2300      	movs	r3, #0
 800e726:	4604      	mov	r4, r0
 800e728:	4608      	mov	r0, r1
 800e72a:	602b      	str	r3, [r5, #0]
 800e72c:	f7f2 fefa 	bl	8001524 <_sbrk>
 800e730:	1c43      	adds	r3, r0, #1
 800e732:	d102      	bne.n	800e73a <_sbrk_r+0x1a>
 800e734:	682b      	ldr	r3, [r5, #0]
 800e736:	b103      	cbz	r3, 800e73a <_sbrk_r+0x1a>
 800e738:	6023      	str	r3, [r4, #0]
 800e73a:	bd38      	pop	{r3, r4, r5, pc}
 800e73c:	24004510 	.word	0x24004510

0800e740 <nan>:
 800e740:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e748 <nan+0x8>
 800e744:	4770      	bx	lr
 800e746:	bf00      	nop
 800e748:	00000000 	.word	0x00000000
 800e74c:	7ff80000 	.word	0x7ff80000

0800e750 <__assert_func>:
 800e750:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e752:	4614      	mov	r4, r2
 800e754:	461a      	mov	r2, r3
 800e756:	4b09      	ldr	r3, [pc, #36]	@ (800e77c <__assert_func+0x2c>)
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	4605      	mov	r5, r0
 800e75c:	68d8      	ldr	r0, [r3, #12]
 800e75e:	b14c      	cbz	r4, 800e774 <__assert_func+0x24>
 800e760:	4b07      	ldr	r3, [pc, #28]	@ (800e780 <__assert_func+0x30>)
 800e762:	9100      	str	r1, [sp, #0]
 800e764:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e768:	4906      	ldr	r1, [pc, #24]	@ (800e784 <__assert_func+0x34>)
 800e76a:	462b      	mov	r3, r5
 800e76c:	f000 fba8 	bl	800eec0 <fiprintf>
 800e770:	f000 fbb8 	bl	800eee4 <abort>
 800e774:	4b04      	ldr	r3, [pc, #16]	@ (800e788 <__assert_func+0x38>)
 800e776:	461c      	mov	r4, r3
 800e778:	e7f3      	b.n	800e762 <__assert_func+0x12>
 800e77a:	bf00      	nop
 800e77c:	24000020 	.word	0x24000020
 800e780:	0800f65e 	.word	0x0800f65e
 800e784:	0800f66b 	.word	0x0800f66b
 800e788:	0800f699 	.word	0x0800f699

0800e78c <_calloc_r>:
 800e78c:	b570      	push	{r4, r5, r6, lr}
 800e78e:	fba1 5402 	umull	r5, r4, r1, r2
 800e792:	b934      	cbnz	r4, 800e7a2 <_calloc_r+0x16>
 800e794:	4629      	mov	r1, r5
 800e796:	f7fe fa29 	bl	800cbec <_malloc_r>
 800e79a:	4606      	mov	r6, r0
 800e79c:	b928      	cbnz	r0, 800e7aa <_calloc_r+0x1e>
 800e79e:	4630      	mov	r0, r6
 800e7a0:	bd70      	pop	{r4, r5, r6, pc}
 800e7a2:	220c      	movs	r2, #12
 800e7a4:	6002      	str	r2, [r0, #0]
 800e7a6:	2600      	movs	r6, #0
 800e7a8:	e7f9      	b.n	800e79e <_calloc_r+0x12>
 800e7aa:	462a      	mov	r2, r5
 800e7ac:	4621      	mov	r1, r4
 800e7ae:	f7fd face 	bl	800bd4e <memset>
 800e7b2:	e7f4      	b.n	800e79e <_calloc_r+0x12>

0800e7b4 <rshift>:
 800e7b4:	6903      	ldr	r3, [r0, #16]
 800e7b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e7ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e7be:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e7c2:	f100 0414 	add.w	r4, r0, #20
 800e7c6:	dd45      	ble.n	800e854 <rshift+0xa0>
 800e7c8:	f011 011f 	ands.w	r1, r1, #31
 800e7cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e7d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e7d4:	d10c      	bne.n	800e7f0 <rshift+0x3c>
 800e7d6:	f100 0710 	add.w	r7, r0, #16
 800e7da:	4629      	mov	r1, r5
 800e7dc:	42b1      	cmp	r1, r6
 800e7de:	d334      	bcc.n	800e84a <rshift+0x96>
 800e7e0:	1a9b      	subs	r3, r3, r2
 800e7e2:	009b      	lsls	r3, r3, #2
 800e7e4:	1eea      	subs	r2, r5, #3
 800e7e6:	4296      	cmp	r6, r2
 800e7e8:	bf38      	it	cc
 800e7ea:	2300      	movcc	r3, #0
 800e7ec:	4423      	add	r3, r4
 800e7ee:	e015      	b.n	800e81c <rshift+0x68>
 800e7f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e7f4:	f1c1 0820 	rsb	r8, r1, #32
 800e7f8:	40cf      	lsrs	r7, r1
 800e7fa:	f105 0e04 	add.w	lr, r5, #4
 800e7fe:	46a1      	mov	r9, r4
 800e800:	4576      	cmp	r6, lr
 800e802:	46f4      	mov	ip, lr
 800e804:	d815      	bhi.n	800e832 <rshift+0x7e>
 800e806:	1a9a      	subs	r2, r3, r2
 800e808:	0092      	lsls	r2, r2, #2
 800e80a:	3a04      	subs	r2, #4
 800e80c:	3501      	adds	r5, #1
 800e80e:	42ae      	cmp	r6, r5
 800e810:	bf38      	it	cc
 800e812:	2200      	movcc	r2, #0
 800e814:	18a3      	adds	r3, r4, r2
 800e816:	50a7      	str	r7, [r4, r2]
 800e818:	b107      	cbz	r7, 800e81c <rshift+0x68>
 800e81a:	3304      	adds	r3, #4
 800e81c:	1b1a      	subs	r2, r3, r4
 800e81e:	42a3      	cmp	r3, r4
 800e820:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e824:	bf08      	it	eq
 800e826:	2300      	moveq	r3, #0
 800e828:	6102      	str	r2, [r0, #16]
 800e82a:	bf08      	it	eq
 800e82c:	6143      	streq	r3, [r0, #20]
 800e82e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e832:	f8dc c000 	ldr.w	ip, [ip]
 800e836:	fa0c fc08 	lsl.w	ip, ip, r8
 800e83a:	ea4c 0707 	orr.w	r7, ip, r7
 800e83e:	f849 7b04 	str.w	r7, [r9], #4
 800e842:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e846:	40cf      	lsrs	r7, r1
 800e848:	e7da      	b.n	800e800 <rshift+0x4c>
 800e84a:	f851 cb04 	ldr.w	ip, [r1], #4
 800e84e:	f847 cf04 	str.w	ip, [r7, #4]!
 800e852:	e7c3      	b.n	800e7dc <rshift+0x28>
 800e854:	4623      	mov	r3, r4
 800e856:	e7e1      	b.n	800e81c <rshift+0x68>

0800e858 <__hexdig_fun>:
 800e858:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e85c:	2b09      	cmp	r3, #9
 800e85e:	d802      	bhi.n	800e866 <__hexdig_fun+0xe>
 800e860:	3820      	subs	r0, #32
 800e862:	b2c0      	uxtb	r0, r0
 800e864:	4770      	bx	lr
 800e866:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e86a:	2b05      	cmp	r3, #5
 800e86c:	d801      	bhi.n	800e872 <__hexdig_fun+0x1a>
 800e86e:	3847      	subs	r0, #71	@ 0x47
 800e870:	e7f7      	b.n	800e862 <__hexdig_fun+0xa>
 800e872:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e876:	2b05      	cmp	r3, #5
 800e878:	d801      	bhi.n	800e87e <__hexdig_fun+0x26>
 800e87a:	3827      	subs	r0, #39	@ 0x27
 800e87c:	e7f1      	b.n	800e862 <__hexdig_fun+0xa>
 800e87e:	2000      	movs	r0, #0
 800e880:	4770      	bx	lr
	...

0800e884 <__gethex>:
 800e884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e888:	b085      	sub	sp, #20
 800e88a:	468a      	mov	sl, r1
 800e88c:	9302      	str	r3, [sp, #8]
 800e88e:	680b      	ldr	r3, [r1, #0]
 800e890:	9001      	str	r0, [sp, #4]
 800e892:	4690      	mov	r8, r2
 800e894:	1c9c      	adds	r4, r3, #2
 800e896:	46a1      	mov	r9, r4
 800e898:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e89c:	2830      	cmp	r0, #48	@ 0x30
 800e89e:	d0fa      	beq.n	800e896 <__gethex+0x12>
 800e8a0:	eba9 0303 	sub.w	r3, r9, r3
 800e8a4:	f1a3 0b02 	sub.w	fp, r3, #2
 800e8a8:	f7ff ffd6 	bl	800e858 <__hexdig_fun>
 800e8ac:	4605      	mov	r5, r0
 800e8ae:	2800      	cmp	r0, #0
 800e8b0:	d168      	bne.n	800e984 <__gethex+0x100>
 800e8b2:	49a0      	ldr	r1, [pc, #640]	@ (800eb34 <__gethex+0x2b0>)
 800e8b4:	2201      	movs	r2, #1
 800e8b6:	4648      	mov	r0, r9
 800e8b8:	f7ff ff20 	bl	800e6fc <strncmp>
 800e8bc:	4607      	mov	r7, r0
 800e8be:	2800      	cmp	r0, #0
 800e8c0:	d167      	bne.n	800e992 <__gethex+0x10e>
 800e8c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e8c6:	4626      	mov	r6, r4
 800e8c8:	f7ff ffc6 	bl	800e858 <__hexdig_fun>
 800e8cc:	2800      	cmp	r0, #0
 800e8ce:	d062      	beq.n	800e996 <__gethex+0x112>
 800e8d0:	4623      	mov	r3, r4
 800e8d2:	7818      	ldrb	r0, [r3, #0]
 800e8d4:	2830      	cmp	r0, #48	@ 0x30
 800e8d6:	4699      	mov	r9, r3
 800e8d8:	f103 0301 	add.w	r3, r3, #1
 800e8dc:	d0f9      	beq.n	800e8d2 <__gethex+0x4e>
 800e8de:	f7ff ffbb 	bl	800e858 <__hexdig_fun>
 800e8e2:	fab0 f580 	clz	r5, r0
 800e8e6:	096d      	lsrs	r5, r5, #5
 800e8e8:	f04f 0b01 	mov.w	fp, #1
 800e8ec:	464a      	mov	r2, r9
 800e8ee:	4616      	mov	r6, r2
 800e8f0:	3201      	adds	r2, #1
 800e8f2:	7830      	ldrb	r0, [r6, #0]
 800e8f4:	f7ff ffb0 	bl	800e858 <__hexdig_fun>
 800e8f8:	2800      	cmp	r0, #0
 800e8fa:	d1f8      	bne.n	800e8ee <__gethex+0x6a>
 800e8fc:	498d      	ldr	r1, [pc, #564]	@ (800eb34 <__gethex+0x2b0>)
 800e8fe:	2201      	movs	r2, #1
 800e900:	4630      	mov	r0, r6
 800e902:	f7ff fefb 	bl	800e6fc <strncmp>
 800e906:	2800      	cmp	r0, #0
 800e908:	d13f      	bne.n	800e98a <__gethex+0x106>
 800e90a:	b944      	cbnz	r4, 800e91e <__gethex+0x9a>
 800e90c:	1c74      	adds	r4, r6, #1
 800e90e:	4622      	mov	r2, r4
 800e910:	4616      	mov	r6, r2
 800e912:	3201      	adds	r2, #1
 800e914:	7830      	ldrb	r0, [r6, #0]
 800e916:	f7ff ff9f 	bl	800e858 <__hexdig_fun>
 800e91a:	2800      	cmp	r0, #0
 800e91c:	d1f8      	bne.n	800e910 <__gethex+0x8c>
 800e91e:	1ba4      	subs	r4, r4, r6
 800e920:	00a7      	lsls	r7, r4, #2
 800e922:	7833      	ldrb	r3, [r6, #0]
 800e924:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e928:	2b50      	cmp	r3, #80	@ 0x50
 800e92a:	d13e      	bne.n	800e9aa <__gethex+0x126>
 800e92c:	7873      	ldrb	r3, [r6, #1]
 800e92e:	2b2b      	cmp	r3, #43	@ 0x2b
 800e930:	d033      	beq.n	800e99a <__gethex+0x116>
 800e932:	2b2d      	cmp	r3, #45	@ 0x2d
 800e934:	d034      	beq.n	800e9a0 <__gethex+0x11c>
 800e936:	1c71      	adds	r1, r6, #1
 800e938:	2400      	movs	r4, #0
 800e93a:	7808      	ldrb	r0, [r1, #0]
 800e93c:	f7ff ff8c 	bl	800e858 <__hexdig_fun>
 800e940:	1e43      	subs	r3, r0, #1
 800e942:	b2db      	uxtb	r3, r3
 800e944:	2b18      	cmp	r3, #24
 800e946:	d830      	bhi.n	800e9aa <__gethex+0x126>
 800e948:	f1a0 0210 	sub.w	r2, r0, #16
 800e94c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e950:	f7ff ff82 	bl	800e858 <__hexdig_fun>
 800e954:	f100 3cff 	add.w	ip, r0, #4294967295
 800e958:	fa5f fc8c 	uxtb.w	ip, ip
 800e95c:	f1bc 0f18 	cmp.w	ip, #24
 800e960:	f04f 030a 	mov.w	r3, #10
 800e964:	d91e      	bls.n	800e9a4 <__gethex+0x120>
 800e966:	b104      	cbz	r4, 800e96a <__gethex+0xe6>
 800e968:	4252      	negs	r2, r2
 800e96a:	4417      	add	r7, r2
 800e96c:	f8ca 1000 	str.w	r1, [sl]
 800e970:	b1ed      	cbz	r5, 800e9ae <__gethex+0x12a>
 800e972:	f1bb 0f00 	cmp.w	fp, #0
 800e976:	bf0c      	ite	eq
 800e978:	2506      	moveq	r5, #6
 800e97a:	2500      	movne	r5, #0
 800e97c:	4628      	mov	r0, r5
 800e97e:	b005      	add	sp, #20
 800e980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e984:	2500      	movs	r5, #0
 800e986:	462c      	mov	r4, r5
 800e988:	e7b0      	b.n	800e8ec <__gethex+0x68>
 800e98a:	2c00      	cmp	r4, #0
 800e98c:	d1c7      	bne.n	800e91e <__gethex+0x9a>
 800e98e:	4627      	mov	r7, r4
 800e990:	e7c7      	b.n	800e922 <__gethex+0x9e>
 800e992:	464e      	mov	r6, r9
 800e994:	462f      	mov	r7, r5
 800e996:	2501      	movs	r5, #1
 800e998:	e7c3      	b.n	800e922 <__gethex+0x9e>
 800e99a:	2400      	movs	r4, #0
 800e99c:	1cb1      	adds	r1, r6, #2
 800e99e:	e7cc      	b.n	800e93a <__gethex+0xb6>
 800e9a0:	2401      	movs	r4, #1
 800e9a2:	e7fb      	b.n	800e99c <__gethex+0x118>
 800e9a4:	fb03 0002 	mla	r0, r3, r2, r0
 800e9a8:	e7ce      	b.n	800e948 <__gethex+0xc4>
 800e9aa:	4631      	mov	r1, r6
 800e9ac:	e7de      	b.n	800e96c <__gethex+0xe8>
 800e9ae:	eba6 0309 	sub.w	r3, r6, r9
 800e9b2:	3b01      	subs	r3, #1
 800e9b4:	4629      	mov	r1, r5
 800e9b6:	2b07      	cmp	r3, #7
 800e9b8:	dc0a      	bgt.n	800e9d0 <__gethex+0x14c>
 800e9ba:	9801      	ldr	r0, [sp, #4]
 800e9bc:	f7fe f9a2 	bl	800cd04 <_Balloc>
 800e9c0:	4604      	mov	r4, r0
 800e9c2:	b940      	cbnz	r0, 800e9d6 <__gethex+0x152>
 800e9c4:	4b5c      	ldr	r3, [pc, #368]	@ (800eb38 <__gethex+0x2b4>)
 800e9c6:	4602      	mov	r2, r0
 800e9c8:	21e4      	movs	r1, #228	@ 0xe4
 800e9ca:	485c      	ldr	r0, [pc, #368]	@ (800eb3c <__gethex+0x2b8>)
 800e9cc:	f7ff fec0 	bl	800e750 <__assert_func>
 800e9d0:	3101      	adds	r1, #1
 800e9d2:	105b      	asrs	r3, r3, #1
 800e9d4:	e7ef      	b.n	800e9b6 <__gethex+0x132>
 800e9d6:	f100 0a14 	add.w	sl, r0, #20
 800e9da:	2300      	movs	r3, #0
 800e9dc:	4655      	mov	r5, sl
 800e9de:	469b      	mov	fp, r3
 800e9e0:	45b1      	cmp	r9, r6
 800e9e2:	d337      	bcc.n	800ea54 <__gethex+0x1d0>
 800e9e4:	f845 bb04 	str.w	fp, [r5], #4
 800e9e8:	eba5 050a 	sub.w	r5, r5, sl
 800e9ec:	10ad      	asrs	r5, r5, #2
 800e9ee:	6125      	str	r5, [r4, #16]
 800e9f0:	4658      	mov	r0, fp
 800e9f2:	f7fe fa79 	bl	800cee8 <__hi0bits>
 800e9f6:	016d      	lsls	r5, r5, #5
 800e9f8:	f8d8 6000 	ldr.w	r6, [r8]
 800e9fc:	1a2d      	subs	r5, r5, r0
 800e9fe:	42b5      	cmp	r5, r6
 800ea00:	dd54      	ble.n	800eaac <__gethex+0x228>
 800ea02:	1bad      	subs	r5, r5, r6
 800ea04:	4629      	mov	r1, r5
 800ea06:	4620      	mov	r0, r4
 800ea08:	f7fe fe02 	bl	800d610 <__any_on>
 800ea0c:	4681      	mov	r9, r0
 800ea0e:	b178      	cbz	r0, 800ea30 <__gethex+0x1ac>
 800ea10:	1e6b      	subs	r3, r5, #1
 800ea12:	1159      	asrs	r1, r3, #5
 800ea14:	f003 021f 	and.w	r2, r3, #31
 800ea18:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ea1c:	f04f 0901 	mov.w	r9, #1
 800ea20:	fa09 f202 	lsl.w	r2, r9, r2
 800ea24:	420a      	tst	r2, r1
 800ea26:	d003      	beq.n	800ea30 <__gethex+0x1ac>
 800ea28:	454b      	cmp	r3, r9
 800ea2a:	dc36      	bgt.n	800ea9a <__gethex+0x216>
 800ea2c:	f04f 0902 	mov.w	r9, #2
 800ea30:	4629      	mov	r1, r5
 800ea32:	4620      	mov	r0, r4
 800ea34:	f7ff febe 	bl	800e7b4 <rshift>
 800ea38:	442f      	add	r7, r5
 800ea3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ea3e:	42bb      	cmp	r3, r7
 800ea40:	da42      	bge.n	800eac8 <__gethex+0x244>
 800ea42:	9801      	ldr	r0, [sp, #4]
 800ea44:	4621      	mov	r1, r4
 800ea46:	f7fe f99d 	bl	800cd84 <_Bfree>
 800ea4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	6013      	str	r3, [r2, #0]
 800ea50:	25a3      	movs	r5, #163	@ 0xa3
 800ea52:	e793      	b.n	800e97c <__gethex+0xf8>
 800ea54:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ea58:	2a2e      	cmp	r2, #46	@ 0x2e
 800ea5a:	d012      	beq.n	800ea82 <__gethex+0x1fe>
 800ea5c:	2b20      	cmp	r3, #32
 800ea5e:	d104      	bne.n	800ea6a <__gethex+0x1e6>
 800ea60:	f845 bb04 	str.w	fp, [r5], #4
 800ea64:	f04f 0b00 	mov.w	fp, #0
 800ea68:	465b      	mov	r3, fp
 800ea6a:	7830      	ldrb	r0, [r6, #0]
 800ea6c:	9303      	str	r3, [sp, #12]
 800ea6e:	f7ff fef3 	bl	800e858 <__hexdig_fun>
 800ea72:	9b03      	ldr	r3, [sp, #12]
 800ea74:	f000 000f 	and.w	r0, r0, #15
 800ea78:	4098      	lsls	r0, r3
 800ea7a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ea7e:	3304      	adds	r3, #4
 800ea80:	e7ae      	b.n	800e9e0 <__gethex+0x15c>
 800ea82:	45b1      	cmp	r9, r6
 800ea84:	d8ea      	bhi.n	800ea5c <__gethex+0x1d8>
 800ea86:	492b      	ldr	r1, [pc, #172]	@ (800eb34 <__gethex+0x2b0>)
 800ea88:	9303      	str	r3, [sp, #12]
 800ea8a:	2201      	movs	r2, #1
 800ea8c:	4630      	mov	r0, r6
 800ea8e:	f7ff fe35 	bl	800e6fc <strncmp>
 800ea92:	9b03      	ldr	r3, [sp, #12]
 800ea94:	2800      	cmp	r0, #0
 800ea96:	d1e1      	bne.n	800ea5c <__gethex+0x1d8>
 800ea98:	e7a2      	b.n	800e9e0 <__gethex+0x15c>
 800ea9a:	1ea9      	subs	r1, r5, #2
 800ea9c:	4620      	mov	r0, r4
 800ea9e:	f7fe fdb7 	bl	800d610 <__any_on>
 800eaa2:	2800      	cmp	r0, #0
 800eaa4:	d0c2      	beq.n	800ea2c <__gethex+0x1a8>
 800eaa6:	f04f 0903 	mov.w	r9, #3
 800eaaa:	e7c1      	b.n	800ea30 <__gethex+0x1ac>
 800eaac:	da09      	bge.n	800eac2 <__gethex+0x23e>
 800eaae:	1b75      	subs	r5, r6, r5
 800eab0:	4621      	mov	r1, r4
 800eab2:	9801      	ldr	r0, [sp, #4]
 800eab4:	462a      	mov	r2, r5
 800eab6:	f7fe fb75 	bl	800d1a4 <__lshift>
 800eaba:	1b7f      	subs	r7, r7, r5
 800eabc:	4604      	mov	r4, r0
 800eabe:	f100 0a14 	add.w	sl, r0, #20
 800eac2:	f04f 0900 	mov.w	r9, #0
 800eac6:	e7b8      	b.n	800ea3a <__gethex+0x1b6>
 800eac8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800eacc:	42bd      	cmp	r5, r7
 800eace:	dd6f      	ble.n	800ebb0 <__gethex+0x32c>
 800ead0:	1bed      	subs	r5, r5, r7
 800ead2:	42ae      	cmp	r6, r5
 800ead4:	dc34      	bgt.n	800eb40 <__gethex+0x2bc>
 800ead6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800eada:	2b02      	cmp	r3, #2
 800eadc:	d022      	beq.n	800eb24 <__gethex+0x2a0>
 800eade:	2b03      	cmp	r3, #3
 800eae0:	d024      	beq.n	800eb2c <__gethex+0x2a8>
 800eae2:	2b01      	cmp	r3, #1
 800eae4:	d115      	bne.n	800eb12 <__gethex+0x28e>
 800eae6:	42ae      	cmp	r6, r5
 800eae8:	d113      	bne.n	800eb12 <__gethex+0x28e>
 800eaea:	2e01      	cmp	r6, #1
 800eaec:	d10b      	bne.n	800eb06 <__gethex+0x282>
 800eaee:	9a02      	ldr	r2, [sp, #8]
 800eaf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800eaf4:	6013      	str	r3, [r2, #0]
 800eaf6:	2301      	movs	r3, #1
 800eaf8:	6123      	str	r3, [r4, #16]
 800eafa:	f8ca 3000 	str.w	r3, [sl]
 800eafe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eb00:	2562      	movs	r5, #98	@ 0x62
 800eb02:	601c      	str	r4, [r3, #0]
 800eb04:	e73a      	b.n	800e97c <__gethex+0xf8>
 800eb06:	1e71      	subs	r1, r6, #1
 800eb08:	4620      	mov	r0, r4
 800eb0a:	f7fe fd81 	bl	800d610 <__any_on>
 800eb0e:	2800      	cmp	r0, #0
 800eb10:	d1ed      	bne.n	800eaee <__gethex+0x26a>
 800eb12:	9801      	ldr	r0, [sp, #4]
 800eb14:	4621      	mov	r1, r4
 800eb16:	f7fe f935 	bl	800cd84 <_Bfree>
 800eb1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	6013      	str	r3, [r2, #0]
 800eb20:	2550      	movs	r5, #80	@ 0x50
 800eb22:	e72b      	b.n	800e97c <__gethex+0xf8>
 800eb24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d1f3      	bne.n	800eb12 <__gethex+0x28e>
 800eb2a:	e7e0      	b.n	800eaee <__gethex+0x26a>
 800eb2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d1dd      	bne.n	800eaee <__gethex+0x26a>
 800eb32:	e7ee      	b.n	800eb12 <__gethex+0x28e>
 800eb34:	0800f643 	.word	0x0800f643
 800eb38:	0800f5d9 	.word	0x0800f5d9
 800eb3c:	0800f69a 	.word	0x0800f69a
 800eb40:	1e6f      	subs	r7, r5, #1
 800eb42:	f1b9 0f00 	cmp.w	r9, #0
 800eb46:	d130      	bne.n	800ebaa <__gethex+0x326>
 800eb48:	b127      	cbz	r7, 800eb54 <__gethex+0x2d0>
 800eb4a:	4639      	mov	r1, r7
 800eb4c:	4620      	mov	r0, r4
 800eb4e:	f7fe fd5f 	bl	800d610 <__any_on>
 800eb52:	4681      	mov	r9, r0
 800eb54:	117a      	asrs	r2, r7, #5
 800eb56:	2301      	movs	r3, #1
 800eb58:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800eb5c:	f007 071f 	and.w	r7, r7, #31
 800eb60:	40bb      	lsls	r3, r7
 800eb62:	4213      	tst	r3, r2
 800eb64:	4629      	mov	r1, r5
 800eb66:	4620      	mov	r0, r4
 800eb68:	bf18      	it	ne
 800eb6a:	f049 0902 	orrne.w	r9, r9, #2
 800eb6e:	f7ff fe21 	bl	800e7b4 <rshift>
 800eb72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800eb76:	1b76      	subs	r6, r6, r5
 800eb78:	2502      	movs	r5, #2
 800eb7a:	f1b9 0f00 	cmp.w	r9, #0
 800eb7e:	d047      	beq.n	800ec10 <__gethex+0x38c>
 800eb80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800eb84:	2b02      	cmp	r3, #2
 800eb86:	d015      	beq.n	800ebb4 <__gethex+0x330>
 800eb88:	2b03      	cmp	r3, #3
 800eb8a:	d017      	beq.n	800ebbc <__gethex+0x338>
 800eb8c:	2b01      	cmp	r3, #1
 800eb8e:	d109      	bne.n	800eba4 <__gethex+0x320>
 800eb90:	f019 0f02 	tst.w	r9, #2
 800eb94:	d006      	beq.n	800eba4 <__gethex+0x320>
 800eb96:	f8da 3000 	ldr.w	r3, [sl]
 800eb9a:	ea49 0903 	orr.w	r9, r9, r3
 800eb9e:	f019 0f01 	tst.w	r9, #1
 800eba2:	d10e      	bne.n	800ebc2 <__gethex+0x33e>
 800eba4:	f045 0510 	orr.w	r5, r5, #16
 800eba8:	e032      	b.n	800ec10 <__gethex+0x38c>
 800ebaa:	f04f 0901 	mov.w	r9, #1
 800ebae:	e7d1      	b.n	800eb54 <__gethex+0x2d0>
 800ebb0:	2501      	movs	r5, #1
 800ebb2:	e7e2      	b.n	800eb7a <__gethex+0x2f6>
 800ebb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ebb6:	f1c3 0301 	rsb	r3, r3, #1
 800ebba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ebbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d0f0      	beq.n	800eba4 <__gethex+0x320>
 800ebc2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ebc6:	f104 0314 	add.w	r3, r4, #20
 800ebca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ebce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ebd2:	f04f 0c00 	mov.w	ip, #0
 800ebd6:	4618      	mov	r0, r3
 800ebd8:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebdc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ebe0:	d01b      	beq.n	800ec1a <__gethex+0x396>
 800ebe2:	3201      	adds	r2, #1
 800ebe4:	6002      	str	r2, [r0, #0]
 800ebe6:	2d02      	cmp	r5, #2
 800ebe8:	f104 0314 	add.w	r3, r4, #20
 800ebec:	d13c      	bne.n	800ec68 <__gethex+0x3e4>
 800ebee:	f8d8 2000 	ldr.w	r2, [r8]
 800ebf2:	3a01      	subs	r2, #1
 800ebf4:	42b2      	cmp	r2, r6
 800ebf6:	d109      	bne.n	800ec0c <__gethex+0x388>
 800ebf8:	1171      	asrs	r1, r6, #5
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ec00:	f006 061f 	and.w	r6, r6, #31
 800ec04:	fa02 f606 	lsl.w	r6, r2, r6
 800ec08:	421e      	tst	r6, r3
 800ec0a:	d13a      	bne.n	800ec82 <__gethex+0x3fe>
 800ec0c:	f045 0520 	orr.w	r5, r5, #32
 800ec10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec12:	601c      	str	r4, [r3, #0]
 800ec14:	9b02      	ldr	r3, [sp, #8]
 800ec16:	601f      	str	r7, [r3, #0]
 800ec18:	e6b0      	b.n	800e97c <__gethex+0xf8>
 800ec1a:	4299      	cmp	r1, r3
 800ec1c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ec20:	d8d9      	bhi.n	800ebd6 <__gethex+0x352>
 800ec22:	68a3      	ldr	r3, [r4, #8]
 800ec24:	459b      	cmp	fp, r3
 800ec26:	db17      	blt.n	800ec58 <__gethex+0x3d4>
 800ec28:	6861      	ldr	r1, [r4, #4]
 800ec2a:	9801      	ldr	r0, [sp, #4]
 800ec2c:	3101      	adds	r1, #1
 800ec2e:	f7fe f869 	bl	800cd04 <_Balloc>
 800ec32:	4681      	mov	r9, r0
 800ec34:	b918      	cbnz	r0, 800ec3e <__gethex+0x3ba>
 800ec36:	4b1a      	ldr	r3, [pc, #104]	@ (800eca0 <__gethex+0x41c>)
 800ec38:	4602      	mov	r2, r0
 800ec3a:	2184      	movs	r1, #132	@ 0x84
 800ec3c:	e6c5      	b.n	800e9ca <__gethex+0x146>
 800ec3e:	6922      	ldr	r2, [r4, #16]
 800ec40:	3202      	adds	r2, #2
 800ec42:	f104 010c 	add.w	r1, r4, #12
 800ec46:	0092      	lsls	r2, r2, #2
 800ec48:	300c      	adds	r0, #12
 800ec4a:	f7fd f95e 	bl	800bf0a <memcpy>
 800ec4e:	4621      	mov	r1, r4
 800ec50:	9801      	ldr	r0, [sp, #4]
 800ec52:	f7fe f897 	bl	800cd84 <_Bfree>
 800ec56:	464c      	mov	r4, r9
 800ec58:	6923      	ldr	r3, [r4, #16]
 800ec5a:	1c5a      	adds	r2, r3, #1
 800ec5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ec60:	6122      	str	r2, [r4, #16]
 800ec62:	2201      	movs	r2, #1
 800ec64:	615a      	str	r2, [r3, #20]
 800ec66:	e7be      	b.n	800ebe6 <__gethex+0x362>
 800ec68:	6922      	ldr	r2, [r4, #16]
 800ec6a:	455a      	cmp	r2, fp
 800ec6c:	dd0b      	ble.n	800ec86 <__gethex+0x402>
 800ec6e:	2101      	movs	r1, #1
 800ec70:	4620      	mov	r0, r4
 800ec72:	f7ff fd9f 	bl	800e7b4 <rshift>
 800ec76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ec7a:	3701      	adds	r7, #1
 800ec7c:	42bb      	cmp	r3, r7
 800ec7e:	f6ff aee0 	blt.w	800ea42 <__gethex+0x1be>
 800ec82:	2501      	movs	r5, #1
 800ec84:	e7c2      	b.n	800ec0c <__gethex+0x388>
 800ec86:	f016 061f 	ands.w	r6, r6, #31
 800ec8a:	d0fa      	beq.n	800ec82 <__gethex+0x3fe>
 800ec8c:	4453      	add	r3, sl
 800ec8e:	f1c6 0620 	rsb	r6, r6, #32
 800ec92:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ec96:	f7fe f927 	bl	800cee8 <__hi0bits>
 800ec9a:	42b0      	cmp	r0, r6
 800ec9c:	dbe7      	blt.n	800ec6e <__gethex+0x3ea>
 800ec9e:	e7f0      	b.n	800ec82 <__gethex+0x3fe>
 800eca0:	0800f5d9 	.word	0x0800f5d9

0800eca4 <L_shift>:
 800eca4:	f1c2 0208 	rsb	r2, r2, #8
 800eca8:	0092      	lsls	r2, r2, #2
 800ecaa:	b570      	push	{r4, r5, r6, lr}
 800ecac:	f1c2 0620 	rsb	r6, r2, #32
 800ecb0:	6843      	ldr	r3, [r0, #4]
 800ecb2:	6804      	ldr	r4, [r0, #0]
 800ecb4:	fa03 f506 	lsl.w	r5, r3, r6
 800ecb8:	432c      	orrs	r4, r5
 800ecba:	40d3      	lsrs	r3, r2
 800ecbc:	6004      	str	r4, [r0, #0]
 800ecbe:	f840 3f04 	str.w	r3, [r0, #4]!
 800ecc2:	4288      	cmp	r0, r1
 800ecc4:	d3f4      	bcc.n	800ecb0 <L_shift+0xc>
 800ecc6:	bd70      	pop	{r4, r5, r6, pc}

0800ecc8 <__match>:
 800ecc8:	b530      	push	{r4, r5, lr}
 800ecca:	6803      	ldr	r3, [r0, #0]
 800eccc:	3301      	adds	r3, #1
 800ecce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ecd2:	b914      	cbnz	r4, 800ecda <__match+0x12>
 800ecd4:	6003      	str	r3, [r0, #0]
 800ecd6:	2001      	movs	r0, #1
 800ecd8:	bd30      	pop	{r4, r5, pc}
 800ecda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ecde:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ece2:	2d19      	cmp	r5, #25
 800ece4:	bf98      	it	ls
 800ece6:	3220      	addls	r2, #32
 800ece8:	42a2      	cmp	r2, r4
 800ecea:	d0f0      	beq.n	800ecce <__match+0x6>
 800ecec:	2000      	movs	r0, #0
 800ecee:	e7f3      	b.n	800ecd8 <__match+0x10>

0800ecf0 <__hexnan>:
 800ecf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecf4:	680b      	ldr	r3, [r1, #0]
 800ecf6:	6801      	ldr	r1, [r0, #0]
 800ecf8:	115e      	asrs	r6, r3, #5
 800ecfa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ecfe:	f013 031f 	ands.w	r3, r3, #31
 800ed02:	b087      	sub	sp, #28
 800ed04:	bf18      	it	ne
 800ed06:	3604      	addne	r6, #4
 800ed08:	2500      	movs	r5, #0
 800ed0a:	1f37      	subs	r7, r6, #4
 800ed0c:	4682      	mov	sl, r0
 800ed0e:	4690      	mov	r8, r2
 800ed10:	9301      	str	r3, [sp, #4]
 800ed12:	f846 5c04 	str.w	r5, [r6, #-4]
 800ed16:	46b9      	mov	r9, r7
 800ed18:	463c      	mov	r4, r7
 800ed1a:	9502      	str	r5, [sp, #8]
 800ed1c:	46ab      	mov	fp, r5
 800ed1e:	784a      	ldrb	r2, [r1, #1]
 800ed20:	1c4b      	adds	r3, r1, #1
 800ed22:	9303      	str	r3, [sp, #12]
 800ed24:	b342      	cbz	r2, 800ed78 <__hexnan+0x88>
 800ed26:	4610      	mov	r0, r2
 800ed28:	9105      	str	r1, [sp, #20]
 800ed2a:	9204      	str	r2, [sp, #16]
 800ed2c:	f7ff fd94 	bl	800e858 <__hexdig_fun>
 800ed30:	2800      	cmp	r0, #0
 800ed32:	d151      	bne.n	800edd8 <__hexnan+0xe8>
 800ed34:	9a04      	ldr	r2, [sp, #16]
 800ed36:	9905      	ldr	r1, [sp, #20]
 800ed38:	2a20      	cmp	r2, #32
 800ed3a:	d818      	bhi.n	800ed6e <__hexnan+0x7e>
 800ed3c:	9b02      	ldr	r3, [sp, #8]
 800ed3e:	459b      	cmp	fp, r3
 800ed40:	dd13      	ble.n	800ed6a <__hexnan+0x7a>
 800ed42:	454c      	cmp	r4, r9
 800ed44:	d206      	bcs.n	800ed54 <__hexnan+0x64>
 800ed46:	2d07      	cmp	r5, #7
 800ed48:	dc04      	bgt.n	800ed54 <__hexnan+0x64>
 800ed4a:	462a      	mov	r2, r5
 800ed4c:	4649      	mov	r1, r9
 800ed4e:	4620      	mov	r0, r4
 800ed50:	f7ff ffa8 	bl	800eca4 <L_shift>
 800ed54:	4544      	cmp	r4, r8
 800ed56:	d952      	bls.n	800edfe <__hexnan+0x10e>
 800ed58:	2300      	movs	r3, #0
 800ed5a:	f1a4 0904 	sub.w	r9, r4, #4
 800ed5e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ed62:	f8cd b008 	str.w	fp, [sp, #8]
 800ed66:	464c      	mov	r4, r9
 800ed68:	461d      	mov	r5, r3
 800ed6a:	9903      	ldr	r1, [sp, #12]
 800ed6c:	e7d7      	b.n	800ed1e <__hexnan+0x2e>
 800ed6e:	2a29      	cmp	r2, #41	@ 0x29
 800ed70:	d157      	bne.n	800ee22 <__hexnan+0x132>
 800ed72:	3102      	adds	r1, #2
 800ed74:	f8ca 1000 	str.w	r1, [sl]
 800ed78:	f1bb 0f00 	cmp.w	fp, #0
 800ed7c:	d051      	beq.n	800ee22 <__hexnan+0x132>
 800ed7e:	454c      	cmp	r4, r9
 800ed80:	d206      	bcs.n	800ed90 <__hexnan+0xa0>
 800ed82:	2d07      	cmp	r5, #7
 800ed84:	dc04      	bgt.n	800ed90 <__hexnan+0xa0>
 800ed86:	462a      	mov	r2, r5
 800ed88:	4649      	mov	r1, r9
 800ed8a:	4620      	mov	r0, r4
 800ed8c:	f7ff ff8a 	bl	800eca4 <L_shift>
 800ed90:	4544      	cmp	r4, r8
 800ed92:	d936      	bls.n	800ee02 <__hexnan+0x112>
 800ed94:	f1a8 0204 	sub.w	r2, r8, #4
 800ed98:	4623      	mov	r3, r4
 800ed9a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ed9e:	f842 1f04 	str.w	r1, [r2, #4]!
 800eda2:	429f      	cmp	r7, r3
 800eda4:	d2f9      	bcs.n	800ed9a <__hexnan+0xaa>
 800eda6:	1b3b      	subs	r3, r7, r4
 800eda8:	f023 0303 	bic.w	r3, r3, #3
 800edac:	3304      	adds	r3, #4
 800edae:	3401      	adds	r4, #1
 800edb0:	3e03      	subs	r6, #3
 800edb2:	42b4      	cmp	r4, r6
 800edb4:	bf88      	it	hi
 800edb6:	2304      	movhi	r3, #4
 800edb8:	4443      	add	r3, r8
 800edba:	2200      	movs	r2, #0
 800edbc:	f843 2b04 	str.w	r2, [r3], #4
 800edc0:	429f      	cmp	r7, r3
 800edc2:	d2fb      	bcs.n	800edbc <__hexnan+0xcc>
 800edc4:	683b      	ldr	r3, [r7, #0]
 800edc6:	b91b      	cbnz	r3, 800edd0 <__hexnan+0xe0>
 800edc8:	4547      	cmp	r7, r8
 800edca:	d128      	bne.n	800ee1e <__hexnan+0x12e>
 800edcc:	2301      	movs	r3, #1
 800edce:	603b      	str	r3, [r7, #0]
 800edd0:	2005      	movs	r0, #5
 800edd2:	b007      	add	sp, #28
 800edd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edd8:	3501      	adds	r5, #1
 800edda:	2d08      	cmp	r5, #8
 800eddc:	f10b 0b01 	add.w	fp, fp, #1
 800ede0:	dd06      	ble.n	800edf0 <__hexnan+0x100>
 800ede2:	4544      	cmp	r4, r8
 800ede4:	d9c1      	bls.n	800ed6a <__hexnan+0x7a>
 800ede6:	2300      	movs	r3, #0
 800ede8:	f844 3c04 	str.w	r3, [r4, #-4]
 800edec:	2501      	movs	r5, #1
 800edee:	3c04      	subs	r4, #4
 800edf0:	6822      	ldr	r2, [r4, #0]
 800edf2:	f000 000f 	and.w	r0, r0, #15
 800edf6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800edfa:	6020      	str	r0, [r4, #0]
 800edfc:	e7b5      	b.n	800ed6a <__hexnan+0x7a>
 800edfe:	2508      	movs	r5, #8
 800ee00:	e7b3      	b.n	800ed6a <__hexnan+0x7a>
 800ee02:	9b01      	ldr	r3, [sp, #4]
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d0dd      	beq.n	800edc4 <__hexnan+0xd4>
 800ee08:	f1c3 0320 	rsb	r3, r3, #32
 800ee0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ee10:	40da      	lsrs	r2, r3
 800ee12:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ee16:	4013      	ands	r3, r2
 800ee18:	f846 3c04 	str.w	r3, [r6, #-4]
 800ee1c:	e7d2      	b.n	800edc4 <__hexnan+0xd4>
 800ee1e:	3f04      	subs	r7, #4
 800ee20:	e7d0      	b.n	800edc4 <__hexnan+0xd4>
 800ee22:	2004      	movs	r0, #4
 800ee24:	e7d5      	b.n	800edd2 <__hexnan+0xe2>

0800ee26 <__ascii_mbtowc>:
 800ee26:	b082      	sub	sp, #8
 800ee28:	b901      	cbnz	r1, 800ee2c <__ascii_mbtowc+0x6>
 800ee2a:	a901      	add	r1, sp, #4
 800ee2c:	b142      	cbz	r2, 800ee40 <__ascii_mbtowc+0x1a>
 800ee2e:	b14b      	cbz	r3, 800ee44 <__ascii_mbtowc+0x1e>
 800ee30:	7813      	ldrb	r3, [r2, #0]
 800ee32:	600b      	str	r3, [r1, #0]
 800ee34:	7812      	ldrb	r2, [r2, #0]
 800ee36:	1e10      	subs	r0, r2, #0
 800ee38:	bf18      	it	ne
 800ee3a:	2001      	movne	r0, #1
 800ee3c:	b002      	add	sp, #8
 800ee3e:	4770      	bx	lr
 800ee40:	4610      	mov	r0, r2
 800ee42:	e7fb      	b.n	800ee3c <__ascii_mbtowc+0x16>
 800ee44:	f06f 0001 	mvn.w	r0, #1
 800ee48:	e7f8      	b.n	800ee3c <__ascii_mbtowc+0x16>

0800ee4a <_realloc_r>:
 800ee4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee4e:	4607      	mov	r7, r0
 800ee50:	4614      	mov	r4, r2
 800ee52:	460d      	mov	r5, r1
 800ee54:	b921      	cbnz	r1, 800ee60 <_realloc_r+0x16>
 800ee56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee5a:	4611      	mov	r1, r2
 800ee5c:	f7fd bec6 	b.w	800cbec <_malloc_r>
 800ee60:	b92a      	cbnz	r2, 800ee6e <_realloc_r+0x24>
 800ee62:	f7fd fe4f 	bl	800cb04 <_free_r>
 800ee66:	4625      	mov	r5, r4
 800ee68:	4628      	mov	r0, r5
 800ee6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee6e:	f000 f840 	bl	800eef2 <_malloc_usable_size_r>
 800ee72:	4284      	cmp	r4, r0
 800ee74:	4606      	mov	r6, r0
 800ee76:	d802      	bhi.n	800ee7e <_realloc_r+0x34>
 800ee78:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ee7c:	d8f4      	bhi.n	800ee68 <_realloc_r+0x1e>
 800ee7e:	4621      	mov	r1, r4
 800ee80:	4638      	mov	r0, r7
 800ee82:	f7fd feb3 	bl	800cbec <_malloc_r>
 800ee86:	4680      	mov	r8, r0
 800ee88:	b908      	cbnz	r0, 800ee8e <_realloc_r+0x44>
 800ee8a:	4645      	mov	r5, r8
 800ee8c:	e7ec      	b.n	800ee68 <_realloc_r+0x1e>
 800ee8e:	42b4      	cmp	r4, r6
 800ee90:	4622      	mov	r2, r4
 800ee92:	4629      	mov	r1, r5
 800ee94:	bf28      	it	cs
 800ee96:	4632      	movcs	r2, r6
 800ee98:	f7fd f837 	bl	800bf0a <memcpy>
 800ee9c:	4629      	mov	r1, r5
 800ee9e:	4638      	mov	r0, r7
 800eea0:	f7fd fe30 	bl	800cb04 <_free_r>
 800eea4:	e7f1      	b.n	800ee8a <_realloc_r+0x40>

0800eea6 <__ascii_wctomb>:
 800eea6:	4603      	mov	r3, r0
 800eea8:	4608      	mov	r0, r1
 800eeaa:	b141      	cbz	r1, 800eebe <__ascii_wctomb+0x18>
 800eeac:	2aff      	cmp	r2, #255	@ 0xff
 800eeae:	d904      	bls.n	800eeba <__ascii_wctomb+0x14>
 800eeb0:	228a      	movs	r2, #138	@ 0x8a
 800eeb2:	601a      	str	r2, [r3, #0]
 800eeb4:	f04f 30ff 	mov.w	r0, #4294967295
 800eeb8:	4770      	bx	lr
 800eeba:	700a      	strb	r2, [r1, #0]
 800eebc:	2001      	movs	r0, #1
 800eebe:	4770      	bx	lr

0800eec0 <fiprintf>:
 800eec0:	b40e      	push	{r1, r2, r3}
 800eec2:	b503      	push	{r0, r1, lr}
 800eec4:	4601      	mov	r1, r0
 800eec6:	ab03      	add	r3, sp, #12
 800eec8:	4805      	ldr	r0, [pc, #20]	@ (800eee0 <fiprintf+0x20>)
 800eeca:	f853 2b04 	ldr.w	r2, [r3], #4
 800eece:	6800      	ldr	r0, [r0, #0]
 800eed0:	9301      	str	r3, [sp, #4]
 800eed2:	f000 f83f 	bl	800ef54 <_vfiprintf_r>
 800eed6:	b002      	add	sp, #8
 800eed8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eedc:	b003      	add	sp, #12
 800eede:	4770      	bx	lr
 800eee0:	24000020 	.word	0x24000020

0800eee4 <abort>:
 800eee4:	b508      	push	{r3, lr}
 800eee6:	2006      	movs	r0, #6
 800eee8:	f000 fa08 	bl	800f2fc <raise>
 800eeec:	2001      	movs	r0, #1
 800eeee:	f7f2 faa1 	bl	8001434 <_exit>

0800eef2 <_malloc_usable_size_r>:
 800eef2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eef6:	1f18      	subs	r0, r3, #4
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	bfbc      	itt	lt
 800eefc:	580b      	ldrlt	r3, [r1, r0]
 800eefe:	18c0      	addlt	r0, r0, r3
 800ef00:	4770      	bx	lr

0800ef02 <__sfputc_r>:
 800ef02:	6893      	ldr	r3, [r2, #8]
 800ef04:	3b01      	subs	r3, #1
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	b410      	push	{r4}
 800ef0a:	6093      	str	r3, [r2, #8]
 800ef0c:	da08      	bge.n	800ef20 <__sfputc_r+0x1e>
 800ef0e:	6994      	ldr	r4, [r2, #24]
 800ef10:	42a3      	cmp	r3, r4
 800ef12:	db01      	blt.n	800ef18 <__sfputc_r+0x16>
 800ef14:	290a      	cmp	r1, #10
 800ef16:	d103      	bne.n	800ef20 <__sfputc_r+0x1e>
 800ef18:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef1c:	f000 b932 	b.w	800f184 <__swbuf_r>
 800ef20:	6813      	ldr	r3, [r2, #0]
 800ef22:	1c58      	adds	r0, r3, #1
 800ef24:	6010      	str	r0, [r2, #0]
 800ef26:	7019      	strb	r1, [r3, #0]
 800ef28:	4608      	mov	r0, r1
 800ef2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef2e:	4770      	bx	lr

0800ef30 <__sfputs_r>:
 800ef30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef32:	4606      	mov	r6, r0
 800ef34:	460f      	mov	r7, r1
 800ef36:	4614      	mov	r4, r2
 800ef38:	18d5      	adds	r5, r2, r3
 800ef3a:	42ac      	cmp	r4, r5
 800ef3c:	d101      	bne.n	800ef42 <__sfputs_r+0x12>
 800ef3e:	2000      	movs	r0, #0
 800ef40:	e007      	b.n	800ef52 <__sfputs_r+0x22>
 800ef42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef46:	463a      	mov	r2, r7
 800ef48:	4630      	mov	r0, r6
 800ef4a:	f7ff ffda 	bl	800ef02 <__sfputc_r>
 800ef4e:	1c43      	adds	r3, r0, #1
 800ef50:	d1f3      	bne.n	800ef3a <__sfputs_r+0xa>
 800ef52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ef54 <_vfiprintf_r>:
 800ef54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef58:	460d      	mov	r5, r1
 800ef5a:	b09d      	sub	sp, #116	@ 0x74
 800ef5c:	4614      	mov	r4, r2
 800ef5e:	4698      	mov	r8, r3
 800ef60:	4606      	mov	r6, r0
 800ef62:	b118      	cbz	r0, 800ef6c <_vfiprintf_r+0x18>
 800ef64:	6a03      	ldr	r3, [r0, #32]
 800ef66:	b90b      	cbnz	r3, 800ef6c <_vfiprintf_r+0x18>
 800ef68:	f7fc fe56 	bl	800bc18 <__sinit>
 800ef6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef6e:	07d9      	lsls	r1, r3, #31
 800ef70:	d405      	bmi.n	800ef7e <_vfiprintf_r+0x2a>
 800ef72:	89ab      	ldrh	r3, [r5, #12]
 800ef74:	059a      	lsls	r2, r3, #22
 800ef76:	d402      	bmi.n	800ef7e <_vfiprintf_r+0x2a>
 800ef78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef7a:	f7fc ffc4 	bl	800bf06 <__retarget_lock_acquire_recursive>
 800ef7e:	89ab      	ldrh	r3, [r5, #12]
 800ef80:	071b      	lsls	r3, r3, #28
 800ef82:	d501      	bpl.n	800ef88 <_vfiprintf_r+0x34>
 800ef84:	692b      	ldr	r3, [r5, #16]
 800ef86:	b99b      	cbnz	r3, 800efb0 <_vfiprintf_r+0x5c>
 800ef88:	4629      	mov	r1, r5
 800ef8a:	4630      	mov	r0, r6
 800ef8c:	f000 f938 	bl	800f200 <__swsetup_r>
 800ef90:	b170      	cbz	r0, 800efb0 <_vfiprintf_r+0x5c>
 800ef92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef94:	07dc      	lsls	r4, r3, #31
 800ef96:	d504      	bpl.n	800efa2 <_vfiprintf_r+0x4e>
 800ef98:	f04f 30ff 	mov.w	r0, #4294967295
 800ef9c:	b01d      	add	sp, #116	@ 0x74
 800ef9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efa2:	89ab      	ldrh	r3, [r5, #12]
 800efa4:	0598      	lsls	r0, r3, #22
 800efa6:	d4f7      	bmi.n	800ef98 <_vfiprintf_r+0x44>
 800efa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efaa:	f7fc ffad 	bl	800bf08 <__retarget_lock_release_recursive>
 800efae:	e7f3      	b.n	800ef98 <_vfiprintf_r+0x44>
 800efb0:	2300      	movs	r3, #0
 800efb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800efb4:	2320      	movs	r3, #32
 800efb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800efba:	f8cd 800c 	str.w	r8, [sp, #12]
 800efbe:	2330      	movs	r3, #48	@ 0x30
 800efc0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f170 <_vfiprintf_r+0x21c>
 800efc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800efc8:	f04f 0901 	mov.w	r9, #1
 800efcc:	4623      	mov	r3, r4
 800efce:	469a      	mov	sl, r3
 800efd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efd4:	b10a      	cbz	r2, 800efda <_vfiprintf_r+0x86>
 800efd6:	2a25      	cmp	r2, #37	@ 0x25
 800efd8:	d1f9      	bne.n	800efce <_vfiprintf_r+0x7a>
 800efda:	ebba 0b04 	subs.w	fp, sl, r4
 800efde:	d00b      	beq.n	800eff8 <_vfiprintf_r+0xa4>
 800efe0:	465b      	mov	r3, fp
 800efe2:	4622      	mov	r2, r4
 800efe4:	4629      	mov	r1, r5
 800efe6:	4630      	mov	r0, r6
 800efe8:	f7ff ffa2 	bl	800ef30 <__sfputs_r>
 800efec:	3001      	adds	r0, #1
 800efee:	f000 80a7 	beq.w	800f140 <_vfiprintf_r+0x1ec>
 800eff2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eff4:	445a      	add	r2, fp
 800eff6:	9209      	str	r2, [sp, #36]	@ 0x24
 800eff8:	f89a 3000 	ldrb.w	r3, [sl]
 800effc:	2b00      	cmp	r3, #0
 800effe:	f000 809f 	beq.w	800f140 <_vfiprintf_r+0x1ec>
 800f002:	2300      	movs	r3, #0
 800f004:	f04f 32ff 	mov.w	r2, #4294967295
 800f008:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f00c:	f10a 0a01 	add.w	sl, sl, #1
 800f010:	9304      	str	r3, [sp, #16]
 800f012:	9307      	str	r3, [sp, #28]
 800f014:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f018:	931a      	str	r3, [sp, #104]	@ 0x68
 800f01a:	4654      	mov	r4, sl
 800f01c:	2205      	movs	r2, #5
 800f01e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f022:	4853      	ldr	r0, [pc, #332]	@ (800f170 <_vfiprintf_r+0x21c>)
 800f024:	f7f1 f95c 	bl	80002e0 <memchr>
 800f028:	9a04      	ldr	r2, [sp, #16]
 800f02a:	b9d8      	cbnz	r0, 800f064 <_vfiprintf_r+0x110>
 800f02c:	06d1      	lsls	r1, r2, #27
 800f02e:	bf44      	itt	mi
 800f030:	2320      	movmi	r3, #32
 800f032:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f036:	0713      	lsls	r3, r2, #28
 800f038:	bf44      	itt	mi
 800f03a:	232b      	movmi	r3, #43	@ 0x2b
 800f03c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f040:	f89a 3000 	ldrb.w	r3, [sl]
 800f044:	2b2a      	cmp	r3, #42	@ 0x2a
 800f046:	d015      	beq.n	800f074 <_vfiprintf_r+0x120>
 800f048:	9a07      	ldr	r2, [sp, #28]
 800f04a:	4654      	mov	r4, sl
 800f04c:	2000      	movs	r0, #0
 800f04e:	f04f 0c0a 	mov.w	ip, #10
 800f052:	4621      	mov	r1, r4
 800f054:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f058:	3b30      	subs	r3, #48	@ 0x30
 800f05a:	2b09      	cmp	r3, #9
 800f05c:	d94b      	bls.n	800f0f6 <_vfiprintf_r+0x1a2>
 800f05e:	b1b0      	cbz	r0, 800f08e <_vfiprintf_r+0x13a>
 800f060:	9207      	str	r2, [sp, #28]
 800f062:	e014      	b.n	800f08e <_vfiprintf_r+0x13a>
 800f064:	eba0 0308 	sub.w	r3, r0, r8
 800f068:	fa09 f303 	lsl.w	r3, r9, r3
 800f06c:	4313      	orrs	r3, r2
 800f06e:	9304      	str	r3, [sp, #16]
 800f070:	46a2      	mov	sl, r4
 800f072:	e7d2      	b.n	800f01a <_vfiprintf_r+0xc6>
 800f074:	9b03      	ldr	r3, [sp, #12]
 800f076:	1d19      	adds	r1, r3, #4
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	9103      	str	r1, [sp, #12]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	bfbb      	ittet	lt
 800f080:	425b      	neglt	r3, r3
 800f082:	f042 0202 	orrlt.w	r2, r2, #2
 800f086:	9307      	strge	r3, [sp, #28]
 800f088:	9307      	strlt	r3, [sp, #28]
 800f08a:	bfb8      	it	lt
 800f08c:	9204      	strlt	r2, [sp, #16]
 800f08e:	7823      	ldrb	r3, [r4, #0]
 800f090:	2b2e      	cmp	r3, #46	@ 0x2e
 800f092:	d10a      	bne.n	800f0aa <_vfiprintf_r+0x156>
 800f094:	7863      	ldrb	r3, [r4, #1]
 800f096:	2b2a      	cmp	r3, #42	@ 0x2a
 800f098:	d132      	bne.n	800f100 <_vfiprintf_r+0x1ac>
 800f09a:	9b03      	ldr	r3, [sp, #12]
 800f09c:	1d1a      	adds	r2, r3, #4
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	9203      	str	r2, [sp, #12]
 800f0a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f0a6:	3402      	adds	r4, #2
 800f0a8:	9305      	str	r3, [sp, #20]
 800f0aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f180 <_vfiprintf_r+0x22c>
 800f0ae:	7821      	ldrb	r1, [r4, #0]
 800f0b0:	2203      	movs	r2, #3
 800f0b2:	4650      	mov	r0, sl
 800f0b4:	f7f1 f914 	bl	80002e0 <memchr>
 800f0b8:	b138      	cbz	r0, 800f0ca <_vfiprintf_r+0x176>
 800f0ba:	9b04      	ldr	r3, [sp, #16]
 800f0bc:	eba0 000a 	sub.w	r0, r0, sl
 800f0c0:	2240      	movs	r2, #64	@ 0x40
 800f0c2:	4082      	lsls	r2, r0
 800f0c4:	4313      	orrs	r3, r2
 800f0c6:	3401      	adds	r4, #1
 800f0c8:	9304      	str	r3, [sp, #16]
 800f0ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0ce:	4829      	ldr	r0, [pc, #164]	@ (800f174 <_vfiprintf_r+0x220>)
 800f0d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f0d4:	2206      	movs	r2, #6
 800f0d6:	f7f1 f903 	bl	80002e0 <memchr>
 800f0da:	2800      	cmp	r0, #0
 800f0dc:	d03f      	beq.n	800f15e <_vfiprintf_r+0x20a>
 800f0de:	4b26      	ldr	r3, [pc, #152]	@ (800f178 <_vfiprintf_r+0x224>)
 800f0e0:	bb1b      	cbnz	r3, 800f12a <_vfiprintf_r+0x1d6>
 800f0e2:	9b03      	ldr	r3, [sp, #12]
 800f0e4:	3307      	adds	r3, #7
 800f0e6:	f023 0307 	bic.w	r3, r3, #7
 800f0ea:	3308      	adds	r3, #8
 800f0ec:	9303      	str	r3, [sp, #12]
 800f0ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0f0:	443b      	add	r3, r7
 800f0f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f0f4:	e76a      	b.n	800efcc <_vfiprintf_r+0x78>
 800f0f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0fa:	460c      	mov	r4, r1
 800f0fc:	2001      	movs	r0, #1
 800f0fe:	e7a8      	b.n	800f052 <_vfiprintf_r+0xfe>
 800f100:	2300      	movs	r3, #0
 800f102:	3401      	adds	r4, #1
 800f104:	9305      	str	r3, [sp, #20]
 800f106:	4619      	mov	r1, r3
 800f108:	f04f 0c0a 	mov.w	ip, #10
 800f10c:	4620      	mov	r0, r4
 800f10e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f112:	3a30      	subs	r2, #48	@ 0x30
 800f114:	2a09      	cmp	r2, #9
 800f116:	d903      	bls.n	800f120 <_vfiprintf_r+0x1cc>
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d0c6      	beq.n	800f0aa <_vfiprintf_r+0x156>
 800f11c:	9105      	str	r1, [sp, #20]
 800f11e:	e7c4      	b.n	800f0aa <_vfiprintf_r+0x156>
 800f120:	fb0c 2101 	mla	r1, ip, r1, r2
 800f124:	4604      	mov	r4, r0
 800f126:	2301      	movs	r3, #1
 800f128:	e7f0      	b.n	800f10c <_vfiprintf_r+0x1b8>
 800f12a:	ab03      	add	r3, sp, #12
 800f12c:	9300      	str	r3, [sp, #0]
 800f12e:	462a      	mov	r2, r5
 800f130:	4b12      	ldr	r3, [pc, #72]	@ (800f17c <_vfiprintf_r+0x228>)
 800f132:	a904      	add	r1, sp, #16
 800f134:	4630      	mov	r0, r6
 800f136:	f7fb ff37 	bl	800afa8 <_printf_float>
 800f13a:	4607      	mov	r7, r0
 800f13c:	1c78      	adds	r0, r7, #1
 800f13e:	d1d6      	bne.n	800f0ee <_vfiprintf_r+0x19a>
 800f140:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f142:	07d9      	lsls	r1, r3, #31
 800f144:	d405      	bmi.n	800f152 <_vfiprintf_r+0x1fe>
 800f146:	89ab      	ldrh	r3, [r5, #12]
 800f148:	059a      	lsls	r2, r3, #22
 800f14a:	d402      	bmi.n	800f152 <_vfiprintf_r+0x1fe>
 800f14c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f14e:	f7fc fedb 	bl	800bf08 <__retarget_lock_release_recursive>
 800f152:	89ab      	ldrh	r3, [r5, #12]
 800f154:	065b      	lsls	r3, r3, #25
 800f156:	f53f af1f 	bmi.w	800ef98 <_vfiprintf_r+0x44>
 800f15a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f15c:	e71e      	b.n	800ef9c <_vfiprintf_r+0x48>
 800f15e:	ab03      	add	r3, sp, #12
 800f160:	9300      	str	r3, [sp, #0]
 800f162:	462a      	mov	r2, r5
 800f164:	4b05      	ldr	r3, [pc, #20]	@ (800f17c <_vfiprintf_r+0x228>)
 800f166:	a904      	add	r1, sp, #16
 800f168:	4630      	mov	r0, r6
 800f16a:	f7fc f9a5 	bl	800b4b8 <_printf_i>
 800f16e:	e7e4      	b.n	800f13a <_vfiprintf_r+0x1e6>
 800f170:	0800f645 	.word	0x0800f645
 800f174:	0800f64f 	.word	0x0800f64f
 800f178:	0800afa9 	.word	0x0800afa9
 800f17c:	0800ef31 	.word	0x0800ef31
 800f180:	0800f64b 	.word	0x0800f64b

0800f184 <__swbuf_r>:
 800f184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f186:	460e      	mov	r6, r1
 800f188:	4614      	mov	r4, r2
 800f18a:	4605      	mov	r5, r0
 800f18c:	b118      	cbz	r0, 800f196 <__swbuf_r+0x12>
 800f18e:	6a03      	ldr	r3, [r0, #32]
 800f190:	b90b      	cbnz	r3, 800f196 <__swbuf_r+0x12>
 800f192:	f7fc fd41 	bl	800bc18 <__sinit>
 800f196:	69a3      	ldr	r3, [r4, #24]
 800f198:	60a3      	str	r3, [r4, #8]
 800f19a:	89a3      	ldrh	r3, [r4, #12]
 800f19c:	071a      	lsls	r2, r3, #28
 800f19e:	d501      	bpl.n	800f1a4 <__swbuf_r+0x20>
 800f1a0:	6923      	ldr	r3, [r4, #16]
 800f1a2:	b943      	cbnz	r3, 800f1b6 <__swbuf_r+0x32>
 800f1a4:	4621      	mov	r1, r4
 800f1a6:	4628      	mov	r0, r5
 800f1a8:	f000 f82a 	bl	800f200 <__swsetup_r>
 800f1ac:	b118      	cbz	r0, 800f1b6 <__swbuf_r+0x32>
 800f1ae:	f04f 37ff 	mov.w	r7, #4294967295
 800f1b2:	4638      	mov	r0, r7
 800f1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1b6:	6823      	ldr	r3, [r4, #0]
 800f1b8:	6922      	ldr	r2, [r4, #16]
 800f1ba:	1a98      	subs	r0, r3, r2
 800f1bc:	6963      	ldr	r3, [r4, #20]
 800f1be:	b2f6      	uxtb	r6, r6
 800f1c0:	4283      	cmp	r3, r0
 800f1c2:	4637      	mov	r7, r6
 800f1c4:	dc05      	bgt.n	800f1d2 <__swbuf_r+0x4e>
 800f1c6:	4621      	mov	r1, r4
 800f1c8:	4628      	mov	r0, r5
 800f1ca:	f7ff fa55 	bl	800e678 <_fflush_r>
 800f1ce:	2800      	cmp	r0, #0
 800f1d0:	d1ed      	bne.n	800f1ae <__swbuf_r+0x2a>
 800f1d2:	68a3      	ldr	r3, [r4, #8]
 800f1d4:	3b01      	subs	r3, #1
 800f1d6:	60a3      	str	r3, [r4, #8]
 800f1d8:	6823      	ldr	r3, [r4, #0]
 800f1da:	1c5a      	adds	r2, r3, #1
 800f1dc:	6022      	str	r2, [r4, #0]
 800f1de:	701e      	strb	r6, [r3, #0]
 800f1e0:	6962      	ldr	r2, [r4, #20]
 800f1e2:	1c43      	adds	r3, r0, #1
 800f1e4:	429a      	cmp	r2, r3
 800f1e6:	d004      	beq.n	800f1f2 <__swbuf_r+0x6e>
 800f1e8:	89a3      	ldrh	r3, [r4, #12]
 800f1ea:	07db      	lsls	r3, r3, #31
 800f1ec:	d5e1      	bpl.n	800f1b2 <__swbuf_r+0x2e>
 800f1ee:	2e0a      	cmp	r6, #10
 800f1f0:	d1df      	bne.n	800f1b2 <__swbuf_r+0x2e>
 800f1f2:	4621      	mov	r1, r4
 800f1f4:	4628      	mov	r0, r5
 800f1f6:	f7ff fa3f 	bl	800e678 <_fflush_r>
 800f1fa:	2800      	cmp	r0, #0
 800f1fc:	d0d9      	beq.n	800f1b2 <__swbuf_r+0x2e>
 800f1fe:	e7d6      	b.n	800f1ae <__swbuf_r+0x2a>

0800f200 <__swsetup_r>:
 800f200:	b538      	push	{r3, r4, r5, lr}
 800f202:	4b29      	ldr	r3, [pc, #164]	@ (800f2a8 <__swsetup_r+0xa8>)
 800f204:	4605      	mov	r5, r0
 800f206:	6818      	ldr	r0, [r3, #0]
 800f208:	460c      	mov	r4, r1
 800f20a:	b118      	cbz	r0, 800f214 <__swsetup_r+0x14>
 800f20c:	6a03      	ldr	r3, [r0, #32]
 800f20e:	b90b      	cbnz	r3, 800f214 <__swsetup_r+0x14>
 800f210:	f7fc fd02 	bl	800bc18 <__sinit>
 800f214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f218:	0719      	lsls	r1, r3, #28
 800f21a:	d422      	bmi.n	800f262 <__swsetup_r+0x62>
 800f21c:	06da      	lsls	r2, r3, #27
 800f21e:	d407      	bmi.n	800f230 <__swsetup_r+0x30>
 800f220:	2209      	movs	r2, #9
 800f222:	602a      	str	r2, [r5, #0]
 800f224:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f228:	81a3      	strh	r3, [r4, #12]
 800f22a:	f04f 30ff 	mov.w	r0, #4294967295
 800f22e:	e033      	b.n	800f298 <__swsetup_r+0x98>
 800f230:	0758      	lsls	r0, r3, #29
 800f232:	d512      	bpl.n	800f25a <__swsetup_r+0x5a>
 800f234:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f236:	b141      	cbz	r1, 800f24a <__swsetup_r+0x4a>
 800f238:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f23c:	4299      	cmp	r1, r3
 800f23e:	d002      	beq.n	800f246 <__swsetup_r+0x46>
 800f240:	4628      	mov	r0, r5
 800f242:	f7fd fc5f 	bl	800cb04 <_free_r>
 800f246:	2300      	movs	r3, #0
 800f248:	6363      	str	r3, [r4, #52]	@ 0x34
 800f24a:	89a3      	ldrh	r3, [r4, #12]
 800f24c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f250:	81a3      	strh	r3, [r4, #12]
 800f252:	2300      	movs	r3, #0
 800f254:	6063      	str	r3, [r4, #4]
 800f256:	6923      	ldr	r3, [r4, #16]
 800f258:	6023      	str	r3, [r4, #0]
 800f25a:	89a3      	ldrh	r3, [r4, #12]
 800f25c:	f043 0308 	orr.w	r3, r3, #8
 800f260:	81a3      	strh	r3, [r4, #12]
 800f262:	6923      	ldr	r3, [r4, #16]
 800f264:	b94b      	cbnz	r3, 800f27a <__swsetup_r+0x7a>
 800f266:	89a3      	ldrh	r3, [r4, #12]
 800f268:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f26c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f270:	d003      	beq.n	800f27a <__swsetup_r+0x7a>
 800f272:	4621      	mov	r1, r4
 800f274:	4628      	mov	r0, r5
 800f276:	f000 f883 	bl	800f380 <__smakebuf_r>
 800f27a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f27e:	f013 0201 	ands.w	r2, r3, #1
 800f282:	d00a      	beq.n	800f29a <__swsetup_r+0x9a>
 800f284:	2200      	movs	r2, #0
 800f286:	60a2      	str	r2, [r4, #8]
 800f288:	6962      	ldr	r2, [r4, #20]
 800f28a:	4252      	negs	r2, r2
 800f28c:	61a2      	str	r2, [r4, #24]
 800f28e:	6922      	ldr	r2, [r4, #16]
 800f290:	b942      	cbnz	r2, 800f2a4 <__swsetup_r+0xa4>
 800f292:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f296:	d1c5      	bne.n	800f224 <__swsetup_r+0x24>
 800f298:	bd38      	pop	{r3, r4, r5, pc}
 800f29a:	0799      	lsls	r1, r3, #30
 800f29c:	bf58      	it	pl
 800f29e:	6962      	ldrpl	r2, [r4, #20]
 800f2a0:	60a2      	str	r2, [r4, #8]
 800f2a2:	e7f4      	b.n	800f28e <__swsetup_r+0x8e>
 800f2a4:	2000      	movs	r0, #0
 800f2a6:	e7f7      	b.n	800f298 <__swsetup_r+0x98>
 800f2a8:	24000020 	.word	0x24000020

0800f2ac <_raise_r>:
 800f2ac:	291f      	cmp	r1, #31
 800f2ae:	b538      	push	{r3, r4, r5, lr}
 800f2b0:	4605      	mov	r5, r0
 800f2b2:	460c      	mov	r4, r1
 800f2b4:	d904      	bls.n	800f2c0 <_raise_r+0x14>
 800f2b6:	2316      	movs	r3, #22
 800f2b8:	6003      	str	r3, [r0, #0]
 800f2ba:	f04f 30ff 	mov.w	r0, #4294967295
 800f2be:	bd38      	pop	{r3, r4, r5, pc}
 800f2c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f2c2:	b112      	cbz	r2, 800f2ca <_raise_r+0x1e>
 800f2c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f2c8:	b94b      	cbnz	r3, 800f2de <_raise_r+0x32>
 800f2ca:	4628      	mov	r0, r5
 800f2cc:	f000 f830 	bl	800f330 <_getpid_r>
 800f2d0:	4622      	mov	r2, r4
 800f2d2:	4601      	mov	r1, r0
 800f2d4:	4628      	mov	r0, r5
 800f2d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2da:	f000 b817 	b.w	800f30c <_kill_r>
 800f2de:	2b01      	cmp	r3, #1
 800f2e0:	d00a      	beq.n	800f2f8 <_raise_r+0x4c>
 800f2e2:	1c59      	adds	r1, r3, #1
 800f2e4:	d103      	bne.n	800f2ee <_raise_r+0x42>
 800f2e6:	2316      	movs	r3, #22
 800f2e8:	6003      	str	r3, [r0, #0]
 800f2ea:	2001      	movs	r0, #1
 800f2ec:	e7e7      	b.n	800f2be <_raise_r+0x12>
 800f2ee:	2100      	movs	r1, #0
 800f2f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f2f4:	4620      	mov	r0, r4
 800f2f6:	4798      	blx	r3
 800f2f8:	2000      	movs	r0, #0
 800f2fa:	e7e0      	b.n	800f2be <_raise_r+0x12>

0800f2fc <raise>:
 800f2fc:	4b02      	ldr	r3, [pc, #8]	@ (800f308 <raise+0xc>)
 800f2fe:	4601      	mov	r1, r0
 800f300:	6818      	ldr	r0, [r3, #0]
 800f302:	f7ff bfd3 	b.w	800f2ac <_raise_r>
 800f306:	bf00      	nop
 800f308:	24000020 	.word	0x24000020

0800f30c <_kill_r>:
 800f30c:	b538      	push	{r3, r4, r5, lr}
 800f30e:	4d07      	ldr	r5, [pc, #28]	@ (800f32c <_kill_r+0x20>)
 800f310:	2300      	movs	r3, #0
 800f312:	4604      	mov	r4, r0
 800f314:	4608      	mov	r0, r1
 800f316:	4611      	mov	r1, r2
 800f318:	602b      	str	r3, [r5, #0]
 800f31a:	f7f2 f87b 	bl	8001414 <_kill>
 800f31e:	1c43      	adds	r3, r0, #1
 800f320:	d102      	bne.n	800f328 <_kill_r+0x1c>
 800f322:	682b      	ldr	r3, [r5, #0]
 800f324:	b103      	cbz	r3, 800f328 <_kill_r+0x1c>
 800f326:	6023      	str	r3, [r4, #0]
 800f328:	bd38      	pop	{r3, r4, r5, pc}
 800f32a:	bf00      	nop
 800f32c:	24004510 	.word	0x24004510

0800f330 <_getpid_r>:
 800f330:	f7f2 b868 	b.w	8001404 <_getpid>

0800f334 <__swhatbuf_r>:
 800f334:	b570      	push	{r4, r5, r6, lr}
 800f336:	460c      	mov	r4, r1
 800f338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f33c:	2900      	cmp	r1, #0
 800f33e:	b096      	sub	sp, #88	@ 0x58
 800f340:	4615      	mov	r5, r2
 800f342:	461e      	mov	r6, r3
 800f344:	da0d      	bge.n	800f362 <__swhatbuf_r+0x2e>
 800f346:	89a3      	ldrh	r3, [r4, #12]
 800f348:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f34c:	f04f 0100 	mov.w	r1, #0
 800f350:	bf14      	ite	ne
 800f352:	2340      	movne	r3, #64	@ 0x40
 800f354:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f358:	2000      	movs	r0, #0
 800f35a:	6031      	str	r1, [r6, #0]
 800f35c:	602b      	str	r3, [r5, #0]
 800f35e:	b016      	add	sp, #88	@ 0x58
 800f360:	bd70      	pop	{r4, r5, r6, pc}
 800f362:	466a      	mov	r2, sp
 800f364:	f000 f848 	bl	800f3f8 <_fstat_r>
 800f368:	2800      	cmp	r0, #0
 800f36a:	dbec      	blt.n	800f346 <__swhatbuf_r+0x12>
 800f36c:	9901      	ldr	r1, [sp, #4]
 800f36e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f372:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f376:	4259      	negs	r1, r3
 800f378:	4159      	adcs	r1, r3
 800f37a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f37e:	e7eb      	b.n	800f358 <__swhatbuf_r+0x24>

0800f380 <__smakebuf_r>:
 800f380:	898b      	ldrh	r3, [r1, #12]
 800f382:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f384:	079d      	lsls	r5, r3, #30
 800f386:	4606      	mov	r6, r0
 800f388:	460c      	mov	r4, r1
 800f38a:	d507      	bpl.n	800f39c <__smakebuf_r+0x1c>
 800f38c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f390:	6023      	str	r3, [r4, #0]
 800f392:	6123      	str	r3, [r4, #16]
 800f394:	2301      	movs	r3, #1
 800f396:	6163      	str	r3, [r4, #20]
 800f398:	b003      	add	sp, #12
 800f39a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f39c:	ab01      	add	r3, sp, #4
 800f39e:	466a      	mov	r2, sp
 800f3a0:	f7ff ffc8 	bl	800f334 <__swhatbuf_r>
 800f3a4:	9f00      	ldr	r7, [sp, #0]
 800f3a6:	4605      	mov	r5, r0
 800f3a8:	4639      	mov	r1, r7
 800f3aa:	4630      	mov	r0, r6
 800f3ac:	f7fd fc1e 	bl	800cbec <_malloc_r>
 800f3b0:	b948      	cbnz	r0, 800f3c6 <__smakebuf_r+0x46>
 800f3b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3b6:	059a      	lsls	r2, r3, #22
 800f3b8:	d4ee      	bmi.n	800f398 <__smakebuf_r+0x18>
 800f3ba:	f023 0303 	bic.w	r3, r3, #3
 800f3be:	f043 0302 	orr.w	r3, r3, #2
 800f3c2:	81a3      	strh	r3, [r4, #12]
 800f3c4:	e7e2      	b.n	800f38c <__smakebuf_r+0xc>
 800f3c6:	89a3      	ldrh	r3, [r4, #12]
 800f3c8:	6020      	str	r0, [r4, #0]
 800f3ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3ce:	81a3      	strh	r3, [r4, #12]
 800f3d0:	9b01      	ldr	r3, [sp, #4]
 800f3d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f3d6:	b15b      	cbz	r3, 800f3f0 <__smakebuf_r+0x70>
 800f3d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f3dc:	4630      	mov	r0, r6
 800f3de:	f000 f81d 	bl	800f41c <_isatty_r>
 800f3e2:	b128      	cbz	r0, 800f3f0 <__smakebuf_r+0x70>
 800f3e4:	89a3      	ldrh	r3, [r4, #12]
 800f3e6:	f023 0303 	bic.w	r3, r3, #3
 800f3ea:	f043 0301 	orr.w	r3, r3, #1
 800f3ee:	81a3      	strh	r3, [r4, #12]
 800f3f0:	89a3      	ldrh	r3, [r4, #12]
 800f3f2:	431d      	orrs	r5, r3
 800f3f4:	81a5      	strh	r5, [r4, #12]
 800f3f6:	e7cf      	b.n	800f398 <__smakebuf_r+0x18>

0800f3f8 <_fstat_r>:
 800f3f8:	b538      	push	{r3, r4, r5, lr}
 800f3fa:	4d07      	ldr	r5, [pc, #28]	@ (800f418 <_fstat_r+0x20>)
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	4604      	mov	r4, r0
 800f400:	4608      	mov	r0, r1
 800f402:	4611      	mov	r1, r2
 800f404:	602b      	str	r3, [r5, #0]
 800f406:	f7f2 f865 	bl	80014d4 <_fstat>
 800f40a:	1c43      	adds	r3, r0, #1
 800f40c:	d102      	bne.n	800f414 <_fstat_r+0x1c>
 800f40e:	682b      	ldr	r3, [r5, #0]
 800f410:	b103      	cbz	r3, 800f414 <_fstat_r+0x1c>
 800f412:	6023      	str	r3, [r4, #0]
 800f414:	bd38      	pop	{r3, r4, r5, pc}
 800f416:	bf00      	nop
 800f418:	24004510 	.word	0x24004510

0800f41c <_isatty_r>:
 800f41c:	b538      	push	{r3, r4, r5, lr}
 800f41e:	4d06      	ldr	r5, [pc, #24]	@ (800f438 <_isatty_r+0x1c>)
 800f420:	2300      	movs	r3, #0
 800f422:	4604      	mov	r4, r0
 800f424:	4608      	mov	r0, r1
 800f426:	602b      	str	r3, [r5, #0]
 800f428:	f7f2 f864 	bl	80014f4 <_isatty>
 800f42c:	1c43      	adds	r3, r0, #1
 800f42e:	d102      	bne.n	800f436 <_isatty_r+0x1a>
 800f430:	682b      	ldr	r3, [r5, #0]
 800f432:	b103      	cbz	r3, 800f436 <_isatty_r+0x1a>
 800f434:	6023      	str	r3, [r4, #0]
 800f436:	bd38      	pop	{r3, r4, r5, pc}
 800f438:	24004510 	.word	0x24004510

0800f43c <_init>:
 800f43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f43e:	bf00      	nop
 800f440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f442:	bc08      	pop	{r3}
 800f444:	469e      	mov	lr, r3
 800f446:	4770      	bx	lr

0800f448 <_fini>:
 800f448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f44a:	bf00      	nop
 800f44c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f44e:	bc08      	pop	{r3}
 800f450:	469e      	mov	lr, r3
 800f452:	4770      	bx	lr
