0-prep 0h0m0s748ms
1-yosys 0h0m14s934ms
2-opensta 0h0m1s842ms
3-verilog2def_openroad 0h0m4s916ms
4-ioPlacer 0h0m4s482ms
5-tapcell 0h0m4s686ms
6-klayout_scrot 0h0m5s513ms
7-pdn 0h0m5s515ms
8-replace 0h0m21s509ms
8-resizer 0h0m18s963ms
9-write_verilog 0h0m4s457ms
10-opensta_post_resizer 0h0m1s880ms
11-opendp 0h0m4s858ms
12-klayout_scrot 0h0m5s923ms
13-cts 0h2m30s246ms
14-write_verilog 0h0m4s487ms
15-klayout_scrot 0h0m6s43ms
15-resizer_timing 0h0m16s803ms
16-write_verilog 0h0m4s633ms
17-opensta_post_resizer_timing 0h0m3s188ms
18-fastroute 0h0m22s470ms
19-addspacers 0h0m4s85ms
20-write_verilog 0h0m4s517ms
21-tritonRoute 0h26m10s89ms
22-klayout_scrot 0h0m8s407ms
23-spef_extraction 0h0m14s871ms
24-opensta_spef 0h0m4s870ms
26-write_verilog 0h0m5s45ms
28-klayout_scrot 0h0m6s844ms
31-magic_gen 0h0m26s800ms
32-klayout 0h0m7s267ms
33-klayout_scrot 0h0m7s739ms
35-klayout_scrot 0h0m7s211ms
36-klayout_xor 0h1m54s590ms
37-magic_ext_spice 0h0m35s294ms
38-lvs 0h0m2s759ms
39-magic_drc 0h1m59s854ms
41-or_antenna 0h0m6s290ms
42-cvc 0h0m1s346ms