Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 08:20:57 2023
| Host         : egg running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file utilization_hierarchical.rpt
| Design       : top_level
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|        Instance        |           Module           | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level              |                      (top) |        174 |        174 |       0 |    0 | 305 |      0 |      0 |          0 |
|   (top_level)          |                      (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   clk_reducer          | pwm_module__parameterized0 |         14 |         14 |       0 |    0 |  33 |      0 |      0 |          0 |
|   csr                  |    circular_shift_register |         64 |         64 |       0 |    0 | 128 |      0 |      0 |          0 |
|   genblk1[0].pwm_unit  |                 pwm_module |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[10].pwm_unit |               pwm_module_0 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[11].pwm_unit |               pwm_module_1 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[12].pwm_unit |               pwm_module_2 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[13].pwm_unit |               pwm_module_3 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[14].pwm_unit |               pwm_module_4 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[15].pwm_unit |               pwm_module_5 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[1].pwm_unit  |               pwm_module_6 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[2].pwm_unit  |               pwm_module_7 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[3].pwm_unit  |               pwm_module_8 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[4].pwm_unit  |               pwm_module_9 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[5].pwm_unit  |              pwm_module_10 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[6].pwm_unit  |              pwm_module_11 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[7].pwm_unit  |              pwm_module_12 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[8].pwm_unit  |              pwm_module_13 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
|   genblk1[9].pwm_unit  |              pwm_module_14 |          6 |          6 |       0 |    0 |   9 |      0 |      0 |          0 |
+------------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


