Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto cebc696bec2e41f28eba2c73dd2da734 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pk_decode_behav xil_defaultlib.tb_pk_decode xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port rst on this module [/home/mlatif/Athestia/pkdecode/pkdecode.srcs/sim_1/new/pkdecode_tb.sv:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
