{"vcs1":{"timestamp_begin":1745912442.216289668, "rt":0.69, "ut":0.16, "st":0.05}}
{"vcselab":{"timestamp_begin":1745912442.972859395, "rt":0.58, "ut":0.23, "st":0.04}}
{"link":{"timestamp_begin":1745912443.620731329, "rt":0.57, "ut":0.18, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745912441.982298940}
{"VCS_COMP_START_TIME": 1745912441.982298940}
{"VCS_COMP_END_TIME": 1745912444.296850223}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263888}}
{"vcselab": {"peak_mem": 140052}}
