

================================================================
== Vitis HLS Report for 'hwmm_layer1_Pipeline_prod33'
================================================================
* Date:           Tue Nov 25 19:15:59 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  24.166 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  3.150 us|  3.150 us|  105|  105|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- prod    |      103|      103|         5|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 8 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_5 = load i7 %k" [FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 14 'load' 'k_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp_eq  i7 %k_5, i7 100" [FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %k_5, i7 1" [FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 18 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %.split2, void %.exitStub" [FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 19 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_30_cast = zext i7 %k_5" [FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 20 'zext' 'k_30_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %k_30_cast" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 21 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%input_img_load = load i7 %input_img_addr" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 22 'load' 'input_img_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer1_weights_30_addr = getelementptr i32 %layer1_weights_30, i64 0, i64 %k_30_cast" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 23 'getelementptr' 'layer1_weights_30_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%layer1_weights_30_load = load i7 %layer1_weights_30_addr" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 24 'load' 'layer1_weights_30_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln10 = store i7 %add_ln10, i7 %k" [FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 25 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 15.6>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%input_img_load = load i7 %input_img_addr" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 26 'load' 'input_img_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %input_img_load" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 27 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%layer1_weights_30_load = load i7 %layer1_weights_30_addr" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 28 'load' 'layer1_weights_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 100> <ROM>
ST_2 : Operation 29 [2/2] (12.3ns)   --->   "%mul_s = fmul i32 %bitcast_ln12, i32 %layer1_weights_30_load" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 29 'fmul' 'mul_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 30 [1/2] (12.3ns)   --->   "%mul_s = fmul i32 %bitcast_ln12, i32 %layer1_weights_30_load" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 30 'fmul' 'mul_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 22.5>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sum_load_6 = load i32 %sum" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 31 'load' 'sum_load_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (22.5ns)   --->   "%sum_6 = fadd i32 %sum_load_6, i32 %mul_s" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 32 'fadd' 'sum_6' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 37 'load' 'sum_load' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_60_out, i32 %sum_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 24.1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [FPGA_AI/src/hls/matmul.cpp:8]   --->   Operation 33 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (22.5ns)   --->   "%sum_6 = fadd i32 %sum_load_6, i32 %mul_s" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 34 'fadd' 'sum_6' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln12 = store i32 %sum_6, i32 %sum" [FPGA_AI/src/hls/matmul.cpp:12]   --->   Operation 35 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 0.2ns.

 <State 1>: 3.46ns
The critical path consists of the following:
	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', FPGA_AI/src/hls/matmul.cpp:10) on local variable 'k' [11]  (0 ns)
	'add' operation ('add_ln10', FPGA_AI/src/hls/matmul.cpp:10) [15]  (1.87 ns)
	'store' operation ('store_ln10', FPGA_AI/src/hls/matmul.cpp:10) of variable 'add_ln10', FPGA_AI/src/hls/matmul.cpp:10 on local variable 'k' [28]  (1.59 ns)

 <State 2>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_img_load', FPGA_AI/src/hls/matmul.cpp:12) on array 'input_img' [22]  (3.25 ns)
	'fmul' operation ('mul_s', FPGA_AI/src/hls/matmul.cpp:12) [26]  (12.4 ns)

 <State 3>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_s', FPGA_AI/src/hls/matmul.cpp:12) [26]  (12.4 ns)

 <State 4>: 22.6ns
The critical path consists of the following:
	'load' operation ('sum_load_6', FPGA_AI/src/hls/matmul.cpp:12) on local variable 'sum' [18]  (0 ns)
	'fadd' operation ('sum', FPGA_AI/src/hls/matmul.cpp:12) [27]  (22.6 ns)

 <State 5>: 24.2ns
The critical path consists of the following:
	'fadd' operation ('sum', FPGA_AI/src/hls/matmul.cpp:12) [27]  (22.6 ns)
	'store' operation ('store_ln12', FPGA_AI/src/hls/matmul.cpp:12) of variable 'sum', FPGA_AI/src/hls/matmul.cpp:12 on local variable 'sum' [29]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
