INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Carlos Cano' on host 'carloscano' (Windows NT_amd64 version 6.2) on Sun Jul 01 02:46:49 +0300 2018
INFO: [HLS 200-10] In directory 'D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM'
INFO: [HLS 200-10] Opening project 'D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12'.
INFO: [HLS 200-10] Adding design file 'SRC/2_Manage_CNN.h' to the project
INFO: [HLS 200-10] Adding design file 'SRC/2_Manage_CNN.cpp' to the project
INFO: [HLS 200-10] Adding design file 'SRC/1_keras.h' to the project
INFO: [HLS 200-10] Adding design file 'SRC/1_keras.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'SRC/1_keras_tb.h' to the project
INFO: [HLS 200-10] Adding test bench file 'SRC/1_keras_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'D:/HLS/After_ICDD/ForVivado_NUEVOSPESOS/MergeringBRAM/Conv12/A_Otra'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'SRC/1_keras.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'SRC/2_Manage_CNN.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'INLINE' cannot be applied: Function 'mult' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'fill_Filters' does not exist in function 'Layer1_Conv'.
WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'dst' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 100.820 ; gain = 45.848
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 100.855 ; gain = 45.883
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop_OUT' (SRC/1_keras.cpp:283) in function 'Layer3_Dense(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [60], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:403) in function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:403) in function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left()' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left' into 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:533).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' into 'Layer1_Conv1D' (SRC/1_keras.cpp:108).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col' into 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' into 'Layer1_Conv1D' (SRC/1_keras.cpp:109).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 19, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'Layer1_mult' (SRC/1_keras.cpp:382).
INFO: [XFORM 203-603] Inlining function 'poslin' into 'Layer1_Conv1D' (SRC/1_keras.cpp:114).
INFO: [XFORM 203-603] Inlining function 'poslin' into 'Layer3_Dense' (SRC/1_keras.cpp:292).
INFO: [XFORM 203-603] Inlining function 'Layer1_Conv1D' into 'Layer1_Conv' (SRC/1_keras.cpp:83).
INFO: [XFORM 203-603] Inlining function 'Layer1_Conv' into 'CNN_1D' (SRC/1_keras.cpp:28).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left' into 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:533).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_left' into 'Layer2_Conv1D' (SRC/1_keras.cpp:222).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_col' into 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:468).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_right_col' into 'Layer2_Conv1D' (SRC/1_keras.cpp:223).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'Layer2_mult_inner' (SRC/1_keras.cpp:412).
INFO: [XFORM 203-603] Inlining function 'Layer2_mult_add' into 'Layer2_mult_inner' (SRC/1_keras.cpp:412).
INFO: [XFORM 203-603] Inlining function 'Layer2_Conv1D' into 'Layer2_Conv' (SRC/1_keras.cpp:184).
INFO: [XFORM 203-603] Inlining function 'Layer2_Conv' into 'CNN_1D' (SRC/1_keras.cpp:29).
INFO: [XFORM 203-603] Inlining function 'Layer3_mult_add' into 'Layer3_Dense' (SRC/1_keras.cpp:286).
INFO: [XFORM 203-603] Inlining function 'Layer3_Dense' into 'CNN_1D' (SRC/1_keras.cpp:31).
INFO: [XFORM 203-603] Inlining function 'Layer4_mult_add' into 'Layer4_Dense' (SRC/1_keras.cpp:322).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:01:06 . Memory (MB): peak = 265.859 ; gain = 210.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<24, 16>' into 'Layer4_Dense' (SRC/1_keras.cpp:337) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:283: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:01:08 . Memory (MB): peak = 327.102 ; gain = 272.129
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<24, 16>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:246) in function 'Layer23_Maxpool_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer2_mult_out' (SRC/1_keras.cpp:387).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:137) in function 'Layer12_Maxpool_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer1_mult' (SRC/1_keras.cpp:375).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Convolution_Loop' (SRC/1_keras.cpp:105) in function 'CNN_1D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Convolution_Loop' (SRC/1_keras.cpp:217) in function 'CNN_1D' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Mult' (SRC/1_keras.cpp:279) in function 'CNN_1D' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop_OUT' (SRC/1_keras.cpp:283) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Mult' (SRC/1_keras.cpp:315) in function 'Layer4_Dense' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Layer2_mult_inner' (SRC/1_keras.cpp:406).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_Mult_inner' (SRC/1_keras.cpp:410) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Padding_Read' (SRC/1_keras.cpp:49) in function 'Layer1_ReadPadding' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:282) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:289) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:516) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:522) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:525) in function 'exp_reduce::exp<24, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Layer23_Maxpool_read_label0' (SRC/1_keras.cpp:249) in function 'Layer23_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult_Out' (SRC/1_keras.cpp:391) in function 'Layer2_mult_out' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_SUM' (SRC/1_keras.cpp:398) in function 'Layer2_mult_out' completely.
INFO: [XFORM 203-501] Unrolling loop 'fill_loop' (SRC/1_keras.cpp:123) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Before' (SRC/1_keras.cpp:128) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (SRC/1_keras.cpp:151) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_After' (SRC/1_keras.cpp:161) in function 'Layer12_Maxpool_read' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult' (SRC/1_keras.cpp:381) in function 'Layer1_mult' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Ind_Conv' (SRC/1_keras.cpp:220) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.1.1' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Load_Bias' (SRC/1_keras.cpp:274) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_OUT' (SRC/1_keras.cpp:283) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_DST' (SRC/1_keras.cpp:290) in function 'CNN_1D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Load_Bias' (SRC/1_keras.cpp:310) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_OUT' (SRC/1_keras.cpp:319) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Exp' (SRC/1_keras.cpp:332) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_DIV_Save' (SRC/1_keras.cpp:349) in function 'Layer4_Dense' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_Mult_inner' (SRC/1_keras.cpp:410) in function 'Layer2_mult_inner' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Before' (SRC/1_keras.cpp:42) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_Read' (SRC/1_keras.cpp:52) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop_NFILTERS_PADDING_After' (SRC/1_keras.cpp:60) in function 'Layer1_ReadPadding' completely.
INFO: [XFORM 203-102] Partitioning array 'filters.val.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'filters.val.V.0' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv2_Inter.V.V' (SRC/1_keras.cpp:180) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'maxpool.V.V' (SRC/1_keras.cpp:75) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Layer1_Int.V.V' (SRC/1_keras.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'intermediate.V.V' (SRC/1_keras.cpp:70) .
INFO: [XFORM 203-101] Partitioning array 'Layer3_weightArray.V' (SRC/2_Manage_CNN.cpp:4) in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:388) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V' (SRC/1_keras.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'Layer2_Int.V' (SRC/1_keras.cpp:17) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'Layer3_Int.V' (SRC/1_keras.cpp:20) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'intermediate.V.V' (SRC/1_keras.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'maxpool.V.V' (SRC/1_keras.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V' (SRC/1_keras.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.1' (SRC/1_keras.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Conv2_Inter.V.V' (SRC/1_keras.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (SRC/1_keras.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Exp_Int.V' (SRC/1_keras.cpp:327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Exp_Out.V' (SRC/1_keras.cpp:329) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.0' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.1' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.2' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.3' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.4' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.5' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.6' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.7' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.8' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Layer1_Int.V.V.9' (SRC/1_keras.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.0' (SRC/1_keras.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.1' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.2' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.3' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.4' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.5' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.6' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.7' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.8' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.9' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.0' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.11354' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.2' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.3' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.4' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.5' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.6' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.7' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.8' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_in.V.9' (SRC/1_keras.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.0.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.1.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.2.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.3.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.4.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.5.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.6.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.7.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.8.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'windows_filter.val.V.1.9.0' (SRC/1_keras.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<24, 16>' into 'Layer4_Dense' (SRC/1_keras.cpp:337) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Conv_proc' (SRC/1_keras.cpp:79) to a process function for dataflow in function 'CNN_1D'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (SRC/1_keras.cpp:200) to a process function for dataflow in function 'CNN_1D'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Mult_proc' (SRC/1_keras.cpp:279) to a process function for dataflow in function 'CNN_1D'.
WARNING: [XFORM 203-713] All the elements of global array 'saveValueLayer2.V' (SRC/1_keras.cpp:11) should be updated in process function 'Layer23_Maxpool_read' (SRC/1_keras.cpp:240), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dst.V' (SRC/1_keras.cpp:11) should be updated in process function 'Layer4_Dense' (SRC/1_keras.cpp:306), otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_1D' (SRC/1_keras.cpp:11), detected/extracted 10 process function(s): 
	 'CNN_1D.entry142'
	 'Layer1_ReadPadding'
	 'CNN_1D_Loop_Loop_Conv_proc140'
	 'Layer12_Maxpool_read'
	 'CNN_1D_Loop_2_proc141'
	 'Layer23_Maxpool_read'
	 'CNN_1D_Block_Layer2_Conv.exit65_proc'
	 'CNN_1D_Loop_Loop_Mult_proc'
	 'CNN_1D_Block_.preheader.i.0_proc'
	 'Layer4_Dense'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1) to (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:928:1) in function 'exp_reduce::exp<24, 16>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Layer1_mult' into 'CNN_1D_Loop_Loop_Conv_proc140' (SRC/1_keras.cpp:112->SRC/1_keras.cpp:83->SRC/1_keras.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'Layer2_mult_out' into 'CNN_1D_Loop_2_proc141' (SRC/1_keras.cpp:227->SRC/1_keras.cpp:184->SRC/1_keras.cpp:29) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<24, 16>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CNN_1D_Loop_2_proc141' (SRC/1_keras.cpp:200:6)...19 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 448.875 ; gain = 393.902
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (SRC/1_keras.cpp:135:16) in function 'Layer12_Maxpool_read'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop_Conv' (SRC/1_keras.cpp:79:30) in function 'CNN_1D_Loop_Loop_Conv_proc140' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (SRC/1_keras.cpp:200:14) in function 'CNN_1D_Loop_2_proc141' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<24, 16>' to 'exp<24, 16>' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_exp_apfixed.h:37:1)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Loop_Loop_Mult_proc' to 'CNN_1D_Loop_Loop_Mul' (SRC/1_keras.cpp:279:11)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Loop_Loop_Conv_proc140' to 'CNN_1D_Loop_Loop_Con' (SRC/1_keras.cpp:75)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Loop_2_proc141' to 'CNN_1D_Loop_2_proc14' (SRC/1_keras.cpp:200:6)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Block_Layer2_Conv.exit65_proc' to 'CNN_1D_Block_Layer2_' (SRC/1_keras.cpp:276:2)
WARNING: [XFORM 203-631] Renaming function 'CNN_1D_Block_.preheader.i.0_proc' to 'CNN_1D_Block_.prehea' (SRC/1_keras.cpp:294:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:01:48 . Memory (MB): peak = 646.715 ; gain = 591.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MASTER_CNN' ...
WARNING: [SYN 201-103] Legalizing function name 'CNN_1D.entry11' to 'CNN_1D_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'CNN_1D.entry142' to 'CNN_1D_entry142'.
WARNING: [SYN 201-103] Legalizing function name 'CNN_1D_Block_Layer2_' to 'CNN_1D_Block_Layer2_s'.
WARNING: [SYN 201-103] Legalizing function name 'CNN_1D_Block_.prehea' to 'CNN_1D_Block_prehea'.
WARNING: [SYN 201-103] Legalizing function name 'exp<24, 16>' to 'exp_24_16_s'.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:420): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:427->SRC/1_keras.cpp:412): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' on 'dst_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' on 'Layer2_Int_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:433->SRC/1_keras.cpp:286->SRC/1_keras.cpp:31): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:439->SRC/1_keras.cpp:322): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:439->SRC/1_keras.cpp:322): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply resource assignment of 'DSP48' (SRC/1_keras.cpp:439->SRC/1_keras.cpp:322): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (SRC/1_keras.cpp:18) on 'Layer2_Int_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_entry11'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.267 seconds; current allocated memory: 566.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 566.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_entry142'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 566.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 566.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer1_ReadPadding'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Padding_Read'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 566.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 567.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult_add'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mult_add'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 567.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 567.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Loop_Loop_Con'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_weight'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Convolution_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 568.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 569.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer12_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Loop_Padding_Read'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'src_8_V_V' (SRC/1_keras.cpp:141) and fifo read on port 'src_8_V_V' (SRC/1_keras.cpp:140).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.021 seconds; current allocated memory: 580.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 582.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer2_mult_inner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Layer2_mult_inner'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_1', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) (3.36 ns)
	'add' operation ('p_Val2_51_1', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) (3.02 ns)
	'add' operation ('p_Val2_51_2', SRC/1_keras.cpp:429->SRC/1_keras.cpp:412) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 582.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 582.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Loop_2_proc14'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Convolution_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('sum[0].V', SRC/1_keras.cpp:393->SRC/1_keras.cpp:227->SRC/1_keras.cpp:184->SRC/1_keras.cpp:29) to 'Layer2_mult_inner' (9.4 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.675 seconds; current allocated memory: 588.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 592.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer23_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Padding_Read'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' and 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' and 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' and 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V' and 'store' operation (SRC/1_keras.cpp:253) of variable 'tmp.V', SRC/1_keras.cpp:250 on array 'saveValueLayer2_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (SRC/1_keras.cpp:254) of variable 'tmp.V', SRC/1_keras.cpp:251 on array 'saveValueLayer2_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'saveValueLayer2_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.304 seconds; current allocated memory: 593.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 593.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Block_Layer2_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.375 seconds; current allocated memory: 594.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 595.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Loop_Loop_Mul'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Mult'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Layer3_weightArray_0_16', SRC/1_keras.cpp:286->SRC/1_keras.cpp:31) on array 'Layer3_weightArray_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Layer3_weightArray_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.403 seconds; current allocated memory: 598.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 602.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D_Block_prehea'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 603.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 604.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_24_16_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<24, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 605.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 605.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer4_Dense'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Mult'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weight_V_load_1', SRC/1_keras.cpp:322) on array 'weight_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weight_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 606.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 607.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_1D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 608.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.636 seconds; current allocated memory: 612.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MASTER_CNN'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.217 seconds; current allocated memory: 613.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 613.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_entry11'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_entry11'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 614.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_entry142'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_entry142'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 614.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer1_ReadPadding'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer1_ReadPadding'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 614.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult_add'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mac_muladd_18s_18s_28ns_28_1_1' to 'MASTER_CNN_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult_add'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 614.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Loop_Loop_Con'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Con/Layer1_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Con/Layer1_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Con/Layer1_WeightArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Con/Layer1_WeightArray_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Loop_Loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 616.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer12_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer12_Maxpool_read'.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 622.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer2_mult_inner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mul_mul_18s_18s_28_1_0' to 'MASTER_CNN_mul_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mac_mubkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer2_mult_inner'.
INFO: [HLS 200-111]  Elapsed time: 2.166 seconds; current allocated memory: 621.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Loop_2_proc14'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_2_proc14/Layer2_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_2_proc14/Layer2_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_2_proc14/Layer2_WeightMatrix_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_2_proc14/Layer2_WeightMatrix_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Loop_2_proc14'.
INFO: [HLS 200-111]  Elapsed time: 2.698 seconds; current allocated memory: 627.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer23_Maxpool_read'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer23_Maxpool_read'.
INFO: [HLS 200-111]  Elapsed time: 1.977 seconds; current allocated memory: 629.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Block_Layer2_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Block_Layer2_s/Layer3_Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Block_Layer2_s/Layer3_Bias_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Block_Layer2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 631.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Loop_Loop_Mul'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_0_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_0_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_1_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_1_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_2_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_2_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_3_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN_1D_Loop_Loop_Mul/Layer3_weightArray_3_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mac_mubkb': 60 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Loop_Loop_Mul'.
INFO: [HLS 200-111]  Elapsed time: 2.237 seconds; current allocated memory: 667.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D_Block_prehea'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D_Block_prehea'.
INFO: [HLS 200-111]  Elapsed time: 2.034 seconds; current allocated memory: 670.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_24_16_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_24_16_s_f_x_msb_2_table' to 'exp_24_16_s_f_x_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_24_16_s_exp_x_msb_1_table32' to 'exp_24_16_s_exp_xeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mul_50ns_50ns_100_2_1' to 'MASTER_CNN_mul_50fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mul_50fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_24_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.351 seconds; current allocated memory: 671.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer4_Dense'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mux_32_24_1_1' to 'MASTER_CNN_mux_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_sdiv_32ns_24s_16_36_seq_1' to 'MASTER_CNN_sdiv_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MASTER_CNN_mul_mul_17ns_18s_35_1_1' to 'MASTER_CNN_mul_muibs' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/weight_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/weight_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer4_Dense/Bias_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mul_muibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_mux_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MASTER_CNN_sdiv_3hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer4_Dense'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 673.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_1D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CNN_1D_entry142_U0' to 'start_for_CNN_1D_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Layer12_Maxpool_read_U0' to 'start_for_Layer12kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Layer23_Maxpool_read_U0' to 'start_for_Layer23lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_1D'.
INFO: [HLS 200-111]  Elapsed time: 4.881 seconds; current allocated memory: 685.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MASTER_CNN'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Config_rep' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/src_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/dst_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/saveValueLayer1_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/saveValueLayer2_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/saveValueLayer3_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer1_WeightArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer1_BiasArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer2_WeightMatrix_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer2_BiasArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_weightArray_0_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_weightArray_1_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_weightArray_2_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_weightArray_3_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer3_Bias_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer4_weightArray_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MASTER_CNN/Layer4_Bias_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MASTER_CNN' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Config_rep', 'src_V' and 'dst_V' to AXI-Lite port BUS_A.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer1_WeightArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer1_WeightArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer1_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer1_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer2_WeightMatrix_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer2_WeightMatrix_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer2_BiasArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer2_BiasArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_0_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_0_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_1_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_1_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_2_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_2_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_3_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_weightArray_3_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer3_Bias_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer4_weightArray_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer4_weightArray_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer4_Bias_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MASTER_CNN/Layer4_Bias_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MASTER_CNN'.
INFO: [HLS 200-111]  Elapsed time: 7.406 seconds; current allocated memory: 687.607 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'MASTER_CNN_mul_50fYi_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'exp_24_16_s_f_x_mdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_24_16_s_exp_xeOg_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'MASTER_CNN_sdiv_3hbi_div'
INFO: [RTMG 210-278] Implementing memory 'CNN_1D_Layer3_Int_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d7_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d192_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d210_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d104_A' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w18_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer12kbM' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer23lbW' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:05 ; elapsed = 00:03:21 . Memory (MB): peak = 863.938 ; gain = 808.965
INFO: [SYSC 207-301] Generating SystemC RTL for MASTER_CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for MASTER_CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for MASTER_CNN.
INFO: [HLS 200-112] Total elapsed time: 200.96 seconds; peak allocated memory: 687.607 MB.
