 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: UART                                Date:  4-30-2019,  2:49PM
Device Used: XA2C384-11-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
41 /384 ( 11%) 77  /1344 (  6%) 100 /960  ( 10%) 40 /384 ( 10%) 12 /118 ( 10%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    25/40     6/56     0/ 4    0/1      0/1      0/1      0/1
FB2      16/16*    29/40    42/56     0/ 6    0/1      1/1*     0/1      0/1
FB3       8/16     34/40    20/56     1/ 5    1/1*     1/1*     1/1*     0/1
FB4       1/16     12/40     9/56     1/ 4    0/1      0/1      0/1      0/1
FB5       0/16      0/40     0/56     0/ 5    0/1      0/1      0/1      0/1
FB6       0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB7       0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB8       0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB9       0/16      0/40     0/56     0/ 3    0/1      0/1      0/1      0/1
FB10      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB11      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB12      0/16      0/40     0/56     0/ 4    0/1      0/1      0/1      0/1
FB13      0/16      0/40     0/56     0/ 4    0/1      0/1      0/1      0/1
FB14      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB15      0/16      0/40     0/56     0/ 5    0/1      0/1      0/1      0/1
FB16      0/16      0/40     0/56     0/ 4    0/1      0/1      0/1      0/1
FB17      0/16      0/40     0/56     0/ 5    0/1      0/1      0/1      0/1
FB18      0/16      0/40     0/56     0/ 5    0/1      0/1      0/1      0/1
FB19      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB20      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB21      0/16      0/40     0/56     0/ 4    0/1      0/1      0/1      0/1
FB22      0/16      0/40     0/56     0/ 3    0/1      0/1      0/1      0/1
FB23      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB24      0/16      0/40     0/56     0/ 3    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    41/384   100/960   77/1344   2/118   1/24     2/24     1/24     0/24

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
2/3         0/1         0/4         0/1

Signal 'LOAD' mapped onto global clock net GCK0.
Signal 'CLK50' mapped onto global clock net GCK1.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :     6    108
Output        :    2           2    |  GCK/IO           :     2      3
Bidirectional :    0           0    |  GTS/IO           :     3      4
GCK           :    2           2    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     0      1
GSR           :    0           0    |  DGE/IO           :     0      1
                 ----        ----
        Total     12          12

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'UART.ise'.
*************************  Summary of Mapped Logic  ************************

** 2 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
BUSY                2     5     2    FB3_3   138   I/O       O       LVCMOS18           FAST LATCH   RESET
TXD                 9     12    2    FB4_1   9     I/O       O       LVCMOS18           FAST         

** 39 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
divider<23>         0     0     FB1_1   DFF     RESET
divider<22>         0     0     FB1_2   DFF     RESET
output<2>           1     7     FB1_3   DFF     RESET
output<3>           3     7     FB1_4   DFF     RESET
divider<21>         0     0     FB1_5   DFF     RESET
divider<20>         0     0     FB1_6   DFF     RESET
divider<19>         0     0     FB1_7   DFF     RESET
divider<18>         0     0     FB1_8   DFF     RESET
divider<17>         0     0     FB1_9   DFF     RESET
divider<16>         0     0     FB1_10  DFF     RESET
divider<15>         0     0     FB1_11  DFF     RESET
output<4>           2     16    FB1_12  DFF     RESET
output<5>           0     0     FB1_13  DFF     RESET
divider<14>         0     0     FB1_14  DFF     RESET
divider<13>         0     0     FB1_15  DFF     RESET
divider<12>         0     0     FB1_16  DFF     RESET
output<6>           0     0     FB2_1   DFF     RESET
divider<2>          6     23    FB2_2   DFF     RESET
output<7>           0     0     FB2_3   DFF     RESET
output<8>           0     0     FB2_4   DFF     RESET
output<9>           0     0     FB2_5   DFF     RESET
divider<1>          6     23    FB2_6   DFF     RESET
divider<0>          3     22    FB2_7   DFF     RESET
clk                 3     21    FB2_8   TFF     RESET
divider<11>         4     25    FB2_9   DFF     RESET
divider<9>          6     24    FB2_10  DFF     RESET
divider<8>          2     4     FB2_11  TFF     RESET
divider<7>          2     3     FB2_12  DFF     RESET
start               1     1     FB2_13  DFF     RESET
divider<24>         0     0     FB2_14  DFF     RESET
divider<5>          5     24    FB2_15  DFF     RESET
divider<3>          6     23    FB2_16  DFF     RESET
divider<10>         5     19    FB3_8   DFF     RESET
divider<4>          5     19    FB3_9   DFF     RESET
divider<6>          2     9     FB3_10  DFF     RESET
count<1>            3     3     FB3_11  TFF     RESET
count<2>            3     4     FB3_13  TFF     RESET
count<3>            3     5     FB3_14  TFF     RESET
count<0>            3     6     FB3_15  TFF     RESET

** 10 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
DATA<0>             2    FB1_3   143   GSR/I/O   I       LVCMOS18 KPR
DATA<1>             2    FB1_4   142   I/O       I       LVCMOS18 KPR
DATA<2>             2    FB1_12  140   I/O       I       LVCMOS18 KPR
DATA<3>             2    FB1_13  139   I/O       I       LVCMOS18 KPR
DATA<4>             2    FB2_1   2     GTS/I/O   I       LVCMOS18 KPR
DATA<5>             2    FB2_3   3     GTS/I/O   I       LVCMOS18 KPR
DATA<6>             2    FB2_4   4     I/O       I       LVCMOS18 KPR
DATA<7>             2    FB2_5   5     GTS/I/O   I       LVCMOS18 KPR
CLK50               1    FB7_12  32    GCK/I/O   GCK     LVCMOS18 KPR
LOAD                1    FB7_15  30    GCK/I/O   GCK     LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               25/15
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   6/50
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
divider<23>                   0     FB1_1        (b)     (b)               
divider<22>                   0     FB1_2        (b)     (b)               
output<2>                     1     FB1_3   143  GSR/I/O I                 
output<3>                     3     FB1_4   142  I/O     I                 
divider<21>                   0     FB1_5        (b)     (b)               
divider<20>                   0     FB1_6        (b)     (b)               
divider<19>                   0     FB1_7        (b)     (b)               
divider<18>                   0     FB1_8        (b)     (b)               
divider<17>                   0     FB1_9        (b)     (b)               
divider<16>                   0     FB1_10       (b)     (b)               
divider<15>                   0     FB1_11       (b)     (b)               
output<4>                     2     FB1_12  140  I/O     I                 
output<5>                     0     FB1_13  139  I/O     I                 
divider<14>                   0     FB1_14       (b)     (b)               
divider<13>                   0     FB1_15       (b)     (b)               
divider<12>                   0     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: divider<0>        10: divider<18>       18: divider<2> 
  2: divider<10>       11: divider<19>       19: divider<3> 
  3: divider<11>       12: divider<1>        20: divider<4> 
  4: divider<12>       13: divider<20>       21: divider<5> 
  5: divider<13>       14: divider<21>       22: divider<6> 
  6: divider<14>       15: divider<22>       23: divider<7> 
  7: divider<15>       16: divider<23>       24: divider<8> 
  8: divider<16>       17: divider<24>       25: divider<9> 
  9: divider<17>      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
divider<23>       ........................................ 0       
divider<22>       ........................................ 0       
output<2>         X..........X.....XXXXX.................. 7       
output<3>         .XX.................XXXXX............... 7       
divider<21>       ........................................ 0       
divider<20>       ........................................ 0       
divider<19>       ........................................ 0       
divider<18>       ........................................ 0       
divider<17>       ........................................ 0       
divider<16>       ........................................ 0       
divider<15>       ........................................ 0       
output<4>         .XXXXXXXXXX.XXXXX.......X............... 16      
divider<14>       ........................................ 0       
divider<13>       ........................................ 0       
divider<12>       ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               29/11
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   42/14
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
output<6>                     0     FB2_1   2    GTS/I/O I                 
divider<2>                    6     FB2_2        (b)     (b)               
output<7>                     0     FB2_3   3    GTS/I/O I                 
output<8>                     0     FB2_4   4    I/O     I                 
output<9>                     0     FB2_5   5    GTS/I/O I                 
divider<1>                    6     FB2_6        (b)     (b)               
divider<0>                    3     FB2_7        (b)     (b)               
clk                           3     FB2_8        (b)     (b)               
divider<11>                   4     FB2_9        (b)     (b)               
divider<9>                    6     FB2_10       (b)     (b)               
divider<8>                    2     FB2_11       (b)     (b)               
divider<7>                    2     FB2_12       (b)     (b)               
start                         1     FB2_13       (b)     (b)        +      
divider<24>                   0     FB2_14       (b)     (b)               
divider<5>                    5     FB2_15  6    GTS/I/O (b)               
divider<3>                    6     FB2_16  7    I/O     (b)               

Signals Used by Logic in Function Block
  1: BUSY              11: divider<18>       21: divider<4> 
  2: divider<0>        12: divider<19>       22: divider<5> 
  3: divider<10>       13: divider<1>        23: divider<6> 
  4: divider<11>       14: divider<20>       24: divider<7> 
  5: divider<12>       15: divider<21>       25: divider<8> 
  6: divider<13>       16: divider<22>       26: divider<9> 
  7: divider<14>       17: divider<23>       27: output<2>.COMB 
  8: divider<15>       18: divider<24>       28: output<3>.COMB 
  9: divider<16>       19: divider<2>        29: output<4>.COMB 
 10: divider<17>       20: divider<3>       

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
divider<2>        .XX.XXXXXXXXXXXXXXXXX.XXX..X............ 23      
divider<1>        .XX.XXXXXXXXXXXXXXXXX.XXX..X............ 23      
divider<0>        .XX.XXXXXXXX.XXXXXXXX.XXX..X............ 22      
clk               ..X.XXXXXXXX.XXXXXXXX.XXX..X............ 21      
divider<11>       ..XXXXXXXXXX.XXXXXXXX.XXXXXXX........... 25      
divider<9>        ..X.XXXXXXXX.XXXXXXXX.XXXXXXX........... 24      
divider<8>        .......................XX.X.X........... 4       
divider<7>        .......................X..X.X........... 3       
start             X....................................... 1       
divider<24>       ........................................ 0       
divider<5>        .XX.XXXXXXXXXXXXXXXXXXXXX...X........... 24      
divider<3>        .XX.XXXXXXXXXXXXXXXXX.XXX..X............ 23      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               34/6
Number of function block control terms used/remaining:        3/1
Number of PLA product terms used/remaining:                   20/36
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1        (b)           
(unused)                      0     FB3_2        (b)           
BUSY                          2     FB3_3   138  I/O     O              +  
(unused)                      0     FB3_4   137  I/O           
(unused)                      0     FB3_5   136  I/O           
(unused)                      0     FB3_6        (b)           
(unused)                      0     FB3_7        (b)           
divider<10>                   5     FB3_8        (b)     (b)               
divider<4>                    5     FB3_9        (b)     (b)               
divider<6>                    2     FB3_10       (b)     (b)               
count<1>                      3     FB3_11       (b)     (b)    +   +      
(unused)                      0     FB3_12  135  I/O           
count<2>                      3     FB3_13       (b)     (b)    +   +      
count<3>                      3     FB3_14       (b)     (b)    +   +      
count<0>                      3     FB3_15       (b)     (b)    +   +      
(unused)                      0     FB3_16  134  I/O           

Signals Used by Logic in Function Block
  1: clk               13: divider<16>       24: divider<3> 
  2: count<0>          14: divider<17>       25: divider<4> 
  3: count<1>          15: divider<18>       26: divider<5> 
  4: count<2>          16: divider<19>       27: divider<6> 
  5: count<3>          17: divider<1>        28: divider<7> 
  6: divider<0>        18: divider<20>       29: divider<8> 
  7: divider<10>       19: divider<21>       30: divider<9> 
  8: divider<11>       20: divider<22>       31: output<2>.COMB 
  9: divider<12>       21: divider<23>       32: output<3>.COMB 
 10: divider<13>       22: divider<24>       33: output<4>.COMB 
 11: divider<14>       23: divider<2>        34: start 
 12: divider<15>      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
BUSY              .XXXX............................X...... 5       
divider<10>       ......XXXXXXXXXX.XXXXX.....XXXX......... 19      
divider<4>        .....X..XXXXXXXXXXXXXXXXX......X........ 19      
divider<6>        .....X..........X.....XXXXX...X.X....... 9       
count<1>          XX...............................X...... 3       
count<2>          XXX..............................X...... 4       
count<3>          XXXX.............................X...... 5       
count<0>          XXXXX............................X...... 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               12/28
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   9/47
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
TXD                           9     FB4_1   9    I/O     O                 
(unused)                      0     FB4_2   10   I/O           
(unused)                      0     FB4_3   11   I/O           
(unused)                      0     FB4_4   12   I/O           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7        (b)           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11       (b)           
(unused)                      0     FB4_12       (b)           
(unused)                      0     FB4_13       (b)           
(unused)                      0     FB4_14       (b)           
(unused)                      0     FB4_15       (b)           
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block
  1: count<0>           5: output<2>          9: output<6> 
  2: count<1>           6: output<3>         10: output<7> 
  3: count<2>           7: output<4>         11: output<8> 
  4: count<3>           8: output<5>         12: output<9> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
TXD               XXXXXXXXXXXX............................ 12      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB5_1        (b)           
(unused)                      0     FB5_2   133  I/O           
(unused)                      0     FB5_3   132  I/O           
(unused)                      0     FB5_4        (b)           
(unused)                      0     FB5_5        (b)           
(unused)                      0     FB5_6        (b)           
(unused)                      0     FB5_7        (b)           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11       (b)           
(unused)                      0     FB5_12       (b)           
(unused)                      0     FB5_13  131  I/O           
(unused)                      0     FB5_14       (b)           
(unused)                      0     FB5_15  130  I/O           
(unused)                      0     FB5_16  129  I/O           
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB6_1        (b)           
(unused)                      0     FB6_2   13   I/O           
(unused)                      0     FB6_3   14   I/O           
(unused)                      0     FB6_4   15   I/O           
(unused)                      0     FB6_5        (b)           
(unused)                      0     FB6_6        (b)           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
(unused)                      0     FB6_12       (b)           
(unused)                      0     FB6_13  16   I/O           
(unused)                      0     FB6_14  17   I/O           
(unused)                      0     FB6_15       (b)           
(unused)                      0     FB6_16  18   I/O           
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB7_1   35   CDR/I/O       
(unused)                      0     FB7_2        (b)           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4   34   I/O           
(unused)                      0     FB7_5   33   I/O           
(unused)                      0     FB7_6        (b)           
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11       (b)           
(unused)                      0     FB7_12  32   GCK/I/O GCK   
(unused)                      0     FB7_13       (b)           
(unused)                      0     FB7_14  31   I/O           
(unused)                      0     FB7_15  30   GCK/I/O GCK   
(unused)                      0     FB7_16       (b)           
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1        (b)           
(unused)                      0     FB8_2   38   GCK/I/O       
(unused)                      0     FB8_3        (b)           
(unused)                      0     FB8_4        (b)           
(unused)                      0     FB8_5   39   DGE/I/O       
(unused)                      0     FB8_6        (b)           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11       (b)           
(unused)                      0     FB8_12       (b)           
(unused)                      0     FB8_13  40   I/O           
(unused)                      0     FB8_14  41   I/O           
(unused)                      0     FB8_15  42   I/O           
(unused)                      0     FB8_16  43   I/O           
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB9_1        (b)           
(unused)                      0     FB9_2   28   I/O           
(unused)                      0     FB9_3        (b)           
(unused)                      0     FB9_4        (b)           
(unused)                      0     FB9_5        (b)           
(unused)                      0     FB9_6        (b)           
(unused)                      0     FB9_7        (b)           
(unused)                      0     FB9_8        (b)           
(unused)                      0     FB9_9        (b)           
(unused)                      0     FB9_10       (b)           
(unused)                      0     FB9_11       (b)           
(unused)                      0     FB9_12       (b)           
(unused)                      0     FB9_13       (b)           
(unused)                      0     FB9_14       (b)           
(unused)                      0     FB9_15  26   I/O           
(unused)                      0     FB9_16  25   I/O           
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  44   I/O           
(unused)                      0     FB10_2  45   I/O           
(unused)                      0     FB10_3       (b)           
(unused)                      0     FB10_4  46   I/O           
(unused)                      0     FB10_5       (b)           
(unused)                      0     FB10_6       (b)           
(unused)                      0     FB10_7       (b)           
(unused)                      0     FB10_8       (b)           
(unused)                      0     FB10_9       (b)           
(unused)                      0     FB10_10      (b)           
(unused)                      0     FB10_11      (b)           
(unused)                      0     FB10_12      (b)           
(unused)                      0     FB10_13      (b)           
(unused)                      0     FB10_14 48   I/O           
(unused)                      0     FB10_15 49   I/O           
(unused)                      0     FB10_16 50   I/O           
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB11_1  24   I/O           
(unused)                      0     FB11_2  23   I/O           
(unused)                      0     FB11_3  22   I/O           
(unused)                      0     FB11_4  21   I/O           
(unused)                      0     FB11_5  20   I/O           
(unused)                      0     FB11_6       (b)           
(unused)                      0     FB11_7       (b)           
(unused)                      0     FB11_8       (b)           
(unused)                      0     FB11_9       (b)           
(unused)                      0     FB11_10      (b)           
(unused)                      0     FB11_11      (b)           
(unused)                      0     FB11_12 19   I/O           
(unused)                      0     FB11_13      (b)           
(unused)                      0     FB11_14      (b)           
(unused)                      0     FB11_15      (b)           
(unused)                      0     FB11_16      (b)           
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1  51   I/O           
(unused)                      0     FB12_2  52   I/O           
(unused)                      0     FB12_3  53   I/O           
(unused)                      0     FB12_4       (b)           
(unused)                      0     FB12_5  54   I/O           
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
(unused)                      0     FB12_10      (b)           
(unused)                      0     FB12_11      (b)           
(unused)                      0     FB12_12      (b)           
(unused)                      0     FB12_13      (b)           
(unused)                      0     FB12_14      (b)           
(unused)                      0     FB12_15      (b)           
(unused)                      0     FB12_16      (b)           
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB13_1       (b)           
(unused)                      0     FB13_2       (b)           
(unused)                      0     FB13_3  112  I/O           
(unused)                      0     FB13_4  113  I/O           
(unused)                      0     FB13_5       (b)           
(unused)                      0     FB13_6       (b)           
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
(unused)                      0     FB13_12 114  I/O           
(unused)                      0     FB13_13 115  I/O           
(unused)                      0     FB13_14      (b)           
(unused)                      0     FB13_15      (b)           
(unused)                      0     FB13_16      (b)           
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB14_1  111  I/O           
(unused)                      0     FB14_2  110  I/O           
(unused)                      0     FB14_3  107  I/O           
(unused)                      0     FB14_4  106  I/O           
(unused)                      0     FB14_5  105  I/O           
(unused)                      0     FB14_6       (b)           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
(unused)                      0     FB14_13 104  I/O           
(unused)                      0     FB14_14      (b)           
(unused)                      0     FB14_15      (b)           
(unused)                      0     FB14_16      (b)           
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2  116  I/O           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5  117  I/O           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11      (b)           
(unused)                      0     FB15_12      (b)           
(unused)                      0     FB15_13 118  I/O           
(unused)                      0     FB15_14      (b)           
(unused)                      0     FB15_15 119  I/O           
(unused)                      0     FB15_16 120  I/O           
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1  103  I/O           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3  102  I/O           
(unused)                      0     FB16_4       (b)           
(unused)                      0     FB16_5       (b)           
(unused)                      0     FB16_6       (b)           
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
(unused)                      0     FB16_11      (b)           
(unused)                      0     FB16_12      (b)           
(unused)                      0     FB16_13      (b)           
(unused)                      0     FB16_14 101  I/O           
(unused)                      0     FB16_15      (b)           
(unused)                      0     FB16_16 100  I/O           
*********************************** FB17 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB17_1       (b)           
(unused)                      0     FB17_2  121  I/O           
(unused)                      0     FB17_3       (b)           
(unused)                      0     FB17_4       (b)           
(unused)                      0     FB17_5       (b)           
(unused)                      0     FB17_6       (b)           
(unused)                      0     FB17_7       (b)           
(unused)                      0     FB17_8       (b)           
(unused)                      0     FB17_9       (b)           
(unused)                      0     FB17_10      (b)           
(unused)                      0     FB17_11      (b)           
(unused)                      0     FB17_12 124  I/O           
(unused)                      0     FB17_13 125  I/O           
(unused)                      0     FB17_14 126  I/O           
(unused)                      0     FB17_15      (b)           
(unused)                      0     FB17_16 128  I/O           
*********************************** FB18 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB18_1       (b)           
(unused)                      0     FB18_2       (b)           
(unused)                      0     FB18_3  98   I/O           
(unused)                      0     FB18_4  97   I/O           
(unused)                      0     FB18_5  96   I/O           
(unused)                      0     FB18_6       (b)           
(unused)                      0     FB18_7       (b)           
(unused)                      0     FB18_8       (b)           
(unused)                      0     FB18_9       (b)           
(unused)                      0     FB18_10      (b)           
(unused)                      0     FB18_11      (b)           
(unused)                      0     FB18_12 95   I/O           
(unused)                      0     FB18_13 94   I/O           
(unused)                      0     FB18_14      (b)           
(unused)                      0     FB18_15      (b)           
(unused)                      0     FB18_16      (b)           
*********************************** FB19 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB19_1       (b)           
(unused)                      0     FB19_2       (b)           
(unused)                      0     FB19_3  74   I/O           
(unused)                      0     FB19_4  75   I/O           
(unused)                      0     FB19_5  76   I/O           
(unused)                      0     FB19_6       (b)           
(unused)                      0     FB19_7       (b)           
(unused)                      0     FB19_8       (b)           
(unused)                      0     FB19_9       (b)           
(unused)                      0     FB19_10      (b)           
(unused)                      0     FB19_11      (b)           
(unused)                      0     FB19_12 77   I/O           
(unused)                      0     FB19_13 78   I/O           
(unused)                      0     FB19_14 79   I/O           
(unused)                      0     FB19_15      (b)           
(unused)                      0     FB19_16      (b)           
*********************************** FB20 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB20_1  71   I/O           
(unused)                      0     FB20_2  70   I/O           
(unused)                      0     FB20_3  69   I/O           
(unused)                      0     FB20_4  68   I/O           
(unused)                      0     FB20_5  66   I/O           
(unused)                      0     FB20_6       (b)           
(unused)                      0     FB20_7       (b)           
(unused)                      0     FB20_8       (b)           
(unused)                      0     FB20_9       (b)           
(unused)                      0     FB20_10      (b)           
(unused)                      0     FB20_11      (b)           
(unused)                      0     FB20_12      (b)           
(unused)                      0     FB20_13 64   I/O           
(unused)                      0     FB20_14      (b)           
(unused)                      0     FB20_15      (b)           
(unused)                      0     FB20_16      (b)           
*********************************** FB21 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB21_1  80   I/O           
(unused)                      0     FB21_2       (b)           
(unused)                      0     FB21_3  81   I/O           
(unused)                      0     FB21_4       (b)           
(unused)                      0     FB21_5       (b)           
(unused)                      0     FB21_6       (b)           
(unused)                      0     FB21_7       (b)           
(unused)                      0     FB21_8       (b)           
(unused)                      0     FB21_9       (b)           
(unused)                      0     FB21_10      (b)           
(unused)                      0     FB21_11      (b)           
(unused)                      0     FB21_12 82   I/O           
(unused)                      0     FB21_13      (b)           
(unused)                      0     FB21_14      (b)           
(unused)                      0     FB21_15 83   I/O           
(unused)                      0     FB21_16      (b)           
*********************************** FB22 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB22_1       (b)           
(unused)                      0     FB22_2  61   I/O           
(unused)                      0     FB22_3       (b)           
(unused)                      0     FB22_4       (b)           
(unused)                      0     FB22_5       (b)           
(unused)                      0     FB22_6       (b)           
(unused)                      0     FB22_7       (b)           
(unused)                      0     FB22_8       (b)           
(unused)                      0     FB22_9       (b)           
(unused)                      0     FB22_10      (b)           
(unused)                      0     FB22_11      (b)           
(unused)                      0     FB22_12 60   I/O           
(unused)                      0     FB22_13      (b)           
(unused)                      0     FB22_14 59   I/O           
(unused)                      0     FB22_15      (b)           
(unused)                      0     FB22_16      (b)           
*********************************** FB23 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB23_1       (b)           
(unused)                      0     FB23_2       (b)           
(unused)                      0     FB23_3  85   I/O           
(unused)                      0     FB23_4  86   I/O           
(unused)                      0     FB23_5  87   I/O           
(unused)                      0     FB23_6       (b)           
(unused)                      0     FB23_7       (b)           
(unused)                      0     FB23_8       (b)           
(unused)                      0     FB23_9       (b)           
(unused)                      0     FB23_10      (b)           
(unused)                      0     FB23_11      (b)           
(unused)                      0     FB23_12 88   I/O           
(unused)                      0     FB23_13 91   I/O           
(unused)                      0     FB23_14 92   I/O           
(unused)                      0     FB23_15      (b)           
(unused)                      0     FB23_16      (b)           
*********************************** FB24 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB24_1       (b)           
(unused)                      0     FB24_2  58   I/O           
(unused)                      0     FB24_3       (b)           
(unused)                      0     FB24_4       (b)           
(unused)                      0     FB24_5       (b)           
(unused)                      0     FB24_6       (b)           
(unused)                      0     FB24_7       (b)           
(unused)                      0     FB24_8       (b)           
(unused)                      0     FB24_9       (b)           
(unused)                      0     FB24_10      (b)           
(unused)                      0     FB24_11      (b)           
(unused)                      0     FB24_12 57   I/O           
(unused)                      0     FB24_13      (b)           
(unused)                      0     FB24_14 56   I/O           
(unused)                      0     FB24_15      (b)           
(unused)                      0     FB24_16      (b)           
*******************************  Equations  ********************************

********** Mapped Logic **********

LDCP_BUSY: LDCP port map (BUSY,'0',,'0',start);
BUSY_G <= (NOT count(0) AND count(1) AND NOT count(2) AND count(3));


TXD <= (NOT count(0) AND NOT count(2))
	XOR ((count(0) AND count(1) AND output(3) AND NOT count(2) AND 
	NOT count(3))
	OR (count(0) AND count(1) AND count(2) AND NOT count(3) AND 
	output(7))
	OR (count(0) AND NOT count(1) AND count(2) AND NOT count(3) AND 
	output(5))
	OR (count(0) AND NOT count(1) AND NOT count(2) AND count(3) AND 
	output(9))
	OR (NOT count(0) AND count(1) AND NOT output(2) AND NOT count(2) AND 
	NOT count(3))
	OR (NOT count(0) AND count(1) AND count(2) AND NOT count(3) AND 
	output(6))
	OR (NOT count(0) AND NOT count(1) AND output(4) AND count(2) AND 
	NOT count(3))
	OR (NOT count(0) AND NOT count(1) AND NOT count(2) AND count(3) AND 
	NOT output(8)));

FTCPE_clk: FTCPE port map (clk,clk_T,CLK50,'0','0','1');
clk_T <= NOT (((NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB)
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(2) AND NOT divider(4) AND NOT divider(6))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(4) AND NOT divider(3) AND NOT divider(6))));

FTCPE_count0: FTCPE port map (count(0),count_T(0),clk,start,'0','1');
count_T(0) <= NOT ((NOT count(0) AND count(1) AND NOT count(2) AND count(3)));

FTCPE_count1: FTCPE port map (count(1),count(0),clk,start,'0','1');

FTCPE_count2: FTCPE port map (count(2),count_T(2),clk,start,'0','1');
count_T(2) <= (count(0) AND count(1));

FTCPE_count3: FTCPE port map (count(3),count_T(3),clk,start,'0','1');
count_T(3) <= (count(0) AND count(1) AND count(2));

FDCPE_divider0: FDCPE port map (divider(0),divider_D(0),CLK50,'0','0','1');
divider_D(0) <= ((NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND NOT divider(0))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(2) AND NOT divider(0) AND NOT divider(4) AND 
	NOT divider(6))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(0) AND NOT divider(4) AND NOT divider(3) AND 
	NOT divider(6)));

FDCPE_divider1: FDCPE port map (divider(1),divider_D(1),CLK50,'0','0','1');
divider_D(1) <= ((NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND divider(0) AND 
	NOT divider(1))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND NOT divider(0) AND 
	divider(1))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(2) AND divider(0) AND NOT divider(4) AND 
	NOT divider(6) AND NOT divider(1))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(2) AND NOT divider(0) AND NOT divider(4) AND 
	NOT divider(6) AND divider(1))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND divider(0) AND NOT divider(4) AND NOT divider(3) AND 
	NOT divider(6) AND NOT divider(1))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(0) AND NOT divider(4) AND NOT divider(3) AND 
	NOT divider(6) AND divider(1)));

FDCPE_divider2: FDCPE port map (divider(2),divider_D(2),CLK50,'0','0','1');
divider_D(2) <= ((NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND divider(2) AND 
	NOT divider(0))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND divider(2) AND 
	NOT divider(1))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND NOT divider(2) AND 
	divider(0) AND divider(1))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND divider(2) AND NOT divider(0) AND NOT divider(4) AND 
	NOT divider(3) AND NOT divider(6))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND divider(2) AND NOT divider(4) AND NOT divider(3) AND 
	NOT divider(6) AND NOT divider(1))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(2) AND divider(0) AND NOT divider(4) AND 
	NOT divider(6) AND divider(1)));

FDCPE_divider3: FDCPE port map (divider(3),divider_D(3),CLK50,'0','0','1');
divider_D(3) <= ((NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND NOT divider(2) AND 
	divider(3))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND NOT divider(0) AND 
	divider(3))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND divider(3) AND 
	NOT divider(1))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND divider(2) AND 
	divider(0) AND NOT divider(3) AND divider(1))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND NOT divider(2) AND NOT divider(4) AND divider(3) AND 
	NOT divider(6))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND divider(2) AND divider(0) AND NOT divider(4) AND 
	NOT divider(3) AND NOT divider(6) AND divider(1)));

FDCPE_divider4: FDCPE port map (divider(4),divider_D(4),CLK50,'0','0','1');
divider_D(4) <= ((NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND NOT divider(2) AND 
	divider(4))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND NOT divider(0) AND 
	divider(4))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND divider(4) AND 
	NOT divider(3))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND divider(4) AND 
	NOT divider(1))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND divider(2) AND 
	divider(0) AND NOT divider(4) AND divider(3) AND divider(1)));

FDCPE_divider5: FDCPE port map (divider(5),divider_D(5),CLK50,'0','0','1');
divider_D(5) <= (output(4).COMB AND divider(5))
	XOR ((output(4).COMB AND divider(2) AND divider(0) AND 
	divider(4) AND divider(3) AND divider(1))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT output(4).COMB AND NOT divider(8) AND NOT divider(2) AND NOT divider(4) AND 
	NOT divider(6) AND divider(5))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT output(4).COMB AND NOT divider(8) AND NOT divider(4) AND NOT divider(3) AND 
	NOT divider(6) AND divider(5))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT divider(8) AND divider(2) AND divider(0) AND divider(4) AND 
	divider(3) AND NOT divider(6) AND NOT divider(5) AND divider(1)));

FDCPE_divider6: FDCPE port map (divider(6),divider_D(6),CLK50,'0','0','1');
divider_D(6) <= ((NOT output(2).COMB AND output(4).COMB AND divider(6))
	OR (NOT output(2).COMB AND output(4).COMB AND divider(2) AND 
	divider(0) AND divider(4) AND divider(3) AND divider(5) AND 
	divider(1)));

FDCPE_divider7: FDCPE port map (divider(7),divider_D(7),CLK50,'0','0','1');
divider_D(7) <= ((divider(7) AND NOT output(2).COMB AND output(4).COMB)
	OR (NOT divider(7) AND output(2).COMB AND output(4).COMB));

FTCPE_divider8: FTCPE port map (divider(8),divider_T(8),CLK50,'0','0','1');
divider_T(8) <= ((NOT output(4).COMB AND divider(8))
	OR (divider(7) AND output(2).COMB AND output(4).COMB));

FDCPE_divider9: FDCPE port map (divider(9),divider_D(9),CLK50,'0','0','1');
divider_D(9) <= ((NOT divider(7) AND output(4).COMB AND divider(9))
	OR (NOT output(2).COMB AND output(4).COMB AND divider(9))
	OR (divider(7) AND output(2).COMB AND output(4).COMB AND 
	divider(8) AND NOT divider(9))
	OR (NOT divider(12) AND NOT divider(13) AND NOT divider(14) AND 
	NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND NOT divider(18) AND 
	NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND NOT divider(22) AND 
	NOT divider(23) AND NOT divider(24) AND output(3).COMB AND NOT divider(8) AND 
	divider(9))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT output(4).COMB AND NOT divider(8) AND NOT divider(2) AND NOT divider(4) AND 
	NOT divider(6))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT output(4).COMB AND NOT divider(8) AND NOT divider(4) AND NOT divider(3) AND 
	NOT divider(6)));

FDCPE_divider10: FDCPE port map (divider(10),divider_D(10),CLK50,'0','0','1');
divider_D(10) <= ((divider(10) AND NOT divider(11) AND NOT divider(12) AND 
	NOT divider(13) AND NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND 
	NOT divider(17) AND NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND 
	NOT divider(21) AND NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND 
	NOT divider(7))
	OR (divider(10) AND NOT divider(11) AND NOT divider(12) AND 
	NOT divider(13) AND NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND 
	NOT divider(17) AND NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND 
	NOT divider(21) AND NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND 
	NOT output(2).COMB)
	OR (divider(10) AND NOT divider(11) AND NOT divider(12) AND 
	NOT divider(13) AND NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND 
	NOT divider(17) AND NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND 
	NOT divider(21) AND NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND 
	NOT divider(8))
	OR (divider(10) AND NOT divider(11) AND NOT divider(12) AND 
	NOT divider(13) AND NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND 
	NOT divider(17) AND NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND 
	NOT divider(21) AND NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND 
	NOT divider(9))
	OR (NOT divider(10) AND NOT divider(11) AND NOT divider(12) AND 
	NOT divider(13) AND NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND 
	NOT divider(17) AND NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND 
	NOT divider(21) AND NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND 
	divider(7) AND output(2).COMB AND divider(8) AND divider(9)));

FDCPE_divider11: FDCPE port map (divider(11),divider_D(11),CLK50,'0','0','1');
divider_D(11) <= ((divider(10) AND divider(7) AND output(2).COMB AND 
	output(4).COMB AND divider(8) AND divider(9))
	OR (divider(11) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND output(3).COMB)
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT output(4).COMB AND NOT divider(8) AND NOT divider(2) AND NOT divider(4) AND 
	NOT divider(6))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(7) AND 
	NOT output(4).COMB AND NOT divider(8) AND NOT divider(4) AND NOT divider(3) AND 
	NOT divider(6)));

FDCPE_divider12: FDCPE port map (divider(12),'0',CLK50,'0','0','1');

FDCPE_divider13: FDCPE port map (divider(13),'0',CLK50,'0','0','1');

FDCPE_divider14: FDCPE port map (divider(14),'0',CLK50,'0','0','1');

FDCPE_divider15: FDCPE port map (divider(15),'0',CLK50,'0','0','1');

FDCPE_divider16: FDCPE port map (divider(16),'0',CLK50,'0','0','1');

FDCPE_divider17: FDCPE port map (divider(17),'0',CLK50,'0','0','1');

FDCPE_divider18: FDCPE port map (divider(18),'0',CLK50,'0','0','1');

FDCPE_divider19: FDCPE port map (divider(19),'0',CLK50,'0','0','1');

FDCPE_divider20: FDCPE port map (divider(20),'0',CLK50,'0','0','1');

FDCPE_divider21: FDCPE port map (divider(21),'0',CLK50,'0','0','1');

FDCPE_divider22: FDCPE port map (divider(22),'0',CLK50,'0','0','1');

FDCPE_divider23: FDCPE port map (divider(23),'0',CLK50,'0','0','1');

FDCPE_divider24: FDCPE port map (divider(24),'0',CLK50,'0','0','1');


output(2).COMB <= (divider(2) AND divider(0) AND divider(4) AND 
	divider(3) AND divider(6) AND divider(5) AND divider(1));FDCPE_output2: FDCPE port map (output(2),DATA(0),LOAD,'0','0','1');


output(3).COMB <= ((NOT divider(11))
	OR (NOT divider(10) AND NOT divider(9))
	OR (NOT divider(10) AND NOT divider(7) AND NOT divider(8) AND 
	NOT divider(6) AND NOT divider(5)));FDCPE_output3: FDCPE port map (output(3),DATA(1),LOAD,'0','0','1');


output(4).COMB <= ((NOT divider(11) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24))
	OR (NOT divider(10) AND NOT divider(12) AND NOT divider(13) AND 
	NOT divider(14) AND NOT divider(15) AND NOT divider(16) AND NOT divider(17) AND 
	NOT divider(18) AND NOT divider(19) AND NOT divider(20) AND NOT divider(21) AND 
	NOT divider(22) AND NOT divider(23) AND NOT divider(24) AND NOT divider(9)));FDCPE_output4: FDCPE port map (output(4),DATA(2),LOAD,'0','0','1');

FDCPE_output5: FDCPE port map (output(5),DATA(3),LOAD,'0','0','1');

FDCPE_output6: FDCPE port map (output(6),DATA(4),LOAD,'0','0','1');

FDCPE_output7: FDCPE port map (output(7),DATA(5),LOAD,'0','0','1');

FDCPE_output8: FDCPE port map (output(8),DATA(6),LOAD,'0','0','1');

FDCPE_output9: FDCPE port map (output(9),DATA(7),LOAD,'0','0','1');

FDCPE_start: FDCPE port map (start,NOT '0',LOAD,BUSY,'0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA2C384-11-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCCIO-UNUSED                  
  2 DATA<4>                          74 KPR                           
  3 DATA<5>                          75 KPR                           
  4 DATA<6>                          76 KPR                           
  5 DATA<7>                          77 KPR                           
  6 KPR                              78 KPR                           
  7 KPR                              79 KPR                           
  8 VCCAUX                           80 KPR                           
  9 TXD                              81 KPR                           
 10 KPR                              82 KPR                           
 11 KPR                              83 KPR                           
 12 KPR                              84 VCC                           
 13 KPR                              85 KPR                           
 14 KPR                              86 KPR                           
 15 KPR                              87 KPR                           
 16 KPR                              88 KPR                           
 17 KPR                              89 GND                           
 18 KPR                              90 GND                           
 19 KPR                              91 KPR                           
 20 KPR                              92 KPR                           
 21 KPR                              93 VCCIO-UNUSED                  
 22 KPR                              94 KPR                           
 23 KPR                              95 KPR                           
 24 KPR                              96 KPR                           
 25 KPR                              97 KPR                           
 26 KPR                              98 KPR                           
 27 VCCIO-1.8                        99 GND                           
 28 KPR                             100 KPR                           
 29 GND                             101 KPR                           
 30 LOAD                            102 KPR                           
 31 KPR                             103 KPR                           
 32 CLK50                           104 KPR                           
 33 KPR                             105 KPR                           
 34 KPR                             106 KPR                           
 35 KPR                             107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCCIO-UNUSED                  
 38 KPR                             110 KPR                           
 39 KPR                             111 KPR                           
 40 KPR                             112 KPR                           
 41 KPR                             113 KPR                           
 42 KPR                             114 KPR                           
 43 KPR                             115 KPR                           
 44 KPR                             116 KPR                           
 45 KPR                             117 KPR                           
 46 KPR                             118 KPR                           
 47 GND                             119 KPR                           
 48 KPR                             120 KPR                           
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 KPR                           
 53 KPR                             125 KPR                           
 54 KPR                             126 KPR                           
 55 VCCIO-1.8                       127 VCCIO-UNUSED                  
 56 KPR                             128 KPR                           
 57 KPR                             129 KPR                           
 58 KPR                             130 KPR                           
 59 KPR                             131 KPR                           
 60 KPR                             132 KPR                           
 61 KPR                             133 KPR                           
 62 GND                             134 KPR                           
 63 TDI                             135 KPR                           
 64 KPR                             136 KPR                           
 65 TMS                             137 KPR                           
 66 KPR                             138 BUSY                          
 67 TCK                             139 DATA<3>                       
 68 KPR                             140 DATA<2>                       
 69 KPR                             141 VCCIO-1.8                     
 70 KPR                             142 DATA<1>                       
 71 KPR                             143 DATA<0>                       
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c384-11-TQ144
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
