
Temp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097f0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001720  08009900  08009900  00019900  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b020  0800b020  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800b020  0800b020  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b020  0800b020  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b020  0800b020  0001b020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b024  0800b024  0001b024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800b028  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000700  200001e8  0800b210  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008e8  0800b210  000208e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bddf  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002323  00000000  00000000  0002c033  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b30  00000000  00000000  0002e358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000087b  00000000  00000000  0002ee88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018a0f  00000000  00000000  0002f703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d274  00000000  00000000  00048112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086e54  00000000  00000000  00055386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004414  00000000  00000000  000dc1dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e05f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	080098e8 	.word	0x080098e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	080098e8 	.word	0x080098e8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <strcmp>:
 8000160:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000164:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000168:	2a01      	cmp	r2, #1
 800016a:	bf28      	it	cs
 800016c:	429a      	cmpcs	r2, r3
 800016e:	d0f7      	beq.n	8000160 <strcmp>
 8000170:	1ad0      	subs	r0, r2, r3
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_fcmpun>:
 8001124:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001128:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800112c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001130:	d102      	bne.n	8001138 <__aeabi_fcmpun+0x14>
 8001132:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001136:	d108      	bne.n	800114a <__aeabi_fcmpun+0x26>
 8001138:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800113c:	d102      	bne.n	8001144 <__aeabi_fcmpun+0x20>
 800113e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001142:	d102      	bne.n	800114a <__aeabi_fcmpun+0x26>
 8001144:	f04f 0000 	mov.w	r0, #0
 8001148:	4770      	bx	lr
 800114a:	f04f 0001 	mov.w	r0, #1
 800114e:	4770      	bx	lr

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	4605      	mov	r5, r0
 8001154:	460c      	mov	r4, r1
 8001156:	2200      	movs	r2, #0
 8001158:	2300      	movs	r3, #0
 800115a:	4628      	mov	r0, r5
 800115c:	4621      	mov	r1, r4
 800115e:	f7ff fc37 	bl	80009d0 <__aeabi_dcmplt>
 8001162:	b928      	cbnz	r0, 8001170 <__aeabi_d2lz+0x20>
 8001164:	4628      	mov	r0, r5
 8001166:	4621      	mov	r1, r4
 8001168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800116c:	f000 b80a 	b.w	8001184 <__aeabi_d2ulz>
 8001170:	4628      	mov	r0, r5
 8001172:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001176:	f000 f805 	bl	8001184 <__aeabi_d2ulz>
 800117a:	4240      	negs	r0, r0
 800117c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001180:	bd38      	pop	{r3, r4, r5, pc}
 8001182:	bf00      	nop

08001184 <__aeabi_d2ulz>:
 8001184:	b5d0      	push	{r4, r6, r7, lr}
 8001186:	2200      	movs	r2, #0
 8001188:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <__aeabi_d2ulz+0x34>)
 800118a:	4606      	mov	r6, r0
 800118c:	460f      	mov	r7, r1
 800118e:	f7ff f9ad 	bl	80004ec <__aeabi_dmul>
 8001192:	f7ff fc83 	bl	8000a9c <__aeabi_d2uiz>
 8001196:	4604      	mov	r4, r0
 8001198:	f7ff f92e 	bl	80003f8 <__aeabi_ui2d>
 800119c:	2200      	movs	r2, #0
 800119e:	4b07      	ldr	r3, [pc, #28]	; (80011bc <__aeabi_d2ulz+0x38>)
 80011a0:	f7ff f9a4 	bl	80004ec <__aeabi_dmul>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4630      	mov	r0, r6
 80011aa:	4639      	mov	r1, r7
 80011ac:	f7fe ffe6 	bl	800017c <__aeabi_dsub>
 80011b0:	f7ff fc74 	bl	8000a9c <__aeabi_d2uiz>
 80011b4:	4621      	mov	r1, r4
 80011b6:	bdd0      	pop	{r4, r6, r7, pc}
 80011b8:	3df00000 	.word	0x3df00000
 80011bc:	41f00000 	.word	0x41f00000

080011c0 <Max31865_delay>:

#define RTD_A 3.9083e-3
#define RTD_B -5.775e-7
//#########################################################################################################################
void  Max31865_delay(uint32_t delay_ms)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  #if (_MAX31865_USE_FREERTOS == 1)
  osDelay(delay_ms);
  #else
  HAL_Delay(delay_ms);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f001 fd7f 	bl	8002ccc <HAL_Delay>
  #endif  
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <Max31865_readRegisterN>:
//#########################################################################################################################
void Max31865_readRegisterN(Max31865_t *max31865,uint8_t addr, uint8_t *buffer, uint8_t n)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b088      	sub	sp, #32
 80011da:	af02      	add	r7, sp, #8
 80011dc:	60f8      	str	r0, [r7, #12]
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	461a      	mov	r2, r3
 80011e2:	460b      	mov	r3, r1
 80011e4:	72fb      	strb	r3, [r7, #11]
 80011e6:	4613      	mov	r3, r2
 80011e8:	72bb      	strb	r3, [r7, #10]
  uint8_t tmp = 0xFF;
 80011ea:	23ff      	movs	r3, #255	; 0xff
 80011ec:	75fb      	strb	r3, [r7, #23]
	addr &= 0x7F;
 80011ee:	7afb      	ldrb	r3, [r7, #11]
 80011f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);          
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	6818      	ldr	r0, [r3, #0]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	889b      	ldrh	r3, [r3, #4]
 8001200:	2200      	movs	r2, #0
 8001202:	4619      	mov	r1, r3
 8001204:	f002 f8ca 	bl	800339c <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6898      	ldr	r0, [r3, #8]
 800120c:	f107 010b 	add.w	r1, r7, #11
 8001210:	2364      	movs	r3, #100	; 0x64
 8001212:	2201      	movs	r2, #1
 8001214:	f002 fd6e 	bl	8003cf4 <HAL_SPI_Transmit>
	while (n--)
 8001218:	e00c      	b.n	8001234 <Max31865_readRegisterN+0x5e>
	{
    HAL_SPI_TransmitReceive(max31865->spi, &tmp, buffer, 1, 100);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	6898      	ldr	r0, [r3, #8]
 800121e:	f107 0117 	add.w	r1, r7, #23
 8001222:	2364      	movs	r3, #100	; 0x64
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2301      	movs	r3, #1
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	f002 fea6 	bl	8003f7a <HAL_SPI_TransmitReceive>
		buffer++;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3301      	adds	r3, #1
 8001232:	607b      	str	r3, [r7, #4]
	while (n--)
 8001234:	7abb      	ldrb	r3, [r7, #10]
 8001236:	1e5a      	subs	r2, r3, #1
 8001238:	72ba      	strb	r2, [r7, #10]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1ed      	bne.n	800121a <Max31865_readRegisterN+0x44>
	}
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);      
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	6818      	ldr	r0, [r3, #0]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	889b      	ldrh	r3, [r3, #4]
 8001246:	2201      	movs	r2, #1
 8001248:	4619      	mov	r1, r3
 800124a:	f002 f8a7 	bl	800339c <HAL_GPIO_WritePin>
}
 800124e:	bf00      	nop
 8001250:	3718      	adds	r7, #24
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <Max31865_readRegister8>:
//#########################################################################################################################
uint8_t Max31865_readRegister8(Max31865_t *max31865,uint8_t addr)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b084      	sub	sp, #16
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	460b      	mov	r3, r1
 8001260:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8001262:	2300      	movs	r3, #0
 8001264:	73fb      	strb	r3, [r7, #15]
	Max31865_readRegisterN(max31865, addr, &ret, 1);
 8001266:	f107 020f 	add.w	r2, r7, #15
 800126a:	78f9      	ldrb	r1, [r7, #3]
 800126c:	2301      	movs	r3, #1
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff ffb1 	bl	80011d6 <Max31865_readRegisterN>
	return ret;  
 8001274:	7bfb      	ldrb	r3, [r7, #15]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <Max31865_readRegister16>:
//#########################################################################################################################
uint16_t Max31865_readRegister16(Max31865_t *max31865,uint8_t addr)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b084      	sub	sp, #16
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	460b      	mov	r3, r1
 8001288:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2] = {0, 0};
 800128a:	2300      	movs	r3, #0
 800128c:	81bb      	strh	r3, [r7, #12]
	Max31865_readRegisterN(max31865, addr, buffer, 2);
 800128e:	f107 020c 	add.w	r2, r7, #12
 8001292:	78f9      	ldrb	r1, [r7, #3]
 8001294:	2302      	movs	r3, #2
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff ff9d 	bl	80011d6 <Max31865_readRegisterN>
	uint16_t ret = buffer[0];
 800129c:	7b3b      	ldrb	r3, [r7, #12]
 800129e:	81fb      	strh	r3, [r7, #14]
	ret <<= 8;
 80012a0:	89fb      	ldrh	r3, [r7, #14]
 80012a2:	021b      	lsls	r3, r3, #8
 80012a4:	81fb      	strh	r3, [r7, #14]
	ret |=  buffer[1];
 80012a6:	7b7b      	ldrb	r3, [r7, #13]
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	89fb      	ldrh	r3, [r7, #14]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	81fb      	strh	r3, [r7, #14]
	return ret;
 80012b0:	89fb      	ldrh	r3, [r7, #14]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <Max31865_writeRegister8>:
//#########################################################################################################################
void Max31865_writeRegister8(Max31865_t *max31865,uint8_t addr, uint8_t data)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b082      	sub	sp, #8
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
 80012c2:	460b      	mov	r3, r1
 80012c4:	70fb      	strb	r3, [r7, #3]
 80012c6:	4613      	mov	r3, r2
 80012c8:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);          
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6818      	ldr	r0, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	889b      	ldrh	r3, [r3, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	4619      	mov	r1, r3
 80012d6:	f002 f861 	bl	800339c <HAL_GPIO_WritePin>
  addr |= 0x80;
 80012da:	78fb      	ldrb	r3, [r7, #3]
 80012dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);   
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6898      	ldr	r0, [r3, #8]
 80012e8:	1cf9      	adds	r1, r7, #3
 80012ea:	2364      	movs	r3, #100	; 0x64
 80012ec:	2201      	movs	r2, #1
 80012ee:	f002 fd01 	bl	8003cf4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(max31865->spi,&data, 1, 100);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6898      	ldr	r0, [r3, #8]
 80012f6:	1cb9      	adds	r1, r7, #2
 80012f8:	2364      	movs	r3, #100	; 0x64
 80012fa:	2201      	movs	r2, #1
 80012fc:	f002 fcfa 	bl	8003cf4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);          
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6818      	ldr	r0, [r3, #0]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	889b      	ldrh	r3, [r3, #4]
 8001308:	2201      	movs	r2, #1
 800130a:	4619      	mov	r1, r3
 800130c:	f002 f846 	bl	800339c <HAL_GPIO_WritePin>
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <Max31865_readFault>:
//#########################################################################################################################
uint8_t Max31865_readFault(Max31865_t *max31865)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  return Max31865_readRegister8(max31865, MAX31856_FAULTSTAT_REG);
 8001320:	2107      	movs	r1, #7
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff97 	bl	8001256 <Max31865_readRegister8>
 8001328:	4603      	mov	r3, r0
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <Max31865_clearFault>:
//#########################################################################################################################
void Max31865_clearFault(Max31865_t *max31865)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b084      	sub	sp, #16
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 800133a:	2100      	movs	r1, #0
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ff8a 	bl	8001256 <Max31865_readRegister8>
 8001342:	4603      	mov	r3, r0
 8001344:	73fb      	strb	r3, [r7, #15]
	t &= ~0x2C;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	f023 032c 	bic.w	r3, r3, #44	; 0x2c
 800134c:	73fb      	strb	r3, [r7, #15]
	t |= MAX31856_CONFIG_FAULTSTAT;
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	f043 0302 	orr.w	r3, r3, #2
 8001354:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	461a      	mov	r2, r3
 800135a:	2100      	movs	r1, #0
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff ffac 	bl	80012ba <Max31865_writeRegister8>
}
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <Max31865_enableBias>:
//#########################################################################################################################
void Max31865_enableBias(Max31865_t *max31865, uint8_t enable)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b084      	sub	sp, #16
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
 8001372:	460b      	mov	r3, r1
 8001374:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001376:	2100      	movs	r1, #0
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff ff6c 	bl	8001256 <Max31865_readRegister8>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (enable)
 8001382:	78fb      	ldrb	r3, [r7, #3]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d004      	beq.n	8001392 <Max31865_enableBias+0x28>
		t |= MAX31856_CONFIG_BIAS;
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800138e:	73fb      	strb	r3, [r7, #15]
 8001390:	e003      	b.n	800139a <Max31865_enableBias+0x30>
	else
		t &= ~MAX31856_CONFIG_BIAS;
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001398:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	461a      	mov	r2, r3
 800139e:	2100      	movs	r1, #0
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ff8a 	bl	80012ba <Max31865_writeRegister8>
}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <Max31865_autoConvert>:
//#########################################################################################################################
void Max31865_autoConvert(Max31865_t *max31865, uint8_t enable)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b084      	sub	sp, #16
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	460b      	mov	r3, r1
 80013b8:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 80013ba:	2100      	movs	r1, #0
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff ff4a 	bl	8001256 <Max31865_readRegister8>
 80013c2:	4603      	mov	r3, r0
 80013c4:	73fb      	strb	r3, [r7, #15]
	if (enable)
 80013c6:	78fb      	ldrb	r3, [r7, #3]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d004      	beq.n	80013d6 <Max31865_autoConvert+0x28>
		t |= MAX31856_CONFIG_MODEAUTO;
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013d2:	73fb      	strb	r3, [r7, #15]
 80013d4:	e003      	b.n	80013de <Max31865_autoConvert+0x30>
	else
		t &= ~MAX31856_CONFIG_MODEAUTO; 
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013dc:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	461a      	mov	r2, r3
 80013e2:	2100      	movs	r1, #0
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff ff68 	bl	80012ba <Max31865_writeRegister8>
}
 80013ea:	bf00      	nop
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <Max31865_setWires>:
//#########################################################################################################################
void Max31865_setWires(Max31865_t *max31865, uint8_t numWires)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b084      	sub	sp, #16
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
 80013fa:	460b      	mov	r3, r1
 80013fc:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 80013fe:	2100      	movs	r1, #0
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff ff28 	bl	8001256 <Max31865_readRegister8>
 8001406:	4603      	mov	r3, r0
 8001408:	73fb      	strb	r3, [r7, #15]
	if (numWires == 3)
 800140a:	78fb      	ldrb	r3, [r7, #3]
 800140c:	2b03      	cmp	r3, #3
 800140e:	d104      	bne.n	800141a <Max31865_setWires+0x28>
		t |= MAX31856_CONFIG_3WIRE;
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	f043 0310 	orr.w	r3, r3, #16
 8001416:	73fb      	strb	r3, [r7, #15]
 8001418:	e003      	b.n	8001422 <Max31865_setWires+0x30>
	else
		t &= ~MAX31856_CONFIG_3WIRE;
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	f023 0310 	bic.w	r3, r3, #16
 8001420:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001422:	7bfb      	ldrb	r3, [r7, #15]
 8001424:	461a      	mov	r2, r3
 8001426:	2100      	movs	r1, #0
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff ff46 	bl	80012ba <Max31865_writeRegister8>
}
 800142e:	bf00      	nop
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <Max31865_setFilter>:
//#########################################################################################################################
void Max31865_setFilter(Max31865_t *max31865, uint8_t filterHz)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b084      	sub	sp, #16
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
 800143e:	460b      	mov	r3, r1
 8001440:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001442:	2100      	movs	r1, #0
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff06 	bl	8001256 <Max31865_readRegister8>
 800144a:	4603      	mov	r3, r0
 800144c:	73fb      	strb	r3, [r7, #15]
	if (filterHz == 50)
 800144e:	78fb      	ldrb	r3, [r7, #3]
 8001450:	2b32      	cmp	r3, #50	; 0x32
 8001452:	d104      	bne.n	800145e <Max31865_setFilter+0x28>
		t |= MAX31856_CONFIG_FILT50HZ;
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	73fb      	strb	r3, [r7, #15]
 800145c:	e003      	b.n	8001466 <Max31865_setFilter+0x30>
	else
		t &= ~MAX31856_CONFIG_FILT50HZ;
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	f023 0301 	bic.w	r3, r3, #1
 8001464:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	461a      	mov	r2, r3
 800146a:	2100      	movs	r1, #0
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff24 	bl	80012ba <Max31865_writeRegister8>
}
 8001472:	bf00      	nop
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <Max31865_readRTD>:
//#########################################################################################################################
uint16_t Max31865_readRTD (Max31865_t *max31865)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b084      	sub	sp, #16
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
	Max31865_clearFault(max31865);
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff ff55 	bl	8001332 <Max31865_clearFault>
	Max31865_enableBias(max31865, 1);
 8001488:	2101      	movs	r1, #1
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff ff6d 	bl	800136a <Max31865_enableBias>
	Max31865_delay(10);
 8001490:	200a      	movs	r0, #10
 8001492:	f7ff fe95 	bl	80011c0 <Max31865_delay>
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001496:	2100      	movs	r1, #0
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f7ff fedc 	bl	8001256 <Max31865_readRegister8>
 800149e:	4603      	mov	r3, r0
 80014a0:	73fb      	strb	r3, [r7, #15]
	t |= MAX31856_CONFIG_1SHOT;
 80014a2:	7bfb      	ldrb	r3, [r7, #15]
 80014a4:	f043 0320 	orr.w	r3, r3, #32
 80014a8:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	461a      	mov	r2, r3
 80014ae:	2100      	movs	r1, #0
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff ff02 	bl	80012ba <Max31865_writeRegister8>
	Max31865_delay(65);
 80014b6:	2041      	movs	r0, #65	; 0x41
 80014b8:	f7ff fe82 	bl	80011c0 <Max31865_delay>
	uint16_t rtd = Max31865_readRegister16(max31865, MAX31856_RTDMSB_REG);
 80014bc:	2101      	movs	r1, #1
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff fedd 	bl	800127e <Max31865_readRegister16>
 80014c4:	4603      	mov	r3, r0
 80014c6:	81bb      	strh	r3, [r7, #12]
	rtd >>= 1;
 80014c8:	89bb      	ldrh	r3, [r7, #12]
 80014ca:	085b      	lsrs	r3, r3, #1
 80014cc:	81bb      	strh	r3, [r7, #12]
	return rtd;
 80014ce:	89bb      	ldrh	r3, [r7, #12]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <Max31865_init>:
//#########################################################################################################################
//#########################################################################################################################
//#########################################################################################################################
void  Max31865_init(Max31865_t *max31865,SPI_HandleTypeDef *spi,GPIO_TypeDef  *cs_gpio,uint16_t cs_pin,uint8_t  numwires, uint8_t filterHz)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	807b      	strh	r3, [r7, #2]
  if(max31865->lock == 1)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	7b1b      	ldrb	r3, [r3, #12]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d102      	bne.n	80014f4 <Max31865_init+0x1c>
    Max31865_delay(1);
 80014ee:	2001      	movs	r0, #1
 80014f0:	f7ff fe66 	bl	80011c0 <Max31865_delay>
  max31865->lock = 1;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2201      	movs	r2, #1
 80014f8:	731a      	strb	r2, [r3, #12]
  max31865->spi = spi;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	68ba      	ldr	r2, [r7, #8]
 80014fe:	609a      	str	r2, [r3, #8]
  max31865->cs_gpio = cs_gpio;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	601a      	str	r2, [r3, #0]
  max31865->cs_pin = cs_pin; 
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	887a      	ldrh	r2, [r7, #2]
 800150a:	809a      	strh	r2, [r3, #4]
  HAL_GPIO_WritePin(max31865->cs_gpio,max31865->cs_pin,GPIO_PIN_SET);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	6818      	ldr	r0, [r3, #0]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	889b      	ldrh	r3, [r3, #4]
 8001514:	2201      	movs	r2, #1
 8001516:	4619      	mov	r1, r3
 8001518:	f001 ff40 	bl	800339c <HAL_GPIO_WritePin>
  Max31865_delay(100);
 800151c:	2064      	movs	r0, #100	; 0x64
 800151e:	f7ff fe4f 	bl	80011c0 <Max31865_delay>
  Max31865_setWires(max31865, numwires);
 8001522:	7e3b      	ldrb	r3, [r7, #24]
 8001524:	4619      	mov	r1, r3
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f7ff ff63 	bl	80013f2 <Max31865_setWires>
	Max31865_enableBias(max31865, 0);
 800152c:	2100      	movs	r1, #0
 800152e:	68f8      	ldr	r0, [r7, #12]
 8001530:	f7ff ff1b 	bl	800136a <Max31865_enableBias>
	Max31865_autoConvert(max31865, 0);
 8001534:	2100      	movs	r1, #0
 8001536:	68f8      	ldr	r0, [r7, #12]
 8001538:	f7ff ff39 	bl	80013ae <Max31865_autoConvert>
	Max31865_clearFault(max31865);
 800153c:	68f8      	ldr	r0, [r7, #12]
 800153e:	f7ff fef8 	bl	8001332 <Max31865_clearFault>
  Max31865_setFilter(max31865, filterHz);  
 8001542:	7f3b      	ldrb	r3, [r7, #28]
 8001544:	4619      	mov	r1, r3
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f7ff ff75 	bl	8001436 <Max31865_setFilter>
}
 800154c:	bf00      	nop
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	0000      	movs	r0, r0
	...

08001558 <Max31865_readTempC>:
//#########################################################################################################################
bool Max31865_readTempC(Max31865_t *max31865,float *readTemp)
{
 8001558:	b5b0      	push	{r4, r5, r7, lr}
 800155a:	b08c      	sub	sp, #48	; 0x30
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
  if(max31865->lock == 1)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	7b1b      	ldrb	r3, [r3, #12]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d102      	bne.n	8001570 <Max31865_readTempC+0x18>
    Max31865_delay(1);
 800156a:	2001      	movs	r0, #1
 800156c:	f7ff fe28 	bl	80011c0 <Max31865_delay>
  max31865->lock = 1;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	731a      	strb	r2, [r3, #12]
  bool isOk = false;
 8001576:	2300      	movs	r3, #0
 8001578:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  float Z1, Z2, Z3, Z4, Rt, temp;
	Rt = Max31865_readRTD(max31865);
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7ff ff7c 	bl	800147a <Max31865_readRTD>
 8001582:	4603      	mov	r3, r0
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fbaf 	bl	8000ce8 <__aeabi_ui2f>
 800158a:	4603      	mov	r3, r0
 800158c:	62bb      	str	r3, [r7, #40]	; 0x28
	Rt /= 32768;
 800158e:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001592:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001594:	f7ff fcb4 	bl	8000f00 <__aeabi_fdiv>
 8001598:	4603      	mov	r3, r0
 800159a:	62bb      	str	r3, [r7, #40]	; 0x28
	Rt *= _MAX31865_RREF;
 800159c:	4994      	ldr	r1, [pc, #592]	; (80017f0 <Max31865_readTempC+0x298>)
 800159e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015a0:	f7ff fbfa 	bl	8000d98 <__aeabi_fmul>
 80015a4:	4603      	mov	r3, r0
 80015a6:	62bb      	str	r3, [r7, #40]	; 0x28
	Z1 = -RTD_A;
 80015a8:	4b92      	ldr	r3, [pc, #584]	; (80017f4 <Max31865_readTempC+0x29c>)
 80015aa:	627b      	str	r3, [r7, #36]	; 0x24
	Z2 = RTD_A * RTD_A - (4 * RTD_B);
 80015ac:	4b92      	ldr	r3, [pc, #584]	; (80017f8 <Max31865_readTempC+0x2a0>)
 80015ae:	623b      	str	r3, [r7, #32]
	Z3 = (4 * RTD_B) / _MAX31865_RNOMINAL;
 80015b0:	4b92      	ldr	r3, [pc, #584]	; (80017fc <Max31865_readTempC+0x2a4>)
 80015b2:	61fb      	str	r3, [r7, #28]
	Z4 = 2 * RTD_B;
 80015b4:	4b92      	ldr	r3, [pc, #584]	; (8001800 <Max31865_readTempC+0x2a8>)
 80015b6:	61bb      	str	r3, [r7, #24]
	temp = Z2 + (Z3 * Rt);
 80015b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80015ba:	69f8      	ldr	r0, [r7, #28]
 80015bc:	f7ff fbec 	bl	8000d98 <__aeabi_fmul>
 80015c0:	4603      	mov	r3, r0
 80015c2:	4619      	mov	r1, r3
 80015c4:	6a38      	ldr	r0, [r7, #32]
 80015c6:	f7ff fadf 	bl	8000b88 <__addsf3>
 80015ca:	4603      	mov	r3, r0
 80015cc:	617b      	str	r3, [r7, #20]
	temp = (sqrtf(temp) + Z1) / Z4;
 80015ce:	6978      	ldr	r0, [r7, #20]
 80015d0:	f008 f900 	bl	80097d4 <sqrtf>
 80015d4:	4603      	mov	r3, r0
 80015d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fad5 	bl	8000b88 <__addsf3>
 80015de:	4603      	mov	r3, r0
 80015e0:	69b9      	ldr	r1, [r7, #24]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff fc8c 	bl	8000f00 <__aeabi_fdiv>
 80015e8:	4603      	mov	r3, r0
 80015ea:	617b      	str	r3, [r7, #20]

	if (temp >= 0)
 80015ec:	f04f 0100 	mov.w	r1, #0
 80015f0:	6978      	ldr	r0, [r7, #20]
 80015f2:	f7ff fd83 	bl	80010fc <__aeabi_fcmpge>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d021      	beq.n	8001640 <Max31865_readTempC+0xe8>
  {
		// -----  -----
		    const float T_GAIN   = 1.0f;    //  ( 1.0)
 80015fc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001600:	60fb      	str	r3, [r7, #12]
		    const float T_OFFSET = 7.0f;   //  +7    7
 8001602:	4b80      	ldr	r3, [pc, #512]	; (8001804 <Max31865_readTempC+0x2ac>)
 8001604:	60bb      	str	r3, [r7, #8]
		    temp = T_GAIN * temp + T_OFFSET;
 8001606:	6979      	ldr	r1, [r7, #20]
 8001608:	68f8      	ldr	r0, [r7, #12]
 800160a:	f7ff fbc5 	bl	8000d98 <__aeabi_fmul>
 800160e:	4603      	mov	r3, r0
 8001610:	4619      	mov	r1, r3
 8001612:	68b8      	ldr	r0, [r7, #8]
 8001614:	f7ff fab8 	bl	8000b88 <__addsf3>
 8001618:	4603      	mov	r3, r0
 800161a:	617b      	str	r3, [r7, #20]
		    // ----------------------
    *readTemp = temp; 
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	697a      	ldr	r2, [r7, #20]
 8001620:	601a      	str	r2, [r3, #0]
    if(Max31865_readFault(max31865) == 0)
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff fe78 	bl	8001318 <Max31865_readFault>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d102      	bne.n	8001634 <Max31865_readTempC+0xdc>
      isOk = true;        
 800162e:	2301      	movs	r3, #1
 8001630:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    max31865->lock = 0;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	731a      	strb	r2, [r3, #12]
    return isOk;
 800163a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800163e:	e0bf      	b.n	80017c0 <Max31865_readTempC+0x268>
  }
	Rt /= _MAX31865_RNOMINAL;
 8001640:	4971      	ldr	r1, [pc, #452]	; (8001808 <Max31865_readTempC+0x2b0>)
 8001642:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001644:	f7ff fc5c 	bl	8000f00 <__aeabi_fdiv>
 8001648:	4603      	mov	r3, r0
 800164a:	62bb      	str	r3, [r7, #40]	; 0x28
	Rt *= 100;    
 800164c:	496e      	ldr	r1, [pc, #440]	; (8001808 <Max31865_readTempC+0x2b0>)
 800164e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001650:	f7ff fba2 	bl	8000d98 <__aeabi_fmul>
 8001654:	4603      	mov	r3, r0
 8001656:	62bb      	str	r3, [r7, #40]	; 0x28
	float rpoly = Rt;
 8001658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800165a:	613b      	str	r3, [r7, #16]
	temp = -242.02;
 800165c:	4b6b      	ldr	r3, [pc, #428]	; (800180c <Max31865_readTempC+0x2b4>)
 800165e:	617b      	str	r3, [r7, #20]
	temp += 2.2228 * rpoly;
 8001660:	6978      	ldr	r0, [r7, #20]
 8001662:	f7fe feeb 	bl	800043c <__aeabi_f2d>
 8001666:	4604      	mov	r4, r0
 8001668:	460d      	mov	r5, r1
 800166a:	6938      	ldr	r0, [r7, #16]
 800166c:	f7fe fee6 	bl	800043c <__aeabi_f2d>
 8001670:	a355      	add	r3, pc, #340	; (adr r3, 80017c8 <Max31865_readTempC+0x270>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	f7fe ff39 	bl	80004ec <__aeabi_dmul>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4620      	mov	r0, r4
 8001680:	4629      	mov	r1, r5
 8001682:	f7fe fd7d 	bl	8000180 <__adddf3>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	f7ff fa25 	bl	8000adc <__aeabi_d2f>
 8001692:	4603      	mov	r3, r0
 8001694:	617b      	str	r3, [r7, #20]
	rpoly *= Rt;  // square
 8001696:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001698:	6938      	ldr	r0, [r7, #16]
 800169a:	f7ff fb7d 	bl	8000d98 <__aeabi_fmul>
 800169e:	4603      	mov	r3, r0
 80016a0:	613b      	str	r3, [r7, #16]
	temp += 2.5859e-3 * rpoly;
 80016a2:	6978      	ldr	r0, [r7, #20]
 80016a4:	f7fe feca 	bl	800043c <__aeabi_f2d>
 80016a8:	4604      	mov	r4, r0
 80016aa:	460d      	mov	r5, r1
 80016ac:	6938      	ldr	r0, [r7, #16]
 80016ae:	f7fe fec5 	bl	800043c <__aeabi_f2d>
 80016b2:	a347      	add	r3, pc, #284	; (adr r3, 80017d0 <Max31865_readTempC+0x278>)
 80016b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b8:	f7fe ff18 	bl	80004ec <__aeabi_dmul>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4620      	mov	r0, r4
 80016c2:	4629      	mov	r1, r5
 80016c4:	f7fe fd5c 	bl	8000180 <__adddf3>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4610      	mov	r0, r2
 80016ce:	4619      	mov	r1, r3
 80016d0:	f7ff fa04 	bl	8000adc <__aeabi_d2f>
 80016d4:	4603      	mov	r3, r0
 80016d6:	617b      	str	r3, [r7, #20]
	rpoly *= Rt;  // ^3
 80016d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80016da:	6938      	ldr	r0, [r7, #16]
 80016dc:	f7ff fb5c 	bl	8000d98 <__aeabi_fmul>
 80016e0:	4603      	mov	r3, r0
 80016e2:	613b      	str	r3, [r7, #16]
	temp -= 4.8260e-6 * rpoly;
 80016e4:	6978      	ldr	r0, [r7, #20]
 80016e6:	f7fe fea9 	bl	800043c <__aeabi_f2d>
 80016ea:	4604      	mov	r4, r0
 80016ec:	460d      	mov	r5, r1
 80016ee:	6938      	ldr	r0, [r7, #16]
 80016f0:	f7fe fea4 	bl	800043c <__aeabi_f2d>
 80016f4:	a338      	add	r3, pc, #224	; (adr r3, 80017d8 <Max31865_readTempC+0x280>)
 80016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fa:	f7fe fef7 	bl	80004ec <__aeabi_dmul>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4620      	mov	r0, r4
 8001704:	4629      	mov	r1, r5
 8001706:	f7fe fd39 	bl	800017c <__aeabi_dsub>
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	4610      	mov	r0, r2
 8001710:	4619      	mov	r1, r3
 8001712:	f7ff f9e3 	bl	8000adc <__aeabi_d2f>
 8001716:	4603      	mov	r3, r0
 8001718:	617b      	str	r3, [r7, #20]
	rpoly *= Rt;  // ^4
 800171a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800171c:	6938      	ldr	r0, [r7, #16]
 800171e:	f7ff fb3b 	bl	8000d98 <__aeabi_fmul>
 8001722:	4603      	mov	r3, r0
 8001724:	613b      	str	r3, [r7, #16]
	temp -= 2.8183e-8 * rpoly;
 8001726:	6978      	ldr	r0, [r7, #20]
 8001728:	f7fe fe88 	bl	800043c <__aeabi_f2d>
 800172c:	4604      	mov	r4, r0
 800172e:	460d      	mov	r5, r1
 8001730:	6938      	ldr	r0, [r7, #16]
 8001732:	f7fe fe83 	bl	800043c <__aeabi_f2d>
 8001736:	a32a      	add	r3, pc, #168	; (adr r3, 80017e0 <Max31865_readTempC+0x288>)
 8001738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173c:	f7fe fed6 	bl	80004ec <__aeabi_dmul>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4620      	mov	r0, r4
 8001746:	4629      	mov	r1, r5
 8001748:	f7fe fd18 	bl	800017c <__aeabi_dsub>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	f7ff f9c2 	bl	8000adc <__aeabi_d2f>
 8001758:	4603      	mov	r3, r0
 800175a:	617b      	str	r3, [r7, #20]
	rpoly *= Rt;  // ^5
 800175c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800175e:	6938      	ldr	r0, [r7, #16]
 8001760:	f7ff fb1a 	bl	8000d98 <__aeabi_fmul>
 8001764:	4603      	mov	r3, r0
 8001766:	613b      	str	r3, [r7, #16]
	temp += 1.5243e-10 * rpoly;
 8001768:	6978      	ldr	r0, [r7, #20]
 800176a:	f7fe fe67 	bl	800043c <__aeabi_f2d>
 800176e:	4604      	mov	r4, r0
 8001770:	460d      	mov	r5, r1
 8001772:	6938      	ldr	r0, [r7, #16]
 8001774:	f7fe fe62 	bl	800043c <__aeabi_f2d>
 8001778:	a31b      	add	r3, pc, #108	; (adr r3, 80017e8 <Max31865_readTempC+0x290>)
 800177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177e:	f7fe feb5 	bl	80004ec <__aeabi_dmul>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4620      	mov	r0, r4
 8001788:	4629      	mov	r1, r5
 800178a:	f7fe fcf9 	bl	8000180 <__adddf3>
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	4610      	mov	r0, r2
 8001794:	4619      	mov	r1, r3
 8001796:	f7ff f9a1 	bl	8000adc <__aeabi_d2f>
 800179a:	4603      	mov	r3, r0
 800179c:	617b      	str	r3, [r7, #20]

  *readTemp = temp; 
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	697a      	ldr	r2, [r7, #20]
 80017a2:	601a      	str	r2, [r3, #0]
  if(Max31865_readFault(max31865) == 0)
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff fdb7 	bl	8001318 <Max31865_readFault>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d102      	bne.n	80017b6 <Max31865_readTempC+0x25e>
    isOk = true;        
 80017b0:	2301      	movs	r3, #1
 80017b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  max31865->lock = 0;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	731a      	strb	r2, [r3, #12]
  return isOk;  
 80017bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3730      	adds	r7, #48	; 0x30
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bdb0      	pop	{r4, r5, r7, pc}
 80017c8:	5dcc63f1 	.word	0x5dcc63f1
 80017cc:	4001c84b 	.word	0x4001c84b
 80017d0:	7dc882bb 	.word	0x7dc882bb
 80017d4:	3f652f06 	.word	0x3f652f06
 80017d8:	c766c293 	.word	0xc766c293
 80017dc:	3ed43de0 	.word	0x3ed43de0
 80017e0:	513156ce 	.word	0x513156ce
 80017e4:	3e5e42e2 	.word	0x3e5e42e2
 80017e8:	61e4fa3e 	.word	0x61e4fa3e
 80017ec:	3de4f327 	.word	0x3de4f327
 80017f0:	43d70000 	.word	0x43d70000
 80017f4:	bb801132 	.word	0xbb801132
 80017f8:	37938317 	.word	0x37938317
 80017fc:	b2c66d70 	.word	0xb2c66d70
 8001800:	b59b057f 	.word	0xb59b057f
 8001804:	40e00000 	.word	0x40e00000
 8001808:	42c80000 	.word	0x42c80000
 800180c:	c372051f 	.word	0xc372051f

08001810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001816:	f001 f9f7 	bl	8002c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800181a:	f000 f855 	bl	80018c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800181e:	f000 f92f 	bl	8001a80 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001822:	f000 f897 	bl	8001954 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001826:	f000 f8cb 	bl	80019c0 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800182a:	f000 f8ff 	bl	8001a2c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 800182e:	f000 fb63 	bl	8001ef8 <ssd1306_Init>
  ssd1306_Fill(White);
 8001832:	2001      	movs	r0, #1
 8001834:	f000 fbca 	bl	8001fcc <ssd1306_Fill>
  ssd1306_UpdateScreen();
 8001838:	f000 fbe0 	bl	8001ffc <ssd1306_UpdateScreen>
  MX_MAX31865_Init();
 800183c:	f000 f9a6 	bl	8001b8c <MX_MAX31865_Init>

  const char *hello = "HELLO FROM STM32\r\n";
 8001840:	4b1a      	ldr	r3, [pc, #104]	; (80018ac <main+0x9c>)
 8001842:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)hello, strlen(hello), 100);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f7fe fc83 	bl	8000150 <strlen>
 800184a:	4603      	mov	r3, r0
 800184c:	b29a      	uxth	r2, r3
 800184e:	2364      	movs	r3, #100	; 0x64
 8001850:	6879      	ldr	r1, [r7, #4]
 8001852:	4817      	ldr	r0, [pc, #92]	; (80018b0 <main+0xa0>)
 8001854:	f002 fe38 	bl	80044c8 <HAL_UART_Transmit>
HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001858:	2201      	movs	r2, #1
 800185a:	4916      	ldr	r1, [pc, #88]	; (80018b4 <main+0xa4>)
 800185c:	4814      	ldr	r0, [pc, #80]	; (80018b0 <main+0xa0>)
 800185e:	f002 feb6 	bl	80045ce <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint32_t now = HAL_GetTick();
 8001862:	f001 fa29 	bl	8002cb8 <HAL_GetTick>
 8001866:	6038      	str	r0, [r7, #0]

	  	  if (measuring_enabled && (now - last_measurement_tick >= T_ms))
 8001868:	4b13      	ldr	r3, [pc, #76]	; (80018b8 <main+0xa8>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00e      	beq.n	8001890 <main+0x80>
 8001872:	4b12      	ldr	r3, [pc, #72]	; (80018bc <main+0xac>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	1ad2      	subs	r2, r2, r3
 800187a:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <main+0xb0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	429a      	cmp	r2, r3
 8001880:	d306      	bcc.n	8001890 <main+0x80>
	  	      {
	  	          last_measurement_tick = now;
 8001882:	4a0e      	ldr	r2, [pc, #56]	; (80018bc <main+0xac>)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	6013      	str	r3, [r2, #0]
	  	          measure_and_filter();        //    
 8001888:	f000 fa54 	bl	8001d34 <measure_and_filter>
	  	          send_temperatures_uart();    //   + 
 800188c:	f000 fa68 	bl	8001d60 <send_temperatures_uart>
	  	      }

	  	  if (now - last_display_tick >= 1000)
 8001890:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <main+0xb4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800189c:	d3e1      	bcc.n	8001862 <main+0x52>
	  	      {
	  	          last_display_tick = now;
 800189e:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <main+0xb4>)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	6013      	str	r3, [r2, #0]
	  	          display_temperature();       //  temp_flt  OLED
 80018a4:	f000 fa8a 	bl	8001dbc <display_temperature>
  {
 80018a8:	e7db      	b.n	8001862 <main+0x52>
 80018aa:	bf00      	nop
 80018ac:	08009900 	.word	0x08009900
 80018b0:	200002b4 	.word	0x200002b4
 80018b4:	2000074e 	.word	0x2000074e
 80018b8:	2000033e 	.word	0x2000033e
 80018bc:	20000340 	.word	0x20000340
 80018c0:	20000004 	.word	0x20000004
 80018c4:	20000344 	.word	0x20000344

080018c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b090      	sub	sp, #64	; 0x40
 80018cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ce:	f107 0318 	add.w	r3, r7, #24
 80018d2:	2228      	movs	r2, #40	; 0x28
 80018d4:	2100      	movs	r1, #0
 80018d6:	4618      	mov	r0, r3
 80018d8:	f005 f9e4 	bl	8006ca4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	60da      	str	r2, [r3, #12]
 80018e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ea:	2301      	movs	r3, #1
 80018ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018f4:	2300      	movs	r3, #0
 80018f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018f8:	2301      	movs	r3, #1
 80018fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018fc:	2302      	movs	r3, #2
 80018fe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001900:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001904:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001906:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800190a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800190c:	f107 0318 	add.w	r3, r7, #24
 8001910:	4618      	mov	r0, r3
 8001912:	f001 fd5b 	bl	80033cc <HAL_RCC_OscConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800191c:	f000 fa7a 	bl	8001e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001920:	230f      	movs	r3, #15
 8001922:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001924:	2302      	movs	r3, #2
 8001926:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800192c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001930:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001936:	1d3b      	adds	r3, r7, #4
 8001938:	2102      	movs	r1, #2
 800193a:	4618      	mov	r0, r3
 800193c:	f001 ffc8 	bl	80038d0 <HAL_RCC_ClockConfig>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001946:	f000 fa65 	bl	8001e14 <Error_Handler>
  }
}
 800194a:	bf00      	nop
 800194c:	3740      	adds	r7, #64	; 0x40
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001958:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <MX_SPI1_Init+0x64>)
 800195a:	4a18      	ldr	r2, [pc, #96]	; (80019bc <MX_SPI1_Init+0x68>)
 800195c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800195e:	4b16      	ldr	r3, [pc, #88]	; (80019b8 <MX_SPI1_Init+0x64>)
 8001960:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001964:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001966:	4b14      	ldr	r3, [pc, #80]	; (80019b8 <MX_SPI1_Init+0x64>)
 8001968:	2200      	movs	r2, #0
 800196a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <MX_SPI1_Init+0x64>)
 800196e:	2200      	movs	r2, #0
 8001970:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001972:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <MX_SPI1_Init+0x64>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001978:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <MX_SPI1_Init+0x64>)
 800197a:	2200      	movs	r2, #0
 800197c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800197e:	4b0e      	ldr	r3, [pc, #56]	; (80019b8 <MX_SPI1_Init+0x64>)
 8001980:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001984:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001986:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <MX_SPI1_Init+0x64>)
 8001988:	2230      	movs	r2, #48	; 0x30
 800198a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800198c:	4b0a      	ldr	r3, [pc, #40]	; (80019b8 <MX_SPI1_Init+0x64>)
 800198e:	2200      	movs	r2, #0
 8001990:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001992:	4b09      	ldr	r3, [pc, #36]	; (80019b8 <MX_SPI1_Init+0x64>)
 8001994:	2200      	movs	r2, #0
 8001996:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001998:	4b07      	ldr	r3, [pc, #28]	; (80019b8 <MX_SPI1_Init+0x64>)
 800199a:	2200      	movs	r2, #0
 800199c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800199e:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <MX_SPI1_Init+0x64>)
 80019a0:	220a      	movs	r2, #10
 80019a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019a4:	4804      	ldr	r0, [pc, #16]	; (80019b8 <MX_SPI1_Init+0x64>)
 80019a6:	f002 f921 	bl	8003bec <HAL_SPI_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019b0:	f000 fa30 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000204 	.word	0x20000204
 80019bc:	40013000 	.word	0x40013000

080019c0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80019c4:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019c6:	4a18      	ldr	r2, [pc, #96]	; (8001a28 <MX_SPI2_Init+0x68>)
 80019c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80019ca:	4b16      	ldr	r3, [pc, #88]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019d0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80019d2:	4b14      	ldr	r3, [pc, #80]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80019d8:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019de:	4b11      	ldr	r3, [pc, #68]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80019f2:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019f4:	2230      	movs	r2, #48	; 0x30
 80019f6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019f8:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <MX_SPI2_Init+0x64>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019fe:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <MX_SPI2_Init+0x64>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a04:	4b07      	ldr	r3, [pc, #28]	; (8001a24 <MX_SPI2_Init+0x64>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <MX_SPI2_Init+0x64>)
 8001a0c:	220a      	movs	r2, #10
 8001a0e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a10:	4804      	ldr	r0, [pc, #16]	; (8001a24 <MX_SPI2_Init+0x64>)
 8001a12:	f002 f8eb 	bl	8003bec <HAL_SPI_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001a1c:	f000 f9fa 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	2000025c 	.word	0x2000025c
 8001a28:	40003800 	.word	0x40003800

08001a2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a30:	4b11      	ldr	r3, [pc, #68]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a32:	4a12      	ldr	r2, [pc, #72]	; (8001a7c <MX_USART1_UART_Init+0x50>)
 8001a34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a36:	4b10      	ldr	r3, [pc, #64]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a3e:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a44:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a50:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a52:	220c      	movs	r2, #12
 8001a54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a56:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <MX_USART1_UART_Init+0x4c>)
 8001a64:	f002 fce0 	bl	8004428 <HAL_UART_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a6e:	f000 f9d1 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200002b4 	.word	0x200002b4
 8001a7c:	40013800 	.word	0x40013800

08001a80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b088      	sub	sp, #32
 8001a84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a86:	f107 0310 	add.w	r3, r7, #16
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a94:	4b39      	ldr	r3, [pc, #228]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	4a38      	ldr	r2, [pc, #224]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001a9a:	f043 0310 	orr.w	r3, r3, #16
 8001a9e:	6193      	str	r3, [r2, #24]
 8001aa0:	4b36      	ldr	r3, [pc, #216]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0310 	and.w	r3, r3, #16
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aac:	4b33      	ldr	r3, [pc, #204]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	4a32      	ldr	r2, [pc, #200]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001ab2:	f043 0320 	orr.w	r3, r3, #32
 8001ab6:	6193      	str	r3, [r2, #24]
 8001ab8:	4b30      	ldr	r3, [pc, #192]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	f003 0320 	and.w	r3, r3, #32
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac4:	4b2d      	ldr	r3, [pc, #180]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	4a2c      	ldr	r2, [pc, #176]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001aca:	f043 0304 	orr.w	r3, r3, #4
 8001ace:	6193      	str	r3, [r2, #24]
 8001ad0:	4b2a      	ldr	r3, [pc, #168]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001adc:	4b27      	ldr	r3, [pc, #156]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	4a26      	ldr	r2, [pc, #152]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001ae2:	f043 0308 	orr.w	r3, r3, #8
 8001ae6:	6193      	str	r3, [r2, #24]
 8001ae8:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <MX_GPIO_Init+0xfc>)
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	f003 0308 	and.w	r3, r3, #8
 8001af0:	603b      	str	r3, [r7, #0]
 8001af2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001af4:	2200      	movs	r2, #0
 8001af6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001afa:	4821      	ldr	r0, [pc, #132]	; (8001b80 <MX_GPIO_Init+0x100>)
 8001afc:	f001 fc4e 	bl	800339c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_RES_Pin|OLED_DC_Pin|OLED_CS_Pin, GPIO_PIN_RESET);
 8001b00:	2200      	movs	r2, #0
 8001b02:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001b06:	481f      	ldr	r0, [pc, #124]	; (8001b84 <MX_GPIO_Init+0x104>)
 8001b08:	f001 fc48 	bl	800339c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MAX_CS_GPIO_Port, MAX_CS_Pin, GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b12:	481d      	ldr	r0, [pc, #116]	; (8001b88 <MX_GPIO_Init+0x108>)
 8001b14:	f001 fc42 	bl	800339c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2302      	movs	r3, #2
 8001b28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2a:	f107 0310 	add.w	r3, r7, #16
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4813      	ldr	r0, [pc, #76]	; (8001b80 <MX_GPIO_Init+0x100>)
 8001b32:	f001 faaf 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RES_Pin OLED_DC_Pin OLED_CS_Pin */
  GPIO_InitStruct.Pin = OLED_RES_Pin|OLED_DC_Pin|OLED_CS_Pin;
 8001b36:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b44:	2302      	movs	r3, #2
 8001b46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b48:	f107 0310 	add.w	r3, r7, #16
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	480d      	ldr	r0, [pc, #52]	; (8001b84 <MX_GPIO_Init+0x104>)
 8001b50:	f001 faa0 	bl	8003094 <HAL_GPIO_Init>

  /*Configure GPIO pin : MAX_CS_Pin */
  GPIO_InitStruct.Pin = MAX_CS_Pin;
 8001b54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2302      	movs	r3, #2
 8001b64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MAX_CS_GPIO_Port, &GPIO_InitStruct);
 8001b66:	f107 0310 	add.w	r3, r7, #16
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4806      	ldr	r0, [pc, #24]	; (8001b88 <MX_GPIO_Init+0x108>)
 8001b6e:	f001 fa91 	bl	8003094 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b72:	bf00      	nop
 8001b74:	3720      	adds	r7, #32
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40011000 	.word	0x40011000
 8001b84:	40010c00 	.word	0x40010c00
 8001b88:	40010800 	.word	0x40010800

08001b8c <MX_MAX31865_Init>:

/* USER CODE BEGIN 4 */
	static void MX_MAX31865_Init(void)
	{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af02      	add	r7, sp, #8
		Max31865_init(&pt100, &hspi2, MAX_CS_GPIO_Port, MAX_CS_Pin, 2, 50);
 8001b92:	2332      	movs	r3, #50	; 0x32
 8001b94:	9301      	str	r3, [sp, #4]
 8001b96:	2302      	movs	r3, #2
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b9e:	4a04      	ldr	r2, [pc, #16]	; (8001bb0 <MX_MAX31865_Init+0x24>)
 8001ba0:	4904      	ldr	r1, [pc, #16]	; (8001bb4 <MX_MAX31865_Init+0x28>)
 8001ba2:	4805      	ldr	r0, [pc, #20]	; (8001bb8 <MX_MAX31865_Init+0x2c>)
 8001ba4:	f7ff fc98 	bl	80014d8 <Max31865_init>
	}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40010800 	.word	0x40010800
 8001bb4:	2000025c 	.word	0x2000025c
 8001bb8:	200002fc 	.word	0x200002fc

08001bbc <float_cmp>:

	static int float_cmp(const void *a, const void *b)
	{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	6039      	str	r1, [r7, #0]
	    float fa = *(const float*)a;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	60fb      	str	r3, [r7, #12]
	    float fb = *(const float*)b;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	60bb      	str	r3, [r7, #8]
	    if (fa < fb) return -1;
 8001bd2:	68b9      	ldr	r1, [r7, #8]
 8001bd4:	68f8      	ldr	r0, [r7, #12]
 8001bd6:	f7ff fa7d 	bl	80010d4 <__aeabi_fcmplt>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d002      	beq.n	8001be6 <float_cmp+0x2a>
 8001be0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001be4:	e009      	b.n	8001bfa <float_cmp+0x3e>
	    if (fa > fb) return  1;
 8001be6:	68b9      	ldr	r1, [r7, #8]
 8001be8:	68f8      	ldr	r0, [r7, #12]
 8001bea:	f7ff fa91 	bl	8001110 <__aeabi_fcmpgt>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <float_cmp+0x3c>
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e000      	b.n	8001bfa <float_cmp+0x3e>
	    return 0;
 8001bf8:	2300      	movs	r3, #0
	}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <SMM_AddAndGetMedian>:

	float SMM_AddAndGetMedian(float x)
	{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08e      	sub	sp, #56	; 0x38
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
	    smm_buffer[smm_index] = x;
 8001c0c:	4b3a      	ldr	r3, [pc, #232]	; (8001cf8 <SMM_AddAndGetMedian+0xf4>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4619      	mov	r1, r3
 8001c12:	4a3a      	ldr	r2, [pc, #232]	; (8001cfc <SMM_AddAndGetMedian+0xf8>)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	    smm_index = (smm_index + 1) % smm_N;
 8001c1a:	4b37      	ldr	r3, [pc, #220]	; (8001cf8 <SMM_AddAndGetMedian+0xf4>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	4a37      	ldr	r2, [pc, #220]	; (8001d00 <SMM_AddAndGetMedian+0xfc>)
 8001c22:	7812      	ldrb	r2, [r2, #0]
 8001c24:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c28:	fb01 f202 	mul.w	r2, r1, r2
 8001c2c:	1a9b      	subs	r3, r3, r2
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	4b31      	ldr	r3, [pc, #196]	; (8001cf8 <SMM_AddAndGetMedian+0xf4>)
 8001c32:	701a      	strb	r2, [r3, #0]
	    if (smm_count < smm_N) smm_count++;
 8001c34:	4b33      	ldr	r3, [pc, #204]	; (8001d04 <SMM_AddAndGetMedian+0x100>)
 8001c36:	781a      	ldrb	r2, [r3, #0]
 8001c38:	4b31      	ldr	r3, [pc, #196]	; (8001d00 <SMM_AddAndGetMedian+0xfc>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d205      	bcs.n	8001c4c <SMM_AddAndGetMedian+0x48>
 8001c40:	4b30      	ldr	r3, [pc, #192]	; (8001d04 <SMM_AddAndGetMedian+0x100>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	3301      	adds	r3, #1
 8001c46:	b2da      	uxtb	r2, r3
 8001c48:	4b2e      	ldr	r3, [pc, #184]	; (8001d04 <SMM_AddAndGetMedian+0x100>)
 8001c4a:	701a      	strb	r2, [r3, #0]

	    float tmp[SMM_MAX_N];
	    for (uint8_t i = 0; i < smm_count; i++) {
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001c52:	e010      	b.n	8001c76 <SMM_AddAndGetMedian+0x72>
	        tmp[i] = smm_buffer[i];
 8001c54:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001c58:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001c5c:	4927      	ldr	r1, [pc, #156]	; (8001cfc <SMM_AddAndGetMedian+0xf8>)
 8001c5e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	3338      	adds	r3, #56	; 0x38
 8001c66:	443b      	add	r3, r7
 8001c68:	f843 2c2c 	str.w	r2, [r3, #-44]
	    for (uint8_t i = 0; i < smm_count; i++) {
 8001c6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001c70:	3301      	adds	r3, #1
 8001c72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001c76:	4b23      	ldr	r3, [pc, #140]	; (8001d04 <SMM_AddAndGetMedian+0x100>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d3e8      	bcc.n	8001c54 <SMM_AddAndGetMedian+0x50>
	    }
	    qsort(tmp, smm_count, sizeof(float), float_cmp);
 8001c82:	4b20      	ldr	r3, [pc, #128]	; (8001d04 <SMM_AddAndGetMedian+0x100>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	4619      	mov	r1, r3
 8001c88:	f107 000c 	add.w	r0, r7, #12
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <SMM_AddAndGetMedian+0x104>)
 8001c8e:	2204      	movs	r2, #4
 8001c90:	f003 fa8c 	bl	80051ac <qsort>

	    uint8_t mid = smm_count / 2;
 8001c94:	4b1b      	ldr	r3, [pc, #108]	; (8001d04 <SMM_AddAndGetMedian+0x100>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	085b      	lsrs	r3, r3, #1
 8001c9a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	    if (smm_count % 2) {
 8001c9e:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <SMM_AddAndGetMedian+0x100>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d007      	beq.n	8001cbc <SMM_AddAndGetMedian+0xb8>
	        return tmp[mid];
 8001cac:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	3338      	adds	r3, #56	; 0x38
 8001cb4:	443b      	add	r3, r7
 8001cb6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001cba:	e019      	b.n	8001cf0 <SMM_AddAndGetMedian+0xec>
	    } else {
	        return 0.5f * (tmp[mid - 1] + tmp[mid]);
 8001cbc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	3338      	adds	r3, #56	; 0x38
 8001cc6:	443b      	add	r3, r7
 8001cc8:	f853 2c2c 	ldr.w	r2, [r3, #-44]
 8001ccc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	3338      	adds	r3, #56	; 0x38
 8001cd4:	443b      	add	r3, r7
 8001cd6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4610      	mov	r0, r2
 8001cde:	f7fe ff53 	bl	8000b88 <__addsf3>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff f855 	bl	8000d98 <__aeabi_fmul>
 8001cee:	4603      	mov	r3, r0
	    }
	}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3738      	adds	r7, #56	; 0x38
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	2000033d 	.word	0x2000033d
 8001cfc:	20000314 	.word	0x20000314
 8001d00:	20000000 	.word	0x20000000
 8001d04:	2000033c 	.word	0x2000033c
 8001d08:	08001bbd 	.word	0x08001bbd

08001d0c <read_raw_temperature>:



	float read_raw_temperature(void)
	{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
		float t = 0.0f;
 8001d12:	f04f 0300 	mov.w	r3, #0
 8001d16:	603b      	str	r3, [r7, #0]
		bool ok = Max31865_readTempC(&pt100, &t);
 8001d18:	463b      	mov	r3, r7
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4804      	ldr	r0, [pc, #16]	; (8001d30 <read_raw_temperature+0x24>)
 8001d1e:	f7ff fc1b 	bl	8001558 <Max31865_readTempC>
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
	    return t;
 8001d26:	683b      	ldr	r3, [r7, #0]
	}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	200002fc 	.word	0x200002fc

08001d34 <measure_and_filter>:


	void measure_and_filter(void)
	{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
		temp_raw = read_raw_temperature();
 8001d38:	f7ff ffe8 	bl	8001d0c <read_raw_temperature>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	4a06      	ldr	r2, [pc, #24]	; (8001d58 <measure_and_filter+0x24>)
 8001d40:	6013      	str	r3, [r2, #0]
		temp_flt = SMM_AddAndGetMedian(temp_raw);
 8001d42:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <measure_and_filter+0x24>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff ff5c 	bl	8001c04 <SMM_AddAndGetMedian>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4a03      	ldr	r2, [pc, #12]	; (8001d5c <measure_and_filter+0x28>)
 8001d50:	6013      	str	r3, [r2, #0]
	}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	2000030c 	.word	0x2000030c
 8001d5c:	20000310 	.word	0x20000310

08001d60 <send_temperatures_uart>:

	void send_temperatures_uart(void)
	{
 8001d60:	b5b0      	push	{r4, r5, r7, lr}
 8001d62:	b096      	sub	sp, #88	; 0x58
 8001d64:	af04      	add	r7, sp, #16
	    char buf[64];
	    // \x02 = STX, \n = LF
	    int len = snprintf(buf, sizeof(buf),
 8001d66:	4b11      	ldr	r3, [pc, #68]	; (8001dac <send_temperatures_uart+0x4c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe fb66 	bl	800043c <__aeabi_f2d>
 8001d70:	4604      	mov	r4, r0
 8001d72:	460d      	mov	r5, r1
 8001d74:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <send_temperatures_uart+0x50>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fb5f 	bl	800043c <__aeabi_f2d>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	1d38      	adds	r0, r7, #4
 8001d84:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d88:	e9cd 4500 	strd	r4, r5, [sp]
 8001d8c:	4a09      	ldr	r2, [pc, #36]	; (8001db4 <send_temperatures_uart+0x54>)
 8001d8e:	2140      	movs	r1, #64	; 0x40
 8001d90:	f003 ffbc 	bl	8005d0c <sniprintf>
 8001d94:	6478      	str	r0, [r7, #68]	; 0x44
	                           "\x02 RAW %.2f FLT %.2f\r\n",
	                           temp_raw, temp_flt);
	    HAL_UART_Transmit(&huart1, (uint8_t*)buf, len, 100);
 8001d96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	1d39      	adds	r1, r7, #4
 8001d9c:	2364      	movs	r3, #100	; 0x64
 8001d9e:	4806      	ldr	r0, [pc, #24]	; (8001db8 <send_temperatures_uart+0x58>)
 8001da0:	f002 fb92 	bl	80044c8 <HAL_UART_Transmit>
	}
 8001da4:	bf00      	nop
 8001da6:	3748      	adds	r7, #72	; 0x48
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bdb0      	pop	{r4, r5, r7, pc}
 8001dac:	2000030c 	.word	0x2000030c
 8001db0:	20000310 	.word	0x20000310
 8001db4:	08009914 	.word	0x08009914
 8001db8:	200002b4 	.word	0x200002b4

08001dbc <display_temperature>:

	void display_temperature(void)
	{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08a      	sub	sp, #40	; 0x28
 8001dc0:	af02      	add	r7, sp, #8
	    ssd1306_Fill(Black);
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	f000 f902 	bl	8001fcc <ssd1306_Fill>

	    char line[32];
	    snprintf(line, sizeof(line), "T=%.2f C", temp_flt);
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <display_temperature+0x4c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fb35 	bl	800043c <__aeabi_f2d>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	4638      	mov	r0, r7
 8001dd8:	e9cd 2300 	strd	r2, r3, [sp]
 8001ddc:	4a0b      	ldr	r2, [pc, #44]	; (8001e0c <display_temperature+0x50>)
 8001dde:	2120      	movs	r1, #32
 8001de0:	f003 ff94 	bl	8005d0c <sniprintf>

	    ssd1306_SetCursor(0, 0);
 8001de4:	2100      	movs	r1, #0
 8001de6:	2000      	movs	r0, #0
 8001de8:	f000 fa3a 	bl	8002260 <ssd1306_SetCursor>
	    ssd1306_WriteString(line, Font_16x24, White);
 8001dec:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <display_temperature+0x54>)
 8001dee:	4638      	mov	r0, r7
 8001df0:	2201      	movs	r2, #1
 8001df2:	9200      	str	r2, [sp, #0]
 8001df4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001df6:	f000 fa0d 	bl	8002214 <ssd1306_WriteString>

	    ssd1306_UpdateScreen();
 8001dfa:	f000 f8ff 	bl	8001ffc <ssd1306_UpdateScreen>
	}
 8001dfe:	bf00      	nop
 8001e00:	3720      	adds	r7, #32
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000310 	.word	0x20000310
 8001e0c:	0800992c 	.word	0x0800992c
 8001e10:	0800abcc 	.word	0x0800abcc

08001e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e18:	b672      	cpsid	i
}
 8001e1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e1c:	e7fe      	b.n	8001e1c <Error_Handler+0x8>
	...

08001e20 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001e24:	2201      	movs	r2, #1
 8001e26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e2a:	480b      	ldr	r0, [pc, #44]	; (8001e58 <ssd1306_Reset+0x38>)
 8001e2c:	f001 fab6 	bl	800339c <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001e30:	2200      	movs	r2, #0
 8001e32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e36:	4808      	ldr	r0, [pc, #32]	; (8001e58 <ssd1306_Reset+0x38>)
 8001e38:	f001 fab0 	bl	800339c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001e3c:	200a      	movs	r0, #10
 8001e3e:	f000 ff45 	bl	8002ccc <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001e42:	2201      	movs	r2, #1
 8001e44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e48:	4803      	ldr	r0, [pc, #12]	; (8001e58 <ssd1306_Reset+0x38>)
 8001e4a:	f001 faa7 	bl	800339c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001e4e:	200a      	movs	r0, #10
 8001e50:	f000 ff3c 	bl	8002ccc <HAL_Delay>
}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40010c00 	.word	0x40010c00

08001e5c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001e66:	2200      	movs	r2, #0
 8001e68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e6c:	480c      	ldr	r0, [pc, #48]	; (8001ea0 <ssd1306_WriteCommand+0x44>)
 8001e6e:	f001 fa95 	bl	800339c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001e72:	2200      	movs	r2, #0
 8001e74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e78:	4809      	ldr	r0, [pc, #36]	; (8001ea0 <ssd1306_WriteCommand+0x44>)
 8001e7a:	f001 fa8f 	bl	800339c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8001e7e:	1df9      	adds	r1, r7, #7
 8001e80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e84:	2201      	movs	r2, #1
 8001e86:	4807      	ldr	r0, [pc, #28]	; (8001ea4 <ssd1306_WriteCommand+0x48>)
 8001e88:	f001 ff34 	bl	8003cf4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e92:	4803      	ldr	r0, [pc, #12]	; (8001ea0 <ssd1306_WriteCommand+0x44>)
 8001e94:	f001 fa82 	bl	800339c <HAL_GPIO_WritePin>
}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40010c00 	.word	0x40010c00
 8001ea4:	20000204 	.word	0x20000204

08001ea8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eb8:	480d      	ldr	r0, [pc, #52]	; (8001ef0 <ssd1306_WriteData+0x48>)
 8001eba:	f001 fa6f 	bl	800339c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ec4:	480a      	ldr	r0, [pc, #40]	; (8001ef0 <ssd1306_WriteData+0x48>)
 8001ec6:	f001 fa69 	bl	800339c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	b29a      	uxth	r2, r3
 8001ece:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ed2:	6879      	ldr	r1, [r7, #4]
 8001ed4:	4807      	ldr	r0, [pc, #28]	; (8001ef4 <ssd1306_WriteData+0x4c>)
 8001ed6:	f001 ff0d 	bl	8003cf4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001eda:	2201      	movs	r2, #1
 8001edc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ee0:	4803      	ldr	r0, [pc, #12]	; (8001ef0 <ssd1306_WriteData+0x48>)
 8001ee2:	f001 fa5b 	bl	800339c <HAL_GPIO_WritePin>
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40010c00 	.word	0x40010c00
 8001ef4:	20000204 	.word	0x20000204

08001ef8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001efc:	f7ff ff90 	bl	8001e20 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001f00:	2064      	movs	r0, #100	; 0x64
 8001f02:	f000 fee3 	bl	8002ccc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001f06:	2000      	movs	r0, #0
 8001f08:	f000 f9d6 	bl	80022b8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001f0c:	2020      	movs	r0, #32
 8001f0e:	f7ff ffa5 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001f12:	2000      	movs	r0, #0
 8001f14:	f7ff ffa2 	bl	8001e5c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001f18:	20b0      	movs	r0, #176	; 0xb0
 8001f1a:	f7ff ff9f 	bl	8001e5c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001f1e:	20c8      	movs	r0, #200	; 0xc8
 8001f20:	f7ff ff9c 	bl	8001e5c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001f24:	2000      	movs	r0, #0
 8001f26:	f7ff ff99 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001f2a:	2010      	movs	r0, #16
 8001f2c:	f7ff ff96 	bl	8001e5c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001f30:	2040      	movs	r0, #64	; 0x40
 8001f32:	f7ff ff93 	bl	8001e5c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001f36:	20ff      	movs	r0, #255	; 0xff
 8001f38:	f000 f9aa 	bl	8002290 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001f3c:	20a1      	movs	r0, #161	; 0xa1
 8001f3e:	f7ff ff8d 	bl	8001e5c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001f42:	20a6      	movs	r0, #166	; 0xa6
 8001f44:	f7ff ff8a 	bl	8001e5c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001f48:	20a8      	movs	r0, #168	; 0xa8
 8001f4a:	f7ff ff87 	bl	8001e5c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001f4e:	203f      	movs	r0, #63	; 0x3f
 8001f50:	f7ff ff84 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001f54:	20a4      	movs	r0, #164	; 0xa4
 8001f56:	f7ff ff81 	bl	8001e5c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001f5a:	20d3      	movs	r0, #211	; 0xd3
 8001f5c:	f7ff ff7e 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001f60:	2000      	movs	r0, #0
 8001f62:	f7ff ff7b 	bl	8001e5c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001f66:	20d5      	movs	r0, #213	; 0xd5
 8001f68:	f7ff ff78 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001f6c:	20f0      	movs	r0, #240	; 0xf0
 8001f6e:	f7ff ff75 	bl	8001e5c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001f72:	20d9      	movs	r0, #217	; 0xd9
 8001f74:	f7ff ff72 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001f78:	2022      	movs	r0, #34	; 0x22
 8001f7a:	f7ff ff6f 	bl	8001e5c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001f7e:	20da      	movs	r0, #218	; 0xda
 8001f80:	f7ff ff6c 	bl	8001e5c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001f84:	2012      	movs	r0, #18
 8001f86:	f7ff ff69 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001f8a:	20db      	movs	r0, #219	; 0xdb
 8001f8c:	f7ff ff66 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001f90:	2020      	movs	r0, #32
 8001f92:	f7ff ff63 	bl	8001e5c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001f96:	208d      	movs	r0, #141	; 0x8d
 8001f98:	f7ff ff60 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001f9c:	2014      	movs	r0, #20
 8001f9e:	f7ff ff5d 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001fa2:	2001      	movs	r0, #1
 8001fa4:	f000 f988 	bl	80022b8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001fa8:	2000      	movs	r0, #0
 8001faa:	f000 f80f 	bl	8001fcc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001fae:	f000 f825 	bl	8001ffc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001fb2:	4b05      	ldr	r3, [pc, #20]	; (8001fc8 <ssd1306_Init+0xd0>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001fb8:	4b03      	ldr	r3, [pc, #12]	; (8001fc8 <ssd1306_Init+0xd0>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001fbe:	4b02      	ldr	r3, [pc, #8]	; (8001fc8 <ssd1306_Init+0xd0>)
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	711a      	strb	r2, [r3, #4]
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000748 	.word	0x20000748

08001fcc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <ssd1306_Fill+0x14>
 8001fdc:	2300      	movs	r3, #0
 8001fde:	e000      	b.n	8001fe2 <ssd1306_Fill+0x16>
 8001fe0:	23ff      	movs	r3, #255	; 0xff
 8001fe2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4803      	ldr	r0, [pc, #12]	; (8001ff8 <ssd1306_Fill+0x2c>)
 8001fea:	f004 fe5b 	bl	8006ca4 <memset>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000348 	.word	0x20000348

08001ffc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002002:	2300      	movs	r3, #0
 8002004:	71fb      	strb	r3, [r7, #7]
 8002006:	e016      	b.n	8002036 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	3b50      	subs	r3, #80	; 0x50
 800200c:	b2db      	uxtb	r3, r3
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff ff24 	bl	8001e5c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002014:	2000      	movs	r0, #0
 8002016:	f7ff ff21 	bl	8001e5c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800201a:	2010      	movs	r0, #16
 800201c:	f7ff ff1e 	bl	8001e5c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	01db      	lsls	r3, r3, #7
 8002024:	4a08      	ldr	r2, [pc, #32]	; (8002048 <ssd1306_UpdateScreen+0x4c>)
 8002026:	4413      	add	r3, r2
 8002028:	2180      	movs	r1, #128	; 0x80
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff ff3c 	bl	8001ea8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	3301      	adds	r3, #1
 8002034:	71fb      	strb	r3, [r7, #7]
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	2b07      	cmp	r3, #7
 800203a:	d9e5      	bls.n	8002008 <ssd1306_UpdateScreen+0xc>
    }
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000348 	.word	0x20000348

0800204c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
 8002056:	460b      	mov	r3, r1
 8002058:	71bb      	strb	r3, [r7, #6]
 800205a:	4613      	mov	r3, r2
 800205c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800205e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002062:	2b00      	cmp	r3, #0
 8002064:	db3d      	blt.n	80020e2 <ssd1306_DrawPixel+0x96>
 8002066:	79bb      	ldrb	r3, [r7, #6]
 8002068:	2b3f      	cmp	r3, #63	; 0x3f
 800206a:	d83a      	bhi.n	80020e2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800206c:	797b      	ldrb	r3, [r7, #5]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d11a      	bne.n	80020a8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002072:	79fa      	ldrb	r2, [r7, #7]
 8002074:	79bb      	ldrb	r3, [r7, #6]
 8002076:	08db      	lsrs	r3, r3, #3
 8002078:	b2d8      	uxtb	r0, r3
 800207a:	4603      	mov	r3, r0
 800207c:	01db      	lsls	r3, r3, #7
 800207e:	4413      	add	r3, r2
 8002080:	4a1a      	ldr	r2, [pc, #104]	; (80020ec <ssd1306_DrawPixel+0xa0>)
 8002082:	5cd3      	ldrb	r3, [r2, r3]
 8002084:	b25a      	sxtb	r2, r3
 8002086:	79bb      	ldrb	r3, [r7, #6]
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	2101      	movs	r1, #1
 800208e:	fa01 f303 	lsl.w	r3, r1, r3
 8002092:	b25b      	sxtb	r3, r3
 8002094:	4313      	orrs	r3, r2
 8002096:	b259      	sxtb	r1, r3
 8002098:	79fa      	ldrb	r2, [r7, #7]
 800209a:	4603      	mov	r3, r0
 800209c:	01db      	lsls	r3, r3, #7
 800209e:	4413      	add	r3, r2
 80020a0:	b2c9      	uxtb	r1, r1
 80020a2:	4a12      	ldr	r2, [pc, #72]	; (80020ec <ssd1306_DrawPixel+0xa0>)
 80020a4:	54d1      	strb	r1, [r2, r3]
 80020a6:	e01d      	b.n	80020e4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80020a8:	79fa      	ldrb	r2, [r7, #7]
 80020aa:	79bb      	ldrb	r3, [r7, #6]
 80020ac:	08db      	lsrs	r3, r3, #3
 80020ae:	b2d8      	uxtb	r0, r3
 80020b0:	4603      	mov	r3, r0
 80020b2:	01db      	lsls	r3, r3, #7
 80020b4:	4413      	add	r3, r2
 80020b6:	4a0d      	ldr	r2, [pc, #52]	; (80020ec <ssd1306_DrawPixel+0xa0>)
 80020b8:	5cd3      	ldrb	r3, [r2, r3]
 80020ba:	b25a      	sxtb	r2, r3
 80020bc:	79bb      	ldrb	r3, [r7, #6]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	2101      	movs	r1, #1
 80020c4:	fa01 f303 	lsl.w	r3, r1, r3
 80020c8:	b25b      	sxtb	r3, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	b25b      	sxtb	r3, r3
 80020ce:	4013      	ands	r3, r2
 80020d0:	b259      	sxtb	r1, r3
 80020d2:	79fa      	ldrb	r2, [r7, #7]
 80020d4:	4603      	mov	r3, r0
 80020d6:	01db      	lsls	r3, r3, #7
 80020d8:	4413      	add	r3, r2
 80020da:	b2c9      	uxtb	r1, r1
 80020dc:	4a03      	ldr	r2, [pc, #12]	; (80020ec <ssd1306_DrawPixel+0xa0>)
 80020de:	54d1      	strb	r1, [r2, r3]
 80020e0:	e000      	b.n	80020e4 <ssd1306_DrawPixel+0x98>
        return;
 80020e2:	bf00      	nop
    }
}
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	20000348 	.word	0x20000348

080020f0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80020f0:	b590      	push	{r4, r7, lr}
 80020f2:	b089      	sub	sp, #36	; 0x24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4604      	mov	r4, r0
 80020f8:	4638      	mov	r0, r7
 80020fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80020fe:	4623      	mov	r3, r4
 8002100:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002102:	7bfb      	ldrb	r3, [r7, #15]
 8002104:	2b1f      	cmp	r3, #31
 8002106:	d902      	bls.n	800210e <ssd1306_WriteChar+0x1e>
 8002108:	7bfb      	ldrb	r3, [r7, #15]
 800210a:	2b7e      	cmp	r3, #126	; 0x7e
 800210c:	d901      	bls.n	8002112 <ssd1306_WriteChar+0x22>
        return 0;
 800210e:	2300      	movs	r3, #0
 8002110:	e079      	b.n	8002206 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d005      	beq.n	8002124 <ssd1306_WriteChar+0x34>
 8002118:	68ba      	ldr	r2, [r7, #8]
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	3b20      	subs	r3, #32
 800211e:	4413      	add	r3, r2
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	e000      	b.n	8002126 <ssd1306_WriteChar+0x36>
 8002124:	783b      	ldrb	r3, [r7, #0]
 8002126:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002128:	4b39      	ldr	r3, [pc, #228]	; (8002210 <ssd1306_WriteChar+0x120>)
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	461a      	mov	r2, r3
 800212e:	7dfb      	ldrb	r3, [r7, #23]
 8002130:	4413      	add	r3, r2
 8002132:	2b80      	cmp	r3, #128	; 0x80
 8002134:	dc06      	bgt.n	8002144 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002136:	4b36      	ldr	r3, [pc, #216]	; (8002210 <ssd1306_WriteChar+0x120>)
 8002138:	885b      	ldrh	r3, [r3, #2]
 800213a:	461a      	mov	r2, r3
 800213c:	787b      	ldrb	r3, [r7, #1]
 800213e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002140:	2b40      	cmp	r3, #64	; 0x40
 8002142:	dd01      	ble.n	8002148 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002144:	2300      	movs	r3, #0
 8002146:	e05e      	b.n	8002206 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
 800214c:	e04d      	b.n	80021ea <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	7bfb      	ldrb	r3, [r7, #15]
 8002152:	3b20      	subs	r3, #32
 8002154:	7879      	ldrb	r1, [r7, #1]
 8002156:	fb01 f303 	mul.w	r3, r1, r3
 800215a:	4619      	mov	r1, r3
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	440b      	add	r3, r1
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	4413      	add	r3, r2
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002168:	2300      	movs	r3, #0
 800216a:	61bb      	str	r3, [r7, #24]
 800216c:	e036      	b.n	80021dc <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d013      	beq.n	80021a6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800217e:	4b24      	ldr	r3, [pc, #144]	; (8002210 <ssd1306_WriteChar+0x120>)
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	b2da      	uxtb	r2, r3
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	b2db      	uxtb	r3, r3
 8002188:	4413      	add	r3, r2
 800218a:	b2d8      	uxtb	r0, r3
 800218c:	4b20      	ldr	r3, [pc, #128]	; (8002210 <ssd1306_WriteChar+0x120>)
 800218e:	885b      	ldrh	r3, [r3, #2]
 8002190:	b2da      	uxtb	r2, r3
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	b2db      	uxtb	r3, r3
 8002196:	4413      	add	r3, r2
 8002198:	b2db      	uxtb	r3, r3
 800219a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800219e:	4619      	mov	r1, r3
 80021a0:	f7ff ff54 	bl	800204c <ssd1306_DrawPixel>
 80021a4:	e017      	b.n	80021d6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80021a6:	4b1a      	ldr	r3, [pc, #104]	; (8002210 <ssd1306_WriteChar+0x120>)
 80021a8:	881b      	ldrh	r3, [r3, #0]
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	4413      	add	r3, r2
 80021b2:	b2d8      	uxtb	r0, r3
 80021b4:	4b16      	ldr	r3, [pc, #88]	; (8002210 <ssd1306_WriteChar+0x120>)
 80021b6:	885b      	ldrh	r3, [r3, #2]
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	4413      	add	r3, r2
 80021c0:	b2d9      	uxtb	r1, r3
 80021c2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	bf0c      	ite	eq
 80021ca:	2301      	moveq	r3, #1
 80021cc:	2300      	movne	r3, #0
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	461a      	mov	r2, r3
 80021d2:	f7ff ff3b 	bl	800204c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	3301      	adds	r3, #1
 80021da:	61bb      	str	r3, [r7, #24]
 80021dc:	7dfb      	ldrb	r3, [r7, #23]
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d3c4      	bcc.n	800216e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	3301      	adds	r3, #1
 80021e8:	61fb      	str	r3, [r7, #28]
 80021ea:	787b      	ldrb	r3, [r7, #1]
 80021ec:	461a      	mov	r2, r3
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d3ac      	bcc.n	800214e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80021f4:	4b06      	ldr	r3, [pc, #24]	; (8002210 <ssd1306_WriteChar+0x120>)
 80021f6:	881a      	ldrh	r2, [r3, #0]
 80021f8:	7dfb      	ldrb	r3, [r7, #23]
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	4413      	add	r3, r2
 80021fe:	b29a      	uxth	r2, r3
 8002200:	4b03      	ldr	r3, [pc, #12]	; (8002210 <ssd1306_WriteChar+0x120>)
 8002202:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002204:	7bfb      	ldrb	r3, [r7, #15]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3724      	adds	r7, #36	; 0x24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd90      	pop	{r4, r7, pc}
 800220e:	bf00      	nop
 8002210:	20000748 	.word	0x20000748

08002214 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af02      	add	r7, sp, #8
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	4638      	mov	r0, r7
 800221e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002222:	e013      	b.n	800224c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	7818      	ldrb	r0, [r3, #0]
 8002228:	7e3b      	ldrb	r3, [r7, #24]
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	463b      	mov	r3, r7
 800222e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002230:	f7ff ff5e 	bl	80020f0 <ssd1306_WriteChar>
 8002234:	4603      	mov	r3, r0
 8002236:	461a      	mov	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	429a      	cmp	r2, r3
 800223e:	d002      	beq.n	8002246 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	e008      	b.n	8002258 <ssd1306_WriteString+0x44>
        }
        str++;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	3301      	adds	r3, #1
 800224a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d1e7      	bne.n	8002224 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	781b      	ldrb	r3, [r3, #0]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	460a      	mov	r2, r1
 800226a:	71fb      	strb	r3, [r7, #7]
 800226c:	4613      	mov	r3, r2
 800226e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002270:	79fb      	ldrb	r3, [r7, #7]
 8002272:	b29a      	uxth	r2, r3
 8002274:	4b05      	ldr	r3, [pc, #20]	; (800228c <ssd1306_SetCursor+0x2c>)
 8002276:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002278:	79bb      	ldrb	r3, [r7, #6]
 800227a:	b29a      	uxth	r2, r3
 800227c:	4b03      	ldr	r3, [pc, #12]	; (800228c <ssd1306_SetCursor+0x2c>)
 800227e:	805a      	strh	r2, [r3, #2]
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	20000748 	.word	0x20000748

08002290 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800229a:	2381      	movs	r3, #129	; 0x81
 800229c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff fddb 	bl	8001e5c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff fdd7 	bl	8001e5c <ssd1306_WriteCommand>
}
 80022ae:	bf00      	nop
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d005      	beq.n	80022d4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80022c8:	23af      	movs	r3, #175	; 0xaf
 80022ca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80022cc:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <ssd1306_SetDisplayOn+0x38>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	715a      	strb	r2, [r3, #5]
 80022d2:	e004      	b.n	80022de <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80022d4:	23ae      	movs	r3, #174	; 0xae
 80022d6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80022d8:	4b05      	ldr	r3, [pc, #20]	; (80022f0 <ssd1306_SetDisplayOn+0x38>)
 80022da:	2200      	movs	r2, #0
 80022dc:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80022de:	7bfb      	ldrb	r3, [r7, #15]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff fdbb 	bl	8001e5c <ssd1306_WriteCommand>
}
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000748 	.word	0x20000748

080022f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <HAL_MspInit+0x40>)
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	4a0d      	ldr	r2, [pc, #52]	; (8002334 <HAL_MspInit+0x40>)
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	6193      	str	r3, [r2, #24]
 8002306:	4b0b      	ldr	r3, [pc, #44]	; (8002334 <HAL_MspInit+0x40>)
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	607b      	str	r3, [r7, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002312:	4b08      	ldr	r3, [pc, #32]	; (8002334 <HAL_MspInit+0x40>)
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	4a07      	ldr	r2, [pc, #28]	; (8002334 <HAL_MspInit+0x40>)
 8002318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800231c:	61d3      	str	r3, [r2, #28]
 800231e:	4b05      	ldr	r3, [pc, #20]	; (8002334 <HAL_MspInit+0x40>)
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr
 8002334:	40021000 	.word	0x40021000

08002338 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08a      	sub	sp, #40	; 0x28
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 0318 	add.w	r3, r7, #24
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a37      	ldr	r2, [pc, #220]	; (8002430 <HAL_SPI_MspInit+0xf8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d130      	bne.n	80023ba <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002358:	4b36      	ldr	r3, [pc, #216]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	4a35      	ldr	r2, [pc, #212]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 800235e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002362:	6193      	str	r3, [r2, #24]
 8002364:	4b33      	ldr	r3, [pc, #204]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800236c:	617b      	str	r3, [r7, #20]
 800236e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002370:	4b30      	ldr	r3, [pc, #192]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	4a2f      	ldr	r2, [pc, #188]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 8002376:	f043 0304 	orr.w	r3, r3, #4
 800237a:	6193      	str	r3, [r2, #24]
 800237c:	4b2d      	ldr	r3, [pc, #180]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	f003 0304 	and.w	r3, r3, #4
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002388:	23a0      	movs	r3, #160	; 0xa0
 800238a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002390:	2303      	movs	r3, #3
 8002392:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002394:	f107 0318 	add.w	r3, r7, #24
 8002398:	4619      	mov	r1, r3
 800239a:	4827      	ldr	r0, [pc, #156]	; (8002438 <HAL_SPI_MspInit+0x100>)
 800239c:	f000 fe7a 	bl	8003094 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023a0:	2340      	movs	r3, #64	; 0x40
 80023a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a4:	2300      	movs	r3, #0
 80023a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ac:	f107 0318 	add.w	r3, r7, #24
 80023b0:	4619      	mov	r1, r3
 80023b2:	4821      	ldr	r0, [pc, #132]	; (8002438 <HAL_SPI_MspInit+0x100>)
 80023b4:	f000 fe6e 	bl	8003094 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80023b8:	e036      	b.n	8002428 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a1f      	ldr	r2, [pc, #124]	; (800243c <HAL_SPI_MspInit+0x104>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d131      	bne.n	8002428 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80023c4:	4b1b      	ldr	r3, [pc, #108]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 80023c6:	69db      	ldr	r3, [r3, #28]
 80023c8:	4a1a      	ldr	r2, [pc, #104]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 80023ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023ce:	61d3      	str	r3, [r2, #28]
 80023d0:	4b18      	ldr	r3, [pc, #96]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023dc:	4b15      	ldr	r3, [pc, #84]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	4a14      	ldr	r2, [pc, #80]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 80023e2:	f043 0308 	orr.w	r3, r3, #8
 80023e6:	6193      	str	r3, [r2, #24]
 80023e8:	4b12      	ldr	r3, [pc, #72]	; (8002434 <HAL_SPI_MspInit+0xfc>)
 80023ea:	699b      	ldr	r3, [r3, #24]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80023f4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80023f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fa:	2302      	movs	r3, #2
 80023fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023fe:	2303      	movs	r3, #3
 8002400:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002402:	f107 0318 	add.w	r3, r7, #24
 8002406:	4619      	mov	r1, r3
 8002408:	480d      	ldr	r0, [pc, #52]	; (8002440 <HAL_SPI_MspInit+0x108>)
 800240a:	f000 fe43 	bl	8003094 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800240e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002412:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002414:	2300      	movs	r3, #0
 8002416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800241c:	f107 0318 	add.w	r3, r7, #24
 8002420:	4619      	mov	r1, r3
 8002422:	4807      	ldr	r0, [pc, #28]	; (8002440 <HAL_SPI_MspInit+0x108>)
 8002424:	f000 fe36 	bl	8003094 <HAL_GPIO_Init>
}
 8002428:	bf00      	nop
 800242a:	3728      	adds	r7, #40	; 0x28
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40013000 	.word	0x40013000
 8002434:	40021000 	.word	0x40021000
 8002438:	40010800 	.word	0x40010800
 800243c:	40003800 	.word	0x40003800
 8002440:	40010c00 	.word	0x40010c00

08002444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	f107 0310 	add.w	r3, r7, #16
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a20      	ldr	r2, [pc, #128]	; (80024e0 <HAL_UART_MspInit+0x9c>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d139      	bne.n	80024d8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002464:	4b1f      	ldr	r3, [pc, #124]	; (80024e4 <HAL_UART_MspInit+0xa0>)
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	4a1e      	ldr	r2, [pc, #120]	; (80024e4 <HAL_UART_MspInit+0xa0>)
 800246a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800246e:	6193      	str	r3, [r2, #24]
 8002470:	4b1c      	ldr	r3, [pc, #112]	; (80024e4 <HAL_UART_MspInit+0xa0>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800247c:	4b19      	ldr	r3, [pc, #100]	; (80024e4 <HAL_UART_MspInit+0xa0>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	4a18      	ldr	r2, [pc, #96]	; (80024e4 <HAL_UART_MspInit+0xa0>)
 8002482:	f043 0304 	orr.w	r3, r3, #4
 8002486:	6193      	str	r3, [r2, #24]
 8002488:	4b16      	ldr	r3, [pc, #88]	; (80024e4 <HAL_UART_MspInit+0xa0>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002494:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002498:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249a:	2302      	movs	r3, #2
 800249c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800249e:	2303      	movs	r3, #3
 80024a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a2:	f107 0310 	add.w	r3, r7, #16
 80024a6:	4619      	mov	r1, r3
 80024a8:	480f      	ldr	r0, [pc, #60]	; (80024e8 <HAL_UART_MspInit+0xa4>)
 80024aa:	f000 fdf3 	bl	8003094 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024bc:	f107 0310 	add.w	r3, r7, #16
 80024c0:	4619      	mov	r1, r3
 80024c2:	4809      	ldr	r0, [pc, #36]	; (80024e8 <HAL_UART_MspInit+0xa4>)
 80024c4:	f000 fde6 	bl	8003094 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2100      	movs	r1, #0
 80024cc:	2025      	movs	r0, #37	; 0x25
 80024ce:	f000 fcf8 	bl	8002ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024d2:	2025      	movs	r0, #37	; 0x25
 80024d4:	f000 fd11 	bl	8002efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80024d8:	bf00      	nop
 80024da:	3720      	adds	r7, #32
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40013800 	.word	0x40013800
 80024e4:	40021000 	.word	0x40021000
 80024e8:	40010800 	.word	0x40010800

080024ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024f0:	e7fe      	b.n	80024f0 <NMI_Handler+0x4>

080024f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024f6:	e7fe      	b.n	80024f6 <HardFault_Handler+0x4>

080024f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024fc:	e7fe      	b.n	80024fc <MemManage_Handler+0x4>

080024fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024fe:	b480      	push	{r7}
 8002500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002502:	e7fe      	b.n	8002502 <BusFault_Handler+0x4>

08002504 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002508:	e7fe      	b.n	8002508 <UsageFault_Handler+0x4>

0800250a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800250a:	b480      	push	{r7}
 800250c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	46bd      	mov	sp, r7
 8002512:	bc80      	pop	{r7}
 8002514:	4770      	bx	lr

08002516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002516:	b480      	push	{r7}
 8002518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	46bd      	mov	sp, r7
 800251e:	bc80      	pop	{r7}
 8002520:	4770      	bx	lr

08002522 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002522:	b480      	push	{r7}
 8002524:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr

0800252e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002532:	f000 fbaf 	bl	8002c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
	...

0800253c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002540:	4802      	ldr	r0, [pc, #8]	; (800254c <USART1_IRQHandler+0x10>)
 8002542:	f002 f869 	bl	8004618 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  /* USER CODE END USART1_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	200002b4 	.word	0x200002b4

08002550 <split_frame>:
    char *data;
} CommandFrame;

//      
static uint8_t split_frame(char *buf, CommandFrame *out)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
    char *p = buf;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	60fb      	str	r3, [r7, #12]

    //   
    while (*p == ' ') p++;
 800255e:	e002      	b.n	8002566 <split_frame+0x16>
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	3301      	adds	r3, #1
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	2b20      	cmp	r3, #32
 800256c:	d0f8      	beq.n	8002560 <split_frame+0x10>
    if (*p == '\0') return 0;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d101      	bne.n	800257a <split_frame+0x2a>
 8002576:	2300      	movs	r3, #0
 8002578:	e03c      	b.n	80025f4 <split_frame+0xa4>

    out->cmd = p;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	601a      	str	r2, [r3, #0]

    //    - 
    while (*p && *p != ' ') p++;
 8002580:	e002      	b.n	8002588 <split_frame+0x38>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	3301      	adds	r3, #1
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <split_frame+0x48>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b20      	cmp	r3, #32
 8002596:	d1f4      	bne.n	8002582 <split_frame+0x32>
    if (*p) { *p = '\0'; p++; }
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d009      	beq.n	80025b4 <split_frame+0x64>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	3301      	adds	r3, #1
 80025aa:	60fb      	str	r3, [r7, #12]

    //    
    while (*p == ' ') p++;
 80025ac:	e002      	b.n	80025b4 <split_frame+0x64>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	3301      	adds	r3, #1
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b20      	cmp	r3, #32
 80025ba:	d0f8      	beq.n	80025ae <split_frame+0x5e>
    if (*p == '\0') {
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d104      	bne.n	80025ce <split_frame+0x7e>
        out->data = NULL;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	2200      	movs	r2, #0
 80025c8:	605a      	str	r2, [r3, #4]
        return 1;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e012      	b.n	80025f4 <split_frame+0xa4>
    }

    out->data = p;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	68fa      	ldr	r2, [r7, #12]
 80025d2:	605a      	str	r2, [r3, #4]

    //     ( )
    while (*p && *p != ' ') p++;
 80025d4:	e002      	b.n	80025dc <split_frame+0x8c>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	3301      	adds	r3, #1
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d003      	beq.n	80025ec <split_frame+0x9c>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b20      	cmp	r3, #32
 80025ea:	d1f4      	bne.n	80025d6 <split_frame+0x86>
    *p = '\0';
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2200      	movs	r2, #0
 80025f0:	701a      	strb	r2, [r3, #0]

    return 1;
 80025f2:	2301      	movs	r3, #1
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr
	...

08002600 <send_ack>:

//  ACK
static void send_ack(const char *cmd, const char *data)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b094      	sub	sp, #80	; 0x50
 8002604:	af02      	add	r7, sp, #8
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
    char buf[64];

    if (data)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d009      	beq.n	8002624 <send_ack+0x24>
        snprintf(buf, sizeof(buf), "\x02 ACK %s %s\r\n", cmd, data);
 8002610:	f107 0008 	add.w	r0, r7, #8
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	4a0e      	ldr	r2, [pc, #56]	; (8002654 <send_ack+0x54>)
 800261c:	2140      	movs	r1, #64	; 0x40
 800261e:	f003 fb75 	bl	8005d0c <sniprintf>
 8002622:	e006      	b.n	8002632 <send_ack+0x32>
    else
        snprintf(buf, sizeof(buf), "\x02 ACK %s\r\n", cmd);
 8002624:	f107 0008 	add.w	r0, r7, #8
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a0b      	ldr	r2, [pc, #44]	; (8002658 <send_ack+0x58>)
 800262c:	2140      	movs	r1, #64	; 0x40
 800262e:	f003 fb6d 	bl	8005d0c <sniprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 8002632:	f107 0308 	add.w	r3, r7, #8
 8002636:	4618      	mov	r0, r3
 8002638:	f7fd fd8a 	bl	8000150 <strlen>
 800263c:	4603      	mov	r3, r0
 800263e:	b29a      	uxth	r2, r3
 8002640:	f107 0108 	add.w	r1, r7, #8
 8002644:	2364      	movs	r3, #100	; 0x64
 8002646:	4805      	ldr	r0, [pc, #20]	; (800265c <send_ack+0x5c>)
 8002648:	f001 ff3e 	bl	80044c8 <HAL_UART_Transmit>
}
 800264c:	bf00      	nop
 800264e:	3748      	adds	r7, #72	; 0x48
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	08009938 	.word	0x08009938
 8002658:	08009948 	.word	0x08009948
 800265c:	200002b4 	.word	0x200002b4

08002660 <send_nak>:

void send_nak(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
    char buf[] = "\x02 NAK\r\n";
 8002666:	4a0a      	ldr	r2, [pc, #40]	; (8002690 <send_nak+0x30>)
 8002668:	463b      	mov	r3, r7
 800266a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800266e:	e883 0003 	stmia.w	r3, {r0, r1}
    HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 8002672:	463b      	mov	r3, r7
 8002674:	4618      	mov	r0, r3
 8002676:	f7fd fd6b 	bl	8000150 <strlen>
 800267a:	4603      	mov	r3, r0
 800267c:	b29a      	uxth	r2, r3
 800267e:	4639      	mov	r1, r7
 8002680:	2364      	movs	r3, #100	; 0x64
 8002682:	4804      	ldr	r0, [pc, #16]	; (8002694 <send_nak+0x34>)
 8002684:	f001 ff20 	bl	80044c8 <HAL_UART_Transmit>
}
 8002688:	bf00      	nop
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	08009954 	.word	0x08009954
 8002694:	200002b4 	.word	0x200002b4

08002698 <parse_command>:

//   
void parse_command(char *frame)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b09c      	sub	sp, #112	; 0x70
 800269c:	af02      	add	r7, sp, #8
 800269e:	6078      	str	r0, [r7, #4]
    CommandFrame cf;
    if (!split_frame(frame, &cf)) {
 80026a0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80026a4:	4619      	mov	r1, r3
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7ff ff52 	bl	8002550 <split_frame>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d102      	bne.n	80026b8 <parse_command+0x20>
        send_nak();
 80026b2:	f7ff ffd5 	bl	8002660 <send_nak>
        return;
 80026b6:	e12f      	b.n	8002918 <parse_command+0x280>
    }

    //     
    for (char *p = cf.cmd; *p; ++p)
 80026b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026ba:	667b      	str	r3, [r7, #100]	; 0x64
 80026bc:	e00b      	b.n	80026d6 <parse_command+0x3e>
        *p = (char)toupper((unsigned char)*p);
 80026be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f002 fd30 	bl	8005128 <toupper>
 80026c8:	4603      	mov	r3, r0
 80026ca:	b2da      	uxtb	r2, r3
 80026cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026ce:	701a      	strb	r2, [r3, #0]
    for (char *p = cf.cmd; *p; ++p)
 80026d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026d2:	3301      	adds	r3, #1
 80026d4:	667b      	str	r3, [r7, #100]	; 0x64
 80026d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1ef      	bne.n	80026be <parse_command+0x26>

    if (strcmp(cf.cmd, "START") == 0) {
 80026de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026e0:	498f      	ldr	r1, [pc, #572]	; (8002920 <parse_command+0x288>)
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fd fd3c 	bl	8000160 <strcmp>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d10d      	bne.n	800270a <parse_command+0x72>
        measuring_enabled = 1;
 80026ee:	4b8d      	ldr	r3, [pc, #564]	; (8002924 <parse_command+0x28c>)
 80026f0:	2201      	movs	r2, #1
 80026f2:	701a      	strb	r2, [r3, #0]
        smm_count = 0;
 80026f4:	4b8c      	ldr	r3, [pc, #560]	; (8002928 <parse_command+0x290>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	701a      	strb	r2, [r3, #0]
        smm_index = 0;
 80026fa:	4b8c      	ldr	r3, [pc, #560]	; (800292c <parse_command+0x294>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	701a      	strb	r2, [r3, #0]
        send_ack("start", NULL);
 8002700:	2100      	movs	r1, #0
 8002702:	488b      	ldr	r0, [pc, #556]	; (8002930 <parse_command+0x298>)
 8002704:	f7ff ff7c 	bl	8002600 <send_ack>
 8002708:	e106      	b.n	8002918 <parse_command+0x280>
    }
    else if (strcmp(cf.cmd, "STOP") == 0) {
 800270a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800270c:	4989      	ldr	r1, [pc, #548]	; (8002934 <parse_command+0x29c>)
 800270e:	4618      	mov	r0, r3
 8002710:	f7fd fd26 	bl	8000160 <strcmp>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d107      	bne.n	800272a <parse_command+0x92>
        measuring_enabled = 0;
 800271a:	4b82      	ldr	r3, [pc, #520]	; (8002924 <parse_command+0x28c>)
 800271c:	2200      	movs	r2, #0
 800271e:	701a      	strb	r2, [r3, #0]
        send_ack("stop", NULL);
 8002720:	2100      	movs	r1, #0
 8002722:	4885      	ldr	r0, [pc, #532]	; (8002938 <parse_command+0x2a0>)
 8002724:	f7ff ff6c 	bl	8002600 <send_ack>
 8002728:	e0f6      	b.n	8002918 <parse_command+0x280>
    }
    else if (strcmp(cf.cmd, "T_GET") == 0) {
 800272a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800272c:	4983      	ldr	r1, [pc, #524]	; (800293c <parse_command+0x2a4>)
 800272e:	4618      	mov	r0, r3
 8002730:	f7fd fd16 	bl	8000160 <strcmp>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d10e      	bne.n	8002758 <parse_command+0xc0>
        char buf[16];
        snprintf(buf, sizeof(buf), "%lu", (unsigned long)T_ms);
 800273a:	4b81      	ldr	r3, [pc, #516]	; (8002940 <parse_command+0x2a8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8002742:	4a80      	ldr	r2, [pc, #512]	; (8002944 <parse_command+0x2ac>)
 8002744:	2110      	movs	r1, #16
 8002746:	f003 fae1 	bl	8005d0c <sniprintf>
        send_ack("T_get", buf);
 800274a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800274e:	4619      	mov	r1, r3
 8002750:	487d      	ldr	r0, [pc, #500]	; (8002948 <parse_command+0x2b0>)
 8002752:	f7ff ff55 	bl	8002600 <send_ack>
 8002756:	e0df      	b.n	8002918 <parse_command+0x280>
    }
    else if (strcmp(cf.cmd, "T_SET") == 0) {
 8002758:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800275a:	497c      	ldr	r1, [pc, #496]	; (800294c <parse_command+0x2b4>)
 800275c:	4618      	mov	r0, r3
 800275e:	f7fd fcff 	bl	8000160 <strcmp>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d122      	bne.n	80027ae <parse_command+0x116>
        if (!cf.data) { send_nak(); return; }
 8002768:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800276a:	2b00      	cmp	r3, #0
 800276c:	d102      	bne.n	8002774 <parse_command+0xdc>
 800276e:	f7ff ff77 	bl	8002660 <send_nak>
 8002772:	e0d1      	b.n	8002918 <parse_command+0x280>
        uint32_t val = (uint32_t)atoi(cf.data);
 8002774:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002776:	4618      	mov	r0, r3
 8002778:	f002 fcd1 	bl	800511e <atoi>
 800277c:	4603      	mov	r3, r0
 800277e:	663b      	str	r3, [r7, #96]	; 0x60
        if (val < 1) val = 1;
 8002780:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <parse_command+0xf2>
 8002786:	2301      	movs	r3, #1
 8002788:	663b      	str	r3, [r7, #96]	; 0x60
        T_ms = val;
 800278a:	4a6d      	ldr	r2, [pc, #436]	; (8002940 <parse_command+0x2a8>)
 800278c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800278e:	6013      	str	r3, [r2, #0]

        char buf[16];
        snprintf(buf, sizeof(buf), "%lu", (unsigned long)T_ms);
 8002790:	4b6b      	ldr	r3, [pc, #428]	; (8002940 <parse_command+0x2a8>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8002798:	4a6a      	ldr	r2, [pc, #424]	; (8002944 <parse_command+0x2ac>)
 800279a:	2110      	movs	r1, #16
 800279c:	f003 fab6 	bl	8005d0c <sniprintf>
        send_ack("T_set", buf);
 80027a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027a4:	4619      	mov	r1, r3
 80027a6:	486a      	ldr	r0, [pc, #424]	; (8002950 <parse_command+0x2b8>)
 80027a8:	f7ff ff2a 	bl	8002600 <send_ack>
 80027ac:	e0b4      	b.n	8002918 <parse_command+0x280>
    }
    else if (strcmp(cf.cmd, "N_GET") == 0) {
 80027ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027b0:	4968      	ldr	r1, [pc, #416]	; (8002954 <parse_command+0x2bc>)
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fd fcd4 	bl	8000160 <strcmp>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10e      	bne.n	80027dc <parse_command+0x144>
        char buf[4];
        snprintf(buf, sizeof(buf), "%u", smm_N);
 80027be:	4b66      	ldr	r3, [pc, #408]	; (8002958 <parse_command+0x2c0>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80027c6:	4a65      	ldr	r2, [pc, #404]	; (800295c <parse_command+0x2c4>)
 80027c8:	2104      	movs	r1, #4
 80027ca:	f003 fa9f 	bl	8005d0c <sniprintf>
        send_ack("N_get", buf);
 80027ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027d2:	4619      	mov	r1, r3
 80027d4:	4862      	ldr	r0, [pc, #392]	; (8002960 <parse_command+0x2c8>)
 80027d6:	f7ff ff13 	bl	8002600 <send_ack>
 80027da:	e09d      	b.n	8002918 <parse_command+0x280>
    }
    else if (strcmp(cf.cmd, "N_SET") == 0) {
 80027dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027de:	4961      	ldr	r1, [pc, #388]	; (8002964 <parse_command+0x2cc>)
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fd fcbd 	bl	8000160 <strcmp>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d12e      	bne.n	800284a <parse_command+0x1b2>
        if (!cf.data) { send_nak(); return; }
 80027ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d102      	bne.n	80027f8 <parse_command+0x160>
 80027f2:	f7ff ff35 	bl	8002660 <send_nak>
 80027f6:	e08f      	b.n	8002918 <parse_command+0x280>
        uint32_t val = (uint32_t)atoi(cf.data);
 80027f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027fa:	4618      	mov	r0, r3
 80027fc:	f002 fc8f 	bl	800511e <atoi>
 8002800:	4603      	mov	r3, r0
 8002802:	65fb      	str	r3, [r7, #92]	; 0x5c
        if (val < 1) val = 1;
 8002804:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <parse_command+0x176>
 800280a:	2301      	movs	r3, #1
 800280c:	65fb      	str	r3, [r7, #92]	; 0x5c
        if (val > SMM_MAX_N) val = SMM_MAX_N;
 800280e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002810:	2b0a      	cmp	r3, #10
 8002812:	d901      	bls.n	8002818 <parse_command+0x180>
 8002814:	230a      	movs	r3, #10
 8002816:	65fb      	str	r3, [r7, #92]	; 0x5c

        smm_N     = (uint8_t)val;
 8002818:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800281a:	b2da      	uxtb	r2, r3
 800281c:	4b4e      	ldr	r3, [pc, #312]	; (8002958 <parse_command+0x2c0>)
 800281e:	701a      	strb	r2, [r3, #0]
        smm_count = 0;
 8002820:	4b41      	ldr	r3, [pc, #260]	; (8002928 <parse_command+0x290>)
 8002822:	2200      	movs	r2, #0
 8002824:	701a      	strb	r2, [r3, #0]
        smm_index = 0;
 8002826:	4b41      	ldr	r3, [pc, #260]	; (800292c <parse_command+0x294>)
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]

        char buf[4];
        snprintf(buf, sizeof(buf), "%u", smm_N);
 800282c:	4b4a      	ldr	r3, [pc, #296]	; (8002958 <parse_command+0x2c0>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8002834:	4a49      	ldr	r2, [pc, #292]	; (800295c <parse_command+0x2c4>)
 8002836:	2104      	movs	r1, #4
 8002838:	f003 fa68 	bl	8005d0c <sniprintf>
        send_ack("N_set", buf);
 800283c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002840:	4619      	mov	r1, r3
 8002842:	4849      	ldr	r0, [pc, #292]	; (8002968 <parse_command+0x2d0>)
 8002844:	f7ff fedc 	bl	8002600 <send_ack>
 8002848:	e066      	b.n	8002918 <parse_command+0x280>
    }
    else if (strcmp(cf.cmd, "ALPHA_GET") == 0) {
 800284a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800284c:	4947      	ldr	r1, [pc, #284]	; (800296c <parse_command+0x2d4>)
 800284e:	4618      	mov	r0, r3
 8002850:	f7fd fc86 	bl	8000160 <strcmp>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d115      	bne.n	8002886 <parse_command+0x1ee>
        char buf[16];
        snprintf(buf, sizeof(buf), "%.3f", alpha);
 800285a:	4b45      	ldr	r3, [pc, #276]	; (8002970 <parse_command+0x2d8>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7fd fdec 	bl	800043c <__aeabi_f2d>
 8002864:	4602      	mov	r2, r0
 8002866:	460b      	mov	r3, r1
 8002868:	f107 0018 	add.w	r0, r7, #24
 800286c:	e9cd 2300 	strd	r2, r3, [sp]
 8002870:	4a40      	ldr	r2, [pc, #256]	; (8002974 <parse_command+0x2dc>)
 8002872:	2110      	movs	r1, #16
 8002874:	f003 fa4a 	bl	8005d0c <sniprintf>
        send_ack("alpha_get", buf);
 8002878:	f107 0318 	add.w	r3, r7, #24
 800287c:	4619      	mov	r1, r3
 800287e:	483e      	ldr	r0, [pc, #248]	; (8002978 <parse_command+0x2e0>)
 8002880:	f7ff febe 	bl	8002600 <send_ack>
 8002884:	e048      	b.n	8002918 <parse_command+0x280>
    }
    else if (strcmp(cf.cmd, "ALPHA_SET") == 0) {
 8002886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002888:	493c      	ldr	r1, [pc, #240]	; (800297c <parse_command+0x2e4>)
 800288a:	4618      	mov	r0, r3
 800288c:	f7fd fc68 	bl	8000160 <strcmp>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d13e      	bne.n	8002914 <parse_command+0x27c>
        if (!cf.data) { send_nak(); return; }
 8002896:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002898:	2b00      	cmp	r3, #0
 800289a:	d102      	bne.n	80028a2 <parse_command+0x20a>
 800289c:	f7ff fee0 	bl	8002660 <send_nak>
 80028a0:	e03a      	b.n	8002918 <parse_command+0x280>
        float val = atof(cf.data);
 80028a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028a4:	4618      	mov	r0, r3
 80028a6:	f002 fc37 	bl	8005118 <atof>
 80028aa:	4603      	mov	r3, r0
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fe fa1f 	bl	8000cf0 <__aeabi_i2f>
 80028b2:	4603      	mov	r3, r0
 80028b4:	65bb      	str	r3, [r7, #88]	; 0x58
        if (val < 0.0f) val = 0.0f;
 80028b6:	f04f 0100 	mov.w	r1, #0
 80028ba:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80028bc:	f7fe fc0a 	bl	80010d4 <__aeabi_fcmplt>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d002      	beq.n	80028cc <parse_command+0x234>
 80028c6:	f04f 0300 	mov.w	r3, #0
 80028ca:	65bb      	str	r3, [r7, #88]	; 0x58
        if (val > 1.0f) val = 1.0f;
 80028cc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80028d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80028d2:	f7fe fc1d 	bl	8001110 <__aeabi_fcmpgt>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d002      	beq.n	80028e2 <parse_command+0x24a>
 80028dc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80028e0:	65bb      	str	r3, [r7, #88]	; 0x58
        alpha = val;
 80028e2:	4a23      	ldr	r2, [pc, #140]	; (8002970 <parse_command+0x2d8>)
 80028e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028e6:	6013      	str	r3, [r2, #0]

        char buf[16];
        snprintf(buf, sizeof(buf), "%.3f", alpha);
 80028e8:	4b21      	ldr	r3, [pc, #132]	; (8002970 <parse_command+0x2d8>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fd fda5 	bl	800043c <__aeabi_f2d>
 80028f2:	4602      	mov	r2, r0
 80028f4:	460b      	mov	r3, r1
 80028f6:	f107 0008 	add.w	r0, r7, #8
 80028fa:	e9cd 2300 	strd	r2, r3, [sp]
 80028fe:	4a1d      	ldr	r2, [pc, #116]	; (8002974 <parse_command+0x2dc>)
 8002900:	2110      	movs	r1, #16
 8002902:	f003 fa03 	bl	8005d0c <sniprintf>
        send_ack("alpha_set", buf);
 8002906:	f107 0308 	add.w	r3, r7, #8
 800290a:	4619      	mov	r1, r3
 800290c:	481c      	ldr	r0, [pc, #112]	; (8002980 <parse_command+0x2e8>)
 800290e:	f7ff fe77 	bl	8002600 <send_ack>
 8002912:	e001      	b.n	8002918 <parse_command+0x280>
    }
    else {
        send_nak();
 8002914:	f7ff fea4 	bl	8002660 <send_nak>
    }
}
 8002918:	3768      	adds	r7, #104	; 0x68
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	0800995c 	.word	0x0800995c
 8002924:	2000033e 	.word	0x2000033e
 8002928:	2000033c 	.word	0x2000033c
 800292c:	2000033d 	.word	0x2000033d
 8002930:	08009964 	.word	0x08009964
 8002934:	0800996c 	.word	0x0800996c
 8002938:	08009974 	.word	0x08009974
 800293c:	0800997c 	.word	0x0800997c
 8002940:	20000004 	.word	0x20000004
 8002944:	08009984 	.word	0x08009984
 8002948:	08009988 	.word	0x08009988
 800294c:	08009990 	.word	0x08009990
 8002950:	08009998 	.word	0x08009998
 8002954:	080099a0 	.word	0x080099a0
 8002958:	20000000 	.word	0x20000000
 800295c:	080099a8 	.word	0x080099a8
 8002960:	080099ac 	.word	0x080099ac
 8002964:	080099b4 	.word	0x080099b4
 8002968:	080099bc 	.word	0x080099bc
 800296c:	080099c4 	.word	0x080099c4
 8002970:	20000008 	.word	0x20000008
 8002974:	080099d0 	.word	0x080099d0
 8002978:	080099d8 	.word	0x080099d8
 800297c:	080099e4 	.word	0x080099e4
 8002980:	080099f0 	.word	0x080099f0

08002984 <HAL_UART_RxCpltCallback>:
    HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
  }
}*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a21      	ldr	r2, [pc, #132]	; (8002a18 <HAL_UART_RxCpltCallback+0x94>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d13c      	bne.n	8002a10 <HAL_UART_RxCpltCallback+0x8c>
  {
      if (!in_frame) {
 8002996:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <HAL_UART_RxCpltCallback+0x98>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10a      	bne.n	80029b4 <HAL_UART_RxCpltCallback+0x30>
          //  STX (0x02)
          if (rx_byte == 0x02) {
 800299e:	4b20      	ldr	r3, [pc, #128]	; (8002a20 <HAL_UART_RxCpltCallback+0x9c>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d12f      	bne.n	8002a06 <HAL_UART_RxCpltCallback+0x82>
              in_frame = 1;
 80029a6:	4b1d      	ldr	r3, [pc, #116]	; (8002a1c <HAL_UART_RxCpltCallback+0x98>)
 80029a8:	2201      	movs	r2, #1
 80029aa:	701a      	strb	r2, [r3, #0]
              rx_pos   = 0;
 80029ac:	4b1d      	ldr	r3, [pc, #116]	; (8002a24 <HAL_UART_RxCpltCallback+0xa0>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	701a      	strb	r2, [r3, #0]
 80029b2:	e028      	b.n	8002a06 <HAL_UART_RxCpltCallback+0x82>
          }
      } else {
          //  :  LF (0x0A)
          if (rx_byte == 0x0A) {
 80029b4:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <HAL_UART_RxCpltCallback+0x9c>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	2b0a      	cmp	r3, #10
 80029ba:	d10c      	bne.n	80029d6 <HAL_UART_RxCpltCallback+0x52>
              //  
              rx_buf[rx_pos] = '\0';
 80029bc:	4b19      	ldr	r3, [pc, #100]	; (8002a24 <HAL_UART_RxCpltCallback+0xa0>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	461a      	mov	r2, r3
 80029c2:	4b19      	ldr	r3, [pc, #100]	; (8002a28 <HAL_UART_RxCpltCallback+0xa4>)
 80029c4:	2100      	movs	r1, #0
 80029c6:	5499      	strb	r1, [r3, r2]
              in_frame = 0;
 80029c8:	4b14      	ldr	r3, [pc, #80]	; (8002a1c <HAL_UART_RxCpltCallback+0x98>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	701a      	strb	r2, [r3, #0]

              parse_command(rx_buf);   //   ( STX  LF)
 80029ce:	4816      	ldr	r0, [pc, #88]	; (8002a28 <HAL_UART_RxCpltCallback+0xa4>)
 80029d0:	f7ff fe62 	bl	8002698 <parse_command>
 80029d4:	e017      	b.n	8002a06 <HAL_UART_RxCpltCallback+0x82>
          } else {
              if (rx_pos < UART_RX_BUF_SIZE - 1) {
 80029d6:	4b13      	ldr	r3, [pc, #76]	; (8002a24 <HAL_UART_RxCpltCallback+0xa0>)
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b3e      	cmp	r3, #62	; 0x3e
 80029dc:	d80b      	bhi.n	80029f6 <HAL_UART_RxCpltCallback+0x72>
                  rx_buf[rx_pos++] = (char)rx_byte;
 80029de:	4b11      	ldr	r3, [pc, #68]	; (8002a24 <HAL_UART_RxCpltCallback+0xa0>)
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	1c5a      	adds	r2, r3, #1
 80029e4:	b2d1      	uxtb	r1, r2
 80029e6:	4a0f      	ldr	r2, [pc, #60]	; (8002a24 <HAL_UART_RxCpltCallback+0xa0>)
 80029e8:	7011      	strb	r1, [r2, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <HAL_UART_RxCpltCallback+0x9c>)
 80029ee:	7819      	ldrb	r1, [r3, #0]
 80029f0:	4b0d      	ldr	r3, [pc, #52]	; (8002a28 <HAL_UART_RxCpltCallback+0xa4>)
 80029f2:	5499      	strb	r1, [r3, r2]
 80029f4:	e007      	b.n	8002a06 <HAL_UART_RxCpltCallback+0x82>
              } else {
                  //  - 
                  in_frame = 0;
 80029f6:	4b09      	ldr	r3, [pc, #36]	; (8002a1c <HAL_UART_RxCpltCallback+0x98>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
                  rx_pos   = 0;
 80029fc:	4b09      	ldr	r3, [pc, #36]	; (8002a24 <HAL_UART_RxCpltCallback+0xa0>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	701a      	strb	r2, [r3, #0]
                  send_nak();
 8002a02:	f7ff fe2d 	bl	8002660 <send_nak>
              }
          }
      }

      //    
      HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8002a06:	2201      	movs	r2, #1
 8002a08:	4905      	ldr	r1, [pc, #20]	; (8002a20 <HAL_UART_RxCpltCallback+0x9c>)
 8002a0a:	4808      	ldr	r0, [pc, #32]	; (8002a2c <HAL_UART_RxCpltCallback+0xa8>)
 8002a0c:	f001 fddf 	bl	80045ce <HAL_UART_Receive_IT>
  }
}
 8002a10:	bf00      	nop
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40013800 	.word	0x40013800
 8002a1c:	20000791 	.word	0x20000791
 8002a20:	2000074e 	.word	0x2000074e
 8002a24:	20000790 	.word	0x20000790
 8002a28:	20000750 	.word	0x20000750
 8002a2c:	200002b4 	.word	0x200002b4

08002a30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return 1;
 8002a34:	2301      	movs	r3, #1
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bc80      	pop	{r7}
 8002a3c:	4770      	bx	lr

08002a3e <_kill>:

int _kill(int pid, int sig)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
 8002a46:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a48:	f004 f938 	bl	8006cbc <__errno>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2216      	movs	r2, #22
 8002a50:	601a      	str	r2, [r3, #0]
  return -1;
 8002a52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <_exit>:

void _exit (int status)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b082      	sub	sp, #8
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a66:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff ffe7 	bl	8002a3e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a70:	e7fe      	b.n	8002a70 <_exit+0x12>

08002a72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b086      	sub	sp, #24
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	60f8      	str	r0, [r7, #12]
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	e00a      	b.n	8002a9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a84:	f3af 8000 	nop.w
 8002a88:	4601      	mov	r1, r0
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	1c5a      	adds	r2, r3, #1
 8002a8e:	60ba      	str	r2, [r7, #8]
 8002a90:	b2ca      	uxtb	r2, r1
 8002a92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	3301      	adds	r3, #1
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	697a      	ldr	r2, [r7, #20]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	dbf0      	blt.n	8002a84 <_read+0x12>
  }

  return len;
 8002aa2:	687b      	ldr	r3, [r7, #4]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3718      	adds	r7, #24
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	e009      	b.n	8002ad2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	1c5a      	adds	r2, r3, #1
 8002ac2:	60ba      	str	r2, [r7, #8]
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	617b      	str	r3, [r7, #20]
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	dbf1      	blt.n	8002abe <_write+0x12>
  }
  return len;
 8002ada:	687b      	ldr	r3, [r7, #4]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <_close>:

int _close(int file)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002aec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr

08002afa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
 8002b02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b0a:	605a      	str	r2, [r3, #4]
  return 0;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <_isatty>:

int _isatty(int file)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b20:	2301      	movs	r3, #1
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr

08002b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b4c:	4a14      	ldr	r2, [pc, #80]	; (8002ba0 <_sbrk+0x5c>)
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <_sbrk+0x60>)
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b58:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <_sbrk+0x64>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d102      	bne.n	8002b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b60:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <_sbrk+0x64>)
 8002b62:	4a12      	ldr	r2, [pc, #72]	; (8002bac <_sbrk+0x68>)
 8002b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b66:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <_sbrk+0x64>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d207      	bcs.n	8002b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b74:	f004 f8a2 	bl	8006cbc <__errno>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	220c      	movs	r2, #12
 8002b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b82:	e009      	b.n	8002b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <_sbrk+0x64>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b8a:	4b07      	ldr	r3, [pc, #28]	; (8002ba8 <_sbrk+0x64>)
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4413      	add	r3, r2
 8002b92:	4a05      	ldr	r2, [pc, #20]	; (8002ba8 <_sbrk+0x64>)
 8002b94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b96:	68fb      	ldr	r3, [r7, #12]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3718      	adds	r7, #24
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	20005000 	.word	0x20005000
 8002ba4:	00000400 	.word	0x00000400
 8002ba8:	20000794 	.word	0x20000794
 8002bac:	200008e8 	.word	0x200008e8

08002bb0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bb4:	bf00      	nop
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr

08002bbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bbc:	f7ff fff8 	bl	8002bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bc0:	480b      	ldr	r0, [pc, #44]	; (8002bf0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002bc2:	490c      	ldr	r1, [pc, #48]	; (8002bf4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002bc4:	4a0c      	ldr	r2, [pc, #48]	; (8002bf8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc8:	e002      	b.n	8002bd0 <LoopCopyDataInit>

08002bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bce:	3304      	adds	r3, #4

08002bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd4:	d3f9      	bcc.n	8002bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd6:	4a09      	ldr	r2, [pc, #36]	; (8002bfc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002bd8:	4c09      	ldr	r4, [pc, #36]	; (8002c00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bdc:	e001      	b.n	8002be2 <LoopFillZerobss>

08002bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002be0:	3204      	adds	r2, #4

08002be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be4:	d3fb      	bcc.n	8002bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002be6:	f004 f86f 	bl	8006cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bea:	f7fe fe11 	bl	8001810 <main>
  bx lr
 8002bee:	4770      	bx	lr
  ldr r0, =_sdata
 8002bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002bf8:	0800b028 	.word	0x0800b028
  ldr r2, =_sbss
 8002bfc:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002c00:	200008e8 	.word	0x200008e8

08002c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c04:	e7fe      	b.n	8002c04 <ADC1_2_IRQHandler>
	...

08002c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c0c:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <HAL_Init+0x28>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a07      	ldr	r2, [pc, #28]	; (8002c30 <HAL_Init+0x28>)
 8002c12:	f043 0310 	orr.w	r3, r3, #16
 8002c16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c18:	2003      	movs	r0, #3
 8002c1a:	f000 f947 	bl	8002eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c1e:	200f      	movs	r0, #15
 8002c20:	f000 f808 	bl	8002c34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c24:	f7ff fb66 	bl	80022f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40022000 	.word	0x40022000

08002c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c3c:	4b12      	ldr	r3, [pc, #72]	; (8002c88 <HAL_InitTick+0x54>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b12      	ldr	r3, [pc, #72]	; (8002c8c <HAL_InitTick+0x58>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	4619      	mov	r1, r3
 8002c46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c52:	4618      	mov	r0, r3
 8002c54:	f000 f95f 	bl	8002f16 <HAL_SYSTICK_Config>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e00e      	b.n	8002c80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b0f      	cmp	r3, #15
 8002c66:	d80a      	bhi.n	8002c7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c68:	2200      	movs	r2, #0
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c70:	f000 f927 	bl	8002ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c74:	4a06      	ldr	r2, [pc, #24]	; (8002c90 <HAL_InitTick+0x5c>)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e000      	b.n	8002c80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	2000000c 	.word	0x2000000c
 8002c8c:	20000014 	.word	0x20000014
 8002c90:	20000010 	.word	0x20000010

08002c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c98:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_IncTick+0x1c>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_IncTick+0x20>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	4a03      	ldr	r2, [pc, #12]	; (8002cb4 <HAL_IncTick+0x20>)
 8002ca6:	6013      	str	r3, [r2, #0]
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr
 8002cb0:	20000014 	.word	0x20000014
 8002cb4:	20000798 	.word	0x20000798

08002cb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  return uwTick;
 8002cbc:	4b02      	ldr	r3, [pc, #8]	; (8002cc8 <HAL_GetTick+0x10>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr
 8002cc8:	20000798 	.word	0x20000798

08002ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cd4:	f7ff fff0 	bl	8002cb8 <HAL_GetTick>
 8002cd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ce4:	d005      	beq.n	8002cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ce6:	4b0a      	ldr	r3, [pc, #40]	; (8002d10 <HAL_Delay+0x44>)
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	461a      	mov	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4413      	add	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cf2:	bf00      	nop
 8002cf4:	f7ff ffe0 	bl	8002cb8 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d8f7      	bhi.n	8002cf4 <HAL_Delay+0x28>
  {
  }
}
 8002d04:	bf00      	nop
 8002d06:	bf00      	nop
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000014 	.word	0x20000014

08002d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d24:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <__NVIC_SetPriorityGrouping+0x44>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d2a:	68ba      	ldr	r2, [r7, #8]
 8002d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d30:	4013      	ands	r3, r2
 8002d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d46:	4a04      	ldr	r2, [pc, #16]	; (8002d58 <__NVIC_SetPriorityGrouping+0x44>)
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	60d3      	str	r3, [r2, #12]
}
 8002d4c:	bf00      	nop
 8002d4e:	3714      	adds	r7, #20
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d60:	4b04      	ldr	r3, [pc, #16]	; (8002d74 <__NVIC_GetPriorityGrouping+0x18>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	0a1b      	lsrs	r3, r3, #8
 8002d66:	f003 0307 	and.w	r3, r3, #7
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bc80      	pop	{r7}
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	e000ed00 	.word	0xe000ed00

08002d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4603      	mov	r3, r0
 8002d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	db0b      	blt.n	8002da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	f003 021f 	and.w	r2, r3, #31
 8002d90:	4906      	ldr	r1, [pc, #24]	; (8002dac <__NVIC_EnableIRQ+0x34>)
 8002d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d96:	095b      	lsrs	r3, r3, #5
 8002d98:	2001      	movs	r0, #1
 8002d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr
 8002dac:	e000e100 	.word	0xe000e100

08002db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	6039      	str	r1, [r7, #0]
 8002dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	db0a      	blt.n	8002dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	b2da      	uxtb	r2, r3
 8002dc8:	490c      	ldr	r1, [pc, #48]	; (8002dfc <__NVIC_SetPriority+0x4c>)
 8002dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dce:	0112      	lsls	r2, r2, #4
 8002dd0:	b2d2      	uxtb	r2, r2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dd8:	e00a      	b.n	8002df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	4908      	ldr	r1, [pc, #32]	; (8002e00 <__NVIC_SetPriority+0x50>)
 8002de0:	79fb      	ldrb	r3, [r7, #7]
 8002de2:	f003 030f 	and.w	r3, r3, #15
 8002de6:	3b04      	subs	r3, #4
 8002de8:	0112      	lsls	r2, r2, #4
 8002dea:	b2d2      	uxtb	r2, r2
 8002dec:	440b      	add	r3, r1
 8002dee:	761a      	strb	r2, [r3, #24]
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	e000e100 	.word	0xe000e100
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b089      	sub	sp, #36	; 0x24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	f1c3 0307 	rsb	r3, r3, #7
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	bf28      	it	cs
 8002e22:	2304      	movcs	r3, #4
 8002e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3304      	adds	r3, #4
 8002e2a:	2b06      	cmp	r3, #6
 8002e2c:	d902      	bls.n	8002e34 <NVIC_EncodePriority+0x30>
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	3b03      	subs	r3, #3
 8002e32:	e000      	b.n	8002e36 <NVIC_EncodePriority+0x32>
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43da      	mvns	r2, r3
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	401a      	ands	r2, r3
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e4c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	fa01 f303 	lsl.w	r3, r1, r3
 8002e56:	43d9      	mvns	r1, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e5c:	4313      	orrs	r3, r2
         );
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3724      	adds	r7, #36	; 0x24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr

08002e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e78:	d301      	bcc.n	8002e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e00f      	b.n	8002e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e7e:	4a0a      	ldr	r2, [pc, #40]	; (8002ea8 <SysTick_Config+0x40>)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e86:	210f      	movs	r1, #15
 8002e88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e8c:	f7ff ff90 	bl	8002db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e90:	4b05      	ldr	r3, [pc, #20]	; (8002ea8 <SysTick_Config+0x40>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e96:	4b04      	ldr	r3, [pc, #16]	; (8002ea8 <SysTick_Config+0x40>)
 8002e98:	2207      	movs	r2, #7
 8002e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	e000e010 	.word	0xe000e010

08002eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f7ff ff2d 	bl	8002d14 <__NVIC_SetPriorityGrouping>
}
 8002eba:	bf00      	nop
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b086      	sub	sp, #24
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	4603      	mov	r3, r0
 8002eca:	60b9      	str	r1, [r7, #8]
 8002ecc:	607a      	str	r2, [r7, #4]
 8002ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ed4:	f7ff ff42 	bl	8002d5c <__NVIC_GetPriorityGrouping>
 8002ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	68b9      	ldr	r1, [r7, #8]
 8002ede:	6978      	ldr	r0, [r7, #20]
 8002ee0:	f7ff ff90 	bl	8002e04 <NVIC_EncodePriority>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eea:	4611      	mov	r1, r2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff ff5f 	bl	8002db0 <__NVIC_SetPriority>
}
 8002ef2:	bf00      	nop
 8002ef4:	3718      	adds	r7, #24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b082      	sub	sp, #8
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	4603      	mov	r3, r0
 8002f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff ff35 	bl	8002d78 <__NVIC_EnableIRQ>
}
 8002f0e:	bf00      	nop
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b082      	sub	sp, #8
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f7ff ffa2 	bl	8002e68 <SysTick_Config>
 8002f24:	4603      	mov	r3, r0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b085      	sub	sp, #20
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f36:	2300      	movs	r3, #0
 8002f38:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d008      	beq.n	8002f58 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2204      	movs	r2, #4
 8002f4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e020      	b.n	8002f9a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f022 020e 	bic.w	r2, r2, #14
 8002f66:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f022 0201 	bic.w	r2, r2, #1
 8002f76:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f80:	2101      	movs	r1, #1
 8002f82:	fa01 f202 	lsl.w	r2, r1, r2
 8002f86:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3714      	adds	r7, #20
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr

08002fa4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d005      	beq.n	8002fc8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2204      	movs	r2, #4
 8002fc0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	73fb      	strb	r3, [r7, #15]
 8002fc6:	e051      	b.n	800306c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 020e 	bic.w	r2, r2, #14
 8002fd6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0201 	bic.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a22      	ldr	r2, [pc, #136]	; (8003078 <HAL_DMA_Abort_IT+0xd4>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d029      	beq.n	8003046 <HAL_DMA_Abort_IT+0xa2>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a21      	ldr	r2, [pc, #132]	; (800307c <HAL_DMA_Abort_IT+0xd8>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d022      	beq.n	8003042 <HAL_DMA_Abort_IT+0x9e>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a1f      	ldr	r2, [pc, #124]	; (8003080 <HAL_DMA_Abort_IT+0xdc>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d01a      	beq.n	800303c <HAL_DMA_Abort_IT+0x98>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a1e      	ldr	r2, [pc, #120]	; (8003084 <HAL_DMA_Abort_IT+0xe0>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d012      	beq.n	8003036 <HAL_DMA_Abort_IT+0x92>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a1c      	ldr	r2, [pc, #112]	; (8003088 <HAL_DMA_Abort_IT+0xe4>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d00a      	beq.n	8003030 <HAL_DMA_Abort_IT+0x8c>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a1b      	ldr	r2, [pc, #108]	; (800308c <HAL_DMA_Abort_IT+0xe8>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d102      	bne.n	800302a <HAL_DMA_Abort_IT+0x86>
 8003024:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003028:	e00e      	b.n	8003048 <HAL_DMA_Abort_IT+0xa4>
 800302a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800302e:	e00b      	b.n	8003048 <HAL_DMA_Abort_IT+0xa4>
 8003030:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003034:	e008      	b.n	8003048 <HAL_DMA_Abort_IT+0xa4>
 8003036:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800303a:	e005      	b.n	8003048 <HAL_DMA_Abort_IT+0xa4>
 800303c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003040:	e002      	b.n	8003048 <HAL_DMA_Abort_IT+0xa4>
 8003042:	2310      	movs	r3, #16
 8003044:	e000      	b.n	8003048 <HAL_DMA_Abort_IT+0xa4>
 8003046:	2301      	movs	r3, #1
 8003048:	4a11      	ldr	r2, [pc, #68]	; (8003090 <HAL_DMA_Abort_IT+0xec>)
 800304a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	4798      	blx	r3
    } 
  }
  return status;
 800306c:	7bfb      	ldrb	r3, [r7, #15]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40020008 	.word	0x40020008
 800307c:	4002001c 	.word	0x4002001c
 8003080:	40020030 	.word	0x40020030
 8003084:	40020044 	.word	0x40020044
 8003088:	40020058 	.word	0x40020058
 800308c:	4002006c 	.word	0x4002006c
 8003090:	40020000 	.word	0x40020000

08003094 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003094:	b480      	push	{r7}
 8003096:	b08b      	sub	sp, #44	; 0x2c
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800309e:	2300      	movs	r3, #0
 80030a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030a2:	2300      	movs	r3, #0
 80030a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030a6:	e169      	b.n	800337c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80030a8:	2201      	movs	r2, #1
 80030aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	69fa      	ldr	r2, [r7, #28]
 80030b8:	4013      	ands	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	f040 8158 	bne.w	8003376 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4a9a      	ldr	r2, [pc, #616]	; (8003334 <HAL_GPIO_Init+0x2a0>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d05e      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030d0:	4a98      	ldr	r2, [pc, #608]	; (8003334 <HAL_GPIO_Init+0x2a0>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d875      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030d6:	4a98      	ldr	r2, [pc, #608]	; (8003338 <HAL_GPIO_Init+0x2a4>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d058      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030dc:	4a96      	ldr	r2, [pc, #600]	; (8003338 <HAL_GPIO_Init+0x2a4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d86f      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030e2:	4a96      	ldr	r2, [pc, #600]	; (800333c <HAL_GPIO_Init+0x2a8>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d052      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030e8:	4a94      	ldr	r2, [pc, #592]	; (800333c <HAL_GPIO_Init+0x2a8>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d869      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030ee:	4a94      	ldr	r2, [pc, #592]	; (8003340 <HAL_GPIO_Init+0x2ac>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d04c      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 80030f4:	4a92      	ldr	r2, [pc, #584]	; (8003340 <HAL_GPIO_Init+0x2ac>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d863      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 80030fa:	4a92      	ldr	r2, [pc, #584]	; (8003344 <HAL_GPIO_Init+0x2b0>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d046      	beq.n	800318e <HAL_GPIO_Init+0xfa>
 8003100:	4a90      	ldr	r2, [pc, #576]	; (8003344 <HAL_GPIO_Init+0x2b0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d85d      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 8003106:	2b12      	cmp	r3, #18
 8003108:	d82a      	bhi.n	8003160 <HAL_GPIO_Init+0xcc>
 800310a:	2b12      	cmp	r3, #18
 800310c:	d859      	bhi.n	80031c2 <HAL_GPIO_Init+0x12e>
 800310e:	a201      	add	r2, pc, #4	; (adr r2, 8003114 <HAL_GPIO_Init+0x80>)
 8003110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003114:	0800318f 	.word	0x0800318f
 8003118:	08003169 	.word	0x08003169
 800311c:	0800317b 	.word	0x0800317b
 8003120:	080031bd 	.word	0x080031bd
 8003124:	080031c3 	.word	0x080031c3
 8003128:	080031c3 	.word	0x080031c3
 800312c:	080031c3 	.word	0x080031c3
 8003130:	080031c3 	.word	0x080031c3
 8003134:	080031c3 	.word	0x080031c3
 8003138:	080031c3 	.word	0x080031c3
 800313c:	080031c3 	.word	0x080031c3
 8003140:	080031c3 	.word	0x080031c3
 8003144:	080031c3 	.word	0x080031c3
 8003148:	080031c3 	.word	0x080031c3
 800314c:	080031c3 	.word	0x080031c3
 8003150:	080031c3 	.word	0x080031c3
 8003154:	080031c3 	.word	0x080031c3
 8003158:	08003171 	.word	0x08003171
 800315c:	08003185 	.word	0x08003185
 8003160:	4a79      	ldr	r2, [pc, #484]	; (8003348 <HAL_GPIO_Init+0x2b4>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d013      	beq.n	800318e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003166:	e02c      	b.n	80031c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	623b      	str	r3, [r7, #32]
          break;
 800316e:	e029      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	3304      	adds	r3, #4
 8003176:	623b      	str	r3, [r7, #32]
          break;
 8003178:	e024      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	3308      	adds	r3, #8
 8003180:	623b      	str	r3, [r7, #32]
          break;
 8003182:	e01f      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	330c      	adds	r3, #12
 800318a:	623b      	str	r3, [r7, #32]
          break;
 800318c:	e01a      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d102      	bne.n	800319c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003196:	2304      	movs	r3, #4
 8003198:	623b      	str	r3, [r7, #32]
          break;
 800319a:	e013      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d105      	bne.n	80031b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031a4:	2308      	movs	r3, #8
 80031a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	69fa      	ldr	r2, [r7, #28]
 80031ac:	611a      	str	r2, [r3, #16]
          break;
 80031ae:	e009      	b.n	80031c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80031b0:	2308      	movs	r3, #8
 80031b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	615a      	str	r2, [r3, #20]
          break;
 80031ba:	e003      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80031bc:	2300      	movs	r3, #0
 80031be:	623b      	str	r3, [r7, #32]
          break;
 80031c0:	e000      	b.n	80031c4 <HAL_GPIO_Init+0x130>
          break;
 80031c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	2bff      	cmp	r3, #255	; 0xff
 80031c8:	d801      	bhi.n	80031ce <HAL_GPIO_Init+0x13a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	e001      	b.n	80031d2 <HAL_GPIO_Init+0x13e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3304      	adds	r3, #4
 80031d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	2bff      	cmp	r3, #255	; 0xff
 80031d8:	d802      	bhi.n	80031e0 <HAL_GPIO_Init+0x14c>
 80031da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	e002      	b.n	80031e6 <HAL_GPIO_Init+0x152>
 80031e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e2:	3b08      	subs	r3, #8
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	210f      	movs	r1, #15
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	401a      	ands	r2, r3
 80031f8:	6a39      	ldr	r1, [r7, #32]
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003200:	431a      	orrs	r2, r3
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 80b1 	beq.w	8003376 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003214:	4b4d      	ldr	r3, [pc, #308]	; (800334c <HAL_GPIO_Init+0x2b8>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	4a4c      	ldr	r2, [pc, #304]	; (800334c <HAL_GPIO_Init+0x2b8>)
 800321a:	f043 0301 	orr.w	r3, r3, #1
 800321e:	6193      	str	r3, [r2, #24]
 8003220:	4b4a      	ldr	r3, [pc, #296]	; (800334c <HAL_GPIO_Init+0x2b8>)
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	60bb      	str	r3, [r7, #8]
 800322a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800322c:	4a48      	ldr	r2, [pc, #288]	; (8003350 <HAL_GPIO_Init+0x2bc>)
 800322e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003230:	089b      	lsrs	r3, r3, #2
 8003232:	3302      	adds	r3, #2
 8003234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003238:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800323a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	220f      	movs	r2, #15
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	4013      	ands	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a40      	ldr	r2, [pc, #256]	; (8003354 <HAL_GPIO_Init+0x2c0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d013      	beq.n	8003280 <HAL_GPIO_Init+0x1ec>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a3f      	ldr	r2, [pc, #252]	; (8003358 <HAL_GPIO_Init+0x2c4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d00d      	beq.n	800327c <HAL_GPIO_Init+0x1e8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a3e      	ldr	r2, [pc, #248]	; (800335c <HAL_GPIO_Init+0x2c8>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d007      	beq.n	8003278 <HAL_GPIO_Init+0x1e4>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a3d      	ldr	r2, [pc, #244]	; (8003360 <HAL_GPIO_Init+0x2cc>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d101      	bne.n	8003274 <HAL_GPIO_Init+0x1e0>
 8003270:	2303      	movs	r3, #3
 8003272:	e006      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003274:	2304      	movs	r3, #4
 8003276:	e004      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003278:	2302      	movs	r3, #2
 800327a:	e002      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <HAL_GPIO_Init+0x1ee>
 8003280:	2300      	movs	r3, #0
 8003282:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003284:	f002 0203 	and.w	r2, r2, #3
 8003288:	0092      	lsls	r2, r2, #2
 800328a:	4093      	lsls	r3, r2
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	4313      	orrs	r3, r2
 8003290:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003292:	492f      	ldr	r1, [pc, #188]	; (8003350 <HAL_GPIO_Init+0x2bc>)
 8003294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003296:	089b      	lsrs	r3, r3, #2
 8003298:	3302      	adds	r3, #2
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d006      	beq.n	80032ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032ac:	4b2d      	ldr	r3, [pc, #180]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	492c      	ldr	r1, [pc, #176]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	608b      	str	r3, [r1, #8]
 80032b8:	e006      	b.n	80032c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032ba:	4b2a      	ldr	r3, [pc, #168]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	4928      	ldr	r1, [pc, #160]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032c4:	4013      	ands	r3, r2
 80032c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d006      	beq.n	80032e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032d4:	4b23      	ldr	r3, [pc, #140]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032d6:	68da      	ldr	r2, [r3, #12]
 80032d8:	4922      	ldr	r1, [pc, #136]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	4313      	orrs	r3, r2
 80032de:	60cb      	str	r3, [r1, #12]
 80032e0:	e006      	b.n	80032f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032e2:	4b20      	ldr	r3, [pc, #128]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032e4:	68da      	ldr	r2, [r3, #12]
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	43db      	mvns	r3, r3
 80032ea:	491e      	ldr	r1, [pc, #120]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032ec:	4013      	ands	r3, r2
 80032ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d006      	beq.n	800330a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032fc:	4b19      	ldr	r3, [pc, #100]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	4918      	ldr	r1, [pc, #96]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	4313      	orrs	r3, r2
 8003306:	604b      	str	r3, [r1, #4]
 8003308:	e006      	b.n	8003318 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800330a:	4b16      	ldr	r3, [pc, #88]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	43db      	mvns	r3, r3
 8003312:	4914      	ldr	r1, [pc, #80]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 8003314:	4013      	ands	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d021      	beq.n	8003368 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003324:	4b0f      	ldr	r3, [pc, #60]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	490e      	ldr	r1, [pc, #56]	; (8003364 <HAL_GPIO_Init+0x2d0>)
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	4313      	orrs	r3, r2
 800332e:	600b      	str	r3, [r1, #0]
 8003330:	e021      	b.n	8003376 <HAL_GPIO_Init+0x2e2>
 8003332:	bf00      	nop
 8003334:	10320000 	.word	0x10320000
 8003338:	10310000 	.word	0x10310000
 800333c:	10220000 	.word	0x10220000
 8003340:	10210000 	.word	0x10210000
 8003344:	10120000 	.word	0x10120000
 8003348:	10110000 	.word	0x10110000
 800334c:	40021000 	.word	0x40021000
 8003350:	40010000 	.word	0x40010000
 8003354:	40010800 	.word	0x40010800
 8003358:	40010c00 	.word	0x40010c00
 800335c:	40011000 	.word	0x40011000
 8003360:	40011400 	.word	0x40011400
 8003364:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003368:	4b0b      	ldr	r3, [pc, #44]	; (8003398 <HAL_GPIO_Init+0x304>)
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	43db      	mvns	r3, r3
 8003370:	4909      	ldr	r1, [pc, #36]	; (8003398 <HAL_GPIO_Init+0x304>)
 8003372:	4013      	ands	r3, r2
 8003374:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003378:	3301      	adds	r3, #1
 800337a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003382:	fa22 f303 	lsr.w	r3, r2, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	f47f ae8e 	bne.w	80030a8 <HAL_GPIO_Init+0x14>
  }
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	372c      	adds	r7, #44	; 0x2c
 8003392:	46bd      	mov	sp, r7
 8003394:	bc80      	pop	{r7}
 8003396:	4770      	bx	lr
 8003398:	40010400 	.word	0x40010400

0800339c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	807b      	strh	r3, [r7, #2]
 80033a8:	4613      	mov	r3, r2
 80033aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033ac:	787b      	ldrb	r3, [r7, #1]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033b2:	887a      	ldrh	r2, [r7, #2]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033b8:	e003      	b.n	80033c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033ba:	887b      	ldrh	r3, [r7, #2]
 80033bc:	041a      	lsls	r2, r3, #16
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	611a      	str	r2, [r3, #16]
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e272      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 8087 	beq.w	80034fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033ec:	4b92      	ldr	r3, [pc, #584]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 030c 	and.w	r3, r3, #12
 80033f4:	2b04      	cmp	r3, #4
 80033f6:	d00c      	beq.n	8003412 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033f8:	4b8f      	ldr	r3, [pc, #572]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f003 030c 	and.w	r3, r3, #12
 8003400:	2b08      	cmp	r3, #8
 8003402:	d112      	bne.n	800342a <HAL_RCC_OscConfig+0x5e>
 8003404:	4b8c      	ldr	r3, [pc, #560]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800340c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003410:	d10b      	bne.n	800342a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003412:	4b89      	ldr	r3, [pc, #548]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d06c      	beq.n	80034f8 <HAL_RCC_OscConfig+0x12c>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d168      	bne.n	80034f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e24c      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003432:	d106      	bne.n	8003442 <HAL_RCC_OscConfig+0x76>
 8003434:	4b80      	ldr	r3, [pc, #512]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a7f      	ldr	r2, [pc, #508]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800343a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800343e:	6013      	str	r3, [r2, #0]
 8003440:	e02e      	b.n	80034a0 <HAL_RCC_OscConfig+0xd4>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10c      	bne.n	8003464 <HAL_RCC_OscConfig+0x98>
 800344a:	4b7b      	ldr	r3, [pc, #492]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a7a      	ldr	r2, [pc, #488]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003454:	6013      	str	r3, [r2, #0]
 8003456:	4b78      	ldr	r3, [pc, #480]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a77      	ldr	r2, [pc, #476]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800345c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003460:	6013      	str	r3, [r2, #0]
 8003462:	e01d      	b.n	80034a0 <HAL_RCC_OscConfig+0xd4>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800346c:	d10c      	bne.n	8003488 <HAL_RCC_OscConfig+0xbc>
 800346e:	4b72      	ldr	r3, [pc, #456]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a71      	ldr	r2, [pc, #452]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003474:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	4b6f      	ldr	r3, [pc, #444]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a6e      	ldr	r2, [pc, #440]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	e00b      	b.n	80034a0 <HAL_RCC_OscConfig+0xd4>
 8003488:	4b6b      	ldr	r3, [pc, #428]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a6a      	ldr	r2, [pc, #424]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800348e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	4b68      	ldr	r3, [pc, #416]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a67      	ldr	r2, [pc, #412]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800349a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800349e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d013      	beq.n	80034d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a8:	f7ff fc06 	bl	8002cb8 <HAL_GetTick>
 80034ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ae:	e008      	b.n	80034c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034b0:	f7ff fc02 	bl	8002cb8 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	2b64      	cmp	r3, #100	; 0x64
 80034bc:	d901      	bls.n	80034c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e200      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c2:	4b5d      	ldr	r3, [pc, #372]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d0f0      	beq.n	80034b0 <HAL_RCC_OscConfig+0xe4>
 80034ce:	e014      	b.n	80034fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d0:	f7ff fbf2 	bl	8002cb8 <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034d6:	e008      	b.n	80034ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034d8:	f7ff fbee 	bl	8002cb8 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b64      	cmp	r3, #100	; 0x64
 80034e4:	d901      	bls.n	80034ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e1ec      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ea:	4b53      	ldr	r3, [pc, #332]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1f0      	bne.n	80034d8 <HAL_RCC_OscConfig+0x10c>
 80034f6:	e000      	b.n	80034fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d063      	beq.n	80035ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003506:	4b4c      	ldr	r3, [pc, #304]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f003 030c 	and.w	r3, r3, #12
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00b      	beq.n	800352a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003512:	4b49      	ldr	r3, [pc, #292]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 030c 	and.w	r3, r3, #12
 800351a:	2b08      	cmp	r3, #8
 800351c:	d11c      	bne.n	8003558 <HAL_RCC_OscConfig+0x18c>
 800351e:	4b46      	ldr	r3, [pc, #280]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d116      	bne.n	8003558 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800352a:	4b43      	ldr	r3, [pc, #268]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d005      	beq.n	8003542 <HAL_RCC_OscConfig+0x176>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d001      	beq.n	8003542 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e1c0      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003542:	4b3d      	ldr	r3, [pc, #244]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	4939      	ldr	r1, [pc, #228]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003552:	4313      	orrs	r3, r2
 8003554:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003556:	e03a      	b.n	80035ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d020      	beq.n	80035a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003560:	4b36      	ldr	r3, [pc, #216]	; (800363c <HAL_RCC_OscConfig+0x270>)
 8003562:	2201      	movs	r2, #1
 8003564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003566:	f7ff fba7 	bl	8002cb8 <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800356c:	e008      	b.n	8003580 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800356e:	f7ff fba3 	bl	8002cb8 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b02      	cmp	r3, #2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e1a1      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003580:	4b2d      	ldr	r3, [pc, #180]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d0f0      	beq.n	800356e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800358c:	4b2a      	ldr	r3, [pc, #168]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	4927      	ldr	r1, [pc, #156]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 800359c:	4313      	orrs	r3, r2
 800359e:	600b      	str	r3, [r1, #0]
 80035a0:	e015      	b.n	80035ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035a2:	4b26      	ldr	r3, [pc, #152]	; (800363c <HAL_RCC_OscConfig+0x270>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a8:	f7ff fb86 	bl	8002cb8 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b0:	f7ff fb82 	bl	8002cb8 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e180      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035c2:	4b1d      	ldr	r3, [pc, #116]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f0      	bne.n	80035b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0308 	and.w	r3, r3, #8
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d03a      	beq.n	8003650 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d019      	beq.n	8003616 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035e2:	4b17      	ldr	r3, [pc, #92]	; (8003640 <HAL_RCC_OscConfig+0x274>)
 80035e4:	2201      	movs	r2, #1
 80035e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e8:	f7ff fb66 	bl	8002cb8 <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ee:	e008      	b.n	8003602 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035f0:	f7ff fb62 	bl	8002cb8 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e160      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003602:	4b0d      	ldr	r3, [pc, #52]	; (8003638 <HAL_RCC_OscConfig+0x26c>)
 8003604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0f0      	beq.n	80035f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800360e:	2001      	movs	r0, #1
 8003610:	f000 face 	bl	8003bb0 <RCC_Delay>
 8003614:	e01c      	b.n	8003650 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003616:	4b0a      	ldr	r3, [pc, #40]	; (8003640 <HAL_RCC_OscConfig+0x274>)
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800361c:	f7ff fb4c 	bl	8002cb8 <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003622:	e00f      	b.n	8003644 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003624:	f7ff fb48 	bl	8002cb8 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d908      	bls.n	8003644 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e146      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
 800363c:	42420000 	.word	0x42420000
 8003640:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003644:	4b92      	ldr	r3, [pc, #584]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1e9      	bne.n	8003624 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 80a6 	beq.w	80037aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800365e:	2300      	movs	r3, #0
 8003660:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003662:	4b8b      	ldr	r3, [pc, #556]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10d      	bne.n	800368a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800366e:	4b88      	ldr	r3, [pc, #544]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	4a87      	ldr	r2, [pc, #540]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003678:	61d3      	str	r3, [r2, #28]
 800367a:	4b85      	ldr	r3, [pc, #532]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800367c:	69db      	ldr	r3, [r3, #28]
 800367e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003686:	2301      	movs	r3, #1
 8003688:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800368a:	4b82      	ldr	r3, [pc, #520]	; (8003894 <HAL_RCC_OscConfig+0x4c8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	2b00      	cmp	r3, #0
 8003694:	d118      	bne.n	80036c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003696:	4b7f      	ldr	r3, [pc, #508]	; (8003894 <HAL_RCC_OscConfig+0x4c8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a7e      	ldr	r2, [pc, #504]	; (8003894 <HAL_RCC_OscConfig+0x4c8>)
 800369c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036a2:	f7ff fb09 	bl	8002cb8 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036aa:	f7ff fb05 	bl	8002cb8 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b64      	cmp	r3, #100	; 0x64
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e103      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036bc:	4b75      	ldr	r3, [pc, #468]	; (8003894 <HAL_RCC_OscConfig+0x4c8>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0f0      	beq.n	80036aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d106      	bne.n	80036de <HAL_RCC_OscConfig+0x312>
 80036d0:	4b6f      	ldr	r3, [pc, #444]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	4a6e      	ldr	r2, [pc, #440]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036d6:	f043 0301 	orr.w	r3, r3, #1
 80036da:	6213      	str	r3, [r2, #32]
 80036dc:	e02d      	b.n	800373a <HAL_RCC_OscConfig+0x36e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10c      	bne.n	8003700 <HAL_RCC_OscConfig+0x334>
 80036e6:	4b6a      	ldr	r3, [pc, #424]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	4a69      	ldr	r2, [pc, #420]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036ec:	f023 0301 	bic.w	r3, r3, #1
 80036f0:	6213      	str	r3, [r2, #32]
 80036f2:	4b67      	ldr	r3, [pc, #412]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	4a66      	ldr	r2, [pc, #408]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80036f8:	f023 0304 	bic.w	r3, r3, #4
 80036fc:	6213      	str	r3, [r2, #32]
 80036fe:	e01c      	b.n	800373a <HAL_RCC_OscConfig+0x36e>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	2b05      	cmp	r3, #5
 8003706:	d10c      	bne.n	8003722 <HAL_RCC_OscConfig+0x356>
 8003708:	4b61      	ldr	r3, [pc, #388]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	4a60      	ldr	r2, [pc, #384]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800370e:	f043 0304 	orr.w	r3, r3, #4
 8003712:	6213      	str	r3, [r2, #32]
 8003714:	4b5e      	ldr	r3, [pc, #376]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	4a5d      	ldr	r2, [pc, #372]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800371a:	f043 0301 	orr.w	r3, r3, #1
 800371e:	6213      	str	r3, [r2, #32]
 8003720:	e00b      	b.n	800373a <HAL_RCC_OscConfig+0x36e>
 8003722:	4b5b      	ldr	r3, [pc, #364]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	4a5a      	ldr	r2, [pc, #360]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003728:	f023 0301 	bic.w	r3, r3, #1
 800372c:	6213      	str	r3, [r2, #32]
 800372e:	4b58      	ldr	r3, [pc, #352]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	4a57      	ldr	r2, [pc, #348]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003734:	f023 0304 	bic.w	r3, r3, #4
 8003738:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d015      	beq.n	800376e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003742:	f7ff fab9 	bl	8002cb8 <HAL_GetTick>
 8003746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003748:	e00a      	b.n	8003760 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800374a:	f7ff fab5 	bl	8002cb8 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	f241 3288 	movw	r2, #5000	; 0x1388
 8003758:	4293      	cmp	r3, r2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e0b1      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003760:	4b4b      	ldr	r3, [pc, #300]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0ee      	beq.n	800374a <HAL_RCC_OscConfig+0x37e>
 800376c:	e014      	b.n	8003798 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800376e:	f7ff faa3 	bl	8002cb8 <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003774:	e00a      	b.n	800378c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003776:	f7ff fa9f 	bl	8002cb8 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	f241 3288 	movw	r2, #5000	; 0x1388
 8003784:	4293      	cmp	r3, r2
 8003786:	d901      	bls.n	800378c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e09b      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800378c:	4b40      	ldr	r3, [pc, #256]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1ee      	bne.n	8003776 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003798:	7dfb      	ldrb	r3, [r7, #23]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d105      	bne.n	80037aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800379e:	4b3c      	ldr	r3, [pc, #240]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	4a3b      	ldr	r2, [pc, #236]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80037a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 8087 	beq.w	80038c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037b4:	4b36      	ldr	r3, [pc, #216]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f003 030c 	and.w	r3, r3, #12
 80037bc:	2b08      	cmp	r3, #8
 80037be:	d061      	beq.n	8003884 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	69db      	ldr	r3, [r3, #28]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d146      	bne.n	8003856 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c8:	4b33      	ldr	r3, [pc, #204]	; (8003898 <HAL_RCC_OscConfig+0x4cc>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ce:	f7ff fa73 	bl	8002cb8 <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037d4:	e008      	b.n	80037e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d6:	f7ff fa6f 	bl	8002cb8 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d901      	bls.n	80037e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e06d      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e8:	4b29      	ldr	r3, [pc, #164]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1f0      	bne.n	80037d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037fc:	d108      	bne.n	8003810 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037fe:	4b24      	ldr	r3, [pc, #144]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	4921      	ldr	r1, [pc, #132]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800380c:	4313      	orrs	r3, r2
 800380e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003810:	4b1f      	ldr	r3, [pc, #124]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a19      	ldr	r1, [r3, #32]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003820:	430b      	orrs	r3, r1
 8003822:	491b      	ldr	r1, [pc, #108]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003824:	4313      	orrs	r3, r2
 8003826:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003828:	4b1b      	ldr	r3, [pc, #108]	; (8003898 <HAL_RCC_OscConfig+0x4cc>)
 800382a:	2201      	movs	r2, #1
 800382c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800382e:	f7ff fa43 	bl	8002cb8 <HAL_GetTick>
 8003832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003834:	e008      	b.n	8003848 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003836:	f7ff fa3f 	bl	8002cb8 <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e03d      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003848:	4b11      	ldr	r3, [pc, #68]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d0f0      	beq.n	8003836 <HAL_RCC_OscConfig+0x46a>
 8003854:	e035      	b.n	80038c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003856:	4b10      	ldr	r3, [pc, #64]	; (8003898 <HAL_RCC_OscConfig+0x4cc>)
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385c:	f7ff fa2c 	bl	8002cb8 <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003864:	f7ff fa28 	bl	8002cb8 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e026      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <HAL_RCC_OscConfig+0x4c4>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1f0      	bne.n	8003864 <HAL_RCC_OscConfig+0x498>
 8003882:	e01e      	b.n	80038c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d107      	bne.n	800389c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e019      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
 8003890:	40021000 	.word	0x40021000
 8003894:	40007000 	.word	0x40007000
 8003898:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800389c:	4b0b      	ldr	r3, [pc, #44]	; (80038cc <HAL_RCC_OscConfig+0x500>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d106      	bne.n	80038be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d001      	beq.n	80038c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40021000 	.word	0x40021000

080038d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d101      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e0d0      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038e4:	4b6a      	ldr	r3, [pc, #424]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	683a      	ldr	r2, [r7, #0]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d910      	bls.n	8003914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038f2:	4b67      	ldr	r3, [pc, #412]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f023 0207 	bic.w	r2, r3, #7
 80038fa:	4965      	ldr	r1, [pc, #404]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	4313      	orrs	r3, r2
 8003900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003902:	4b63      	ldr	r3, [pc, #396]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	429a      	cmp	r2, r3
 800390e:	d001      	beq.n	8003914 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e0b8      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d020      	beq.n	8003962 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800392c:	4b59      	ldr	r3, [pc, #356]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	4a58      	ldr	r2, [pc, #352]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003932:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003936:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0308 	and.w	r3, r3, #8
 8003940:	2b00      	cmp	r3, #0
 8003942:	d005      	beq.n	8003950 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003944:	4b53      	ldr	r3, [pc, #332]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	4a52      	ldr	r2, [pc, #328]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 800394a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800394e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003950:	4b50      	ldr	r3, [pc, #320]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	494d      	ldr	r1, [pc, #308]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 800395e:	4313      	orrs	r3, r2
 8003960:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d040      	beq.n	80039f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d107      	bne.n	8003986 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003976:	4b47      	ldr	r3, [pc, #284]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d115      	bne.n	80039ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e07f      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	2b02      	cmp	r3, #2
 800398c:	d107      	bne.n	800399e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800398e:	4b41      	ldr	r3, [pc, #260]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d109      	bne.n	80039ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e073      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800399e:	4b3d      	ldr	r3, [pc, #244]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e06b      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039ae:	4b39      	ldr	r3, [pc, #228]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f023 0203 	bic.w	r2, r3, #3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4936      	ldr	r1, [pc, #216]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039c0:	f7ff f97a 	bl	8002cb8 <HAL_GetTick>
 80039c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c6:	e00a      	b.n	80039de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c8:	f7ff f976 	bl	8002cb8 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e053      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039de:	4b2d      	ldr	r3, [pc, #180]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 020c 	and.w	r2, r3, #12
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d1eb      	bne.n	80039c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039f0:	4b27      	ldr	r3, [pc, #156]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d210      	bcs.n	8003a20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039fe:	4b24      	ldr	r3, [pc, #144]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 0207 	bic.w	r2, r3, #7
 8003a06:	4922      	ldr	r1, [pc, #136]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0e:	4b20      	ldr	r3, [pc, #128]	; (8003a90 <HAL_RCC_ClockConfig+0x1c0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0307 	and.w	r3, r3, #7
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d001      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e032      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d008      	beq.n	8003a3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a2c:	4b19      	ldr	r3, [pc, #100]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	4916      	ldr	r1, [pc, #88]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d009      	beq.n	8003a5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a4a:	4b12      	ldr	r3, [pc, #72]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	490e      	ldr	r1, [pc, #56]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a5e:	f000 f821 	bl	8003aa4 <HAL_RCC_GetSysClockFreq>
 8003a62:	4602      	mov	r2, r0
 8003a64:	4b0b      	ldr	r3, [pc, #44]	; (8003a94 <HAL_RCC_ClockConfig+0x1c4>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	091b      	lsrs	r3, r3, #4
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	490a      	ldr	r1, [pc, #40]	; (8003a98 <HAL_RCC_ClockConfig+0x1c8>)
 8003a70:	5ccb      	ldrb	r3, [r1, r3]
 8003a72:	fa22 f303 	lsr.w	r3, r2, r3
 8003a76:	4a09      	ldr	r2, [pc, #36]	; (8003a9c <HAL_RCC_ClockConfig+0x1cc>)
 8003a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a7a:	4b09      	ldr	r3, [pc, #36]	; (8003aa0 <HAL_RCC_ClockConfig+0x1d0>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff f8d8 	bl	8002c34 <HAL_InitTick>

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40022000 	.word	0x40022000
 8003a94:	40021000 	.word	0x40021000
 8003a98:	0800abd8 	.word	0x0800abd8
 8003a9c:	2000000c 	.word	0x2000000c
 8003aa0:	20000010 	.word	0x20000010

08003aa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b087      	sub	sp, #28
 8003aa8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60bb      	str	r3, [r7, #8]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	617b      	str	r3, [r7, #20]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003aba:	2300      	movs	r3, #0
 8003abc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003abe:	4b1e      	ldr	r3, [pc, #120]	; (8003b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	d002      	beq.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x30>
 8003ace:	2b08      	cmp	r3, #8
 8003ad0:	d003      	beq.n	8003ada <HAL_RCC_GetSysClockFreq+0x36>
 8003ad2:	e027      	b.n	8003b24 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ad4:	4b19      	ldr	r3, [pc, #100]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8003ad6:	613b      	str	r3, [r7, #16]
      break;
 8003ad8:	e027      	b.n	8003b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	0c9b      	lsrs	r3, r3, #18
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	4a17      	ldr	r2, [pc, #92]	; (8003b40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ae4:	5cd3      	ldrb	r3, [r2, r3]
 8003ae6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d010      	beq.n	8003b14 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003af2:	4b11      	ldr	r3, [pc, #68]	; (8003b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	0c5b      	lsrs	r3, r3, #17
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	4a11      	ldr	r2, [pc, #68]	; (8003b44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003afe:	5cd3      	ldrb	r3, [r2, r3]
 8003b00:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a0d      	ldr	r2, [pc, #52]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b06:	fb03 f202 	mul.w	r2, r3, r2
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b10:	617b      	str	r3, [r7, #20]
 8003b12:	e004      	b.n	8003b1e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a0c      	ldr	r2, [pc, #48]	; (8003b48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b18:	fb02 f303 	mul.w	r3, r2, r3
 8003b1c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	613b      	str	r3, [r7, #16]
      break;
 8003b22:	e002      	b.n	8003b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b24:	4b05      	ldr	r3, [pc, #20]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8003b26:	613b      	str	r3, [r7, #16]
      break;
 8003b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b2a:	693b      	ldr	r3, [r7, #16]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	371c      	adds	r7, #28
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bc80      	pop	{r7}
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	007a1200 	.word	0x007a1200
 8003b40:	0800abf0 	.word	0x0800abf0
 8003b44:	0800ac00 	.word	0x0800ac00
 8003b48:	003d0900 	.word	0x003d0900

08003b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b50:	4b02      	ldr	r3, [pc, #8]	; (8003b5c <HAL_RCC_GetHCLKFreq+0x10>)
 8003b52:	681b      	ldr	r3, [r3, #0]
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bc80      	pop	{r7}
 8003b5a:	4770      	bx	lr
 8003b5c:	2000000c 	.word	0x2000000c

08003b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b64:	f7ff fff2 	bl	8003b4c <HAL_RCC_GetHCLKFreq>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	4b05      	ldr	r3, [pc, #20]	; (8003b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	0a1b      	lsrs	r3, r3, #8
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	4903      	ldr	r1, [pc, #12]	; (8003b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b76:	5ccb      	ldrb	r3, [r1, r3]
 8003b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40021000 	.word	0x40021000
 8003b84:	0800abe8 	.word	0x0800abe8

08003b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b8c:	f7ff ffde 	bl	8003b4c <HAL_RCC_GetHCLKFreq>
 8003b90:	4602      	mov	r2, r0
 8003b92:	4b05      	ldr	r3, [pc, #20]	; (8003ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	0adb      	lsrs	r3, r3, #11
 8003b98:	f003 0307 	and.w	r3, r3, #7
 8003b9c:	4903      	ldr	r1, [pc, #12]	; (8003bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b9e:	5ccb      	ldrb	r3, [r1, r3]
 8003ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	0800abe8 	.word	0x0800abe8

08003bb0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003bb8:	4b0a      	ldr	r3, [pc, #40]	; (8003be4 <RCC_Delay+0x34>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a0a      	ldr	r2, [pc, #40]	; (8003be8 <RCC_Delay+0x38>)
 8003bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc2:	0a5b      	lsrs	r3, r3, #9
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	fb02 f303 	mul.w	r3, r2, r3
 8003bca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bcc:	bf00      	nop
  }
  while (Delay --);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	1e5a      	subs	r2, r3, #1
 8003bd2:	60fa      	str	r2, [r7, #12]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1f9      	bne.n	8003bcc <RCC_Delay+0x1c>
}
 8003bd8:	bf00      	nop
 8003bda:	bf00      	nop
 8003bdc:	3714      	adds	r7, #20
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bc80      	pop	{r7}
 8003be2:	4770      	bx	lr
 8003be4:	2000000c 	.word	0x2000000c
 8003be8:	10624dd3 	.word	0x10624dd3

08003bec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e076      	b.n	8003cec <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d108      	bne.n	8003c18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c0e:	d009      	beq.n	8003c24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	61da      	str	r2, [r3, #28]
 8003c16:	e005      	b.n	8003c24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d106      	bne.n	8003c44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7fe fb7a 	bl	8002338 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c5a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003c6c:	431a      	orrs	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c76:	431a      	orrs	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c94:	431a      	orrs	r2, r3
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c9e:	431a      	orrs	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca8:	ea42 0103 	orr.w	r1, r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	0c1a      	lsrs	r2, r3, #16
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f002 0204 	and.w	r2, r2, #4
 8003cca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	69da      	ldr	r2, [r3, #28]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cda:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b088      	sub	sp, #32
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	603b      	str	r3, [r7, #0]
 8003d00:	4613      	mov	r3, r2
 8003d02:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d04:	2300      	movs	r3, #0
 8003d06:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d101      	bne.n	8003d16 <HAL_SPI_Transmit+0x22>
 8003d12:	2302      	movs	r3, #2
 8003d14:	e12d      	b.n	8003f72 <HAL_SPI_Transmit+0x27e>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d1e:	f7fe ffcb 	bl	8002cb8 <HAL_GetTick>
 8003d22:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003d24:	88fb      	ldrh	r3, [r7, #6]
 8003d26:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d002      	beq.n	8003d3a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003d34:	2302      	movs	r3, #2
 8003d36:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d38:	e116      	b.n	8003f68 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d002      	beq.n	8003d46 <HAL_SPI_Transmit+0x52>
 8003d40:	88fb      	ldrh	r3, [r7, #6]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d102      	bne.n	8003d4c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d4a:	e10d      	b.n	8003f68 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2203      	movs	r2, #3
 8003d50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	88fa      	ldrh	r2, [r7, #6]
 8003d64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	88fa      	ldrh	r2, [r7, #6]
 8003d6a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d92:	d10f      	bne.n	8003db4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003da2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003db2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dbe:	2b40      	cmp	r3, #64	; 0x40
 8003dc0:	d007      	beq.n	8003dd2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dd0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003dda:	d14f      	bne.n	8003e7c <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d002      	beq.n	8003dea <HAL_SPI_Transmit+0xf6>
 8003de4:	8afb      	ldrh	r3, [r7, #22]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d142      	bne.n	8003e70 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	881a      	ldrh	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	1c9a      	adds	r2, r3, #2
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	3b01      	subs	r3, #1
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e0e:	e02f      	b.n	8003e70 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d112      	bne.n	8003e44 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	881a      	ldrh	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2e:	1c9a      	adds	r2, r3, #2
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e42:	e015      	b.n	8003e70 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e44:	f7fe ff38 	bl	8002cb8 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d803      	bhi.n	8003e5c <HAL_SPI_Transmit+0x168>
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e5a:	d102      	bne.n	8003e62 <HAL_SPI_Transmit+0x16e>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d106      	bne.n	8003e70 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003e6e:	e07b      	b.n	8003f68 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1ca      	bne.n	8003e10 <HAL_SPI_Transmit+0x11c>
 8003e7a:	e050      	b.n	8003f1e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <HAL_SPI_Transmit+0x196>
 8003e84:	8afb      	ldrh	r3, [r7, #22]
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d144      	bne.n	8003f14 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	330c      	adds	r3, #12
 8003e94:	7812      	ldrb	r2, [r2, #0]
 8003e96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9c:	1c5a      	adds	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003eb0:	e030      	b.n	8003f14 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d113      	bne.n	8003ee8 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	330c      	adds	r3, #12
 8003eca:	7812      	ldrb	r2, [r2, #0]
 8003ecc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed2:	1c5a      	adds	r2, r3, #1
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	86da      	strh	r2, [r3, #54]	; 0x36
 8003ee6:	e015      	b.n	8003f14 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ee8:	f7fe fee6 	bl	8002cb8 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d803      	bhi.n	8003f00 <HAL_SPI_Transmit+0x20c>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003efe:	d102      	bne.n	8003f06 <HAL_SPI_Transmit+0x212>
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d106      	bne.n	8003f14 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003f12:	e029      	b.n	8003f68 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1c9      	bne.n	8003eb2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f1e:	69ba      	ldr	r2, [r7, #24]
 8003f20:	6839      	ldr	r1, [r7, #0]
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 fa62 	bl	80043ec <SPI_EndRxTxTransaction>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d002      	beq.n	8003f34 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2220      	movs	r2, #32
 8003f32:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10a      	bne.n	8003f52 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	613b      	str	r3, [r7, #16]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	613b      	str	r3, [r7, #16]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	613b      	str	r3, [r7, #16]
 8003f50:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	77fb      	strb	r3, [r7, #31]
 8003f5e:	e003      	b.n	8003f68 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f70:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3720      	adds	r7, #32
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b08c      	sub	sp, #48	; 0x30
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
 8003f86:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d101      	bne.n	8003fa0 <HAL_SPI_TransmitReceive+0x26>
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	e198      	b.n	80042d2 <HAL_SPI_TransmitReceive+0x358>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fa8:	f7fe fe86 	bl	8002cb8 <HAL_GetTick>
 8003fac:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003fbe:	887b      	ldrh	r3, [r7, #2]
 8003fc0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d00f      	beq.n	8003fea <HAL_SPI_TransmitReceive+0x70>
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fd0:	d107      	bne.n	8003fe2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d103      	bne.n	8003fe2 <HAL_SPI_TransmitReceive+0x68>
 8003fda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	d003      	beq.n	8003fea <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003fe8:	e16d      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d005      	beq.n	8003ffc <HAL_SPI_TransmitReceive+0x82>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d002      	beq.n	8003ffc <HAL_SPI_TransmitReceive+0x82>
 8003ff6:	887b      	ldrh	r3, [r7, #2]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d103      	bne.n	8004004 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004002:	e160      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800400a:	b2db      	uxtb	r3, r3
 800400c:	2b04      	cmp	r3, #4
 800400e:	d003      	beq.n	8004018 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2205      	movs	r2, #5
 8004014:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	887a      	ldrh	r2, [r7, #2]
 8004028:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	887a      	ldrh	r2, [r7, #2]
 800402e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	887a      	ldrh	r2, [r7, #2]
 800403a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	887a      	ldrh	r2, [r7, #2]
 8004040:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004058:	2b40      	cmp	r3, #64	; 0x40
 800405a:	d007      	beq.n	800406c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800406a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004074:	d17c      	bne.n	8004170 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <HAL_SPI_TransmitReceive+0x10a>
 800407e:	8b7b      	ldrh	r3, [r7, #26]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d16a      	bne.n	800415a <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004088:	881a      	ldrh	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004094:	1c9a      	adds	r2, r3, #2
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800409e:	b29b      	uxth	r3, r3
 80040a0:	3b01      	subs	r3, #1
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040a8:	e057      	b.n	800415a <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d11b      	bne.n	80040f0 <HAL_SPI_TransmitReceive+0x176>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d016      	beq.n	80040f0 <HAL_SPI_TransmitReceive+0x176>
 80040c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d113      	bne.n	80040f0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040cc:	881a      	ldrh	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d8:	1c9a      	adds	r2, r3, #2
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040ec:	2300      	movs	r3, #0
 80040ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d119      	bne.n	8004132 <HAL_SPI_TransmitReceive+0x1b8>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004102:	b29b      	uxth	r3, r3
 8004104:	2b00      	cmp	r3, #0
 8004106:	d014      	beq.n	8004132 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68da      	ldr	r2, [r3, #12]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004112:	b292      	uxth	r2, r2
 8004114:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800411a:	1c9a      	adds	r2, r3, #2
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004124:	b29b      	uxth	r3, r3
 8004126:	3b01      	subs	r3, #1
 8004128:	b29a      	uxth	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800412e:	2301      	movs	r3, #1
 8004130:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004132:	f7fe fdc1 	bl	8002cb8 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800413e:	429a      	cmp	r2, r3
 8004140:	d80b      	bhi.n	800415a <HAL_SPI_TransmitReceive+0x1e0>
 8004142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004144:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004148:	d007      	beq.n	800415a <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004158:	e0b5      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1a2      	bne.n	80040aa <HAL_SPI_TransmitReceive+0x130>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004168:	b29b      	uxth	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d19d      	bne.n	80040aa <HAL_SPI_TransmitReceive+0x130>
 800416e:	e080      	b.n	8004272 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d002      	beq.n	800417e <HAL_SPI_TransmitReceive+0x204>
 8004178:	8b7b      	ldrh	r3, [r7, #26]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d16f      	bne.n	800425e <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	330c      	adds	r3, #12
 8004188:	7812      	ldrb	r2, [r2, #0]
 800418a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004190:	1c5a      	adds	r2, r3, #1
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800419a:	b29b      	uxth	r3, r3
 800419c:	3b01      	subs	r3, #1
 800419e:	b29a      	uxth	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041a4:	e05b      	b.n	800425e <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d11c      	bne.n	80041ee <HAL_SPI_TransmitReceive+0x274>
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d017      	beq.n	80041ee <HAL_SPI_TransmitReceive+0x274>
 80041be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d114      	bne.n	80041ee <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	330c      	adds	r3, #12
 80041ce:	7812      	ldrb	r2, [r2, #0]
 80041d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	3b01      	subs	r3, #1
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d119      	bne.n	8004230 <HAL_SPI_TransmitReceive+0x2b6>
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004200:	b29b      	uxth	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d014      	beq.n	8004230 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68da      	ldr	r2, [r3, #12]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004210:	b2d2      	uxtb	r2, r2
 8004212:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004218:	1c5a      	adds	r2, r3, #1
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004222:	b29b      	uxth	r3, r3
 8004224:	3b01      	subs	r3, #1
 8004226:	b29a      	uxth	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800422c:	2301      	movs	r3, #1
 800422e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004230:	f7fe fd42 	bl	8002cb8 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800423c:	429a      	cmp	r2, r3
 800423e:	d803      	bhi.n	8004248 <HAL_SPI_TransmitReceive+0x2ce>
 8004240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004242:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004246:	d102      	bne.n	800424e <HAL_SPI_TransmitReceive+0x2d4>
 8004248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800424a:	2b00      	cmp	r3, #0
 800424c:	d107      	bne.n	800425e <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800425c:	e033      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004262:	b29b      	uxth	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d19e      	bne.n	80041a6 <HAL_SPI_TransmitReceive+0x22c>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d199      	bne.n	80041a6 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004272:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004274:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 f8b8 	bl	80043ec <SPI_EndRxTxTransaction>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d006      	beq.n	8004290 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2220      	movs	r2, #32
 800428c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800428e:	e01a      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10a      	bne.n	80042ae <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004298:	2300      	movs	r3, #0
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	617b      	str	r3, [r7, #20]
 80042ac:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042bc:	e003      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80042ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3730      	adds	r7, #48	; 0x30
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b088      	sub	sp, #32
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	603b      	str	r3, [r7, #0]
 80042e8:	4613      	mov	r3, r2
 80042ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042ec:	f7fe fce4 	bl	8002cb8 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f4:	1a9b      	subs	r3, r3, r2
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	4413      	add	r3, r2
 80042fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042fc:	f7fe fcdc 	bl	8002cb8 <HAL_GetTick>
 8004300:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004302:	4b39      	ldr	r3, [pc, #228]	; (80043e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	015b      	lsls	r3, r3, #5
 8004308:	0d1b      	lsrs	r3, r3, #20
 800430a:	69fa      	ldr	r2, [r7, #28]
 800430c:	fb02 f303 	mul.w	r3, r2, r3
 8004310:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004312:	e054      	b.n	80043be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800431a:	d050      	beq.n	80043be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800431c:	f7fe fccc 	bl	8002cb8 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	69fa      	ldr	r2, [r7, #28]
 8004328:	429a      	cmp	r2, r3
 800432a:	d902      	bls.n	8004332 <SPI_WaitFlagStateUntilTimeout+0x56>
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d13d      	bne.n	80043ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004340:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800434a:	d111      	bne.n	8004370 <SPI_WaitFlagStateUntilTimeout+0x94>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004354:	d004      	beq.n	8004360 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800435e:	d107      	bne.n	8004370 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800436e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004374:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004378:	d10f      	bne.n	800439a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004398:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e017      	b.n	80043de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d101      	bne.n	80043b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689a      	ldr	r2, [r3, #8]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	4013      	ands	r3, r2
 80043c8:	68ba      	ldr	r2, [r7, #8]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	bf0c      	ite	eq
 80043ce:	2301      	moveq	r3, #1
 80043d0:	2300      	movne	r3, #0
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	461a      	mov	r2, r3
 80043d6:	79fb      	ldrb	r3, [r7, #7]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d19b      	bne.n	8004314 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3720      	adds	r7, #32
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	2000000c 	.word	0x2000000c

080043ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	2200      	movs	r2, #0
 8004400:	2180      	movs	r1, #128	; 0x80
 8004402:	68f8      	ldr	r0, [r7, #12]
 8004404:	f7ff ff6a 	bl	80042dc <SPI_WaitFlagStateUntilTimeout>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d007      	beq.n	800441e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004412:	f043 0220 	orr.w	r2, r3, #32
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e000      	b.n	8004420 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e042      	b.n	80044c0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	d106      	bne.n	8004454 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7fd fff8 	bl	8002444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2224      	movs	r2, #36	; 0x24
 8004458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68da      	ldr	r2, [r3, #12]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800446a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 fdc5 	bl	8004ffc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	691a      	ldr	r2, [r3, #16]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004480:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	695a      	ldr	r2, [r3, #20]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004490:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68da      	ldr	r2, [r3, #12]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3708      	adds	r7, #8
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08a      	sub	sp, #40	; 0x28
 80044cc:	af02      	add	r7, sp, #8
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	603b      	str	r3, [r7, #0]
 80044d4:	4613      	mov	r3, r2
 80044d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b20      	cmp	r3, #32
 80044e6:	d16d      	bne.n	80045c4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d002      	beq.n	80044f4 <HAL_UART_Transmit+0x2c>
 80044ee:	88fb      	ldrh	r3, [r7, #6]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e066      	b.n	80045c6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2221      	movs	r2, #33	; 0x21
 8004502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004506:	f7fe fbd7 	bl	8002cb8 <HAL_GetTick>
 800450a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	88fa      	ldrh	r2, [r7, #6]
 8004510:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	88fa      	ldrh	r2, [r7, #6]
 8004516:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004520:	d108      	bne.n	8004534 <HAL_UART_Transmit+0x6c>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d104      	bne.n	8004534 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800452a:	2300      	movs	r3, #0
 800452c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	61bb      	str	r3, [r7, #24]
 8004532:	e003      	b.n	800453c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004538:	2300      	movs	r3, #0
 800453a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800453c:	e02a      	b.n	8004594 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2200      	movs	r2, #0
 8004546:	2180      	movs	r1, #128	; 0x80
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 fb14 	bl	8004b76 <UART_WaitOnFlagUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e036      	b.n	80045c6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d10b      	bne.n	8004576 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	881b      	ldrh	r3, [r3, #0]
 8004562:	461a      	mov	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800456c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	3302      	adds	r3, #2
 8004572:	61bb      	str	r3, [r7, #24]
 8004574:	e007      	b.n	8004586 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	781a      	ldrb	r2, [r3, #0]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	3301      	adds	r3, #1
 8004584:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004598:	b29b      	uxth	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1cf      	bne.n	800453e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	9300      	str	r3, [sp, #0]
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2200      	movs	r2, #0
 80045a6:	2140      	movs	r1, #64	; 0x40
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 fae4 	bl	8004b76 <UART_WaitOnFlagUntilTimeout>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e006      	b.n	80045c6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	e000      	b.n	80045c6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80045c4:	2302      	movs	r3, #2
  }
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3720      	adds	r7, #32
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b084      	sub	sp, #16
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	60f8      	str	r0, [r7, #12]
 80045d6:	60b9      	str	r1, [r7, #8]
 80045d8:	4613      	mov	r3, r2
 80045da:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b20      	cmp	r3, #32
 80045e6:	d112      	bne.n	800460e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d002      	beq.n	80045f4 <HAL_UART_Receive_IT+0x26>
 80045ee:	88fb      	ldrh	r3, [r7, #6]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e00b      	b.n	8004610 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80045fe:	88fb      	ldrh	r3, [r7, #6]
 8004600:	461a      	mov	r2, r3
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fb24 	bl	8004c52 <UART_Start_Receive_IT>
 800460a:	4603      	mov	r3, r0
 800460c:	e000      	b.n	8004610 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800460e:	2302      	movs	r3, #2
  }
}
 8004610:	4618      	mov	r0, r3
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b0ba      	sub	sp, #232	; 0xe8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800463e:	2300      	movs	r3, #0
 8004640:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004644:	2300      	movs	r3, #0
 8004646:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800464a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004656:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10f      	bne.n	800467e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800465e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004662:	f003 0320 	and.w	r3, r3, #32
 8004666:	2b00      	cmp	r3, #0
 8004668:	d009      	beq.n	800467e <HAL_UART_IRQHandler+0x66>
 800466a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800466e:	f003 0320 	and.w	r3, r3, #32
 8004672:	2b00      	cmp	r3, #0
 8004674:	d003      	beq.n	800467e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fc01 	bl	8004e7e <UART_Receive_IT>
      return;
 800467c:	e25b      	b.n	8004b36 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800467e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004682:	2b00      	cmp	r3, #0
 8004684:	f000 80de 	beq.w	8004844 <HAL_UART_IRQHandler+0x22c>
 8004688:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b00      	cmp	r3, #0
 8004692:	d106      	bne.n	80046a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004698:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800469c:	2b00      	cmp	r3, #0
 800469e:	f000 80d1 	beq.w	8004844 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00b      	beq.n	80046c6 <HAL_UART_IRQHandler+0xae>
 80046ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d005      	beq.n	80046c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046be:	f043 0201 	orr.w	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <HAL_UART_IRQHandler+0xd2>
 80046d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e2:	f043 0202 	orr.w	r2, r3, #2
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00b      	beq.n	800470e <HAL_UART_IRQHandler+0xf6>
 80046f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004706:	f043 0204 	orr.w	r2, r3, #4
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800470e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b00      	cmp	r3, #0
 8004718:	d011      	beq.n	800473e <HAL_UART_IRQHandler+0x126>
 800471a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800471e:	f003 0320 	and.w	r3, r3, #32
 8004722:	2b00      	cmp	r3, #0
 8004724:	d105      	bne.n	8004732 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004726:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d005      	beq.n	800473e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004736:	f043 0208 	orr.w	r2, r3, #8
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004742:	2b00      	cmp	r3, #0
 8004744:	f000 81f2 	beq.w	8004b2c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800474c:	f003 0320 	and.w	r3, r3, #32
 8004750:	2b00      	cmp	r3, #0
 8004752:	d008      	beq.n	8004766 <HAL_UART_IRQHandler+0x14e>
 8004754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004758:	f003 0320 	and.w	r3, r3, #32
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 fb8c 	bl	8004e7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004770:	2b00      	cmp	r3, #0
 8004772:	bf14      	ite	ne
 8004774:	2301      	movne	r3, #1
 8004776:	2300      	moveq	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d103      	bne.n	8004792 <HAL_UART_IRQHandler+0x17a>
 800478a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800478e:	2b00      	cmp	r3, #0
 8004790:	d04f      	beq.n	8004832 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 fa96 	bl	8004cc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d041      	beq.n	800482a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	3314      	adds	r3, #20
 80047ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80047b4:	e853 3f00 	ldrex	r3, [r3]
 80047b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80047bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80047c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	3314      	adds	r3, #20
 80047ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80047d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80047d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80047de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80047e2:	e841 2300 	strex	r3, r2, [r1]
 80047e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80047ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1d9      	bne.n	80047a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d013      	beq.n	8004822 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047fe:	4a7e      	ldr	r2, [pc, #504]	; (80049f8 <HAL_UART_IRQHandler+0x3e0>)
 8004800:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004806:	4618      	mov	r0, r3
 8004808:	f7fe fbcc 	bl	8002fa4 <HAL_DMA_Abort_IT>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d016      	beq.n	8004840 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800481c:	4610      	mov	r0, r2
 800481e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004820:	e00e      	b.n	8004840 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 f993 	bl	8004b4e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004828:	e00a      	b.n	8004840 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f000 f98f 	bl	8004b4e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004830:	e006      	b.n	8004840 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f98b 	bl	8004b4e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800483e:	e175      	b.n	8004b2c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004840:	bf00      	nop
    return;
 8004842:	e173      	b.n	8004b2c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004848:	2b01      	cmp	r3, #1
 800484a:	f040 814f 	bne.w	8004aec <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800484e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004852:	f003 0310 	and.w	r3, r3, #16
 8004856:	2b00      	cmp	r3, #0
 8004858:	f000 8148 	beq.w	8004aec <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800485c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004860:	f003 0310 	and.w	r3, r3, #16
 8004864:	2b00      	cmp	r3, #0
 8004866:	f000 8141 	beq.w	8004aec <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800486a:	2300      	movs	r3, #0
 800486c:	60bb      	str	r3, [r7, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	60bb      	str	r3, [r7, #8]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	60bb      	str	r3, [r7, #8]
 800487e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488a:	2b00      	cmp	r3, #0
 800488c:	f000 80b6 	beq.w	80049fc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800489c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f000 8145 	beq.w	8004b30 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80048aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80048ae:	429a      	cmp	r2, r3
 80048b0:	f080 813e 	bcs.w	8004b30 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80048ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048c0:	699b      	ldr	r3, [r3, #24]
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	f000 8088 	beq.w	80049d8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	330c      	adds	r3, #12
 80048ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048d6:	e853 3f00 	ldrex	r3, [r3]
 80048da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80048de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80048e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048e6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	330c      	adds	r3, #12
 80048f0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80048f4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80048f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004900:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004904:	e841 2300 	strex	r3, r2, [r1]
 8004908:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800490c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1d9      	bne.n	80048c8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	3314      	adds	r3, #20
 800491a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800491e:	e853 3f00 	ldrex	r3, [r3]
 8004922:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004924:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004926:	f023 0301 	bic.w	r3, r3, #1
 800492a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	3314      	adds	r3, #20
 8004934:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004938:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800493c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800493e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004940:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004944:	e841 2300 	strex	r3, r2, [r1]
 8004948:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800494a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1e1      	bne.n	8004914 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	3314      	adds	r3, #20
 8004956:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004958:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800495a:	e853 3f00 	ldrex	r3, [r3]
 800495e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004960:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004962:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004966:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	3314      	adds	r3, #20
 8004970:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004974:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004976:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004978:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800497a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800497c:	e841 2300 	strex	r3, r2, [r1]
 8004980:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004982:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1e3      	bne.n	8004950 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2220      	movs	r2, #32
 800498c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	330c      	adds	r3, #12
 800499c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049a0:	e853 3f00 	ldrex	r3, [r3]
 80049a4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80049a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049a8:	f023 0310 	bic.w	r3, r3, #16
 80049ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	330c      	adds	r3, #12
 80049b6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80049ba:	65ba      	str	r2, [r7, #88]	; 0x58
 80049bc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80049c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80049c2:	e841 2300 	strex	r3, r2, [r1]
 80049c6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80049c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1e3      	bne.n	8004996 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d2:	4618      	mov	r0, r3
 80049d4:	f7fe faab 	bl	8002f2e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2202      	movs	r2, #2
 80049dc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	4619      	mov	r1, r3
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 f8b6 	bl	8004b60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80049f4:	e09c      	b.n	8004b30 <HAL_UART_IRQHandler+0x518>
 80049f6:	bf00      	nop
 80049f8:	08004d89 	.word	0x08004d89
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	f000 808e 	beq.w	8004b34 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004a18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f000 8089 	beq.w	8004b34 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	330c      	adds	r3, #12
 8004a28:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a2c:	e853 3f00 	ldrex	r3, [r3]
 8004a30:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004a32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	330c      	adds	r3, #12
 8004a42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004a46:	647a      	str	r2, [r7, #68]	; 0x44
 8004a48:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a4e:	e841 2300 	strex	r3, r2, [r1]
 8004a52:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1e3      	bne.n	8004a22 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	3314      	adds	r3, #20
 8004a60:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a64:	e853 3f00 	ldrex	r3, [r3]
 8004a68:	623b      	str	r3, [r7, #32]
   return(result);
 8004a6a:	6a3b      	ldr	r3, [r7, #32]
 8004a6c:	f023 0301 	bic.w	r3, r3, #1
 8004a70:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	3314      	adds	r3, #20
 8004a7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004a7e:	633a      	str	r2, [r7, #48]	; 0x30
 8004a80:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a86:	e841 2300 	strex	r3, r2, [r1]
 8004a8a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e3      	bne.n	8004a5a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	330c      	adds	r3, #12
 8004aa6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	e853 3f00 	ldrex	r3, [r3]
 8004aae:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0310 	bic.w	r3, r3, #16
 8004ab6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	330c      	adds	r3, #12
 8004ac0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004ac4:	61fa      	str	r2, [r7, #28]
 8004ac6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac8:	69b9      	ldr	r1, [r7, #24]
 8004aca:	69fa      	ldr	r2, [r7, #28]
 8004acc:	e841 2300 	strex	r3, r2, [r1]
 8004ad0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d1e3      	bne.n	8004aa0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2202      	movs	r2, #2
 8004adc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ade:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 f83b 	bl	8004b60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004aea:	e023      	b.n	8004b34 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d009      	beq.n	8004b0c <HAL_UART_IRQHandler+0x4f4>
 8004af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004afc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f953 	bl	8004db0 <UART_Transmit_IT>
    return;
 8004b0a:	e014      	b.n	8004b36 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d00e      	beq.n	8004b36 <HAL_UART_IRQHandler+0x51e>
 8004b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d008      	beq.n	8004b36 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f992 	bl	8004e4e <UART_EndTransmit_IT>
    return;
 8004b2a:	e004      	b.n	8004b36 <HAL_UART_IRQHandler+0x51e>
    return;
 8004b2c:	bf00      	nop
 8004b2e:	e002      	b.n	8004b36 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b30:	bf00      	nop
 8004b32:	e000      	b.n	8004b36 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b34:	bf00      	nop
  }
}
 8004b36:	37e8      	adds	r7, #232	; 0xe8
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr

08004b4e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr

08004b60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	460b      	mov	r3, r1
 8004b6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b6c:	bf00      	nop
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bc80      	pop	{r7}
 8004b74:	4770      	bx	lr

08004b76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b090      	sub	sp, #64	; 0x40
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	60f8      	str	r0, [r7, #12]
 8004b7e:	60b9      	str	r1, [r7, #8]
 8004b80:	603b      	str	r3, [r7, #0]
 8004b82:	4613      	mov	r3, r2
 8004b84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b86:	e050      	b.n	8004c2a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b8e:	d04c      	beq.n	8004c2a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004b90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d007      	beq.n	8004ba6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b96:	f7fe f88f 	bl	8002cb8 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d241      	bcs.n	8004c2a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	330c      	adds	r3, #12
 8004bac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	330c      	adds	r3, #12
 8004bc4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004bc6:	637a      	str	r2, [r7, #52]	; 0x34
 8004bc8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004bcc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004bce:	e841 2300 	strex	r3, r2, [r1]
 8004bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1e5      	bne.n	8004ba6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	3314      	adds	r3, #20
 8004be0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	e853 3f00 	ldrex	r3, [r3]
 8004be8:	613b      	str	r3, [r7, #16]
   return(result);
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	f023 0301 	bic.w	r3, r3, #1
 8004bf0:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	3314      	adds	r3, #20
 8004bf8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004bfa:	623a      	str	r2, [r7, #32]
 8004bfc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfe:	69f9      	ldr	r1, [r7, #28]
 8004c00:	6a3a      	ldr	r2, [r7, #32]
 8004c02:	e841 2300 	strex	r3, r2, [r1]
 8004c06:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1e5      	bne.n	8004bda <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2220      	movs	r2, #32
 8004c12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e00f      	b.n	8004c4a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	4013      	ands	r3, r2
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	bf0c      	ite	eq
 8004c3a:	2301      	moveq	r3, #1
 8004c3c:	2300      	movne	r3, #0
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	461a      	mov	r2, r3
 8004c42:	79fb      	ldrb	r3, [r7, #7]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d09f      	beq.n	8004b88 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3740      	adds	r7, #64	; 0x40
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c52:	b480      	push	{r7}
 8004c54:	b085      	sub	sp, #20
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	60f8      	str	r0, [r7, #12]
 8004c5a:	60b9      	str	r1, [r7, #8]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	88fa      	ldrh	r2, [r7, #6]
 8004c6a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	88fa      	ldrh	r2, [r7, #6]
 8004c70:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2222      	movs	r2, #34	; 0x22
 8004c7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	691b      	ldr	r3, [r3, #16]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d007      	beq.n	8004c98 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68da      	ldr	r2, [r3, #12]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c96:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	695a      	ldr	r2, [r3, #20]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f042 0201 	orr.w	r2, r2, #1
 8004ca6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68da      	ldr	r2, [r3, #12]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f042 0220 	orr.w	r2, r2, #32
 8004cb6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b095      	sub	sp, #84	; 0x54
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	330c      	adds	r3, #12
 8004cd2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cd6:	e853 3f00 	ldrex	r3, [r3]
 8004cda:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ce2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	330c      	adds	r3, #12
 8004cea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cec:	643a      	str	r2, [r7, #64]	; 0x40
 8004cee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004cf2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004cf4:	e841 2300 	strex	r3, r2, [r1]
 8004cf8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d1e5      	bne.n	8004ccc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	3314      	adds	r3, #20
 8004d06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	e853 3f00 	ldrex	r3, [r3]
 8004d0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	f023 0301 	bic.w	r3, r3, #1
 8004d16:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	3314      	adds	r3, #20
 8004d1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d28:	e841 2300 	strex	r3, r2, [r1]
 8004d2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1e5      	bne.n	8004d00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d119      	bne.n	8004d70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	330c      	adds	r3, #12
 8004d42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	e853 3f00 	ldrex	r3, [r3]
 8004d4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	f023 0310 	bic.w	r3, r3, #16
 8004d52:	647b      	str	r3, [r7, #68]	; 0x44
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	330c      	adds	r3, #12
 8004d5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d5c:	61ba      	str	r2, [r7, #24]
 8004d5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d60:	6979      	ldr	r1, [r7, #20]
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	e841 2300 	strex	r3, r2, [r1]
 8004d68:	613b      	str	r3, [r7, #16]
   return(result);
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1e5      	bne.n	8004d3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d7e:	bf00      	nop
 8004d80:	3754      	adds	r7, #84	; 0x54
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bc80      	pop	{r7}
 8004d86:	4770      	bx	lr

08004d88 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d94:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f7ff fed3 	bl	8004b4e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004da8:	bf00      	nop
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b21      	cmp	r3, #33	; 0x21
 8004dc2:	d13e      	bne.n	8004e42 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dcc:	d114      	bne.n	8004df8 <UART_Transmit_IT+0x48>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d110      	bne.n	8004df8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	881b      	ldrh	r3, [r3, #0]
 8004de0:	461a      	mov	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	1c9a      	adds	r2, r3, #2
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	621a      	str	r2, [r3, #32]
 8004df6:	e008      	b.n	8004e0a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	1c59      	adds	r1, r3, #1
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6211      	str	r1, [r2, #32]
 8004e02:	781a      	ldrb	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	3b01      	subs	r3, #1
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	4619      	mov	r1, r3
 8004e18:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10f      	bne.n	8004e3e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68da      	ldr	r2, [r3, #12]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e2c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e3c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	e000      	b.n	8004e44 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e42:	2302      	movs	r3, #2
  }
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr

08004e4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b082      	sub	sp, #8
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68da      	ldr	r2, [r3, #12]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2220      	movs	r2, #32
 8004e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f7ff fe64 	bl	8004b3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b08c      	sub	sp, #48	; 0x30
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b22      	cmp	r3, #34	; 0x22
 8004e90:	f040 80ae 	bne.w	8004ff0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e9c:	d117      	bne.n	8004ece <UART_Receive_IT+0x50>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d113      	bne.n	8004ece <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec6:	1c9a      	adds	r2, r3, #2
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	629a      	str	r2, [r3, #40]	; 0x28
 8004ecc:	e026      	b.n	8004f1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ee0:	d007      	beq.n	8004ef2 <UART_Receive_IT+0x74>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10a      	bne.n	8004f00 <UART_Receive_IT+0x82>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d106      	bne.n	8004f00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004efc:	701a      	strb	r2, [r3, #0]
 8004efe:	e008      	b.n	8004f12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f0c:	b2da      	uxtb	r2, r3
 8004f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d15d      	bne.n	8004fec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68da      	ldr	r2, [r3, #12]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f022 0220 	bic.w	r2, r2, #32
 8004f3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	695a      	ldr	r2, [r3, #20]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 0201 	bic.w	r2, r2, #1
 8004f5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2220      	movs	r2, #32
 8004f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d135      	bne.n	8004fe2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	330c      	adds	r3, #12
 8004f82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	e853 3f00 	ldrex	r3, [r3]
 8004f8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	f023 0310 	bic.w	r3, r3, #16
 8004f92:	627b      	str	r3, [r7, #36]	; 0x24
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	330c      	adds	r3, #12
 8004f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f9c:	623a      	str	r2, [r7, #32]
 8004f9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa0:	69f9      	ldr	r1, [r7, #28]
 8004fa2:	6a3a      	ldr	r2, [r7, #32]
 8004fa4:	e841 2300 	strex	r3, r2, [r1]
 8004fa8:	61bb      	str	r3, [r7, #24]
   return(result);
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1e5      	bne.n	8004f7c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b10      	cmp	r3, #16
 8004fbc:	d10a      	bne.n	8004fd4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	60fb      	str	r3, [r7, #12]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	60fb      	str	r3, [r7, #12]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	60fb      	str	r3, [r7, #12]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fd8:	4619      	mov	r1, r3
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7ff fdc0 	bl	8004b60 <HAL_UARTEx_RxEventCallback>
 8004fe0:	e002      	b.n	8004fe8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7fd fcce 	bl	8002984 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	e002      	b.n	8004ff2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004fec:	2300      	movs	r3, #0
 8004fee:	e000      	b.n	8004ff2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004ff0:	2302      	movs	r3, #2
  }
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3730      	adds	r7, #48	; 0x30
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
	...

08004ffc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68da      	ldr	r2, [r3, #12]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689a      	ldr	r2, [r3, #8]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	431a      	orrs	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	4313      	orrs	r3, r2
 800502a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005036:	f023 030c 	bic.w	r3, r3, #12
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	6812      	ldr	r2, [r2, #0]
 800503e:	68b9      	ldr	r1, [r7, #8]
 8005040:	430b      	orrs	r3, r1
 8005042:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699a      	ldr	r2, [r3, #24]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	430a      	orrs	r2, r1
 8005058:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a2c      	ldr	r2, [pc, #176]	; (8005110 <UART_SetConfig+0x114>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d103      	bne.n	800506c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005064:	f7fe fd90 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 8005068:	60f8      	str	r0, [r7, #12]
 800506a:	e002      	b.n	8005072 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800506c:	f7fe fd78 	bl	8003b60 <HAL_RCC_GetPCLK1Freq>
 8005070:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	4613      	mov	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	4413      	add	r3, r2
 800507a:	009a      	lsls	r2, r3, #2
 800507c:	441a      	add	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	fbb2 f3f3 	udiv	r3, r2, r3
 8005088:	4a22      	ldr	r2, [pc, #136]	; (8005114 <UART_SetConfig+0x118>)
 800508a:	fba2 2303 	umull	r2, r3, r2, r3
 800508e:	095b      	lsrs	r3, r3, #5
 8005090:	0119      	lsls	r1, r3, #4
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	4613      	mov	r3, r2
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	009a      	lsls	r2, r3, #2
 800509c:	441a      	add	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80050a8:	4b1a      	ldr	r3, [pc, #104]	; (8005114 <UART_SetConfig+0x118>)
 80050aa:	fba3 0302 	umull	r0, r3, r3, r2
 80050ae:	095b      	lsrs	r3, r3, #5
 80050b0:	2064      	movs	r0, #100	; 0x64
 80050b2:	fb00 f303 	mul.w	r3, r0, r3
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	3332      	adds	r3, #50	; 0x32
 80050bc:	4a15      	ldr	r2, [pc, #84]	; (8005114 <UART_SetConfig+0x118>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050c8:	4419      	add	r1, r3
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	4613      	mov	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4413      	add	r3, r2
 80050d2:	009a      	lsls	r2, r3, #2
 80050d4:	441a      	add	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80050e0:	4b0c      	ldr	r3, [pc, #48]	; (8005114 <UART_SetConfig+0x118>)
 80050e2:	fba3 0302 	umull	r0, r3, r3, r2
 80050e6:	095b      	lsrs	r3, r3, #5
 80050e8:	2064      	movs	r0, #100	; 0x64
 80050ea:	fb00 f303 	mul.w	r3, r0, r3
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	3332      	adds	r3, #50	; 0x32
 80050f4:	4a07      	ldr	r2, [pc, #28]	; (8005114 <UART_SetConfig+0x118>)
 80050f6:	fba2 2303 	umull	r2, r3, r2, r3
 80050fa:	095b      	lsrs	r3, r3, #5
 80050fc:	f003 020f 	and.w	r2, r3, #15
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	440a      	add	r2, r1
 8005106:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005108:	bf00      	nop
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40013800 	.word	0x40013800
 8005114:	51eb851f 	.word	0x51eb851f

08005118 <atof>:
 8005118:	2100      	movs	r1, #0
 800511a:	f001 bce5 	b.w	8006ae8 <strtod>

0800511e <atoi>:
 800511e:	220a      	movs	r2, #10
 8005120:	2100      	movs	r1, #0
 8005122:	f001 bd6b 	b.w	8006bfc <strtol>
	...

08005128 <toupper>:
 8005128:	4b03      	ldr	r3, [pc, #12]	; (8005138 <toupper+0x10>)
 800512a:	5c1b      	ldrb	r3, [r3, r0]
 800512c:	f003 0303 	and.w	r3, r3, #3
 8005130:	2b02      	cmp	r3, #2
 8005132:	bf08      	it	eq
 8005134:	3820      	subeq	r0, #32
 8005136:	4770      	bx	lr
 8005138:	0800ac91 	.word	0x0800ac91

0800513c <swapfunc>:
 800513c:	2b02      	cmp	r3, #2
 800513e:	b510      	push	{r4, lr}
 8005140:	d00a      	beq.n	8005158 <swapfunc+0x1c>
 8005142:	0892      	lsrs	r2, r2, #2
 8005144:	6803      	ldr	r3, [r0, #0]
 8005146:	680c      	ldr	r4, [r1, #0]
 8005148:	3a01      	subs	r2, #1
 800514a:	2a00      	cmp	r2, #0
 800514c:	f840 4b04 	str.w	r4, [r0], #4
 8005150:	f841 3b04 	str.w	r3, [r1], #4
 8005154:	dcf6      	bgt.n	8005144 <swapfunc+0x8>
 8005156:	bd10      	pop	{r4, pc}
 8005158:	4402      	add	r2, r0
 800515a:	780c      	ldrb	r4, [r1, #0]
 800515c:	7803      	ldrb	r3, [r0, #0]
 800515e:	f800 4b01 	strb.w	r4, [r0], #1
 8005162:	f801 3b01 	strb.w	r3, [r1], #1
 8005166:	1a13      	subs	r3, r2, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	dcf6      	bgt.n	800515a <swapfunc+0x1e>
 800516c:	e7f3      	b.n	8005156 <swapfunc+0x1a>

0800516e <med3.constprop.0>:
 800516e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005170:	460c      	mov	r4, r1
 8005172:	4615      	mov	r5, r2
 8005174:	4607      	mov	r7, r0
 8005176:	461e      	mov	r6, r3
 8005178:	4798      	blx	r3
 800517a:	2800      	cmp	r0, #0
 800517c:	4629      	mov	r1, r5
 800517e:	4620      	mov	r0, r4
 8005180:	da0a      	bge.n	8005198 <med3.constprop.0+0x2a>
 8005182:	47b0      	blx	r6
 8005184:	2800      	cmp	r0, #0
 8005186:	db05      	blt.n	8005194 <med3.constprop.0+0x26>
 8005188:	4629      	mov	r1, r5
 800518a:	4638      	mov	r0, r7
 800518c:	47b0      	blx	r6
 800518e:	2800      	cmp	r0, #0
 8005190:	db0a      	blt.n	80051a8 <med3.constprop.0+0x3a>
 8005192:	463c      	mov	r4, r7
 8005194:	4620      	mov	r0, r4
 8005196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005198:	47b0      	blx	r6
 800519a:	2800      	cmp	r0, #0
 800519c:	dcfa      	bgt.n	8005194 <med3.constprop.0+0x26>
 800519e:	4629      	mov	r1, r5
 80051a0:	4638      	mov	r0, r7
 80051a2:	47b0      	blx	r6
 80051a4:	2800      	cmp	r0, #0
 80051a6:	dbf4      	blt.n	8005192 <med3.constprop.0+0x24>
 80051a8:	462c      	mov	r4, r5
 80051aa:	e7f3      	b.n	8005194 <med3.constprop.0+0x26>

080051ac <qsort>:
 80051ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b0:	469a      	mov	sl, r3
 80051b2:	ea40 0302 	orr.w	r3, r0, r2
 80051b6:	079b      	lsls	r3, r3, #30
 80051b8:	4606      	mov	r6, r0
 80051ba:	4614      	mov	r4, r2
 80051bc:	b097      	sub	sp, #92	; 0x5c
 80051be:	d11a      	bne.n	80051f6 <qsort+0x4a>
 80051c0:	f1b2 0804 	subs.w	r8, r2, #4
 80051c4:	bf18      	it	ne
 80051c6:	f04f 0801 	movne.w	r8, #1
 80051ca:	2300      	movs	r3, #0
 80051cc:	9302      	str	r3, [sp, #8]
 80051ce:	fb04 f701 	mul.w	r7, r4, r1
 80051d2:	1933      	adds	r3, r6, r4
 80051d4:	9301      	str	r3, [sp, #4]
 80051d6:	2906      	cmp	r1, #6
 80051d8:	eb06 0307 	add.w	r3, r6, r7
 80051dc:	9303      	str	r3, [sp, #12]
 80051de:	d82a      	bhi.n	8005236 <qsort+0x8a>
 80051e0:	9b01      	ldr	r3, [sp, #4]
 80051e2:	9a03      	ldr	r2, [sp, #12]
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d310      	bcc.n	800520a <qsort+0x5e>
 80051e8:	9b02      	ldr	r3, [sp, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f040 811f 	bne.w	800542e <qsort+0x282>
 80051f0:	b017      	add	sp, #92	; 0x5c
 80051f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f6:	f04f 0802 	mov.w	r8, #2
 80051fa:	e7e6      	b.n	80051ca <qsort+0x1e>
 80051fc:	4643      	mov	r3, r8
 80051fe:	4622      	mov	r2, r4
 8005200:	4639      	mov	r1, r7
 8005202:	4628      	mov	r0, r5
 8005204:	f7ff ff9a 	bl	800513c <swapfunc>
 8005208:	e00e      	b.n	8005228 <qsort+0x7c>
 800520a:	9d01      	ldr	r5, [sp, #4]
 800520c:	e00d      	b.n	800522a <qsort+0x7e>
 800520e:	1b2f      	subs	r7, r5, r4
 8005210:	4629      	mov	r1, r5
 8005212:	4638      	mov	r0, r7
 8005214:	47d0      	blx	sl
 8005216:	2800      	cmp	r0, #0
 8005218:	dd09      	ble.n	800522e <qsort+0x82>
 800521a:	f1b8 0f00 	cmp.w	r8, #0
 800521e:	d1ed      	bne.n	80051fc <qsort+0x50>
 8005220:	682b      	ldr	r3, [r5, #0]
 8005222:	683a      	ldr	r2, [r7, #0]
 8005224:	602a      	str	r2, [r5, #0]
 8005226:	603b      	str	r3, [r7, #0]
 8005228:	463d      	mov	r5, r7
 800522a:	42ae      	cmp	r6, r5
 800522c:	d3ef      	bcc.n	800520e <qsort+0x62>
 800522e:	9b01      	ldr	r3, [sp, #4]
 8005230:	4423      	add	r3, r4
 8005232:	9301      	str	r3, [sp, #4]
 8005234:	e7d4      	b.n	80051e0 <qsort+0x34>
 8005236:	ea4f 0951 	mov.w	r9, r1, lsr #1
 800523a:	1b3f      	subs	r7, r7, r4
 800523c:	2907      	cmp	r1, #7
 800523e:	fb04 6909 	mla	r9, r4, r9, r6
 8005242:	4437      	add	r7, r6
 8005244:	d021      	beq.n	800528a <qsort+0xde>
 8005246:	2928      	cmp	r1, #40	; 0x28
 8005248:	d944      	bls.n	80052d4 <qsort+0x128>
 800524a:	08cd      	lsrs	r5, r1, #3
 800524c:	4365      	muls	r5, r4
 800524e:	4653      	mov	r3, sl
 8005250:	eb06 0245 	add.w	r2, r6, r5, lsl #1
 8005254:	1971      	adds	r1, r6, r5
 8005256:	4630      	mov	r0, r6
 8005258:	f7ff ff89 	bl	800516e <med3.constprop.0>
 800525c:	4649      	mov	r1, r9
 800525e:	eb09 0205 	add.w	r2, r9, r5
 8005262:	4653      	mov	r3, sl
 8005264:	4683      	mov	fp, r0
 8005266:	1b48      	subs	r0, r1, r5
 8005268:	f7ff ff81 	bl	800516e <med3.constprop.0>
 800526c:	463a      	mov	r2, r7
 800526e:	4681      	mov	r9, r0
 8005270:	4653      	mov	r3, sl
 8005272:	1b79      	subs	r1, r7, r5
 8005274:	eba7 0045 	sub.w	r0, r7, r5, lsl #1
 8005278:	f7ff ff79 	bl	800516e <med3.constprop.0>
 800527c:	4602      	mov	r2, r0
 800527e:	4649      	mov	r1, r9
 8005280:	4653      	mov	r3, sl
 8005282:	4658      	mov	r0, fp
 8005284:	f7ff ff73 	bl	800516e <med3.constprop.0>
 8005288:	4681      	mov	r9, r0
 800528a:	f1b8 0f00 	cmp.w	r8, #0
 800528e:	d124      	bne.n	80052da <qsort+0x12e>
 8005290:	6833      	ldr	r3, [r6, #0]
 8005292:	f8d9 2000 	ldr.w	r2, [r9]
 8005296:	6032      	str	r2, [r6, #0]
 8005298:	f8c9 3000 	str.w	r3, [r9]
 800529c:	eb06 0b04 	add.w	fp, r6, r4
 80052a0:	46b9      	mov	r9, r7
 80052a2:	465d      	mov	r5, fp
 80052a4:	2300      	movs	r3, #0
 80052a6:	45bb      	cmp	fp, r7
 80052a8:	d835      	bhi.n	8005316 <qsort+0x16a>
 80052aa:	4631      	mov	r1, r6
 80052ac:	4658      	mov	r0, fp
 80052ae:	9304      	str	r3, [sp, #16]
 80052b0:	47d0      	blx	sl
 80052b2:	2800      	cmp	r0, #0
 80052b4:	9b04      	ldr	r3, [sp, #16]
 80052b6:	dc3e      	bgt.n	8005336 <qsort+0x18a>
 80052b8:	d10a      	bne.n	80052d0 <qsort+0x124>
 80052ba:	f1b8 0f00 	cmp.w	r8, #0
 80052be:	d113      	bne.n	80052e8 <qsort+0x13c>
 80052c0:	682b      	ldr	r3, [r5, #0]
 80052c2:	f8db 2000 	ldr.w	r2, [fp]
 80052c6:	602a      	str	r2, [r5, #0]
 80052c8:	f8cb 3000 	str.w	r3, [fp]
 80052cc:	4425      	add	r5, r4
 80052ce:	2301      	movs	r3, #1
 80052d0:	44a3      	add	fp, r4
 80052d2:	e7e8      	b.n	80052a6 <qsort+0xfa>
 80052d4:	463a      	mov	r2, r7
 80052d6:	46b3      	mov	fp, r6
 80052d8:	e7d1      	b.n	800527e <qsort+0xd2>
 80052da:	4643      	mov	r3, r8
 80052dc:	4622      	mov	r2, r4
 80052de:	4649      	mov	r1, r9
 80052e0:	4630      	mov	r0, r6
 80052e2:	f7ff ff2b 	bl	800513c <swapfunc>
 80052e6:	e7d9      	b.n	800529c <qsort+0xf0>
 80052e8:	4643      	mov	r3, r8
 80052ea:	4622      	mov	r2, r4
 80052ec:	4659      	mov	r1, fp
 80052ee:	4628      	mov	r0, r5
 80052f0:	f7ff ff24 	bl	800513c <swapfunc>
 80052f4:	e7ea      	b.n	80052cc <qsort+0x120>
 80052f6:	d10b      	bne.n	8005310 <qsort+0x164>
 80052f8:	f1b8 0f00 	cmp.w	r8, #0
 80052fc:	d114      	bne.n	8005328 <qsort+0x17c>
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	f8d9 2000 	ldr.w	r2, [r9]
 8005304:	603a      	str	r2, [r7, #0]
 8005306:	f8c9 3000 	str.w	r3, [r9]
 800530a:	2301      	movs	r3, #1
 800530c:	eba9 0904 	sub.w	r9, r9, r4
 8005310:	9f04      	ldr	r7, [sp, #16]
 8005312:	45bb      	cmp	fp, r7
 8005314:	d90f      	bls.n	8005336 <qsort+0x18a>
 8005316:	2b00      	cmp	r3, #0
 8005318:	d143      	bne.n	80053a2 <qsort+0x1f6>
 800531a:	9b01      	ldr	r3, [sp, #4]
 800531c:	9a03      	ldr	r2, [sp, #12]
 800531e:	4293      	cmp	r3, r2
 8005320:	f4bf af62 	bcs.w	80051e8 <qsort+0x3c>
 8005324:	9d01      	ldr	r5, [sp, #4]
 8005326:	e036      	b.n	8005396 <qsort+0x1ea>
 8005328:	4643      	mov	r3, r8
 800532a:	4622      	mov	r2, r4
 800532c:	4649      	mov	r1, r9
 800532e:	4638      	mov	r0, r7
 8005330:	f7ff ff04 	bl	800513c <swapfunc>
 8005334:	e7e9      	b.n	800530a <qsort+0x15e>
 8005336:	4631      	mov	r1, r6
 8005338:	4638      	mov	r0, r7
 800533a:	9305      	str	r3, [sp, #20]
 800533c:	47d0      	blx	sl
 800533e:	1b3b      	subs	r3, r7, r4
 8005340:	2800      	cmp	r0, #0
 8005342:	9304      	str	r3, [sp, #16]
 8005344:	9b05      	ldr	r3, [sp, #20]
 8005346:	dad6      	bge.n	80052f6 <qsort+0x14a>
 8005348:	f1b8 0f00 	cmp.w	r8, #0
 800534c:	d006      	beq.n	800535c <qsort+0x1b0>
 800534e:	4643      	mov	r3, r8
 8005350:	4622      	mov	r2, r4
 8005352:	4639      	mov	r1, r7
 8005354:	4658      	mov	r0, fp
 8005356:	f7ff fef1 	bl	800513c <swapfunc>
 800535a:	e005      	b.n	8005368 <qsort+0x1bc>
 800535c:	f8db 3000 	ldr.w	r3, [fp]
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	f8cb 2000 	str.w	r2, [fp]
 8005366:	603b      	str	r3, [r7, #0]
 8005368:	9f04      	ldr	r7, [sp, #16]
 800536a:	e7b0      	b.n	80052ce <qsort+0x122>
 800536c:	4643      	mov	r3, r8
 800536e:	4622      	mov	r2, r4
 8005370:	4639      	mov	r1, r7
 8005372:	4628      	mov	r0, r5
 8005374:	f7ff fee2 	bl	800513c <swapfunc>
 8005378:	e00c      	b.n	8005394 <qsort+0x1e8>
 800537a:	1b2f      	subs	r7, r5, r4
 800537c:	4629      	mov	r1, r5
 800537e:	4638      	mov	r0, r7
 8005380:	47d0      	blx	sl
 8005382:	2800      	cmp	r0, #0
 8005384:	dd09      	ble.n	800539a <qsort+0x1ee>
 8005386:	f1b8 0f00 	cmp.w	r8, #0
 800538a:	d1ef      	bne.n	800536c <qsort+0x1c0>
 800538c:	682b      	ldr	r3, [r5, #0]
 800538e:	683a      	ldr	r2, [r7, #0]
 8005390:	602a      	str	r2, [r5, #0]
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	463d      	mov	r5, r7
 8005396:	42ae      	cmp	r6, r5
 8005398:	d3ef      	bcc.n	800537a <qsort+0x1ce>
 800539a:	9b01      	ldr	r3, [sp, #4]
 800539c:	4423      	add	r3, r4
 800539e:	9301      	str	r3, [sp, #4]
 80053a0:	e7bb      	b.n	800531a <qsort+0x16e>
 80053a2:	ebab 0305 	sub.w	r3, fp, r5
 80053a6:	1baa      	subs	r2, r5, r6
 80053a8:	429a      	cmp	r2, r3
 80053aa:	bfa8      	it	ge
 80053ac:	461a      	movge	r2, r3
 80053ae:	9301      	str	r3, [sp, #4]
 80053b0:	b12a      	cbz	r2, 80053be <qsort+0x212>
 80053b2:	4643      	mov	r3, r8
 80053b4:	4630      	mov	r0, r6
 80053b6:	ebab 0102 	sub.w	r1, fp, r2
 80053ba:	f7ff febf 	bl	800513c <swapfunc>
 80053be:	9b03      	ldr	r3, [sp, #12]
 80053c0:	eba9 0707 	sub.w	r7, r9, r7
 80053c4:	eba3 0209 	sub.w	r2, r3, r9
 80053c8:	1b12      	subs	r2, r2, r4
 80053ca:	42ba      	cmp	r2, r7
 80053cc:	bf28      	it	cs
 80053ce:	463a      	movcs	r2, r7
 80053d0:	b12a      	cbz	r2, 80053de <qsort+0x232>
 80053d2:	9903      	ldr	r1, [sp, #12]
 80053d4:	4643      	mov	r3, r8
 80053d6:	4658      	mov	r0, fp
 80053d8:	1a89      	subs	r1, r1, r2
 80053da:	f7ff feaf 	bl	800513c <swapfunc>
 80053de:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80053e2:	9b03      	ldr	r3, [sp, #12]
 80053e4:	454f      	cmp	r7, r9
 80053e6:	eba3 0007 	sub.w	r0, r3, r7
 80053ea:	d904      	bls.n	80053f6 <qsort+0x24a>
 80053ec:	4633      	mov	r3, r6
 80053ee:	4606      	mov	r6, r0
 80053f0:	4618      	mov	r0, r3
 80053f2:	46b9      	mov	r9, r7
 80053f4:	9f01      	ldr	r7, [sp, #4]
 80053f6:	42a7      	cmp	r7, r4
 80053f8:	d923      	bls.n	8005442 <qsort+0x296>
 80053fa:	9b02      	ldr	r3, [sp, #8]
 80053fc:	fbb7 f1f4 	udiv	r1, r7, r4
 8005400:	2b07      	cmp	r3, #7
 8005402:	d80e      	bhi.n	8005422 <qsort+0x276>
 8005404:	9a02      	ldr	r2, [sp, #8]
 8005406:	ab16      	add	r3, sp, #88	; 0x58
 8005408:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800540c:	fbb9 f2f4 	udiv	r2, r9, r4
 8005410:	f843 6c40 	str.w	r6, [r3, #-64]
 8005414:	f843 2c3c 	str.w	r2, [r3, #-60]
 8005418:	9b02      	ldr	r3, [sp, #8]
 800541a:	3301      	adds	r3, #1
 800541c:	9302      	str	r3, [sp, #8]
 800541e:	4606      	mov	r6, r0
 8005420:	e6d5      	b.n	80051ce <qsort+0x22>
 8005422:	4653      	mov	r3, sl
 8005424:	4622      	mov	r2, r4
 8005426:	f7ff fec1 	bl	80051ac <qsort>
 800542a:	45a1      	cmp	r9, r4
 800542c:	d80c      	bhi.n	8005448 <qsort+0x29c>
 800542e:	9b02      	ldr	r3, [sp, #8]
 8005430:	3b01      	subs	r3, #1
 8005432:	9302      	str	r3, [sp, #8]
 8005434:	9a02      	ldr	r2, [sp, #8]
 8005436:	ab16      	add	r3, sp, #88	; 0x58
 8005438:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800543c:	e953 0110 	ldrd	r0, r1, [r3, #-64]	; 0x40
 8005440:	e7ed      	b.n	800541e <qsort+0x272>
 8005442:	45a1      	cmp	r9, r4
 8005444:	f67f aed0 	bls.w	80051e8 <qsort+0x3c>
 8005448:	fbb9 f1f4 	udiv	r1, r9, r4
 800544c:	4630      	mov	r0, r6
 800544e:	e7e6      	b.n	800541e <qsort+0x272>

08005450 <__cvt>:
 8005450:	2b00      	cmp	r3, #0
 8005452:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005456:	461f      	mov	r7, r3
 8005458:	bfbb      	ittet	lt
 800545a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800545e:	461f      	movlt	r7, r3
 8005460:	2300      	movge	r3, #0
 8005462:	232d      	movlt	r3, #45	; 0x2d
 8005464:	b088      	sub	sp, #32
 8005466:	4614      	mov	r4, r2
 8005468:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800546a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800546c:	7013      	strb	r3, [r2, #0]
 800546e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005470:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005474:	f023 0820 	bic.w	r8, r3, #32
 8005478:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800547c:	d005      	beq.n	800548a <__cvt+0x3a>
 800547e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005482:	d100      	bne.n	8005486 <__cvt+0x36>
 8005484:	3501      	adds	r5, #1
 8005486:	2302      	movs	r3, #2
 8005488:	e000      	b.n	800548c <__cvt+0x3c>
 800548a:	2303      	movs	r3, #3
 800548c:	aa07      	add	r2, sp, #28
 800548e:	9204      	str	r2, [sp, #16]
 8005490:	aa06      	add	r2, sp, #24
 8005492:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005496:	e9cd 3500 	strd	r3, r5, [sp]
 800549a:	4622      	mov	r2, r4
 800549c:	463b      	mov	r3, r7
 800549e:	f001 fce7 	bl	8006e70 <_dtoa_r>
 80054a2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054a6:	4606      	mov	r6, r0
 80054a8:	d102      	bne.n	80054b0 <__cvt+0x60>
 80054aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054ac:	07db      	lsls	r3, r3, #31
 80054ae:	d522      	bpl.n	80054f6 <__cvt+0xa6>
 80054b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054b4:	eb06 0905 	add.w	r9, r6, r5
 80054b8:	d110      	bne.n	80054dc <__cvt+0x8c>
 80054ba:	7833      	ldrb	r3, [r6, #0]
 80054bc:	2b30      	cmp	r3, #48	; 0x30
 80054be:	d10a      	bne.n	80054d6 <__cvt+0x86>
 80054c0:	2200      	movs	r2, #0
 80054c2:	2300      	movs	r3, #0
 80054c4:	4620      	mov	r0, r4
 80054c6:	4639      	mov	r1, r7
 80054c8:	f7fb fa78 	bl	80009bc <__aeabi_dcmpeq>
 80054cc:	b918      	cbnz	r0, 80054d6 <__cvt+0x86>
 80054ce:	f1c5 0501 	rsb	r5, r5, #1
 80054d2:	f8ca 5000 	str.w	r5, [sl]
 80054d6:	f8da 3000 	ldr.w	r3, [sl]
 80054da:	4499      	add	r9, r3
 80054dc:	2200      	movs	r2, #0
 80054de:	2300      	movs	r3, #0
 80054e0:	4620      	mov	r0, r4
 80054e2:	4639      	mov	r1, r7
 80054e4:	f7fb fa6a 	bl	80009bc <__aeabi_dcmpeq>
 80054e8:	b108      	cbz	r0, 80054ee <__cvt+0x9e>
 80054ea:	f8cd 901c 	str.w	r9, [sp, #28]
 80054ee:	2230      	movs	r2, #48	; 0x30
 80054f0:	9b07      	ldr	r3, [sp, #28]
 80054f2:	454b      	cmp	r3, r9
 80054f4:	d307      	bcc.n	8005506 <__cvt+0xb6>
 80054f6:	4630      	mov	r0, r6
 80054f8:	9b07      	ldr	r3, [sp, #28]
 80054fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80054fc:	1b9b      	subs	r3, r3, r6
 80054fe:	6013      	str	r3, [r2, #0]
 8005500:	b008      	add	sp, #32
 8005502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005506:	1c59      	adds	r1, r3, #1
 8005508:	9107      	str	r1, [sp, #28]
 800550a:	701a      	strb	r2, [r3, #0]
 800550c:	e7f0      	b.n	80054f0 <__cvt+0xa0>

0800550e <__exponent>:
 800550e:	4603      	mov	r3, r0
 8005510:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005512:	2900      	cmp	r1, #0
 8005514:	f803 2b02 	strb.w	r2, [r3], #2
 8005518:	bfb6      	itet	lt
 800551a:	222d      	movlt	r2, #45	; 0x2d
 800551c:	222b      	movge	r2, #43	; 0x2b
 800551e:	4249      	neglt	r1, r1
 8005520:	2909      	cmp	r1, #9
 8005522:	7042      	strb	r2, [r0, #1]
 8005524:	dd2a      	ble.n	800557c <__exponent+0x6e>
 8005526:	f10d 0207 	add.w	r2, sp, #7
 800552a:	4617      	mov	r7, r2
 800552c:	260a      	movs	r6, #10
 800552e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005532:	4694      	mov	ip, r2
 8005534:	fb06 1415 	mls	r4, r6, r5, r1
 8005538:	3430      	adds	r4, #48	; 0x30
 800553a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800553e:	460c      	mov	r4, r1
 8005540:	2c63      	cmp	r4, #99	; 0x63
 8005542:	4629      	mov	r1, r5
 8005544:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8005548:	dcf1      	bgt.n	800552e <__exponent+0x20>
 800554a:	3130      	adds	r1, #48	; 0x30
 800554c:	f1ac 0402 	sub.w	r4, ip, #2
 8005550:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005554:	4622      	mov	r2, r4
 8005556:	1c41      	adds	r1, r0, #1
 8005558:	42ba      	cmp	r2, r7
 800555a:	d30a      	bcc.n	8005572 <__exponent+0x64>
 800555c:	f10d 0209 	add.w	r2, sp, #9
 8005560:	eba2 020c 	sub.w	r2, r2, ip
 8005564:	42bc      	cmp	r4, r7
 8005566:	bf88      	it	hi
 8005568:	2200      	movhi	r2, #0
 800556a:	4413      	add	r3, r2
 800556c:	1a18      	subs	r0, r3, r0
 800556e:	b003      	add	sp, #12
 8005570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005572:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005576:	f801 5f01 	strb.w	r5, [r1, #1]!
 800557a:	e7ed      	b.n	8005558 <__exponent+0x4a>
 800557c:	2330      	movs	r3, #48	; 0x30
 800557e:	3130      	adds	r1, #48	; 0x30
 8005580:	7083      	strb	r3, [r0, #2]
 8005582:	70c1      	strb	r1, [r0, #3]
 8005584:	1d03      	adds	r3, r0, #4
 8005586:	e7f1      	b.n	800556c <__exponent+0x5e>

08005588 <_printf_float>:
 8005588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800558c:	b091      	sub	sp, #68	; 0x44
 800558e:	460c      	mov	r4, r1
 8005590:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005594:	4616      	mov	r6, r2
 8005596:	461f      	mov	r7, r3
 8005598:	4605      	mov	r5, r0
 800559a:	f001 fb8b 	bl	8006cb4 <_localeconv_r>
 800559e:	6803      	ldr	r3, [r0, #0]
 80055a0:	4618      	mov	r0, r3
 80055a2:	9309      	str	r3, [sp, #36]	; 0x24
 80055a4:	f7fa fdd4 	bl	8000150 <strlen>
 80055a8:	2300      	movs	r3, #0
 80055aa:	930e      	str	r3, [sp, #56]	; 0x38
 80055ac:	f8d8 3000 	ldr.w	r3, [r8]
 80055b0:	900a      	str	r0, [sp, #40]	; 0x28
 80055b2:	3307      	adds	r3, #7
 80055b4:	f023 0307 	bic.w	r3, r3, #7
 80055b8:	f103 0208 	add.w	r2, r3, #8
 80055bc:	f894 9018 	ldrb.w	r9, [r4, #24]
 80055c0:	f8d4 b000 	ldr.w	fp, [r4]
 80055c4:	f8c8 2000 	str.w	r2, [r8]
 80055c8:	e9d3 a800 	ldrd	sl, r8, [r3]
 80055cc:	4652      	mov	r2, sl
 80055ce:	4643      	mov	r3, r8
 80055d0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80055d4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80055d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80055da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055de:	4650      	mov	r0, sl
 80055e0:	4b9c      	ldr	r3, [pc, #624]	; (8005854 <_printf_float+0x2cc>)
 80055e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055e4:	f7fb fa1c 	bl	8000a20 <__aeabi_dcmpun>
 80055e8:	bb70      	cbnz	r0, 8005648 <_printf_float+0xc0>
 80055ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055ee:	4650      	mov	r0, sl
 80055f0:	4b98      	ldr	r3, [pc, #608]	; (8005854 <_printf_float+0x2cc>)
 80055f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055f4:	f7fb f9f6 	bl	80009e4 <__aeabi_dcmple>
 80055f8:	bb30      	cbnz	r0, 8005648 <_printf_float+0xc0>
 80055fa:	2200      	movs	r2, #0
 80055fc:	2300      	movs	r3, #0
 80055fe:	4650      	mov	r0, sl
 8005600:	4641      	mov	r1, r8
 8005602:	f7fb f9e5 	bl	80009d0 <__aeabi_dcmplt>
 8005606:	b110      	cbz	r0, 800560e <_printf_float+0x86>
 8005608:	232d      	movs	r3, #45	; 0x2d
 800560a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800560e:	4a92      	ldr	r2, [pc, #584]	; (8005858 <_printf_float+0x2d0>)
 8005610:	4b92      	ldr	r3, [pc, #584]	; (800585c <_printf_float+0x2d4>)
 8005612:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005616:	bf94      	ite	ls
 8005618:	4690      	movls	r8, r2
 800561a:	4698      	movhi	r8, r3
 800561c:	2303      	movs	r3, #3
 800561e:	f04f 0a00 	mov.w	sl, #0
 8005622:	6123      	str	r3, [r4, #16]
 8005624:	f02b 0304 	bic.w	r3, fp, #4
 8005628:	6023      	str	r3, [r4, #0]
 800562a:	4633      	mov	r3, r6
 800562c:	4621      	mov	r1, r4
 800562e:	4628      	mov	r0, r5
 8005630:	9700      	str	r7, [sp, #0]
 8005632:	aa0f      	add	r2, sp, #60	; 0x3c
 8005634:	f000 f9d6 	bl	80059e4 <_printf_common>
 8005638:	3001      	adds	r0, #1
 800563a:	f040 8090 	bne.w	800575e <_printf_float+0x1d6>
 800563e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005642:	b011      	add	sp, #68	; 0x44
 8005644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005648:	4652      	mov	r2, sl
 800564a:	4643      	mov	r3, r8
 800564c:	4650      	mov	r0, sl
 800564e:	4641      	mov	r1, r8
 8005650:	f7fb f9e6 	bl	8000a20 <__aeabi_dcmpun>
 8005654:	b148      	cbz	r0, 800566a <_printf_float+0xe2>
 8005656:	f1b8 0f00 	cmp.w	r8, #0
 800565a:	bfb8      	it	lt
 800565c:	232d      	movlt	r3, #45	; 0x2d
 800565e:	4a80      	ldr	r2, [pc, #512]	; (8005860 <_printf_float+0x2d8>)
 8005660:	bfb8      	it	lt
 8005662:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005666:	4b7f      	ldr	r3, [pc, #508]	; (8005864 <_printf_float+0x2dc>)
 8005668:	e7d3      	b.n	8005612 <_printf_float+0x8a>
 800566a:	6863      	ldr	r3, [r4, #4]
 800566c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005670:	1c5a      	adds	r2, r3, #1
 8005672:	d142      	bne.n	80056fa <_printf_float+0x172>
 8005674:	2306      	movs	r3, #6
 8005676:	6063      	str	r3, [r4, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	9206      	str	r2, [sp, #24]
 800567c:	aa0e      	add	r2, sp, #56	; 0x38
 800567e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005682:	aa0d      	add	r2, sp, #52	; 0x34
 8005684:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005688:	9203      	str	r2, [sp, #12]
 800568a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800568e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005692:	6023      	str	r3, [r4, #0]
 8005694:	6863      	ldr	r3, [r4, #4]
 8005696:	4652      	mov	r2, sl
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	4628      	mov	r0, r5
 800569c:	4643      	mov	r3, r8
 800569e:	910b      	str	r1, [sp, #44]	; 0x2c
 80056a0:	f7ff fed6 	bl	8005450 <__cvt>
 80056a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056a6:	4680      	mov	r8, r0
 80056a8:	2947      	cmp	r1, #71	; 0x47
 80056aa:	990d      	ldr	r1, [sp, #52]	; 0x34
 80056ac:	d108      	bne.n	80056c0 <_printf_float+0x138>
 80056ae:	1cc8      	adds	r0, r1, #3
 80056b0:	db02      	blt.n	80056b8 <_printf_float+0x130>
 80056b2:	6863      	ldr	r3, [r4, #4]
 80056b4:	4299      	cmp	r1, r3
 80056b6:	dd40      	ble.n	800573a <_printf_float+0x1b2>
 80056b8:	f1a9 0902 	sub.w	r9, r9, #2
 80056bc:	fa5f f989 	uxtb.w	r9, r9
 80056c0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80056c4:	d81f      	bhi.n	8005706 <_printf_float+0x17e>
 80056c6:	464a      	mov	r2, r9
 80056c8:	3901      	subs	r1, #1
 80056ca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056ce:	910d      	str	r1, [sp, #52]	; 0x34
 80056d0:	f7ff ff1d 	bl	800550e <__exponent>
 80056d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056d6:	4682      	mov	sl, r0
 80056d8:	1813      	adds	r3, r2, r0
 80056da:	2a01      	cmp	r2, #1
 80056dc:	6123      	str	r3, [r4, #16]
 80056de:	dc02      	bgt.n	80056e6 <_printf_float+0x15e>
 80056e0:	6822      	ldr	r2, [r4, #0]
 80056e2:	07d2      	lsls	r2, r2, #31
 80056e4:	d501      	bpl.n	80056ea <_printf_float+0x162>
 80056e6:	3301      	adds	r3, #1
 80056e8:	6123      	str	r3, [r4, #16]
 80056ea:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d09b      	beq.n	800562a <_printf_float+0xa2>
 80056f2:	232d      	movs	r3, #45	; 0x2d
 80056f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056f8:	e797      	b.n	800562a <_printf_float+0xa2>
 80056fa:	2947      	cmp	r1, #71	; 0x47
 80056fc:	d1bc      	bne.n	8005678 <_printf_float+0xf0>
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1ba      	bne.n	8005678 <_printf_float+0xf0>
 8005702:	2301      	movs	r3, #1
 8005704:	e7b7      	b.n	8005676 <_printf_float+0xee>
 8005706:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800570a:	d118      	bne.n	800573e <_printf_float+0x1b6>
 800570c:	2900      	cmp	r1, #0
 800570e:	6863      	ldr	r3, [r4, #4]
 8005710:	dd0b      	ble.n	800572a <_printf_float+0x1a2>
 8005712:	6121      	str	r1, [r4, #16]
 8005714:	b913      	cbnz	r3, 800571c <_printf_float+0x194>
 8005716:	6822      	ldr	r2, [r4, #0]
 8005718:	07d0      	lsls	r0, r2, #31
 800571a:	d502      	bpl.n	8005722 <_printf_float+0x19a>
 800571c:	3301      	adds	r3, #1
 800571e:	440b      	add	r3, r1
 8005720:	6123      	str	r3, [r4, #16]
 8005722:	f04f 0a00 	mov.w	sl, #0
 8005726:	65a1      	str	r1, [r4, #88]	; 0x58
 8005728:	e7df      	b.n	80056ea <_printf_float+0x162>
 800572a:	b913      	cbnz	r3, 8005732 <_printf_float+0x1aa>
 800572c:	6822      	ldr	r2, [r4, #0]
 800572e:	07d2      	lsls	r2, r2, #31
 8005730:	d501      	bpl.n	8005736 <_printf_float+0x1ae>
 8005732:	3302      	adds	r3, #2
 8005734:	e7f4      	b.n	8005720 <_printf_float+0x198>
 8005736:	2301      	movs	r3, #1
 8005738:	e7f2      	b.n	8005720 <_printf_float+0x198>
 800573a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800573e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005740:	4299      	cmp	r1, r3
 8005742:	db05      	blt.n	8005750 <_printf_float+0x1c8>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	6121      	str	r1, [r4, #16]
 8005748:	07d8      	lsls	r0, r3, #31
 800574a:	d5ea      	bpl.n	8005722 <_printf_float+0x19a>
 800574c:	1c4b      	adds	r3, r1, #1
 800574e:	e7e7      	b.n	8005720 <_printf_float+0x198>
 8005750:	2900      	cmp	r1, #0
 8005752:	bfcc      	ite	gt
 8005754:	2201      	movgt	r2, #1
 8005756:	f1c1 0202 	rsble	r2, r1, #2
 800575a:	4413      	add	r3, r2
 800575c:	e7e0      	b.n	8005720 <_printf_float+0x198>
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	055a      	lsls	r2, r3, #21
 8005762:	d407      	bmi.n	8005774 <_printf_float+0x1ec>
 8005764:	6923      	ldr	r3, [r4, #16]
 8005766:	4642      	mov	r2, r8
 8005768:	4631      	mov	r1, r6
 800576a:	4628      	mov	r0, r5
 800576c:	47b8      	blx	r7
 800576e:	3001      	adds	r0, #1
 8005770:	d12b      	bne.n	80057ca <_printf_float+0x242>
 8005772:	e764      	b.n	800563e <_printf_float+0xb6>
 8005774:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005778:	f240 80dd 	bls.w	8005936 <_printf_float+0x3ae>
 800577c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005780:	2200      	movs	r2, #0
 8005782:	2300      	movs	r3, #0
 8005784:	f7fb f91a 	bl	80009bc <__aeabi_dcmpeq>
 8005788:	2800      	cmp	r0, #0
 800578a:	d033      	beq.n	80057f4 <_printf_float+0x26c>
 800578c:	2301      	movs	r3, #1
 800578e:	4631      	mov	r1, r6
 8005790:	4628      	mov	r0, r5
 8005792:	4a35      	ldr	r2, [pc, #212]	; (8005868 <_printf_float+0x2e0>)
 8005794:	47b8      	blx	r7
 8005796:	3001      	adds	r0, #1
 8005798:	f43f af51 	beq.w	800563e <_printf_float+0xb6>
 800579c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80057a0:	429a      	cmp	r2, r3
 80057a2:	db02      	blt.n	80057aa <_printf_float+0x222>
 80057a4:	6823      	ldr	r3, [r4, #0]
 80057a6:	07d8      	lsls	r0, r3, #31
 80057a8:	d50f      	bpl.n	80057ca <_printf_float+0x242>
 80057aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057ae:	4631      	mov	r1, r6
 80057b0:	4628      	mov	r0, r5
 80057b2:	47b8      	blx	r7
 80057b4:	3001      	adds	r0, #1
 80057b6:	f43f af42 	beq.w	800563e <_printf_float+0xb6>
 80057ba:	f04f 0800 	mov.w	r8, #0
 80057be:	f104 091a 	add.w	r9, r4, #26
 80057c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057c4:	3b01      	subs	r3, #1
 80057c6:	4543      	cmp	r3, r8
 80057c8:	dc09      	bgt.n	80057de <_printf_float+0x256>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	079b      	lsls	r3, r3, #30
 80057ce:	f100 8104 	bmi.w	80059da <_printf_float+0x452>
 80057d2:	68e0      	ldr	r0, [r4, #12]
 80057d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057d6:	4298      	cmp	r0, r3
 80057d8:	bfb8      	it	lt
 80057da:	4618      	movlt	r0, r3
 80057dc:	e731      	b.n	8005642 <_printf_float+0xba>
 80057de:	2301      	movs	r3, #1
 80057e0:	464a      	mov	r2, r9
 80057e2:	4631      	mov	r1, r6
 80057e4:	4628      	mov	r0, r5
 80057e6:	47b8      	blx	r7
 80057e8:	3001      	adds	r0, #1
 80057ea:	f43f af28 	beq.w	800563e <_printf_float+0xb6>
 80057ee:	f108 0801 	add.w	r8, r8, #1
 80057f2:	e7e6      	b.n	80057c2 <_printf_float+0x23a>
 80057f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	dc38      	bgt.n	800586c <_printf_float+0x2e4>
 80057fa:	2301      	movs	r3, #1
 80057fc:	4631      	mov	r1, r6
 80057fe:	4628      	mov	r0, r5
 8005800:	4a19      	ldr	r2, [pc, #100]	; (8005868 <_printf_float+0x2e0>)
 8005802:	47b8      	blx	r7
 8005804:	3001      	adds	r0, #1
 8005806:	f43f af1a 	beq.w	800563e <_printf_float+0xb6>
 800580a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800580e:	4313      	orrs	r3, r2
 8005810:	d102      	bne.n	8005818 <_printf_float+0x290>
 8005812:	6823      	ldr	r3, [r4, #0]
 8005814:	07d9      	lsls	r1, r3, #31
 8005816:	d5d8      	bpl.n	80057ca <_printf_float+0x242>
 8005818:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800581c:	4631      	mov	r1, r6
 800581e:	4628      	mov	r0, r5
 8005820:	47b8      	blx	r7
 8005822:	3001      	adds	r0, #1
 8005824:	f43f af0b 	beq.w	800563e <_printf_float+0xb6>
 8005828:	f04f 0900 	mov.w	r9, #0
 800582c:	f104 0a1a 	add.w	sl, r4, #26
 8005830:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005832:	425b      	negs	r3, r3
 8005834:	454b      	cmp	r3, r9
 8005836:	dc01      	bgt.n	800583c <_printf_float+0x2b4>
 8005838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800583a:	e794      	b.n	8005766 <_printf_float+0x1de>
 800583c:	2301      	movs	r3, #1
 800583e:	4652      	mov	r2, sl
 8005840:	4631      	mov	r1, r6
 8005842:	4628      	mov	r0, r5
 8005844:	47b8      	blx	r7
 8005846:	3001      	adds	r0, #1
 8005848:	f43f aef9 	beq.w	800563e <_printf_float+0xb6>
 800584c:	f109 0901 	add.w	r9, r9, #1
 8005850:	e7ee      	b.n	8005830 <_printf_float+0x2a8>
 8005852:	bf00      	nop
 8005854:	7fefffff 	.word	0x7fefffff
 8005858:	0800ac02 	.word	0x0800ac02
 800585c:	0800ac06 	.word	0x0800ac06
 8005860:	0800ac0a 	.word	0x0800ac0a
 8005864:	0800ac0e 	.word	0x0800ac0e
 8005868:	0800ac12 	.word	0x0800ac12
 800586c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800586e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005870:	429a      	cmp	r2, r3
 8005872:	bfa8      	it	ge
 8005874:	461a      	movge	r2, r3
 8005876:	2a00      	cmp	r2, #0
 8005878:	4691      	mov	r9, r2
 800587a:	dc37      	bgt.n	80058ec <_printf_float+0x364>
 800587c:	f04f 0b00 	mov.w	fp, #0
 8005880:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005884:	f104 021a 	add.w	r2, r4, #26
 8005888:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800588c:	ebaa 0309 	sub.w	r3, sl, r9
 8005890:	455b      	cmp	r3, fp
 8005892:	dc33      	bgt.n	80058fc <_printf_float+0x374>
 8005894:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005898:	429a      	cmp	r2, r3
 800589a:	db3b      	blt.n	8005914 <_printf_float+0x38c>
 800589c:	6823      	ldr	r3, [r4, #0]
 800589e:	07da      	lsls	r2, r3, #31
 80058a0:	d438      	bmi.n	8005914 <_printf_float+0x38c>
 80058a2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80058a6:	eba2 0903 	sub.w	r9, r2, r3
 80058aa:	eba2 020a 	sub.w	r2, r2, sl
 80058ae:	4591      	cmp	r9, r2
 80058b0:	bfa8      	it	ge
 80058b2:	4691      	movge	r9, r2
 80058b4:	f1b9 0f00 	cmp.w	r9, #0
 80058b8:	dc34      	bgt.n	8005924 <_printf_float+0x39c>
 80058ba:	f04f 0800 	mov.w	r8, #0
 80058be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058c2:	f104 0a1a 	add.w	sl, r4, #26
 80058c6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80058ca:	1a9b      	subs	r3, r3, r2
 80058cc:	eba3 0309 	sub.w	r3, r3, r9
 80058d0:	4543      	cmp	r3, r8
 80058d2:	f77f af7a 	ble.w	80057ca <_printf_float+0x242>
 80058d6:	2301      	movs	r3, #1
 80058d8:	4652      	mov	r2, sl
 80058da:	4631      	mov	r1, r6
 80058dc:	4628      	mov	r0, r5
 80058de:	47b8      	blx	r7
 80058e0:	3001      	adds	r0, #1
 80058e2:	f43f aeac 	beq.w	800563e <_printf_float+0xb6>
 80058e6:	f108 0801 	add.w	r8, r8, #1
 80058ea:	e7ec      	b.n	80058c6 <_printf_float+0x33e>
 80058ec:	4613      	mov	r3, r2
 80058ee:	4631      	mov	r1, r6
 80058f0:	4642      	mov	r2, r8
 80058f2:	4628      	mov	r0, r5
 80058f4:	47b8      	blx	r7
 80058f6:	3001      	adds	r0, #1
 80058f8:	d1c0      	bne.n	800587c <_printf_float+0x2f4>
 80058fa:	e6a0      	b.n	800563e <_printf_float+0xb6>
 80058fc:	2301      	movs	r3, #1
 80058fe:	4631      	mov	r1, r6
 8005900:	4628      	mov	r0, r5
 8005902:	920b      	str	r2, [sp, #44]	; 0x2c
 8005904:	47b8      	blx	r7
 8005906:	3001      	adds	r0, #1
 8005908:	f43f ae99 	beq.w	800563e <_printf_float+0xb6>
 800590c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800590e:	f10b 0b01 	add.w	fp, fp, #1
 8005912:	e7b9      	b.n	8005888 <_printf_float+0x300>
 8005914:	4631      	mov	r1, r6
 8005916:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800591a:	4628      	mov	r0, r5
 800591c:	47b8      	blx	r7
 800591e:	3001      	adds	r0, #1
 8005920:	d1bf      	bne.n	80058a2 <_printf_float+0x31a>
 8005922:	e68c      	b.n	800563e <_printf_float+0xb6>
 8005924:	464b      	mov	r3, r9
 8005926:	4631      	mov	r1, r6
 8005928:	4628      	mov	r0, r5
 800592a:	eb08 020a 	add.w	r2, r8, sl
 800592e:	47b8      	blx	r7
 8005930:	3001      	adds	r0, #1
 8005932:	d1c2      	bne.n	80058ba <_printf_float+0x332>
 8005934:	e683      	b.n	800563e <_printf_float+0xb6>
 8005936:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005938:	2a01      	cmp	r2, #1
 800593a:	dc01      	bgt.n	8005940 <_printf_float+0x3b8>
 800593c:	07db      	lsls	r3, r3, #31
 800593e:	d539      	bpl.n	80059b4 <_printf_float+0x42c>
 8005940:	2301      	movs	r3, #1
 8005942:	4642      	mov	r2, r8
 8005944:	4631      	mov	r1, r6
 8005946:	4628      	mov	r0, r5
 8005948:	47b8      	blx	r7
 800594a:	3001      	adds	r0, #1
 800594c:	f43f ae77 	beq.w	800563e <_printf_float+0xb6>
 8005950:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005954:	4631      	mov	r1, r6
 8005956:	4628      	mov	r0, r5
 8005958:	47b8      	blx	r7
 800595a:	3001      	adds	r0, #1
 800595c:	f43f ae6f 	beq.w	800563e <_printf_float+0xb6>
 8005960:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005964:	2200      	movs	r2, #0
 8005966:	2300      	movs	r3, #0
 8005968:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800596c:	f7fb f826 	bl	80009bc <__aeabi_dcmpeq>
 8005970:	b9d8      	cbnz	r0, 80059aa <_printf_float+0x422>
 8005972:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8005976:	f108 0201 	add.w	r2, r8, #1
 800597a:	4631      	mov	r1, r6
 800597c:	4628      	mov	r0, r5
 800597e:	47b8      	blx	r7
 8005980:	3001      	adds	r0, #1
 8005982:	d10e      	bne.n	80059a2 <_printf_float+0x41a>
 8005984:	e65b      	b.n	800563e <_printf_float+0xb6>
 8005986:	2301      	movs	r3, #1
 8005988:	464a      	mov	r2, r9
 800598a:	4631      	mov	r1, r6
 800598c:	4628      	mov	r0, r5
 800598e:	47b8      	blx	r7
 8005990:	3001      	adds	r0, #1
 8005992:	f43f ae54 	beq.w	800563e <_printf_float+0xb6>
 8005996:	f108 0801 	add.w	r8, r8, #1
 800599a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800599c:	3b01      	subs	r3, #1
 800599e:	4543      	cmp	r3, r8
 80059a0:	dcf1      	bgt.n	8005986 <_printf_float+0x3fe>
 80059a2:	4653      	mov	r3, sl
 80059a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059a8:	e6de      	b.n	8005768 <_printf_float+0x1e0>
 80059aa:	f04f 0800 	mov.w	r8, #0
 80059ae:	f104 091a 	add.w	r9, r4, #26
 80059b2:	e7f2      	b.n	800599a <_printf_float+0x412>
 80059b4:	2301      	movs	r3, #1
 80059b6:	4642      	mov	r2, r8
 80059b8:	e7df      	b.n	800597a <_printf_float+0x3f2>
 80059ba:	2301      	movs	r3, #1
 80059bc:	464a      	mov	r2, r9
 80059be:	4631      	mov	r1, r6
 80059c0:	4628      	mov	r0, r5
 80059c2:	47b8      	blx	r7
 80059c4:	3001      	adds	r0, #1
 80059c6:	f43f ae3a 	beq.w	800563e <_printf_float+0xb6>
 80059ca:	f108 0801 	add.w	r8, r8, #1
 80059ce:	68e3      	ldr	r3, [r4, #12]
 80059d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80059d2:	1a5b      	subs	r3, r3, r1
 80059d4:	4543      	cmp	r3, r8
 80059d6:	dcf0      	bgt.n	80059ba <_printf_float+0x432>
 80059d8:	e6fb      	b.n	80057d2 <_printf_float+0x24a>
 80059da:	f04f 0800 	mov.w	r8, #0
 80059de:	f104 0919 	add.w	r9, r4, #25
 80059e2:	e7f4      	b.n	80059ce <_printf_float+0x446>

080059e4 <_printf_common>:
 80059e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059e8:	4616      	mov	r6, r2
 80059ea:	4699      	mov	r9, r3
 80059ec:	688a      	ldr	r2, [r1, #8]
 80059ee:	690b      	ldr	r3, [r1, #16]
 80059f0:	4607      	mov	r7, r0
 80059f2:	4293      	cmp	r3, r2
 80059f4:	bfb8      	it	lt
 80059f6:	4613      	movlt	r3, r2
 80059f8:	6033      	str	r3, [r6, #0]
 80059fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059fe:	460c      	mov	r4, r1
 8005a00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a04:	b10a      	cbz	r2, 8005a0a <_printf_common+0x26>
 8005a06:	3301      	adds	r3, #1
 8005a08:	6033      	str	r3, [r6, #0]
 8005a0a:	6823      	ldr	r3, [r4, #0]
 8005a0c:	0699      	lsls	r1, r3, #26
 8005a0e:	bf42      	ittt	mi
 8005a10:	6833      	ldrmi	r3, [r6, #0]
 8005a12:	3302      	addmi	r3, #2
 8005a14:	6033      	strmi	r3, [r6, #0]
 8005a16:	6825      	ldr	r5, [r4, #0]
 8005a18:	f015 0506 	ands.w	r5, r5, #6
 8005a1c:	d106      	bne.n	8005a2c <_printf_common+0x48>
 8005a1e:	f104 0a19 	add.w	sl, r4, #25
 8005a22:	68e3      	ldr	r3, [r4, #12]
 8005a24:	6832      	ldr	r2, [r6, #0]
 8005a26:	1a9b      	subs	r3, r3, r2
 8005a28:	42ab      	cmp	r3, r5
 8005a2a:	dc2b      	bgt.n	8005a84 <_printf_common+0xa0>
 8005a2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a30:	1e13      	subs	r3, r2, #0
 8005a32:	6822      	ldr	r2, [r4, #0]
 8005a34:	bf18      	it	ne
 8005a36:	2301      	movne	r3, #1
 8005a38:	0692      	lsls	r2, r2, #26
 8005a3a:	d430      	bmi.n	8005a9e <_printf_common+0xba>
 8005a3c:	4649      	mov	r1, r9
 8005a3e:	4638      	mov	r0, r7
 8005a40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a44:	47c0      	blx	r8
 8005a46:	3001      	adds	r0, #1
 8005a48:	d023      	beq.n	8005a92 <_printf_common+0xae>
 8005a4a:	6823      	ldr	r3, [r4, #0]
 8005a4c:	6922      	ldr	r2, [r4, #16]
 8005a4e:	f003 0306 	and.w	r3, r3, #6
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	bf14      	ite	ne
 8005a56:	2500      	movne	r5, #0
 8005a58:	6833      	ldreq	r3, [r6, #0]
 8005a5a:	f04f 0600 	mov.w	r6, #0
 8005a5e:	bf08      	it	eq
 8005a60:	68e5      	ldreq	r5, [r4, #12]
 8005a62:	f104 041a 	add.w	r4, r4, #26
 8005a66:	bf08      	it	eq
 8005a68:	1aed      	subeq	r5, r5, r3
 8005a6a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005a6e:	bf08      	it	eq
 8005a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a74:	4293      	cmp	r3, r2
 8005a76:	bfc4      	itt	gt
 8005a78:	1a9b      	subgt	r3, r3, r2
 8005a7a:	18ed      	addgt	r5, r5, r3
 8005a7c:	42b5      	cmp	r5, r6
 8005a7e:	d11a      	bne.n	8005ab6 <_printf_common+0xd2>
 8005a80:	2000      	movs	r0, #0
 8005a82:	e008      	b.n	8005a96 <_printf_common+0xb2>
 8005a84:	2301      	movs	r3, #1
 8005a86:	4652      	mov	r2, sl
 8005a88:	4649      	mov	r1, r9
 8005a8a:	4638      	mov	r0, r7
 8005a8c:	47c0      	blx	r8
 8005a8e:	3001      	adds	r0, #1
 8005a90:	d103      	bne.n	8005a9a <_printf_common+0xb6>
 8005a92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a9a:	3501      	adds	r5, #1
 8005a9c:	e7c1      	b.n	8005a22 <_printf_common+0x3e>
 8005a9e:	2030      	movs	r0, #48	; 0x30
 8005aa0:	18e1      	adds	r1, r4, r3
 8005aa2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005aa6:	1c5a      	adds	r2, r3, #1
 8005aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005aac:	4422      	add	r2, r4
 8005aae:	3302      	adds	r3, #2
 8005ab0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ab4:	e7c2      	b.n	8005a3c <_printf_common+0x58>
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	4622      	mov	r2, r4
 8005aba:	4649      	mov	r1, r9
 8005abc:	4638      	mov	r0, r7
 8005abe:	47c0      	blx	r8
 8005ac0:	3001      	adds	r0, #1
 8005ac2:	d0e6      	beq.n	8005a92 <_printf_common+0xae>
 8005ac4:	3601      	adds	r6, #1
 8005ac6:	e7d9      	b.n	8005a7c <_printf_common+0x98>

08005ac8 <_printf_i>:
 8005ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005acc:	7e0f      	ldrb	r7, [r1, #24]
 8005ace:	4691      	mov	r9, r2
 8005ad0:	2f78      	cmp	r7, #120	; 0x78
 8005ad2:	4680      	mov	r8, r0
 8005ad4:	460c      	mov	r4, r1
 8005ad6:	469a      	mov	sl, r3
 8005ad8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ada:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ade:	d807      	bhi.n	8005af0 <_printf_i+0x28>
 8005ae0:	2f62      	cmp	r7, #98	; 0x62
 8005ae2:	d80a      	bhi.n	8005afa <_printf_i+0x32>
 8005ae4:	2f00      	cmp	r7, #0
 8005ae6:	f000 80d5 	beq.w	8005c94 <_printf_i+0x1cc>
 8005aea:	2f58      	cmp	r7, #88	; 0x58
 8005aec:	f000 80c1 	beq.w	8005c72 <_printf_i+0x1aa>
 8005af0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005af4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005af8:	e03a      	b.n	8005b70 <_printf_i+0xa8>
 8005afa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005afe:	2b15      	cmp	r3, #21
 8005b00:	d8f6      	bhi.n	8005af0 <_printf_i+0x28>
 8005b02:	a101      	add	r1, pc, #4	; (adr r1, 8005b08 <_printf_i+0x40>)
 8005b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b08:	08005b61 	.word	0x08005b61
 8005b0c:	08005b75 	.word	0x08005b75
 8005b10:	08005af1 	.word	0x08005af1
 8005b14:	08005af1 	.word	0x08005af1
 8005b18:	08005af1 	.word	0x08005af1
 8005b1c:	08005af1 	.word	0x08005af1
 8005b20:	08005b75 	.word	0x08005b75
 8005b24:	08005af1 	.word	0x08005af1
 8005b28:	08005af1 	.word	0x08005af1
 8005b2c:	08005af1 	.word	0x08005af1
 8005b30:	08005af1 	.word	0x08005af1
 8005b34:	08005c7b 	.word	0x08005c7b
 8005b38:	08005ba1 	.word	0x08005ba1
 8005b3c:	08005c35 	.word	0x08005c35
 8005b40:	08005af1 	.word	0x08005af1
 8005b44:	08005af1 	.word	0x08005af1
 8005b48:	08005c9d 	.word	0x08005c9d
 8005b4c:	08005af1 	.word	0x08005af1
 8005b50:	08005ba1 	.word	0x08005ba1
 8005b54:	08005af1 	.word	0x08005af1
 8005b58:	08005af1 	.word	0x08005af1
 8005b5c:	08005c3d 	.word	0x08005c3d
 8005b60:	682b      	ldr	r3, [r5, #0]
 8005b62:	1d1a      	adds	r2, r3, #4
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	602a      	str	r2, [r5, #0]
 8005b68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b70:	2301      	movs	r3, #1
 8005b72:	e0a0      	b.n	8005cb6 <_printf_i+0x1ee>
 8005b74:	6820      	ldr	r0, [r4, #0]
 8005b76:	682b      	ldr	r3, [r5, #0]
 8005b78:	0607      	lsls	r7, r0, #24
 8005b7a:	f103 0104 	add.w	r1, r3, #4
 8005b7e:	6029      	str	r1, [r5, #0]
 8005b80:	d501      	bpl.n	8005b86 <_printf_i+0xbe>
 8005b82:	681e      	ldr	r6, [r3, #0]
 8005b84:	e003      	b.n	8005b8e <_printf_i+0xc6>
 8005b86:	0646      	lsls	r6, r0, #25
 8005b88:	d5fb      	bpl.n	8005b82 <_printf_i+0xba>
 8005b8a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005b8e:	2e00      	cmp	r6, #0
 8005b90:	da03      	bge.n	8005b9a <_printf_i+0xd2>
 8005b92:	232d      	movs	r3, #45	; 0x2d
 8005b94:	4276      	negs	r6, r6
 8005b96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b9a:	230a      	movs	r3, #10
 8005b9c:	4859      	ldr	r0, [pc, #356]	; (8005d04 <_printf_i+0x23c>)
 8005b9e:	e012      	b.n	8005bc6 <_printf_i+0xfe>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	6820      	ldr	r0, [r4, #0]
 8005ba4:	1d19      	adds	r1, r3, #4
 8005ba6:	6029      	str	r1, [r5, #0]
 8005ba8:	0605      	lsls	r5, r0, #24
 8005baa:	d501      	bpl.n	8005bb0 <_printf_i+0xe8>
 8005bac:	681e      	ldr	r6, [r3, #0]
 8005bae:	e002      	b.n	8005bb6 <_printf_i+0xee>
 8005bb0:	0641      	lsls	r1, r0, #25
 8005bb2:	d5fb      	bpl.n	8005bac <_printf_i+0xe4>
 8005bb4:	881e      	ldrh	r6, [r3, #0]
 8005bb6:	2f6f      	cmp	r7, #111	; 0x6f
 8005bb8:	bf0c      	ite	eq
 8005bba:	2308      	moveq	r3, #8
 8005bbc:	230a      	movne	r3, #10
 8005bbe:	4851      	ldr	r0, [pc, #324]	; (8005d04 <_printf_i+0x23c>)
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bc6:	6865      	ldr	r5, [r4, #4]
 8005bc8:	2d00      	cmp	r5, #0
 8005bca:	bfa8      	it	ge
 8005bcc:	6821      	ldrge	r1, [r4, #0]
 8005bce:	60a5      	str	r5, [r4, #8]
 8005bd0:	bfa4      	itt	ge
 8005bd2:	f021 0104 	bicge.w	r1, r1, #4
 8005bd6:	6021      	strge	r1, [r4, #0]
 8005bd8:	b90e      	cbnz	r6, 8005bde <_printf_i+0x116>
 8005bda:	2d00      	cmp	r5, #0
 8005bdc:	d04b      	beq.n	8005c76 <_printf_i+0x1ae>
 8005bde:	4615      	mov	r5, r2
 8005be0:	fbb6 f1f3 	udiv	r1, r6, r3
 8005be4:	fb03 6711 	mls	r7, r3, r1, r6
 8005be8:	5dc7      	ldrb	r7, [r0, r7]
 8005bea:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bee:	4637      	mov	r7, r6
 8005bf0:	42bb      	cmp	r3, r7
 8005bf2:	460e      	mov	r6, r1
 8005bf4:	d9f4      	bls.n	8005be0 <_printf_i+0x118>
 8005bf6:	2b08      	cmp	r3, #8
 8005bf8:	d10b      	bne.n	8005c12 <_printf_i+0x14a>
 8005bfa:	6823      	ldr	r3, [r4, #0]
 8005bfc:	07de      	lsls	r6, r3, #31
 8005bfe:	d508      	bpl.n	8005c12 <_printf_i+0x14a>
 8005c00:	6923      	ldr	r3, [r4, #16]
 8005c02:	6861      	ldr	r1, [r4, #4]
 8005c04:	4299      	cmp	r1, r3
 8005c06:	bfde      	ittt	le
 8005c08:	2330      	movle	r3, #48	; 0x30
 8005c0a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c0e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005c12:	1b52      	subs	r2, r2, r5
 8005c14:	6122      	str	r2, [r4, #16]
 8005c16:	464b      	mov	r3, r9
 8005c18:	4621      	mov	r1, r4
 8005c1a:	4640      	mov	r0, r8
 8005c1c:	f8cd a000 	str.w	sl, [sp]
 8005c20:	aa03      	add	r2, sp, #12
 8005c22:	f7ff fedf 	bl	80059e4 <_printf_common>
 8005c26:	3001      	adds	r0, #1
 8005c28:	d14a      	bne.n	8005cc0 <_printf_i+0x1f8>
 8005c2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c2e:	b004      	add	sp, #16
 8005c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	f043 0320 	orr.w	r3, r3, #32
 8005c3a:	6023      	str	r3, [r4, #0]
 8005c3c:	2778      	movs	r7, #120	; 0x78
 8005c3e:	4832      	ldr	r0, [pc, #200]	; (8005d08 <_printf_i+0x240>)
 8005c40:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c44:	6823      	ldr	r3, [r4, #0]
 8005c46:	6829      	ldr	r1, [r5, #0]
 8005c48:	061f      	lsls	r7, r3, #24
 8005c4a:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c4e:	d402      	bmi.n	8005c56 <_printf_i+0x18e>
 8005c50:	065f      	lsls	r7, r3, #25
 8005c52:	bf48      	it	mi
 8005c54:	b2b6      	uxthmi	r6, r6
 8005c56:	07df      	lsls	r7, r3, #31
 8005c58:	bf48      	it	mi
 8005c5a:	f043 0320 	orrmi.w	r3, r3, #32
 8005c5e:	6029      	str	r1, [r5, #0]
 8005c60:	bf48      	it	mi
 8005c62:	6023      	strmi	r3, [r4, #0]
 8005c64:	b91e      	cbnz	r6, 8005c6e <_printf_i+0x1a6>
 8005c66:	6823      	ldr	r3, [r4, #0]
 8005c68:	f023 0320 	bic.w	r3, r3, #32
 8005c6c:	6023      	str	r3, [r4, #0]
 8005c6e:	2310      	movs	r3, #16
 8005c70:	e7a6      	b.n	8005bc0 <_printf_i+0xf8>
 8005c72:	4824      	ldr	r0, [pc, #144]	; (8005d04 <_printf_i+0x23c>)
 8005c74:	e7e4      	b.n	8005c40 <_printf_i+0x178>
 8005c76:	4615      	mov	r5, r2
 8005c78:	e7bd      	b.n	8005bf6 <_printf_i+0x12e>
 8005c7a:	682b      	ldr	r3, [r5, #0]
 8005c7c:	6826      	ldr	r6, [r4, #0]
 8005c7e:	1d18      	adds	r0, r3, #4
 8005c80:	6961      	ldr	r1, [r4, #20]
 8005c82:	6028      	str	r0, [r5, #0]
 8005c84:	0635      	lsls	r5, r6, #24
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	d501      	bpl.n	8005c8e <_printf_i+0x1c6>
 8005c8a:	6019      	str	r1, [r3, #0]
 8005c8c:	e002      	b.n	8005c94 <_printf_i+0x1cc>
 8005c8e:	0670      	lsls	r0, r6, #25
 8005c90:	d5fb      	bpl.n	8005c8a <_printf_i+0x1c2>
 8005c92:	8019      	strh	r1, [r3, #0]
 8005c94:	2300      	movs	r3, #0
 8005c96:	4615      	mov	r5, r2
 8005c98:	6123      	str	r3, [r4, #16]
 8005c9a:	e7bc      	b.n	8005c16 <_printf_i+0x14e>
 8005c9c:	682b      	ldr	r3, [r5, #0]
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	1d1a      	adds	r2, r3, #4
 8005ca2:	602a      	str	r2, [r5, #0]
 8005ca4:	681d      	ldr	r5, [r3, #0]
 8005ca6:	6862      	ldr	r2, [r4, #4]
 8005ca8:	4628      	mov	r0, r5
 8005caa:	f001 f834 	bl	8006d16 <memchr>
 8005cae:	b108      	cbz	r0, 8005cb4 <_printf_i+0x1ec>
 8005cb0:	1b40      	subs	r0, r0, r5
 8005cb2:	6060      	str	r0, [r4, #4]
 8005cb4:	6863      	ldr	r3, [r4, #4]
 8005cb6:	6123      	str	r3, [r4, #16]
 8005cb8:	2300      	movs	r3, #0
 8005cba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cbe:	e7aa      	b.n	8005c16 <_printf_i+0x14e>
 8005cc0:	462a      	mov	r2, r5
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	4640      	mov	r0, r8
 8005cc6:	6923      	ldr	r3, [r4, #16]
 8005cc8:	47d0      	blx	sl
 8005cca:	3001      	adds	r0, #1
 8005ccc:	d0ad      	beq.n	8005c2a <_printf_i+0x162>
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	079b      	lsls	r3, r3, #30
 8005cd2:	d413      	bmi.n	8005cfc <_printf_i+0x234>
 8005cd4:	68e0      	ldr	r0, [r4, #12]
 8005cd6:	9b03      	ldr	r3, [sp, #12]
 8005cd8:	4298      	cmp	r0, r3
 8005cda:	bfb8      	it	lt
 8005cdc:	4618      	movlt	r0, r3
 8005cde:	e7a6      	b.n	8005c2e <_printf_i+0x166>
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	4632      	mov	r2, r6
 8005ce4:	4649      	mov	r1, r9
 8005ce6:	4640      	mov	r0, r8
 8005ce8:	47d0      	blx	sl
 8005cea:	3001      	adds	r0, #1
 8005cec:	d09d      	beq.n	8005c2a <_printf_i+0x162>
 8005cee:	3501      	adds	r5, #1
 8005cf0:	68e3      	ldr	r3, [r4, #12]
 8005cf2:	9903      	ldr	r1, [sp, #12]
 8005cf4:	1a5b      	subs	r3, r3, r1
 8005cf6:	42ab      	cmp	r3, r5
 8005cf8:	dcf2      	bgt.n	8005ce0 <_printf_i+0x218>
 8005cfa:	e7eb      	b.n	8005cd4 <_printf_i+0x20c>
 8005cfc:	2500      	movs	r5, #0
 8005cfe:	f104 0619 	add.w	r6, r4, #25
 8005d02:	e7f5      	b.n	8005cf0 <_printf_i+0x228>
 8005d04:	0800ac14 	.word	0x0800ac14
 8005d08:	0800ac25 	.word	0x0800ac25

08005d0c <sniprintf>:
 8005d0c:	b40c      	push	{r2, r3}
 8005d0e:	b530      	push	{r4, r5, lr}
 8005d10:	4b17      	ldr	r3, [pc, #92]	; (8005d70 <sniprintf+0x64>)
 8005d12:	1e0c      	subs	r4, r1, #0
 8005d14:	681d      	ldr	r5, [r3, #0]
 8005d16:	b09d      	sub	sp, #116	; 0x74
 8005d18:	da08      	bge.n	8005d2c <sniprintf+0x20>
 8005d1a:	238b      	movs	r3, #139	; 0x8b
 8005d1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d20:	602b      	str	r3, [r5, #0]
 8005d22:	b01d      	add	sp, #116	; 0x74
 8005d24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d28:	b002      	add	sp, #8
 8005d2a:	4770      	bx	lr
 8005d2c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005d30:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d34:	bf0c      	ite	eq
 8005d36:	4623      	moveq	r3, r4
 8005d38:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8005d3c:	9304      	str	r3, [sp, #16]
 8005d3e:	9307      	str	r3, [sp, #28]
 8005d40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005d44:	9002      	str	r0, [sp, #8]
 8005d46:	9006      	str	r0, [sp, #24]
 8005d48:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	ab21      	add	r3, sp, #132	; 0x84
 8005d50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005d52:	a902      	add	r1, sp, #8
 8005d54:	9301      	str	r3, [sp, #4]
 8005d56:	f002 fa23 	bl	80081a0 <_svfiprintf_r>
 8005d5a:	1c43      	adds	r3, r0, #1
 8005d5c:	bfbc      	itt	lt
 8005d5e:	238b      	movlt	r3, #139	; 0x8b
 8005d60:	602b      	strlt	r3, [r5, #0]
 8005d62:	2c00      	cmp	r4, #0
 8005d64:	d0dd      	beq.n	8005d22 <sniprintf+0x16>
 8005d66:	2200      	movs	r2, #0
 8005d68:	9b02      	ldr	r3, [sp, #8]
 8005d6a:	701a      	strb	r2, [r3, #0]
 8005d6c:	e7d9      	b.n	8005d22 <sniprintf+0x16>
 8005d6e:	bf00      	nop
 8005d70:	200001dc 	.word	0x200001dc

08005d74 <std>:
 8005d74:	2300      	movs	r3, #0
 8005d76:	b510      	push	{r4, lr}
 8005d78:	4604      	mov	r4, r0
 8005d7a:	e9c0 3300 	strd	r3, r3, [r0]
 8005d7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d82:	6083      	str	r3, [r0, #8]
 8005d84:	8181      	strh	r1, [r0, #12]
 8005d86:	6643      	str	r3, [r0, #100]	; 0x64
 8005d88:	81c2      	strh	r2, [r0, #14]
 8005d8a:	6183      	str	r3, [r0, #24]
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	2208      	movs	r2, #8
 8005d90:	305c      	adds	r0, #92	; 0x5c
 8005d92:	f000 ff87 	bl	8006ca4 <memset>
 8005d96:	4b0d      	ldr	r3, [pc, #52]	; (8005dcc <std+0x58>)
 8005d98:	6224      	str	r4, [r4, #32]
 8005d9a:	6263      	str	r3, [r4, #36]	; 0x24
 8005d9c:	4b0c      	ldr	r3, [pc, #48]	; (8005dd0 <std+0x5c>)
 8005d9e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005da0:	4b0c      	ldr	r3, [pc, #48]	; (8005dd4 <std+0x60>)
 8005da2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005da4:	4b0c      	ldr	r3, [pc, #48]	; (8005dd8 <std+0x64>)
 8005da6:	6323      	str	r3, [r4, #48]	; 0x30
 8005da8:	4b0c      	ldr	r3, [pc, #48]	; (8005ddc <std+0x68>)
 8005daa:	429c      	cmp	r4, r3
 8005dac:	d006      	beq.n	8005dbc <std+0x48>
 8005dae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005db2:	4294      	cmp	r4, r2
 8005db4:	d002      	beq.n	8005dbc <std+0x48>
 8005db6:	33d0      	adds	r3, #208	; 0xd0
 8005db8:	429c      	cmp	r4, r3
 8005dba:	d105      	bne.n	8005dc8 <std+0x54>
 8005dbc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dc4:	f000 bfa4 	b.w	8006d10 <__retarget_lock_init_recursive>
 8005dc8:	bd10      	pop	{r4, pc}
 8005dca:	bf00      	nop
 8005dcc:	08008fb5 	.word	0x08008fb5
 8005dd0:	08008fd7 	.word	0x08008fd7
 8005dd4:	0800900f 	.word	0x0800900f
 8005dd8:	08009033 	.word	0x08009033
 8005ddc:	2000079c 	.word	0x2000079c

08005de0 <stdio_exit_handler>:
 8005de0:	4a02      	ldr	r2, [pc, #8]	; (8005dec <stdio_exit_handler+0xc>)
 8005de2:	4903      	ldr	r1, [pc, #12]	; (8005df0 <stdio_exit_handler+0x10>)
 8005de4:	4803      	ldr	r0, [pc, #12]	; (8005df4 <stdio_exit_handler+0x14>)
 8005de6:	f000 bf13 	b.w	8006c10 <_fwalk_sglue>
 8005dea:	bf00      	nop
 8005dec:	20000018 	.word	0x20000018
 8005df0:	08008615 	.word	0x08008615
 8005df4:	20000190 	.word	0x20000190

08005df8 <cleanup_stdio>:
 8005df8:	6841      	ldr	r1, [r0, #4]
 8005dfa:	4b0c      	ldr	r3, [pc, #48]	; (8005e2c <cleanup_stdio+0x34>)
 8005dfc:	b510      	push	{r4, lr}
 8005dfe:	4299      	cmp	r1, r3
 8005e00:	4604      	mov	r4, r0
 8005e02:	d001      	beq.n	8005e08 <cleanup_stdio+0x10>
 8005e04:	f002 fc06 	bl	8008614 <_fflush_r>
 8005e08:	68a1      	ldr	r1, [r4, #8]
 8005e0a:	4b09      	ldr	r3, [pc, #36]	; (8005e30 <cleanup_stdio+0x38>)
 8005e0c:	4299      	cmp	r1, r3
 8005e0e:	d002      	beq.n	8005e16 <cleanup_stdio+0x1e>
 8005e10:	4620      	mov	r0, r4
 8005e12:	f002 fbff 	bl	8008614 <_fflush_r>
 8005e16:	68e1      	ldr	r1, [r4, #12]
 8005e18:	4b06      	ldr	r3, [pc, #24]	; (8005e34 <cleanup_stdio+0x3c>)
 8005e1a:	4299      	cmp	r1, r3
 8005e1c:	d004      	beq.n	8005e28 <cleanup_stdio+0x30>
 8005e1e:	4620      	mov	r0, r4
 8005e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e24:	f002 bbf6 	b.w	8008614 <_fflush_r>
 8005e28:	bd10      	pop	{r4, pc}
 8005e2a:	bf00      	nop
 8005e2c:	2000079c 	.word	0x2000079c
 8005e30:	20000804 	.word	0x20000804
 8005e34:	2000086c 	.word	0x2000086c

08005e38 <global_stdio_init.part.0>:
 8005e38:	b510      	push	{r4, lr}
 8005e3a:	4b0b      	ldr	r3, [pc, #44]	; (8005e68 <global_stdio_init.part.0+0x30>)
 8005e3c:	4c0b      	ldr	r4, [pc, #44]	; (8005e6c <global_stdio_init.part.0+0x34>)
 8005e3e:	4a0c      	ldr	r2, [pc, #48]	; (8005e70 <global_stdio_init.part.0+0x38>)
 8005e40:	4620      	mov	r0, r4
 8005e42:	601a      	str	r2, [r3, #0]
 8005e44:	2104      	movs	r1, #4
 8005e46:	2200      	movs	r2, #0
 8005e48:	f7ff ff94 	bl	8005d74 <std>
 8005e4c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005e50:	2201      	movs	r2, #1
 8005e52:	2109      	movs	r1, #9
 8005e54:	f7ff ff8e 	bl	8005d74 <std>
 8005e58:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005e5c:	2202      	movs	r2, #2
 8005e5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e62:	2112      	movs	r1, #18
 8005e64:	f7ff bf86 	b.w	8005d74 <std>
 8005e68:	200008d4 	.word	0x200008d4
 8005e6c:	2000079c 	.word	0x2000079c
 8005e70:	08005de1 	.word	0x08005de1

08005e74 <__sfp_lock_acquire>:
 8005e74:	4801      	ldr	r0, [pc, #4]	; (8005e7c <__sfp_lock_acquire+0x8>)
 8005e76:	f000 bf4c 	b.w	8006d12 <__retarget_lock_acquire_recursive>
 8005e7a:	bf00      	nop
 8005e7c:	200008d9 	.word	0x200008d9

08005e80 <__sfp_lock_release>:
 8005e80:	4801      	ldr	r0, [pc, #4]	; (8005e88 <__sfp_lock_release+0x8>)
 8005e82:	f000 bf47 	b.w	8006d14 <__retarget_lock_release_recursive>
 8005e86:	bf00      	nop
 8005e88:	200008d9 	.word	0x200008d9

08005e8c <__sinit>:
 8005e8c:	b510      	push	{r4, lr}
 8005e8e:	4604      	mov	r4, r0
 8005e90:	f7ff fff0 	bl	8005e74 <__sfp_lock_acquire>
 8005e94:	6a23      	ldr	r3, [r4, #32]
 8005e96:	b11b      	cbz	r3, 8005ea0 <__sinit+0x14>
 8005e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e9c:	f7ff bff0 	b.w	8005e80 <__sfp_lock_release>
 8005ea0:	4b04      	ldr	r3, [pc, #16]	; (8005eb4 <__sinit+0x28>)
 8005ea2:	6223      	str	r3, [r4, #32]
 8005ea4:	4b04      	ldr	r3, [pc, #16]	; (8005eb8 <__sinit+0x2c>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1f5      	bne.n	8005e98 <__sinit+0xc>
 8005eac:	f7ff ffc4 	bl	8005e38 <global_stdio_init.part.0>
 8005eb0:	e7f2      	b.n	8005e98 <__sinit+0xc>
 8005eb2:	bf00      	nop
 8005eb4:	08005df9 	.word	0x08005df9
 8005eb8:	200008d4 	.word	0x200008d4

08005ebc <sulp>:
 8005ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec0:	460f      	mov	r7, r1
 8005ec2:	4690      	mov	r8, r2
 8005ec4:	f002 ff46 	bl	8008d54 <__ulp>
 8005ec8:	4604      	mov	r4, r0
 8005eca:	460d      	mov	r5, r1
 8005ecc:	f1b8 0f00 	cmp.w	r8, #0
 8005ed0:	d011      	beq.n	8005ef6 <sulp+0x3a>
 8005ed2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005ed6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	dd0b      	ble.n	8005ef6 <sulp+0x3a>
 8005ede:	2400      	movs	r4, #0
 8005ee0:	051b      	lsls	r3, r3, #20
 8005ee2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005ee6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005eea:	4622      	mov	r2, r4
 8005eec:	462b      	mov	r3, r5
 8005eee:	f7fa fafd 	bl	80004ec <__aeabi_dmul>
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	460d      	mov	r5, r1
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	4629      	mov	r1, r5
 8005efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08005f00 <_strtod_l>:
 8005f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f04:	b09f      	sub	sp, #124	; 0x7c
 8005f06:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f08:	2200      	movs	r2, #0
 8005f0a:	4604      	mov	r4, r0
 8005f0c:	921a      	str	r2, [sp, #104]	; 0x68
 8005f0e:	460d      	mov	r5, r1
 8005f10:	f04f 0800 	mov.w	r8, #0
 8005f14:	f04f 0900 	mov.w	r9, #0
 8005f18:	460a      	mov	r2, r1
 8005f1a:	9219      	str	r2, [sp, #100]	; 0x64
 8005f1c:	7811      	ldrb	r1, [r2, #0]
 8005f1e:	292b      	cmp	r1, #43	; 0x2b
 8005f20:	d04a      	beq.n	8005fb8 <_strtod_l+0xb8>
 8005f22:	d838      	bhi.n	8005f96 <_strtod_l+0x96>
 8005f24:	290d      	cmp	r1, #13
 8005f26:	d832      	bhi.n	8005f8e <_strtod_l+0x8e>
 8005f28:	2908      	cmp	r1, #8
 8005f2a:	d832      	bhi.n	8005f92 <_strtod_l+0x92>
 8005f2c:	2900      	cmp	r1, #0
 8005f2e:	d03b      	beq.n	8005fa8 <_strtod_l+0xa8>
 8005f30:	2200      	movs	r2, #0
 8005f32:	920e      	str	r2, [sp, #56]	; 0x38
 8005f34:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005f36:	7832      	ldrb	r2, [r6, #0]
 8005f38:	2a30      	cmp	r2, #48	; 0x30
 8005f3a:	f040 80b2 	bne.w	80060a2 <_strtod_l+0x1a2>
 8005f3e:	7872      	ldrb	r2, [r6, #1]
 8005f40:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8005f44:	2a58      	cmp	r2, #88	; 0x58
 8005f46:	d16e      	bne.n	8006026 <_strtod_l+0x126>
 8005f48:	9302      	str	r3, [sp, #8]
 8005f4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	9301      	str	r3, [sp, #4]
 8005f50:	ab1a      	add	r3, sp, #104	; 0x68
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	4a8c      	ldr	r2, [pc, #560]	; (8006188 <_strtod_l+0x288>)
 8005f56:	ab1b      	add	r3, sp, #108	; 0x6c
 8005f58:	a919      	add	r1, sp, #100	; 0x64
 8005f5a:	f001 fdd5 	bl	8007b08 <__gethex>
 8005f5e:	f010 070f 	ands.w	r7, r0, #15
 8005f62:	4605      	mov	r5, r0
 8005f64:	d005      	beq.n	8005f72 <_strtod_l+0x72>
 8005f66:	2f06      	cmp	r7, #6
 8005f68:	d128      	bne.n	8005fbc <_strtod_l+0xbc>
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	3601      	adds	r6, #1
 8005f6e:	9619      	str	r6, [sp, #100]	; 0x64
 8005f70:	930e      	str	r3, [sp, #56]	; 0x38
 8005f72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f040 85a0 	bne.w	8006aba <_strtod_l+0xbba>
 8005f7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f7c:	b1cb      	cbz	r3, 8005fb2 <_strtod_l+0xb2>
 8005f7e:	4642      	mov	r2, r8
 8005f80:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005f84:	4610      	mov	r0, r2
 8005f86:	4619      	mov	r1, r3
 8005f88:	b01f      	add	sp, #124	; 0x7c
 8005f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f8e:	2920      	cmp	r1, #32
 8005f90:	d1ce      	bne.n	8005f30 <_strtod_l+0x30>
 8005f92:	3201      	adds	r2, #1
 8005f94:	e7c1      	b.n	8005f1a <_strtod_l+0x1a>
 8005f96:	292d      	cmp	r1, #45	; 0x2d
 8005f98:	d1ca      	bne.n	8005f30 <_strtod_l+0x30>
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	910e      	str	r1, [sp, #56]	; 0x38
 8005f9e:	1c51      	adds	r1, r2, #1
 8005fa0:	9119      	str	r1, [sp, #100]	; 0x64
 8005fa2:	7852      	ldrb	r2, [r2, #1]
 8005fa4:	2a00      	cmp	r2, #0
 8005fa6:	d1c5      	bne.n	8005f34 <_strtod_l+0x34>
 8005fa8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005faa:	9519      	str	r5, [sp, #100]	; 0x64
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f040 8582 	bne.w	8006ab6 <_strtod_l+0xbb6>
 8005fb2:	4642      	mov	r2, r8
 8005fb4:	464b      	mov	r3, r9
 8005fb6:	e7e5      	b.n	8005f84 <_strtod_l+0x84>
 8005fb8:	2100      	movs	r1, #0
 8005fba:	e7ef      	b.n	8005f9c <_strtod_l+0x9c>
 8005fbc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005fbe:	b13a      	cbz	r2, 8005fd0 <_strtod_l+0xd0>
 8005fc0:	2135      	movs	r1, #53	; 0x35
 8005fc2:	a81c      	add	r0, sp, #112	; 0x70
 8005fc4:	f002 ffb2 	bl	8008f2c <__copybits>
 8005fc8:	4620      	mov	r0, r4
 8005fca:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005fcc:	f002 fb96 	bl	80086fc <_Bfree>
 8005fd0:	3f01      	subs	r7, #1
 8005fd2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005fd4:	2f04      	cmp	r7, #4
 8005fd6:	d806      	bhi.n	8005fe6 <_strtod_l+0xe6>
 8005fd8:	e8df f007 	tbb	[pc, r7]
 8005fdc:	201d0314 	.word	0x201d0314
 8005fe0:	14          	.byte	0x14
 8005fe1:	00          	.byte	0x00
 8005fe2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8005fe6:	05e9      	lsls	r1, r5, #23
 8005fe8:	bf48      	it	mi
 8005fea:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8005fee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ff2:	0d1b      	lsrs	r3, r3, #20
 8005ff4:	051b      	lsls	r3, r3, #20
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1bb      	bne.n	8005f72 <_strtod_l+0x72>
 8005ffa:	f000 fe5f 	bl	8006cbc <__errno>
 8005ffe:	2322      	movs	r3, #34	; 0x22
 8006000:	6003      	str	r3, [r0, #0]
 8006002:	e7b6      	b.n	8005f72 <_strtod_l+0x72>
 8006004:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006008:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800600c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006010:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006014:	e7e7      	b.n	8005fe6 <_strtod_l+0xe6>
 8006016:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800618c <_strtod_l+0x28c>
 800601a:	e7e4      	b.n	8005fe6 <_strtod_l+0xe6>
 800601c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006020:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006024:	e7df      	b.n	8005fe6 <_strtod_l+0xe6>
 8006026:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006028:	1c5a      	adds	r2, r3, #1
 800602a:	9219      	str	r2, [sp, #100]	; 0x64
 800602c:	785b      	ldrb	r3, [r3, #1]
 800602e:	2b30      	cmp	r3, #48	; 0x30
 8006030:	d0f9      	beq.n	8006026 <_strtod_l+0x126>
 8006032:	2b00      	cmp	r3, #0
 8006034:	d09d      	beq.n	8005f72 <_strtod_l+0x72>
 8006036:	2301      	movs	r3, #1
 8006038:	f04f 0a00 	mov.w	sl, #0
 800603c:	220a      	movs	r2, #10
 800603e:	46d3      	mov	fp, sl
 8006040:	9305      	str	r3, [sp, #20]
 8006042:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006044:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8006048:	930b      	str	r3, [sp, #44]	; 0x2c
 800604a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800604c:	7806      	ldrb	r6, [r0, #0]
 800604e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006052:	b2d9      	uxtb	r1, r3
 8006054:	2909      	cmp	r1, #9
 8006056:	d926      	bls.n	80060a6 <_strtod_l+0x1a6>
 8006058:	2201      	movs	r2, #1
 800605a:	494d      	ldr	r1, [pc, #308]	; (8006190 <_strtod_l+0x290>)
 800605c:	f000 fdf6 	bl	8006c4c <strncmp>
 8006060:	2800      	cmp	r0, #0
 8006062:	d030      	beq.n	80060c6 <_strtod_l+0x1c6>
 8006064:	2000      	movs	r0, #0
 8006066:	4632      	mov	r2, r6
 8006068:	4603      	mov	r3, r0
 800606a:	465e      	mov	r6, fp
 800606c:	9008      	str	r0, [sp, #32]
 800606e:	2a65      	cmp	r2, #101	; 0x65
 8006070:	d001      	beq.n	8006076 <_strtod_l+0x176>
 8006072:	2a45      	cmp	r2, #69	; 0x45
 8006074:	d113      	bne.n	800609e <_strtod_l+0x19e>
 8006076:	b91e      	cbnz	r6, 8006080 <_strtod_l+0x180>
 8006078:	9a05      	ldr	r2, [sp, #20]
 800607a:	4302      	orrs	r2, r0
 800607c:	d094      	beq.n	8005fa8 <_strtod_l+0xa8>
 800607e:	2600      	movs	r6, #0
 8006080:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006082:	1c6a      	adds	r2, r5, #1
 8006084:	9219      	str	r2, [sp, #100]	; 0x64
 8006086:	786a      	ldrb	r2, [r5, #1]
 8006088:	2a2b      	cmp	r2, #43	; 0x2b
 800608a:	d074      	beq.n	8006176 <_strtod_l+0x276>
 800608c:	2a2d      	cmp	r2, #45	; 0x2d
 800608e:	d078      	beq.n	8006182 <_strtod_l+0x282>
 8006090:	f04f 0c00 	mov.w	ip, #0
 8006094:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006098:	2909      	cmp	r1, #9
 800609a:	d97f      	bls.n	800619c <_strtod_l+0x29c>
 800609c:	9519      	str	r5, [sp, #100]	; 0x64
 800609e:	2700      	movs	r7, #0
 80060a0:	e09e      	b.n	80061e0 <_strtod_l+0x2e0>
 80060a2:	2300      	movs	r3, #0
 80060a4:	e7c8      	b.n	8006038 <_strtod_l+0x138>
 80060a6:	f1bb 0f08 	cmp.w	fp, #8
 80060aa:	bfd8      	it	le
 80060ac:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80060ae:	f100 0001 	add.w	r0, r0, #1
 80060b2:	bfd6      	itet	le
 80060b4:	fb02 3301 	mlale	r3, r2, r1, r3
 80060b8:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80060bc:	930a      	strle	r3, [sp, #40]	; 0x28
 80060be:	f10b 0b01 	add.w	fp, fp, #1
 80060c2:	9019      	str	r0, [sp, #100]	; 0x64
 80060c4:	e7c1      	b.n	800604a <_strtod_l+0x14a>
 80060c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80060c8:	1c5a      	adds	r2, r3, #1
 80060ca:	9219      	str	r2, [sp, #100]	; 0x64
 80060cc:	785a      	ldrb	r2, [r3, #1]
 80060ce:	f1bb 0f00 	cmp.w	fp, #0
 80060d2:	d037      	beq.n	8006144 <_strtod_l+0x244>
 80060d4:	465e      	mov	r6, fp
 80060d6:	9008      	str	r0, [sp, #32]
 80060d8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80060dc:	2b09      	cmp	r3, #9
 80060de:	d912      	bls.n	8006106 <_strtod_l+0x206>
 80060e0:	2301      	movs	r3, #1
 80060e2:	e7c4      	b.n	800606e <_strtod_l+0x16e>
 80060e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80060e6:	3001      	adds	r0, #1
 80060e8:	1c5a      	adds	r2, r3, #1
 80060ea:	9219      	str	r2, [sp, #100]	; 0x64
 80060ec:	785a      	ldrb	r2, [r3, #1]
 80060ee:	2a30      	cmp	r2, #48	; 0x30
 80060f0:	d0f8      	beq.n	80060e4 <_strtod_l+0x1e4>
 80060f2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80060f6:	2b08      	cmp	r3, #8
 80060f8:	f200 84e4 	bhi.w	8006ac4 <_strtod_l+0xbc4>
 80060fc:	9008      	str	r0, [sp, #32]
 80060fe:	2000      	movs	r0, #0
 8006100:	4606      	mov	r6, r0
 8006102:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006104:	930b      	str	r3, [sp, #44]	; 0x2c
 8006106:	3a30      	subs	r2, #48	; 0x30
 8006108:	f100 0301 	add.w	r3, r0, #1
 800610c:	d014      	beq.n	8006138 <_strtod_l+0x238>
 800610e:	9908      	ldr	r1, [sp, #32]
 8006110:	eb00 0c06 	add.w	ip, r0, r6
 8006114:	4419      	add	r1, r3
 8006116:	9108      	str	r1, [sp, #32]
 8006118:	4633      	mov	r3, r6
 800611a:	210a      	movs	r1, #10
 800611c:	4563      	cmp	r3, ip
 800611e:	d113      	bne.n	8006148 <_strtod_l+0x248>
 8006120:	1833      	adds	r3, r6, r0
 8006122:	2b08      	cmp	r3, #8
 8006124:	f106 0601 	add.w	r6, r6, #1
 8006128:	4406      	add	r6, r0
 800612a:	dc1a      	bgt.n	8006162 <_strtod_l+0x262>
 800612c:	230a      	movs	r3, #10
 800612e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006130:	fb03 2301 	mla	r3, r3, r1, r2
 8006134:	930a      	str	r3, [sp, #40]	; 0x28
 8006136:	2300      	movs	r3, #0
 8006138:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800613a:	4618      	mov	r0, r3
 800613c:	1c51      	adds	r1, r2, #1
 800613e:	9119      	str	r1, [sp, #100]	; 0x64
 8006140:	7852      	ldrb	r2, [r2, #1]
 8006142:	e7c9      	b.n	80060d8 <_strtod_l+0x1d8>
 8006144:	4658      	mov	r0, fp
 8006146:	e7d2      	b.n	80060ee <_strtod_l+0x1ee>
 8006148:	2b08      	cmp	r3, #8
 800614a:	f103 0301 	add.w	r3, r3, #1
 800614e:	dc03      	bgt.n	8006158 <_strtod_l+0x258>
 8006150:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8006152:	434f      	muls	r7, r1
 8006154:	970a      	str	r7, [sp, #40]	; 0x28
 8006156:	e7e1      	b.n	800611c <_strtod_l+0x21c>
 8006158:	2b10      	cmp	r3, #16
 800615a:	bfd8      	it	le
 800615c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006160:	e7dc      	b.n	800611c <_strtod_l+0x21c>
 8006162:	2e10      	cmp	r6, #16
 8006164:	bfdc      	itt	le
 8006166:	230a      	movle	r3, #10
 8006168:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800616c:	e7e3      	b.n	8006136 <_strtod_l+0x236>
 800616e:	2300      	movs	r3, #0
 8006170:	9308      	str	r3, [sp, #32]
 8006172:	2301      	movs	r3, #1
 8006174:	e780      	b.n	8006078 <_strtod_l+0x178>
 8006176:	f04f 0c00 	mov.w	ip, #0
 800617a:	1caa      	adds	r2, r5, #2
 800617c:	9219      	str	r2, [sp, #100]	; 0x64
 800617e:	78aa      	ldrb	r2, [r5, #2]
 8006180:	e788      	b.n	8006094 <_strtod_l+0x194>
 8006182:	f04f 0c01 	mov.w	ip, #1
 8006186:	e7f8      	b.n	800617a <_strtod_l+0x27a>
 8006188:	0800ac38 	.word	0x0800ac38
 800618c:	7ff00000 	.word	0x7ff00000
 8006190:	0800ac36 	.word	0x0800ac36
 8006194:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006196:	1c51      	adds	r1, r2, #1
 8006198:	9119      	str	r1, [sp, #100]	; 0x64
 800619a:	7852      	ldrb	r2, [r2, #1]
 800619c:	2a30      	cmp	r2, #48	; 0x30
 800619e:	d0f9      	beq.n	8006194 <_strtod_l+0x294>
 80061a0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80061a4:	2908      	cmp	r1, #8
 80061a6:	f63f af7a 	bhi.w	800609e <_strtod_l+0x19e>
 80061aa:	3a30      	subs	r2, #48	; 0x30
 80061ac:	9209      	str	r2, [sp, #36]	; 0x24
 80061ae:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80061b0:	920c      	str	r2, [sp, #48]	; 0x30
 80061b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80061b4:	1c57      	adds	r7, r2, #1
 80061b6:	9719      	str	r7, [sp, #100]	; 0x64
 80061b8:	7852      	ldrb	r2, [r2, #1]
 80061ba:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80061be:	f1be 0f09 	cmp.w	lr, #9
 80061c2:	d938      	bls.n	8006236 <_strtod_l+0x336>
 80061c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80061c6:	1a7f      	subs	r7, r7, r1
 80061c8:	2f08      	cmp	r7, #8
 80061ca:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80061ce:	dc03      	bgt.n	80061d8 <_strtod_l+0x2d8>
 80061d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061d2:	428f      	cmp	r7, r1
 80061d4:	bfa8      	it	ge
 80061d6:	460f      	movge	r7, r1
 80061d8:	f1bc 0f00 	cmp.w	ip, #0
 80061dc:	d000      	beq.n	80061e0 <_strtod_l+0x2e0>
 80061de:	427f      	negs	r7, r7
 80061e0:	2e00      	cmp	r6, #0
 80061e2:	d14f      	bne.n	8006284 <_strtod_l+0x384>
 80061e4:	9905      	ldr	r1, [sp, #20]
 80061e6:	4301      	orrs	r1, r0
 80061e8:	f47f aec3 	bne.w	8005f72 <_strtod_l+0x72>
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f47f aedb 	bne.w	8005fa8 <_strtod_l+0xa8>
 80061f2:	2a69      	cmp	r2, #105	; 0x69
 80061f4:	d029      	beq.n	800624a <_strtod_l+0x34a>
 80061f6:	dc26      	bgt.n	8006246 <_strtod_l+0x346>
 80061f8:	2a49      	cmp	r2, #73	; 0x49
 80061fa:	d026      	beq.n	800624a <_strtod_l+0x34a>
 80061fc:	2a4e      	cmp	r2, #78	; 0x4e
 80061fe:	f47f aed3 	bne.w	8005fa8 <_strtod_l+0xa8>
 8006202:	499a      	ldr	r1, [pc, #616]	; (800646c <_strtod_l+0x56c>)
 8006204:	a819      	add	r0, sp, #100	; 0x64
 8006206:	f001 fec1 	bl	8007f8c <__match>
 800620a:	2800      	cmp	r0, #0
 800620c:	f43f aecc 	beq.w	8005fa8 <_strtod_l+0xa8>
 8006210:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	2b28      	cmp	r3, #40	; 0x28
 8006216:	d12f      	bne.n	8006278 <_strtod_l+0x378>
 8006218:	4995      	ldr	r1, [pc, #596]	; (8006470 <_strtod_l+0x570>)
 800621a:	aa1c      	add	r2, sp, #112	; 0x70
 800621c:	a819      	add	r0, sp, #100	; 0x64
 800621e:	f001 fec9 	bl	8007fb4 <__hexnan>
 8006222:	2805      	cmp	r0, #5
 8006224:	d128      	bne.n	8006278 <_strtod_l+0x378>
 8006226:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006228:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800622c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006230:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006234:	e69d      	b.n	8005f72 <_strtod_l+0x72>
 8006236:	210a      	movs	r1, #10
 8006238:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800623a:	fb01 2107 	mla	r1, r1, r7, r2
 800623e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006242:	9209      	str	r2, [sp, #36]	; 0x24
 8006244:	e7b5      	b.n	80061b2 <_strtod_l+0x2b2>
 8006246:	2a6e      	cmp	r2, #110	; 0x6e
 8006248:	e7d9      	b.n	80061fe <_strtod_l+0x2fe>
 800624a:	498a      	ldr	r1, [pc, #552]	; (8006474 <_strtod_l+0x574>)
 800624c:	a819      	add	r0, sp, #100	; 0x64
 800624e:	f001 fe9d 	bl	8007f8c <__match>
 8006252:	2800      	cmp	r0, #0
 8006254:	f43f aea8 	beq.w	8005fa8 <_strtod_l+0xa8>
 8006258:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800625a:	4987      	ldr	r1, [pc, #540]	; (8006478 <_strtod_l+0x578>)
 800625c:	3b01      	subs	r3, #1
 800625e:	a819      	add	r0, sp, #100	; 0x64
 8006260:	9319      	str	r3, [sp, #100]	; 0x64
 8006262:	f001 fe93 	bl	8007f8c <__match>
 8006266:	b910      	cbnz	r0, 800626e <_strtod_l+0x36e>
 8006268:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800626a:	3301      	adds	r3, #1
 800626c:	9319      	str	r3, [sp, #100]	; 0x64
 800626e:	f04f 0800 	mov.w	r8, #0
 8006272:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800647c <_strtod_l+0x57c>
 8006276:	e67c      	b.n	8005f72 <_strtod_l+0x72>
 8006278:	4881      	ldr	r0, [pc, #516]	; (8006480 <_strtod_l+0x580>)
 800627a:	f000 fd69 	bl	8006d50 <nan>
 800627e:	4680      	mov	r8, r0
 8006280:	4689      	mov	r9, r1
 8006282:	e676      	b.n	8005f72 <_strtod_l+0x72>
 8006284:	9b08      	ldr	r3, [sp, #32]
 8006286:	f1bb 0f00 	cmp.w	fp, #0
 800628a:	bf08      	it	eq
 800628c:	46b3      	moveq	fp, r6
 800628e:	1afb      	subs	r3, r7, r3
 8006290:	2e10      	cmp	r6, #16
 8006292:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006294:	4635      	mov	r5, r6
 8006296:	9309      	str	r3, [sp, #36]	; 0x24
 8006298:	bfa8      	it	ge
 800629a:	2510      	movge	r5, #16
 800629c:	f7fa f8ac 	bl	80003f8 <__aeabi_ui2d>
 80062a0:	2e09      	cmp	r6, #9
 80062a2:	4680      	mov	r8, r0
 80062a4:	4689      	mov	r9, r1
 80062a6:	dd13      	ble.n	80062d0 <_strtod_l+0x3d0>
 80062a8:	4b76      	ldr	r3, [pc, #472]	; (8006484 <_strtod_l+0x584>)
 80062aa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80062ae:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80062b2:	f7fa f91b 	bl	80004ec <__aeabi_dmul>
 80062b6:	4680      	mov	r8, r0
 80062b8:	4650      	mov	r0, sl
 80062ba:	4689      	mov	r9, r1
 80062bc:	f7fa f89c 	bl	80003f8 <__aeabi_ui2d>
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
 80062c4:	4640      	mov	r0, r8
 80062c6:	4649      	mov	r1, r9
 80062c8:	f7f9 ff5a 	bl	8000180 <__adddf3>
 80062cc:	4680      	mov	r8, r0
 80062ce:	4689      	mov	r9, r1
 80062d0:	2e0f      	cmp	r6, #15
 80062d2:	dc36      	bgt.n	8006342 <_strtod_l+0x442>
 80062d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f43f ae4b 	beq.w	8005f72 <_strtod_l+0x72>
 80062dc:	dd22      	ble.n	8006324 <_strtod_l+0x424>
 80062de:	2b16      	cmp	r3, #22
 80062e0:	dc09      	bgt.n	80062f6 <_strtod_l+0x3f6>
 80062e2:	4968      	ldr	r1, [pc, #416]	; (8006484 <_strtod_l+0x584>)
 80062e4:	4642      	mov	r2, r8
 80062e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80062ea:	464b      	mov	r3, r9
 80062ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80062f0:	f7fa f8fc 	bl	80004ec <__aeabi_dmul>
 80062f4:	e7c3      	b.n	800627e <_strtod_l+0x37e>
 80062f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062f8:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80062fc:	4293      	cmp	r3, r2
 80062fe:	db20      	blt.n	8006342 <_strtod_l+0x442>
 8006300:	4c60      	ldr	r4, [pc, #384]	; (8006484 <_strtod_l+0x584>)
 8006302:	f1c6 060f 	rsb	r6, r6, #15
 8006306:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800630a:	4642      	mov	r2, r8
 800630c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006310:	464b      	mov	r3, r9
 8006312:	f7fa f8eb 	bl	80004ec <__aeabi_dmul>
 8006316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006318:	1b9e      	subs	r6, r3, r6
 800631a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800631e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006322:	e7e5      	b.n	80062f0 <_strtod_l+0x3f0>
 8006324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006326:	3316      	adds	r3, #22
 8006328:	db0b      	blt.n	8006342 <_strtod_l+0x442>
 800632a:	9b08      	ldr	r3, [sp, #32]
 800632c:	4640      	mov	r0, r8
 800632e:	1bdf      	subs	r7, r3, r7
 8006330:	4b54      	ldr	r3, [pc, #336]	; (8006484 <_strtod_l+0x584>)
 8006332:	4649      	mov	r1, r9
 8006334:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006338:	e9d7 2300 	ldrd	r2, r3, [r7]
 800633c:	f7fa fa00 	bl	8000740 <__aeabi_ddiv>
 8006340:	e79d      	b.n	800627e <_strtod_l+0x37e>
 8006342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006344:	1b75      	subs	r5, r6, r5
 8006346:	441d      	add	r5, r3
 8006348:	2d00      	cmp	r5, #0
 800634a:	dd70      	ble.n	800642e <_strtod_l+0x52e>
 800634c:	f015 030f 	ands.w	r3, r5, #15
 8006350:	d00a      	beq.n	8006368 <_strtod_l+0x468>
 8006352:	494c      	ldr	r1, [pc, #304]	; (8006484 <_strtod_l+0x584>)
 8006354:	4642      	mov	r2, r8
 8006356:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800635a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800635e:	464b      	mov	r3, r9
 8006360:	f7fa f8c4 	bl	80004ec <__aeabi_dmul>
 8006364:	4680      	mov	r8, r0
 8006366:	4689      	mov	r9, r1
 8006368:	f035 050f 	bics.w	r5, r5, #15
 800636c:	d04d      	beq.n	800640a <_strtod_l+0x50a>
 800636e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006372:	dd22      	ble.n	80063ba <_strtod_l+0x4ba>
 8006374:	2600      	movs	r6, #0
 8006376:	46b3      	mov	fp, r6
 8006378:	960b      	str	r6, [sp, #44]	; 0x2c
 800637a:	9608      	str	r6, [sp, #32]
 800637c:	2322      	movs	r3, #34	; 0x22
 800637e:	f04f 0800 	mov.w	r8, #0
 8006382:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800647c <_strtod_l+0x57c>
 8006386:	6023      	str	r3, [r4, #0]
 8006388:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800638a:	2b00      	cmp	r3, #0
 800638c:	f43f adf1 	beq.w	8005f72 <_strtod_l+0x72>
 8006390:	4620      	mov	r0, r4
 8006392:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006394:	f002 f9b2 	bl	80086fc <_Bfree>
 8006398:	4620      	mov	r0, r4
 800639a:	9908      	ldr	r1, [sp, #32]
 800639c:	f002 f9ae 	bl	80086fc <_Bfree>
 80063a0:	4659      	mov	r1, fp
 80063a2:	4620      	mov	r0, r4
 80063a4:	f002 f9aa 	bl	80086fc <_Bfree>
 80063a8:	4620      	mov	r0, r4
 80063aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063ac:	f002 f9a6 	bl	80086fc <_Bfree>
 80063b0:	4631      	mov	r1, r6
 80063b2:	4620      	mov	r0, r4
 80063b4:	f002 f9a2 	bl	80086fc <_Bfree>
 80063b8:	e5db      	b.n	8005f72 <_strtod_l+0x72>
 80063ba:	4b33      	ldr	r3, [pc, #204]	; (8006488 <_strtod_l+0x588>)
 80063bc:	4640      	mov	r0, r8
 80063be:	9305      	str	r3, [sp, #20]
 80063c0:	2300      	movs	r3, #0
 80063c2:	4649      	mov	r1, r9
 80063c4:	469a      	mov	sl, r3
 80063c6:	112d      	asrs	r5, r5, #4
 80063c8:	2d01      	cmp	r5, #1
 80063ca:	dc21      	bgt.n	8006410 <_strtod_l+0x510>
 80063cc:	b10b      	cbz	r3, 80063d2 <_strtod_l+0x4d2>
 80063ce:	4680      	mov	r8, r0
 80063d0:	4689      	mov	r9, r1
 80063d2:	492d      	ldr	r1, [pc, #180]	; (8006488 <_strtod_l+0x588>)
 80063d4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80063d8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80063dc:	4642      	mov	r2, r8
 80063de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063e2:	464b      	mov	r3, r9
 80063e4:	f7fa f882 	bl	80004ec <__aeabi_dmul>
 80063e8:	4b24      	ldr	r3, [pc, #144]	; (800647c <_strtod_l+0x57c>)
 80063ea:	460a      	mov	r2, r1
 80063ec:	400b      	ands	r3, r1
 80063ee:	4927      	ldr	r1, [pc, #156]	; (800648c <_strtod_l+0x58c>)
 80063f0:	4680      	mov	r8, r0
 80063f2:	428b      	cmp	r3, r1
 80063f4:	d8be      	bhi.n	8006374 <_strtod_l+0x474>
 80063f6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80063fa:	428b      	cmp	r3, r1
 80063fc:	bf86      	itte	hi
 80063fe:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8006402:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8006490 <_strtod_l+0x590>
 8006406:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800640a:	2300      	movs	r3, #0
 800640c:	9305      	str	r3, [sp, #20]
 800640e:	e07b      	b.n	8006508 <_strtod_l+0x608>
 8006410:	07ea      	lsls	r2, r5, #31
 8006412:	d505      	bpl.n	8006420 <_strtod_l+0x520>
 8006414:	9b05      	ldr	r3, [sp, #20]
 8006416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641a:	f7fa f867 	bl	80004ec <__aeabi_dmul>
 800641e:	2301      	movs	r3, #1
 8006420:	9a05      	ldr	r2, [sp, #20]
 8006422:	f10a 0a01 	add.w	sl, sl, #1
 8006426:	3208      	adds	r2, #8
 8006428:	106d      	asrs	r5, r5, #1
 800642a:	9205      	str	r2, [sp, #20]
 800642c:	e7cc      	b.n	80063c8 <_strtod_l+0x4c8>
 800642e:	d0ec      	beq.n	800640a <_strtod_l+0x50a>
 8006430:	426d      	negs	r5, r5
 8006432:	f015 020f 	ands.w	r2, r5, #15
 8006436:	d00a      	beq.n	800644e <_strtod_l+0x54e>
 8006438:	4b12      	ldr	r3, [pc, #72]	; (8006484 <_strtod_l+0x584>)
 800643a:	4640      	mov	r0, r8
 800643c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006440:	4649      	mov	r1, r9
 8006442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006446:	f7fa f97b 	bl	8000740 <__aeabi_ddiv>
 800644a:	4680      	mov	r8, r0
 800644c:	4689      	mov	r9, r1
 800644e:	112d      	asrs	r5, r5, #4
 8006450:	d0db      	beq.n	800640a <_strtod_l+0x50a>
 8006452:	2d1f      	cmp	r5, #31
 8006454:	dd1e      	ble.n	8006494 <_strtod_l+0x594>
 8006456:	2600      	movs	r6, #0
 8006458:	46b3      	mov	fp, r6
 800645a:	960b      	str	r6, [sp, #44]	; 0x2c
 800645c:	9608      	str	r6, [sp, #32]
 800645e:	2322      	movs	r3, #34	; 0x22
 8006460:	f04f 0800 	mov.w	r8, #0
 8006464:	f04f 0900 	mov.w	r9, #0
 8006468:	6023      	str	r3, [r4, #0]
 800646a:	e78d      	b.n	8006388 <_strtod_l+0x488>
 800646c:	0800ac0f 	.word	0x0800ac0f
 8006470:	0800ac4c 	.word	0x0800ac4c
 8006474:	0800ac07 	.word	0x0800ac07
 8006478:	0800ad94 	.word	0x0800ad94
 800647c:	7ff00000 	.word	0x7ff00000
 8006480:	0800b01f 	.word	0x0800b01f
 8006484:	0800af10 	.word	0x0800af10
 8006488:	0800aee8 	.word	0x0800aee8
 800648c:	7ca00000 	.word	0x7ca00000
 8006490:	7fefffff 	.word	0x7fefffff
 8006494:	f015 0310 	ands.w	r3, r5, #16
 8006498:	bf18      	it	ne
 800649a:	236a      	movne	r3, #106	; 0x6a
 800649c:	4640      	mov	r0, r8
 800649e:	9305      	str	r3, [sp, #20]
 80064a0:	4649      	mov	r1, r9
 80064a2:	2300      	movs	r3, #0
 80064a4:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8006770 <_strtod_l+0x870>
 80064a8:	07ea      	lsls	r2, r5, #31
 80064aa:	d504      	bpl.n	80064b6 <_strtod_l+0x5b6>
 80064ac:	e9da 2300 	ldrd	r2, r3, [sl]
 80064b0:	f7fa f81c 	bl	80004ec <__aeabi_dmul>
 80064b4:	2301      	movs	r3, #1
 80064b6:	106d      	asrs	r5, r5, #1
 80064b8:	f10a 0a08 	add.w	sl, sl, #8
 80064bc:	d1f4      	bne.n	80064a8 <_strtod_l+0x5a8>
 80064be:	b10b      	cbz	r3, 80064c4 <_strtod_l+0x5c4>
 80064c0:	4680      	mov	r8, r0
 80064c2:	4689      	mov	r9, r1
 80064c4:	9b05      	ldr	r3, [sp, #20]
 80064c6:	b1bb      	cbz	r3, 80064f8 <_strtod_l+0x5f8>
 80064c8:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80064cc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	4649      	mov	r1, r9
 80064d4:	dd10      	ble.n	80064f8 <_strtod_l+0x5f8>
 80064d6:	2b1f      	cmp	r3, #31
 80064d8:	f340 8128 	ble.w	800672c <_strtod_l+0x82c>
 80064dc:	2b34      	cmp	r3, #52	; 0x34
 80064de:	bfd8      	it	le
 80064e0:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 80064e4:	f04f 0800 	mov.w	r8, #0
 80064e8:	bfcf      	iteee	gt
 80064ea:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80064ee:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80064f2:	4093      	lslle	r3, r2
 80064f4:	ea03 0901 	andle.w	r9, r3, r1
 80064f8:	2200      	movs	r2, #0
 80064fa:	2300      	movs	r3, #0
 80064fc:	4640      	mov	r0, r8
 80064fe:	4649      	mov	r1, r9
 8006500:	f7fa fa5c 	bl	80009bc <__aeabi_dcmpeq>
 8006504:	2800      	cmp	r0, #0
 8006506:	d1a6      	bne.n	8006456 <_strtod_l+0x556>
 8006508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800650a:	465a      	mov	r2, fp
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	4620      	mov	r0, r4
 8006510:	4633      	mov	r3, r6
 8006512:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006514:	f002 f95a 	bl	80087cc <__s2b>
 8006518:	900b      	str	r0, [sp, #44]	; 0x2c
 800651a:	2800      	cmp	r0, #0
 800651c:	f43f af2a 	beq.w	8006374 <_strtod_l+0x474>
 8006520:	2600      	movs	r6, #0
 8006522:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006524:	9b08      	ldr	r3, [sp, #32]
 8006526:	2a00      	cmp	r2, #0
 8006528:	eba3 0307 	sub.w	r3, r3, r7
 800652c:	bfa8      	it	ge
 800652e:	2300      	movge	r3, #0
 8006530:	46b3      	mov	fp, r6
 8006532:	9312      	str	r3, [sp, #72]	; 0x48
 8006534:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006538:	9316      	str	r3, [sp, #88]	; 0x58
 800653a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800653c:	4620      	mov	r0, r4
 800653e:	6859      	ldr	r1, [r3, #4]
 8006540:	f002 f89c 	bl	800867c <_Balloc>
 8006544:	9008      	str	r0, [sp, #32]
 8006546:	2800      	cmp	r0, #0
 8006548:	f43f af18 	beq.w	800637c <_strtod_l+0x47c>
 800654c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800654e:	300c      	adds	r0, #12
 8006550:	691a      	ldr	r2, [r3, #16]
 8006552:	f103 010c 	add.w	r1, r3, #12
 8006556:	3202      	adds	r2, #2
 8006558:	0092      	lsls	r2, r2, #2
 800655a:	f000 fbea 	bl	8006d32 <memcpy>
 800655e:	ab1c      	add	r3, sp, #112	; 0x70
 8006560:	9301      	str	r3, [sp, #4]
 8006562:	ab1b      	add	r3, sp, #108	; 0x6c
 8006564:	9300      	str	r3, [sp, #0]
 8006566:	4642      	mov	r2, r8
 8006568:	464b      	mov	r3, r9
 800656a:	4620      	mov	r0, r4
 800656c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006570:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8006574:	f002 fc56 	bl	8008e24 <__d2b>
 8006578:	901a      	str	r0, [sp, #104]	; 0x68
 800657a:	2800      	cmp	r0, #0
 800657c:	f43f aefe 	beq.w	800637c <_strtod_l+0x47c>
 8006580:	2101      	movs	r1, #1
 8006582:	4620      	mov	r0, r4
 8006584:	f002 f9ba 	bl	80088fc <__i2b>
 8006588:	4683      	mov	fp, r0
 800658a:	2800      	cmp	r0, #0
 800658c:	f43f aef6 	beq.w	800637c <_strtod_l+0x47c>
 8006590:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8006592:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006594:	2f00      	cmp	r7, #0
 8006596:	bfab      	itete	ge
 8006598:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800659a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800659c:	eb07 0a03 	addge.w	sl, r7, r3
 80065a0:	1bdd      	sublt	r5, r3, r7
 80065a2:	9b05      	ldr	r3, [sp, #20]
 80065a4:	bfa8      	it	ge
 80065a6:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80065a8:	eba7 0703 	sub.w	r7, r7, r3
 80065ac:	4417      	add	r7, r2
 80065ae:	4b71      	ldr	r3, [pc, #452]	; (8006774 <_strtod_l+0x874>)
 80065b0:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
 80065b4:	bfb8      	it	lt
 80065b6:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 80065ba:	429f      	cmp	r7, r3
 80065bc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80065c0:	f280 80c7 	bge.w	8006752 <_strtod_l+0x852>
 80065c4:	1bdb      	subs	r3, r3, r7
 80065c6:	2b1f      	cmp	r3, #31
 80065c8:	f04f 0101 	mov.w	r1, #1
 80065cc:	eba2 0203 	sub.w	r2, r2, r3
 80065d0:	f300 80b3 	bgt.w	800673a <_strtod_l+0x83a>
 80065d4:	fa01 f303 	lsl.w	r3, r1, r3
 80065d8:	9313      	str	r3, [sp, #76]	; 0x4c
 80065da:	2300      	movs	r3, #0
 80065dc:	9310      	str	r3, [sp, #64]	; 0x40
 80065de:	eb0a 0702 	add.w	r7, sl, r2
 80065e2:	9b05      	ldr	r3, [sp, #20]
 80065e4:	45ba      	cmp	sl, r7
 80065e6:	4415      	add	r5, r2
 80065e8:	441d      	add	r5, r3
 80065ea:	4653      	mov	r3, sl
 80065ec:	bfa8      	it	ge
 80065ee:	463b      	movge	r3, r7
 80065f0:	42ab      	cmp	r3, r5
 80065f2:	bfa8      	it	ge
 80065f4:	462b      	movge	r3, r5
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	bfc2      	ittt	gt
 80065fa:	1aff      	subgt	r7, r7, r3
 80065fc:	1aed      	subgt	r5, r5, r3
 80065fe:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006602:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006604:	2b00      	cmp	r3, #0
 8006606:	dd17      	ble.n	8006638 <_strtod_l+0x738>
 8006608:	4659      	mov	r1, fp
 800660a:	461a      	mov	r2, r3
 800660c:	4620      	mov	r0, r4
 800660e:	f002 fa33 	bl	8008a78 <__pow5mult>
 8006612:	4683      	mov	fp, r0
 8006614:	2800      	cmp	r0, #0
 8006616:	f43f aeb1 	beq.w	800637c <_strtod_l+0x47c>
 800661a:	4601      	mov	r1, r0
 800661c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800661e:	4620      	mov	r0, r4
 8006620:	f002 f982 	bl	8008928 <__multiply>
 8006624:	900a      	str	r0, [sp, #40]	; 0x28
 8006626:	2800      	cmp	r0, #0
 8006628:	f43f aea8 	beq.w	800637c <_strtod_l+0x47c>
 800662c:	4620      	mov	r0, r4
 800662e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006630:	f002 f864 	bl	80086fc <_Bfree>
 8006634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006636:	931a      	str	r3, [sp, #104]	; 0x68
 8006638:	2f00      	cmp	r7, #0
 800663a:	f300 808f 	bgt.w	800675c <_strtod_l+0x85c>
 800663e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006640:	2b00      	cmp	r3, #0
 8006642:	dd08      	ble.n	8006656 <_strtod_l+0x756>
 8006644:	4620      	mov	r0, r4
 8006646:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006648:	9908      	ldr	r1, [sp, #32]
 800664a:	f002 fa15 	bl	8008a78 <__pow5mult>
 800664e:	9008      	str	r0, [sp, #32]
 8006650:	2800      	cmp	r0, #0
 8006652:	f43f ae93 	beq.w	800637c <_strtod_l+0x47c>
 8006656:	2d00      	cmp	r5, #0
 8006658:	dd08      	ble.n	800666c <_strtod_l+0x76c>
 800665a:	462a      	mov	r2, r5
 800665c:	4620      	mov	r0, r4
 800665e:	9908      	ldr	r1, [sp, #32]
 8006660:	f002 fa64 	bl	8008b2c <__lshift>
 8006664:	9008      	str	r0, [sp, #32]
 8006666:	2800      	cmp	r0, #0
 8006668:	f43f ae88 	beq.w	800637c <_strtod_l+0x47c>
 800666c:	f1ba 0f00 	cmp.w	sl, #0
 8006670:	dd08      	ble.n	8006684 <_strtod_l+0x784>
 8006672:	4659      	mov	r1, fp
 8006674:	4652      	mov	r2, sl
 8006676:	4620      	mov	r0, r4
 8006678:	f002 fa58 	bl	8008b2c <__lshift>
 800667c:	4683      	mov	fp, r0
 800667e:	2800      	cmp	r0, #0
 8006680:	f43f ae7c 	beq.w	800637c <_strtod_l+0x47c>
 8006684:	4620      	mov	r0, r4
 8006686:	9a08      	ldr	r2, [sp, #32]
 8006688:	991a      	ldr	r1, [sp, #104]	; 0x68
 800668a:	f002 fad7 	bl	8008c3c <__mdiff>
 800668e:	4606      	mov	r6, r0
 8006690:	2800      	cmp	r0, #0
 8006692:	f43f ae73 	beq.w	800637c <_strtod_l+0x47c>
 8006696:	2500      	movs	r5, #0
 8006698:	68c3      	ldr	r3, [r0, #12]
 800669a:	4659      	mov	r1, fp
 800669c:	60c5      	str	r5, [r0, #12]
 800669e:	930a      	str	r3, [sp, #40]	; 0x28
 80066a0:	f002 fab0 	bl	8008c04 <__mcmp>
 80066a4:	42a8      	cmp	r0, r5
 80066a6:	da6b      	bge.n	8006780 <_strtod_l+0x880>
 80066a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066aa:	ea53 0308 	orrs.w	r3, r3, r8
 80066ae:	f040 808f 	bne.w	80067d0 <_strtod_l+0x8d0>
 80066b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f040 808a 	bne.w	80067d0 <_strtod_l+0x8d0>
 80066bc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80066c0:	0d1b      	lsrs	r3, r3, #20
 80066c2:	051b      	lsls	r3, r3, #20
 80066c4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80066c8:	f240 8082 	bls.w	80067d0 <_strtod_l+0x8d0>
 80066cc:	6973      	ldr	r3, [r6, #20]
 80066ce:	b913      	cbnz	r3, 80066d6 <_strtod_l+0x7d6>
 80066d0:	6933      	ldr	r3, [r6, #16]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	dd7c      	ble.n	80067d0 <_strtod_l+0x8d0>
 80066d6:	4631      	mov	r1, r6
 80066d8:	2201      	movs	r2, #1
 80066da:	4620      	mov	r0, r4
 80066dc:	f002 fa26 	bl	8008b2c <__lshift>
 80066e0:	4659      	mov	r1, fp
 80066e2:	4606      	mov	r6, r0
 80066e4:	f002 fa8e 	bl	8008c04 <__mcmp>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	dd71      	ble.n	80067d0 <_strtod_l+0x8d0>
 80066ec:	9905      	ldr	r1, [sp, #20]
 80066ee:	464b      	mov	r3, r9
 80066f0:	4a21      	ldr	r2, [pc, #132]	; (8006778 <_strtod_l+0x878>)
 80066f2:	2900      	cmp	r1, #0
 80066f4:	f000 808d 	beq.w	8006812 <_strtod_l+0x912>
 80066f8:	ea02 0109 	and.w	r1, r2, r9
 80066fc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006700:	f300 8087 	bgt.w	8006812 <_strtod_l+0x912>
 8006704:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006708:	f77f aea9 	ble.w	800645e <_strtod_l+0x55e>
 800670c:	4640      	mov	r0, r8
 800670e:	4649      	mov	r1, r9
 8006710:	4b1a      	ldr	r3, [pc, #104]	; (800677c <_strtod_l+0x87c>)
 8006712:	2200      	movs	r2, #0
 8006714:	f7f9 feea 	bl	80004ec <__aeabi_dmul>
 8006718:	4b17      	ldr	r3, [pc, #92]	; (8006778 <_strtod_l+0x878>)
 800671a:	4680      	mov	r8, r0
 800671c:	400b      	ands	r3, r1
 800671e:	4689      	mov	r9, r1
 8006720:	2b00      	cmp	r3, #0
 8006722:	f47f ae35 	bne.w	8006390 <_strtod_l+0x490>
 8006726:	2322      	movs	r3, #34	; 0x22
 8006728:	6023      	str	r3, [r4, #0]
 800672a:	e631      	b.n	8006390 <_strtod_l+0x490>
 800672c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006730:	fa02 f303 	lsl.w	r3, r2, r3
 8006734:	ea03 0808 	and.w	r8, r3, r8
 8006738:	e6de      	b.n	80064f8 <_strtod_l+0x5f8>
 800673a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800673e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8006742:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8006746:	37e2      	adds	r7, #226	; 0xe2
 8006748:	fa01 f307 	lsl.w	r3, r1, r7
 800674c:	9310      	str	r3, [sp, #64]	; 0x40
 800674e:	9113      	str	r1, [sp, #76]	; 0x4c
 8006750:	e745      	b.n	80065de <_strtod_l+0x6de>
 8006752:	2300      	movs	r3, #0
 8006754:	9310      	str	r3, [sp, #64]	; 0x40
 8006756:	2301      	movs	r3, #1
 8006758:	9313      	str	r3, [sp, #76]	; 0x4c
 800675a:	e740      	b.n	80065de <_strtod_l+0x6de>
 800675c:	463a      	mov	r2, r7
 800675e:	4620      	mov	r0, r4
 8006760:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006762:	f002 f9e3 	bl	8008b2c <__lshift>
 8006766:	901a      	str	r0, [sp, #104]	; 0x68
 8006768:	2800      	cmp	r0, #0
 800676a:	f47f af68 	bne.w	800663e <_strtod_l+0x73e>
 800676e:	e605      	b.n	800637c <_strtod_l+0x47c>
 8006770:	0800ac60 	.word	0x0800ac60
 8006774:	fffffc02 	.word	0xfffffc02
 8006778:	7ff00000 	.word	0x7ff00000
 800677c:	39500000 	.word	0x39500000
 8006780:	46ca      	mov	sl, r9
 8006782:	d165      	bne.n	8006850 <_strtod_l+0x950>
 8006784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006786:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800678a:	b352      	cbz	r2, 80067e2 <_strtod_l+0x8e2>
 800678c:	4a9e      	ldr	r2, [pc, #632]	; (8006a08 <_strtod_l+0xb08>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d12a      	bne.n	80067e8 <_strtod_l+0x8e8>
 8006792:	9b05      	ldr	r3, [sp, #20]
 8006794:	4641      	mov	r1, r8
 8006796:	b1fb      	cbz	r3, 80067d8 <_strtod_l+0x8d8>
 8006798:	4b9c      	ldr	r3, [pc, #624]	; (8006a0c <_strtod_l+0xb0c>)
 800679a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800679e:	ea09 0303 	and.w	r3, r9, r3
 80067a2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80067a6:	d81a      	bhi.n	80067de <_strtod_l+0x8de>
 80067a8:	0d1b      	lsrs	r3, r3, #20
 80067aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80067ae:	fa02 f303 	lsl.w	r3, r2, r3
 80067b2:	4299      	cmp	r1, r3
 80067b4:	d118      	bne.n	80067e8 <_strtod_l+0x8e8>
 80067b6:	4b96      	ldr	r3, [pc, #600]	; (8006a10 <_strtod_l+0xb10>)
 80067b8:	459a      	cmp	sl, r3
 80067ba:	d102      	bne.n	80067c2 <_strtod_l+0x8c2>
 80067bc:	3101      	adds	r1, #1
 80067be:	f43f addd 	beq.w	800637c <_strtod_l+0x47c>
 80067c2:	f04f 0800 	mov.w	r8, #0
 80067c6:	4b91      	ldr	r3, [pc, #580]	; (8006a0c <_strtod_l+0xb0c>)
 80067c8:	ea0a 0303 	and.w	r3, sl, r3
 80067cc:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80067d0:	9b05      	ldr	r3, [sp, #20]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d19a      	bne.n	800670c <_strtod_l+0x80c>
 80067d6:	e5db      	b.n	8006390 <_strtod_l+0x490>
 80067d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067dc:	e7e9      	b.n	80067b2 <_strtod_l+0x8b2>
 80067de:	4613      	mov	r3, r2
 80067e0:	e7e7      	b.n	80067b2 <_strtod_l+0x8b2>
 80067e2:	ea53 0308 	orrs.w	r3, r3, r8
 80067e6:	d081      	beq.n	80066ec <_strtod_l+0x7ec>
 80067e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067ea:	b1e3      	cbz	r3, 8006826 <_strtod_l+0x926>
 80067ec:	ea13 0f0a 	tst.w	r3, sl
 80067f0:	d0ee      	beq.n	80067d0 <_strtod_l+0x8d0>
 80067f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f4:	4640      	mov	r0, r8
 80067f6:	4649      	mov	r1, r9
 80067f8:	9a05      	ldr	r2, [sp, #20]
 80067fa:	b1c3      	cbz	r3, 800682e <_strtod_l+0x92e>
 80067fc:	f7ff fb5e 	bl	8005ebc <sulp>
 8006800:	4602      	mov	r2, r0
 8006802:	460b      	mov	r3, r1
 8006804:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006806:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006808:	f7f9 fcba 	bl	8000180 <__adddf3>
 800680c:	4680      	mov	r8, r0
 800680e:	4689      	mov	r9, r1
 8006810:	e7de      	b.n	80067d0 <_strtod_l+0x8d0>
 8006812:	4013      	ands	r3, r2
 8006814:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006818:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800681c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006820:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006824:	e7d4      	b.n	80067d0 <_strtod_l+0x8d0>
 8006826:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006828:	ea13 0f08 	tst.w	r3, r8
 800682c:	e7e0      	b.n	80067f0 <_strtod_l+0x8f0>
 800682e:	f7ff fb45 	bl	8005ebc <sulp>
 8006832:	4602      	mov	r2, r0
 8006834:	460b      	mov	r3, r1
 8006836:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006838:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800683a:	f7f9 fc9f 	bl	800017c <__aeabi_dsub>
 800683e:	2200      	movs	r2, #0
 8006840:	2300      	movs	r3, #0
 8006842:	4680      	mov	r8, r0
 8006844:	4689      	mov	r9, r1
 8006846:	f7fa f8b9 	bl	80009bc <__aeabi_dcmpeq>
 800684a:	2800      	cmp	r0, #0
 800684c:	d0c0      	beq.n	80067d0 <_strtod_l+0x8d0>
 800684e:	e606      	b.n	800645e <_strtod_l+0x55e>
 8006850:	4659      	mov	r1, fp
 8006852:	4630      	mov	r0, r6
 8006854:	f002 fb3c 	bl	8008ed0 <__ratio>
 8006858:	4602      	mov	r2, r0
 800685a:	460b      	mov	r3, r1
 800685c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006860:	2200      	movs	r2, #0
 8006862:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006866:	f7fa f8bd 	bl	80009e4 <__aeabi_dcmple>
 800686a:	2800      	cmp	r0, #0
 800686c:	d06f      	beq.n	800694e <_strtod_l+0xa4e>
 800686e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006870:	2b00      	cmp	r3, #0
 8006872:	d17c      	bne.n	800696e <_strtod_l+0xa6e>
 8006874:	f1b8 0f00 	cmp.w	r8, #0
 8006878:	d159      	bne.n	800692e <_strtod_l+0xa2e>
 800687a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800687e:	2b00      	cmp	r3, #0
 8006880:	d17b      	bne.n	800697a <_strtod_l+0xa7a>
 8006882:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006886:	2200      	movs	r2, #0
 8006888:	4b62      	ldr	r3, [pc, #392]	; (8006a14 <_strtod_l+0xb14>)
 800688a:	f7fa f8a1 	bl	80009d0 <__aeabi_dcmplt>
 800688e:	2800      	cmp	r0, #0
 8006890:	d15a      	bne.n	8006948 <_strtod_l+0xa48>
 8006892:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006896:	2200      	movs	r2, #0
 8006898:	4b5f      	ldr	r3, [pc, #380]	; (8006a18 <_strtod_l+0xb18>)
 800689a:	f7f9 fe27 	bl	80004ec <__aeabi_dmul>
 800689e:	4605      	mov	r5, r0
 80068a0:	460f      	mov	r7, r1
 80068a2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80068a6:	9506      	str	r5, [sp, #24]
 80068a8:	9307      	str	r3, [sp, #28]
 80068aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068ae:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80068b2:	4b56      	ldr	r3, [pc, #344]	; (8006a0c <_strtod_l+0xb0c>)
 80068b4:	4a55      	ldr	r2, [pc, #340]	; (8006a0c <_strtod_l+0xb0c>)
 80068b6:	ea0a 0303 	and.w	r3, sl, r3
 80068ba:	9313      	str	r3, [sp, #76]	; 0x4c
 80068bc:	4b57      	ldr	r3, [pc, #348]	; (8006a1c <_strtod_l+0xb1c>)
 80068be:	ea0a 0202 	and.w	r2, sl, r2
 80068c2:	429a      	cmp	r2, r3
 80068c4:	f040 80b0 	bne.w	8006a28 <_strtod_l+0xb28>
 80068c8:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80068cc:	4640      	mov	r0, r8
 80068ce:	4649      	mov	r1, r9
 80068d0:	f002 fa40 	bl	8008d54 <__ulp>
 80068d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068d8:	f7f9 fe08 	bl	80004ec <__aeabi_dmul>
 80068dc:	4642      	mov	r2, r8
 80068de:	464b      	mov	r3, r9
 80068e0:	f7f9 fc4e 	bl	8000180 <__adddf3>
 80068e4:	f8df a124 	ldr.w	sl, [pc, #292]	; 8006a0c <_strtod_l+0xb0c>
 80068e8:	4a4d      	ldr	r2, [pc, #308]	; (8006a20 <_strtod_l+0xb20>)
 80068ea:	ea01 0a0a 	and.w	sl, r1, sl
 80068ee:	4592      	cmp	sl, r2
 80068f0:	4680      	mov	r8, r0
 80068f2:	d948      	bls.n	8006986 <_strtod_l+0xa86>
 80068f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068f6:	4b46      	ldr	r3, [pc, #280]	; (8006a10 <_strtod_l+0xb10>)
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d103      	bne.n	8006904 <_strtod_l+0xa04>
 80068fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068fe:	3301      	adds	r3, #1
 8006900:	f43f ad3c 	beq.w	800637c <_strtod_l+0x47c>
 8006904:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006908:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8006a10 <_strtod_l+0xb10>
 800690c:	4620      	mov	r0, r4
 800690e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006910:	f001 fef4 	bl	80086fc <_Bfree>
 8006914:	4620      	mov	r0, r4
 8006916:	9908      	ldr	r1, [sp, #32]
 8006918:	f001 fef0 	bl	80086fc <_Bfree>
 800691c:	4659      	mov	r1, fp
 800691e:	4620      	mov	r0, r4
 8006920:	f001 feec 	bl	80086fc <_Bfree>
 8006924:	4631      	mov	r1, r6
 8006926:	4620      	mov	r0, r4
 8006928:	f001 fee8 	bl	80086fc <_Bfree>
 800692c:	e605      	b.n	800653a <_strtod_l+0x63a>
 800692e:	f1b8 0f01 	cmp.w	r8, #1
 8006932:	d103      	bne.n	800693c <_strtod_l+0xa3c>
 8006934:	f1b9 0f00 	cmp.w	r9, #0
 8006938:	f43f ad91 	beq.w	800645e <_strtod_l+0x55e>
 800693c:	2200      	movs	r2, #0
 800693e:	4b39      	ldr	r3, [pc, #228]	; (8006a24 <_strtod_l+0xb24>)
 8006940:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006942:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006946:	e016      	b.n	8006976 <_strtod_l+0xa76>
 8006948:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800694a:	4f33      	ldr	r7, [pc, #204]	; (8006a18 <_strtod_l+0xb18>)
 800694c:	e7a9      	b.n	80068a2 <_strtod_l+0x9a2>
 800694e:	4b32      	ldr	r3, [pc, #200]	; (8006a18 <_strtod_l+0xb18>)
 8006950:	2200      	movs	r2, #0
 8006952:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006956:	f7f9 fdc9 	bl	80004ec <__aeabi_dmul>
 800695a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800695c:	4605      	mov	r5, r0
 800695e:	460f      	mov	r7, r1
 8006960:	2b00      	cmp	r3, #0
 8006962:	d09e      	beq.n	80068a2 <_strtod_l+0x9a2>
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800696c:	e79d      	b.n	80068aa <_strtod_l+0x9aa>
 800696e:	2200      	movs	r2, #0
 8006970:	4b28      	ldr	r3, [pc, #160]	; (8006a14 <_strtod_l+0xb14>)
 8006972:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006976:	4f27      	ldr	r7, [pc, #156]	; (8006a14 <_strtod_l+0xb14>)
 8006978:	e797      	b.n	80068aa <_strtod_l+0x9aa>
 800697a:	2200      	movs	r2, #0
 800697c:	4b29      	ldr	r3, [pc, #164]	; (8006a24 <_strtod_l+0xb24>)
 800697e:	4645      	mov	r5, r8
 8006980:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006984:	e7f7      	b.n	8006976 <_strtod_l+0xa76>
 8006986:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800698a:	9b05      	ldr	r3, [sp, #20]
 800698c:	46ca      	mov	sl, r9
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1bc      	bne.n	800690c <_strtod_l+0xa0c>
 8006992:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006996:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006998:	0d1b      	lsrs	r3, r3, #20
 800699a:	051b      	lsls	r3, r3, #20
 800699c:	429a      	cmp	r2, r3
 800699e:	d1b5      	bne.n	800690c <_strtod_l+0xa0c>
 80069a0:	4628      	mov	r0, r5
 80069a2:	4639      	mov	r1, r7
 80069a4:	f7fa fbd4 	bl	8001150 <__aeabi_d2lz>
 80069a8:	f7f9 fd72 	bl	8000490 <__aeabi_l2d>
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	4628      	mov	r0, r5
 80069b2:	4639      	mov	r1, r7
 80069b4:	f7f9 fbe2 	bl	800017c <__aeabi_dsub>
 80069b8:	460b      	mov	r3, r1
 80069ba:	4602      	mov	r2, r0
 80069bc:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 80069c0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80069c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069c6:	ea4a 0a08 	orr.w	sl, sl, r8
 80069ca:	ea5a 0a03 	orrs.w	sl, sl, r3
 80069ce:	d06c      	beq.n	8006aaa <_strtod_l+0xbaa>
 80069d0:	a309      	add	r3, pc, #36	; (adr r3, 80069f8 <_strtod_l+0xaf8>)
 80069d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d6:	f7f9 fffb 	bl	80009d0 <__aeabi_dcmplt>
 80069da:	2800      	cmp	r0, #0
 80069dc:	f47f acd8 	bne.w	8006390 <_strtod_l+0x490>
 80069e0:	a307      	add	r3, pc, #28	; (adr r3, 8006a00 <_strtod_l+0xb00>)
 80069e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80069ea:	f7fa f80f 	bl	8000a0c <__aeabi_dcmpgt>
 80069ee:	2800      	cmp	r0, #0
 80069f0:	d08c      	beq.n	800690c <_strtod_l+0xa0c>
 80069f2:	e4cd      	b.n	8006390 <_strtod_l+0x490>
 80069f4:	f3af 8000 	nop.w
 80069f8:	94a03595 	.word	0x94a03595
 80069fc:	3fdfffff 	.word	0x3fdfffff
 8006a00:	35afe535 	.word	0x35afe535
 8006a04:	3fe00000 	.word	0x3fe00000
 8006a08:	000fffff 	.word	0x000fffff
 8006a0c:	7ff00000 	.word	0x7ff00000
 8006a10:	7fefffff 	.word	0x7fefffff
 8006a14:	3ff00000 	.word	0x3ff00000
 8006a18:	3fe00000 	.word	0x3fe00000
 8006a1c:	7fe00000 	.word	0x7fe00000
 8006a20:	7c9fffff 	.word	0x7c9fffff
 8006a24:	bff00000 	.word	0xbff00000
 8006a28:	9b05      	ldr	r3, [sp, #20]
 8006a2a:	b333      	cbz	r3, 8006a7a <_strtod_l+0xb7a>
 8006a2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a2e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006a32:	d822      	bhi.n	8006a7a <_strtod_l+0xb7a>
 8006a34:	a328      	add	r3, pc, #160	; (adr r3, 8006ad8 <_strtod_l+0xbd8>)
 8006a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	4639      	mov	r1, r7
 8006a3e:	f7f9 ffd1 	bl	80009e4 <__aeabi_dcmple>
 8006a42:	b1a0      	cbz	r0, 8006a6e <_strtod_l+0xb6e>
 8006a44:	4639      	mov	r1, r7
 8006a46:	4628      	mov	r0, r5
 8006a48:	f7fa f828 	bl	8000a9c <__aeabi_d2uiz>
 8006a4c:	2801      	cmp	r0, #1
 8006a4e:	bf38      	it	cc
 8006a50:	2001      	movcc	r0, #1
 8006a52:	f7f9 fcd1 	bl	80003f8 <__aeabi_ui2d>
 8006a56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a58:	4605      	mov	r5, r0
 8006a5a:	460f      	mov	r7, r1
 8006a5c:	bb03      	cbnz	r3, 8006aa0 <_strtod_l+0xba0>
 8006a5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a62:	9014      	str	r0, [sp, #80]	; 0x50
 8006a64:	9315      	str	r3, [sp, #84]	; 0x54
 8006a66:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006a6a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006a6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a72:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006a76:	1a9b      	subs	r3, r3, r2
 8006a78:	9311      	str	r3, [sp, #68]	; 0x44
 8006a7a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006a7c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006a7e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8006a82:	f002 f967 	bl	8008d54 <__ulp>
 8006a86:	4602      	mov	r2, r0
 8006a88:	460b      	mov	r3, r1
 8006a8a:	4640      	mov	r0, r8
 8006a8c:	4649      	mov	r1, r9
 8006a8e:	f7f9 fd2d 	bl	80004ec <__aeabi_dmul>
 8006a92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a96:	f7f9 fb73 	bl	8000180 <__adddf3>
 8006a9a:	4680      	mov	r8, r0
 8006a9c:	4689      	mov	r9, r1
 8006a9e:	e774      	b.n	800698a <_strtod_l+0xa8a>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006aa8:	e7dd      	b.n	8006a66 <_strtod_l+0xb66>
 8006aaa:	a30d      	add	r3, pc, #52	; (adr r3, 8006ae0 <_strtod_l+0xbe0>)
 8006aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab0:	f7f9 ff8e 	bl	80009d0 <__aeabi_dcmplt>
 8006ab4:	e79b      	b.n	80069ee <_strtod_l+0xaee>
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	930e      	str	r3, [sp, #56]	; 0x38
 8006aba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006abc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006abe:	6013      	str	r3, [r2, #0]
 8006ac0:	f7ff ba5b 	b.w	8005f7a <_strtod_l+0x7a>
 8006ac4:	2a65      	cmp	r2, #101	; 0x65
 8006ac6:	f43f ab52 	beq.w	800616e <_strtod_l+0x26e>
 8006aca:	2a45      	cmp	r2, #69	; 0x45
 8006acc:	f43f ab4f 	beq.w	800616e <_strtod_l+0x26e>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	f7ff bb87 	b.w	80061e4 <_strtod_l+0x2e4>
 8006ad6:	bf00      	nop
 8006ad8:	ffc00000 	.word	0xffc00000
 8006adc:	41dfffff 	.word	0x41dfffff
 8006ae0:	94a03595 	.word	0x94a03595
 8006ae4:	3fcfffff 	.word	0x3fcfffff

08006ae8 <strtod>:
 8006ae8:	460a      	mov	r2, r1
 8006aea:	4601      	mov	r1, r0
 8006aec:	4802      	ldr	r0, [pc, #8]	; (8006af8 <strtod+0x10>)
 8006aee:	4b03      	ldr	r3, [pc, #12]	; (8006afc <strtod+0x14>)
 8006af0:	6800      	ldr	r0, [r0, #0]
 8006af2:	f7ff ba05 	b.w	8005f00 <_strtod_l>
 8006af6:	bf00      	nop
 8006af8:	200001dc 	.word	0x200001dc
 8006afc:	20000024 	.word	0x20000024

08006b00 <_strtol_l.constprop.0>:
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b06:	4686      	mov	lr, r0
 8006b08:	4690      	mov	r8, r2
 8006b0a:	d001      	beq.n	8006b10 <_strtol_l.constprop.0+0x10>
 8006b0c:	2b24      	cmp	r3, #36	; 0x24
 8006b0e:	d906      	bls.n	8006b1e <_strtol_l.constprop.0+0x1e>
 8006b10:	f000 f8d4 	bl	8006cbc <__errno>
 8006b14:	2316      	movs	r3, #22
 8006b16:	6003      	str	r3, [r0, #0]
 8006b18:	2000      	movs	r0, #0
 8006b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b1e:	460d      	mov	r5, r1
 8006b20:	4835      	ldr	r0, [pc, #212]	; (8006bf8 <_strtol_l.constprop.0+0xf8>)
 8006b22:	462a      	mov	r2, r5
 8006b24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006b28:	5d06      	ldrb	r6, [r0, r4]
 8006b2a:	f016 0608 	ands.w	r6, r6, #8
 8006b2e:	d1f8      	bne.n	8006b22 <_strtol_l.constprop.0+0x22>
 8006b30:	2c2d      	cmp	r4, #45	; 0x2d
 8006b32:	d12e      	bne.n	8006b92 <_strtol_l.constprop.0+0x92>
 8006b34:	2601      	movs	r6, #1
 8006b36:	782c      	ldrb	r4, [r5, #0]
 8006b38:	1c95      	adds	r5, r2, #2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d057      	beq.n	8006bee <_strtol_l.constprop.0+0xee>
 8006b3e:	2b10      	cmp	r3, #16
 8006b40:	d109      	bne.n	8006b56 <_strtol_l.constprop.0+0x56>
 8006b42:	2c30      	cmp	r4, #48	; 0x30
 8006b44:	d107      	bne.n	8006b56 <_strtol_l.constprop.0+0x56>
 8006b46:	782a      	ldrb	r2, [r5, #0]
 8006b48:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006b4c:	2a58      	cmp	r2, #88	; 0x58
 8006b4e:	d149      	bne.n	8006be4 <_strtol_l.constprop.0+0xe4>
 8006b50:	2310      	movs	r3, #16
 8006b52:	786c      	ldrb	r4, [r5, #1]
 8006b54:	3502      	adds	r5, #2
 8006b56:	2200      	movs	r2, #0
 8006b58:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8006b5c:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8006b60:	fbbc f9f3 	udiv	r9, ip, r3
 8006b64:	4610      	mov	r0, r2
 8006b66:	fb03 ca19 	mls	sl, r3, r9, ip
 8006b6a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8006b6e:	2f09      	cmp	r7, #9
 8006b70:	d814      	bhi.n	8006b9c <_strtol_l.constprop.0+0x9c>
 8006b72:	463c      	mov	r4, r7
 8006b74:	42a3      	cmp	r3, r4
 8006b76:	dd20      	ble.n	8006bba <_strtol_l.constprop.0+0xba>
 8006b78:	1c57      	adds	r7, r2, #1
 8006b7a:	d007      	beq.n	8006b8c <_strtol_l.constprop.0+0x8c>
 8006b7c:	4581      	cmp	r9, r0
 8006b7e:	d319      	bcc.n	8006bb4 <_strtol_l.constprop.0+0xb4>
 8006b80:	d101      	bne.n	8006b86 <_strtol_l.constprop.0+0x86>
 8006b82:	45a2      	cmp	sl, r4
 8006b84:	db16      	blt.n	8006bb4 <_strtol_l.constprop.0+0xb4>
 8006b86:	2201      	movs	r2, #1
 8006b88:	fb00 4003 	mla	r0, r0, r3, r4
 8006b8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006b90:	e7eb      	b.n	8006b6a <_strtol_l.constprop.0+0x6a>
 8006b92:	2c2b      	cmp	r4, #43	; 0x2b
 8006b94:	bf04      	itt	eq
 8006b96:	782c      	ldrbeq	r4, [r5, #0]
 8006b98:	1c95      	addeq	r5, r2, #2
 8006b9a:	e7ce      	b.n	8006b3a <_strtol_l.constprop.0+0x3a>
 8006b9c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006ba0:	2f19      	cmp	r7, #25
 8006ba2:	d801      	bhi.n	8006ba8 <_strtol_l.constprop.0+0xa8>
 8006ba4:	3c37      	subs	r4, #55	; 0x37
 8006ba6:	e7e5      	b.n	8006b74 <_strtol_l.constprop.0+0x74>
 8006ba8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8006bac:	2f19      	cmp	r7, #25
 8006bae:	d804      	bhi.n	8006bba <_strtol_l.constprop.0+0xba>
 8006bb0:	3c57      	subs	r4, #87	; 0x57
 8006bb2:	e7df      	b.n	8006b74 <_strtol_l.constprop.0+0x74>
 8006bb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006bb8:	e7e8      	b.n	8006b8c <_strtol_l.constprop.0+0x8c>
 8006bba:	1c53      	adds	r3, r2, #1
 8006bbc:	d108      	bne.n	8006bd0 <_strtol_l.constprop.0+0xd0>
 8006bbe:	2322      	movs	r3, #34	; 0x22
 8006bc0:	4660      	mov	r0, ip
 8006bc2:	f8ce 3000 	str.w	r3, [lr]
 8006bc6:	f1b8 0f00 	cmp.w	r8, #0
 8006bca:	d0a6      	beq.n	8006b1a <_strtol_l.constprop.0+0x1a>
 8006bcc:	1e69      	subs	r1, r5, #1
 8006bce:	e006      	b.n	8006bde <_strtol_l.constprop.0+0xde>
 8006bd0:	b106      	cbz	r6, 8006bd4 <_strtol_l.constprop.0+0xd4>
 8006bd2:	4240      	negs	r0, r0
 8006bd4:	f1b8 0f00 	cmp.w	r8, #0
 8006bd8:	d09f      	beq.n	8006b1a <_strtol_l.constprop.0+0x1a>
 8006bda:	2a00      	cmp	r2, #0
 8006bdc:	d1f6      	bne.n	8006bcc <_strtol_l.constprop.0+0xcc>
 8006bde:	f8c8 1000 	str.w	r1, [r8]
 8006be2:	e79a      	b.n	8006b1a <_strtol_l.constprop.0+0x1a>
 8006be4:	2430      	movs	r4, #48	; 0x30
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1b5      	bne.n	8006b56 <_strtol_l.constprop.0+0x56>
 8006bea:	2308      	movs	r3, #8
 8006bec:	e7b3      	b.n	8006b56 <_strtol_l.constprop.0+0x56>
 8006bee:	2c30      	cmp	r4, #48	; 0x30
 8006bf0:	d0a9      	beq.n	8006b46 <_strtol_l.constprop.0+0x46>
 8006bf2:	230a      	movs	r3, #10
 8006bf4:	e7af      	b.n	8006b56 <_strtol_l.constprop.0+0x56>
 8006bf6:	bf00      	nop
 8006bf8:	0800ac91 	.word	0x0800ac91

08006bfc <strtol>:
 8006bfc:	4613      	mov	r3, r2
 8006bfe:	460a      	mov	r2, r1
 8006c00:	4601      	mov	r1, r0
 8006c02:	4802      	ldr	r0, [pc, #8]	; (8006c0c <strtol+0x10>)
 8006c04:	6800      	ldr	r0, [r0, #0]
 8006c06:	f7ff bf7b 	b.w	8006b00 <_strtol_l.constprop.0>
 8006c0a:	bf00      	nop
 8006c0c:	200001dc 	.word	0x200001dc

08006c10 <_fwalk_sglue>:
 8006c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c14:	4607      	mov	r7, r0
 8006c16:	4688      	mov	r8, r1
 8006c18:	4614      	mov	r4, r2
 8006c1a:	2600      	movs	r6, #0
 8006c1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c20:	f1b9 0901 	subs.w	r9, r9, #1
 8006c24:	d505      	bpl.n	8006c32 <_fwalk_sglue+0x22>
 8006c26:	6824      	ldr	r4, [r4, #0]
 8006c28:	2c00      	cmp	r4, #0
 8006c2a:	d1f7      	bne.n	8006c1c <_fwalk_sglue+0xc>
 8006c2c:	4630      	mov	r0, r6
 8006c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c32:	89ab      	ldrh	r3, [r5, #12]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d907      	bls.n	8006c48 <_fwalk_sglue+0x38>
 8006c38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	d003      	beq.n	8006c48 <_fwalk_sglue+0x38>
 8006c40:	4629      	mov	r1, r5
 8006c42:	4638      	mov	r0, r7
 8006c44:	47c0      	blx	r8
 8006c46:	4306      	orrs	r6, r0
 8006c48:	3568      	adds	r5, #104	; 0x68
 8006c4a:	e7e9      	b.n	8006c20 <_fwalk_sglue+0x10>

08006c4c <strncmp>:
 8006c4c:	b510      	push	{r4, lr}
 8006c4e:	b16a      	cbz	r2, 8006c6c <strncmp+0x20>
 8006c50:	3901      	subs	r1, #1
 8006c52:	1884      	adds	r4, r0, r2
 8006c54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c58:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d103      	bne.n	8006c68 <strncmp+0x1c>
 8006c60:	42a0      	cmp	r0, r4
 8006c62:	d001      	beq.n	8006c68 <strncmp+0x1c>
 8006c64:	2a00      	cmp	r2, #0
 8006c66:	d1f5      	bne.n	8006c54 <strncmp+0x8>
 8006c68:	1ad0      	subs	r0, r2, r3
 8006c6a:	bd10      	pop	{r4, pc}
 8006c6c:	4610      	mov	r0, r2
 8006c6e:	e7fc      	b.n	8006c6a <strncmp+0x1e>

08006c70 <memmove>:
 8006c70:	4288      	cmp	r0, r1
 8006c72:	b510      	push	{r4, lr}
 8006c74:	eb01 0402 	add.w	r4, r1, r2
 8006c78:	d902      	bls.n	8006c80 <memmove+0x10>
 8006c7a:	4284      	cmp	r4, r0
 8006c7c:	4623      	mov	r3, r4
 8006c7e:	d807      	bhi.n	8006c90 <memmove+0x20>
 8006c80:	1e43      	subs	r3, r0, #1
 8006c82:	42a1      	cmp	r1, r4
 8006c84:	d008      	beq.n	8006c98 <memmove+0x28>
 8006c86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c8e:	e7f8      	b.n	8006c82 <memmove+0x12>
 8006c90:	4601      	mov	r1, r0
 8006c92:	4402      	add	r2, r0
 8006c94:	428a      	cmp	r2, r1
 8006c96:	d100      	bne.n	8006c9a <memmove+0x2a>
 8006c98:	bd10      	pop	{r4, pc}
 8006c9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ca2:	e7f7      	b.n	8006c94 <memmove+0x24>

08006ca4 <memset>:
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	4402      	add	r2, r0
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d100      	bne.n	8006cae <memset+0xa>
 8006cac:	4770      	bx	lr
 8006cae:	f803 1b01 	strb.w	r1, [r3], #1
 8006cb2:	e7f9      	b.n	8006ca8 <memset+0x4>

08006cb4 <_localeconv_r>:
 8006cb4:	4800      	ldr	r0, [pc, #0]	; (8006cb8 <_localeconv_r+0x4>)
 8006cb6:	4770      	bx	lr
 8006cb8:	20000114 	.word	0x20000114

08006cbc <__errno>:
 8006cbc:	4b01      	ldr	r3, [pc, #4]	; (8006cc4 <__errno+0x8>)
 8006cbe:	6818      	ldr	r0, [r3, #0]
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop
 8006cc4:	200001dc 	.word	0x200001dc

08006cc8 <__libc_init_array>:
 8006cc8:	b570      	push	{r4, r5, r6, lr}
 8006cca:	2600      	movs	r6, #0
 8006ccc:	4d0c      	ldr	r5, [pc, #48]	; (8006d00 <__libc_init_array+0x38>)
 8006cce:	4c0d      	ldr	r4, [pc, #52]	; (8006d04 <__libc_init_array+0x3c>)
 8006cd0:	1b64      	subs	r4, r4, r5
 8006cd2:	10a4      	asrs	r4, r4, #2
 8006cd4:	42a6      	cmp	r6, r4
 8006cd6:	d109      	bne.n	8006cec <__libc_init_array+0x24>
 8006cd8:	f002 fe06 	bl	80098e8 <_init>
 8006cdc:	2600      	movs	r6, #0
 8006cde:	4d0a      	ldr	r5, [pc, #40]	; (8006d08 <__libc_init_array+0x40>)
 8006ce0:	4c0a      	ldr	r4, [pc, #40]	; (8006d0c <__libc_init_array+0x44>)
 8006ce2:	1b64      	subs	r4, r4, r5
 8006ce4:	10a4      	asrs	r4, r4, #2
 8006ce6:	42a6      	cmp	r6, r4
 8006ce8:	d105      	bne.n	8006cf6 <__libc_init_array+0x2e>
 8006cea:	bd70      	pop	{r4, r5, r6, pc}
 8006cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cf0:	4798      	blx	r3
 8006cf2:	3601      	adds	r6, #1
 8006cf4:	e7ee      	b.n	8006cd4 <__libc_init_array+0xc>
 8006cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cfa:	4798      	blx	r3
 8006cfc:	3601      	adds	r6, #1
 8006cfe:	e7f2      	b.n	8006ce6 <__libc_init_array+0x1e>
 8006d00:	0800b020 	.word	0x0800b020
 8006d04:	0800b020 	.word	0x0800b020
 8006d08:	0800b020 	.word	0x0800b020
 8006d0c:	0800b024 	.word	0x0800b024

08006d10 <__retarget_lock_init_recursive>:
 8006d10:	4770      	bx	lr

08006d12 <__retarget_lock_acquire_recursive>:
 8006d12:	4770      	bx	lr

08006d14 <__retarget_lock_release_recursive>:
 8006d14:	4770      	bx	lr

08006d16 <memchr>:
 8006d16:	4603      	mov	r3, r0
 8006d18:	b510      	push	{r4, lr}
 8006d1a:	b2c9      	uxtb	r1, r1
 8006d1c:	4402      	add	r2, r0
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	4618      	mov	r0, r3
 8006d22:	d101      	bne.n	8006d28 <memchr+0x12>
 8006d24:	2000      	movs	r0, #0
 8006d26:	e003      	b.n	8006d30 <memchr+0x1a>
 8006d28:	7804      	ldrb	r4, [r0, #0]
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	428c      	cmp	r4, r1
 8006d2e:	d1f6      	bne.n	8006d1e <memchr+0x8>
 8006d30:	bd10      	pop	{r4, pc}

08006d32 <memcpy>:
 8006d32:	440a      	add	r2, r1
 8006d34:	4291      	cmp	r1, r2
 8006d36:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006d3a:	d100      	bne.n	8006d3e <memcpy+0xc>
 8006d3c:	4770      	bx	lr
 8006d3e:	b510      	push	{r4, lr}
 8006d40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d44:	4291      	cmp	r1, r2
 8006d46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d4a:	d1f9      	bne.n	8006d40 <memcpy+0xe>
 8006d4c:	bd10      	pop	{r4, pc}
	...

08006d50 <nan>:
 8006d50:	2000      	movs	r0, #0
 8006d52:	4901      	ldr	r1, [pc, #4]	; (8006d58 <nan+0x8>)
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	7ff80000 	.word	0x7ff80000

08006d5c <quorem>:
 8006d5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d60:	6903      	ldr	r3, [r0, #16]
 8006d62:	690c      	ldr	r4, [r1, #16]
 8006d64:	4607      	mov	r7, r0
 8006d66:	42a3      	cmp	r3, r4
 8006d68:	db7f      	blt.n	8006e6a <quorem+0x10e>
 8006d6a:	3c01      	subs	r4, #1
 8006d6c:	f100 0514 	add.w	r5, r0, #20
 8006d70:	f101 0814 	add.w	r8, r1, #20
 8006d74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d78:	9301      	str	r3, [sp, #4]
 8006d7a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d82:	3301      	adds	r3, #1
 8006d84:	429a      	cmp	r2, r3
 8006d86:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d8a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006d8e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d92:	d331      	bcc.n	8006df8 <quorem+0x9c>
 8006d94:	f04f 0e00 	mov.w	lr, #0
 8006d98:	4640      	mov	r0, r8
 8006d9a:	46ac      	mov	ip, r5
 8006d9c:	46f2      	mov	sl, lr
 8006d9e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006da2:	b293      	uxth	r3, r2
 8006da4:	fb06 e303 	mla	r3, r6, r3, lr
 8006da8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006dac:	0c1a      	lsrs	r2, r3, #16
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	fb06 220e 	mla	r2, r6, lr, r2
 8006db4:	ebaa 0303 	sub.w	r3, sl, r3
 8006db8:	f8dc a000 	ldr.w	sl, [ip]
 8006dbc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006dc0:	fa1f fa8a 	uxth.w	sl, sl
 8006dc4:	4453      	add	r3, sl
 8006dc6:	f8dc a000 	ldr.w	sl, [ip]
 8006dca:	b292      	uxth	r2, r2
 8006dcc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006dd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006dda:	4581      	cmp	r9, r0
 8006ddc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006de0:	f84c 3b04 	str.w	r3, [ip], #4
 8006de4:	d2db      	bcs.n	8006d9e <quorem+0x42>
 8006de6:	f855 300b 	ldr.w	r3, [r5, fp]
 8006dea:	b92b      	cbnz	r3, 8006df8 <quorem+0x9c>
 8006dec:	9b01      	ldr	r3, [sp, #4]
 8006dee:	3b04      	subs	r3, #4
 8006df0:	429d      	cmp	r5, r3
 8006df2:	461a      	mov	r2, r3
 8006df4:	d32d      	bcc.n	8006e52 <quorem+0xf6>
 8006df6:	613c      	str	r4, [r7, #16]
 8006df8:	4638      	mov	r0, r7
 8006dfa:	f001 ff03 	bl	8008c04 <__mcmp>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	db23      	blt.n	8006e4a <quorem+0xee>
 8006e02:	4629      	mov	r1, r5
 8006e04:	2000      	movs	r0, #0
 8006e06:	3601      	adds	r6, #1
 8006e08:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e0c:	f8d1 c000 	ldr.w	ip, [r1]
 8006e10:	b293      	uxth	r3, r2
 8006e12:	1ac3      	subs	r3, r0, r3
 8006e14:	0c12      	lsrs	r2, r2, #16
 8006e16:	fa1f f08c 	uxth.w	r0, ip
 8006e1a:	4403      	add	r3, r0
 8006e1c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006e20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e2a:	45c1      	cmp	r9, r8
 8006e2c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006e30:	f841 3b04 	str.w	r3, [r1], #4
 8006e34:	d2e8      	bcs.n	8006e08 <quorem+0xac>
 8006e36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e3e:	b922      	cbnz	r2, 8006e4a <quorem+0xee>
 8006e40:	3b04      	subs	r3, #4
 8006e42:	429d      	cmp	r5, r3
 8006e44:	461a      	mov	r2, r3
 8006e46:	d30a      	bcc.n	8006e5e <quorem+0x102>
 8006e48:	613c      	str	r4, [r7, #16]
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	b003      	add	sp, #12
 8006e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e52:	6812      	ldr	r2, [r2, #0]
 8006e54:	3b04      	subs	r3, #4
 8006e56:	2a00      	cmp	r2, #0
 8006e58:	d1cd      	bne.n	8006df6 <quorem+0x9a>
 8006e5a:	3c01      	subs	r4, #1
 8006e5c:	e7c8      	b.n	8006df0 <quorem+0x94>
 8006e5e:	6812      	ldr	r2, [r2, #0]
 8006e60:	3b04      	subs	r3, #4
 8006e62:	2a00      	cmp	r2, #0
 8006e64:	d1f0      	bne.n	8006e48 <quorem+0xec>
 8006e66:	3c01      	subs	r4, #1
 8006e68:	e7eb      	b.n	8006e42 <quorem+0xe6>
 8006e6a:	2000      	movs	r0, #0
 8006e6c:	e7ee      	b.n	8006e4c <quorem+0xf0>
	...

08006e70 <_dtoa_r>:
 8006e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e74:	4616      	mov	r6, r2
 8006e76:	461f      	mov	r7, r3
 8006e78:	69c4      	ldr	r4, [r0, #28]
 8006e7a:	b099      	sub	sp, #100	; 0x64
 8006e7c:	4605      	mov	r5, r0
 8006e7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006e82:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006e86:	b974      	cbnz	r4, 8006ea6 <_dtoa_r+0x36>
 8006e88:	2010      	movs	r0, #16
 8006e8a:	f001 fa87 	bl	800839c <malloc>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	61e8      	str	r0, [r5, #28]
 8006e92:	b920      	cbnz	r0, 8006e9e <_dtoa_r+0x2e>
 8006e94:	21ef      	movs	r1, #239	; 0xef
 8006e96:	4bac      	ldr	r3, [pc, #688]	; (8007148 <_dtoa_r+0x2d8>)
 8006e98:	48ac      	ldr	r0, [pc, #688]	; (800714c <_dtoa_r+0x2dc>)
 8006e9a:	f002 f961 	bl	8009160 <__assert_func>
 8006e9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ea2:	6004      	str	r4, [r0, #0]
 8006ea4:	60c4      	str	r4, [r0, #12]
 8006ea6:	69eb      	ldr	r3, [r5, #28]
 8006ea8:	6819      	ldr	r1, [r3, #0]
 8006eaa:	b151      	cbz	r1, 8006ec2 <_dtoa_r+0x52>
 8006eac:	685a      	ldr	r2, [r3, #4]
 8006eae:	2301      	movs	r3, #1
 8006eb0:	4093      	lsls	r3, r2
 8006eb2:	604a      	str	r2, [r1, #4]
 8006eb4:	608b      	str	r3, [r1, #8]
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	f001 fc20 	bl	80086fc <_Bfree>
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	69eb      	ldr	r3, [r5, #28]
 8006ec0:	601a      	str	r2, [r3, #0]
 8006ec2:	1e3b      	subs	r3, r7, #0
 8006ec4:	bfaf      	iteee	ge
 8006ec6:	2300      	movge	r3, #0
 8006ec8:	2201      	movlt	r2, #1
 8006eca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006ece:	9305      	strlt	r3, [sp, #20]
 8006ed0:	bfa8      	it	ge
 8006ed2:	f8c8 3000 	strge.w	r3, [r8]
 8006ed6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006eda:	4b9d      	ldr	r3, [pc, #628]	; (8007150 <_dtoa_r+0x2e0>)
 8006edc:	bfb8      	it	lt
 8006ede:	f8c8 2000 	strlt.w	r2, [r8]
 8006ee2:	ea33 0309 	bics.w	r3, r3, r9
 8006ee6:	d119      	bne.n	8006f1c <_dtoa_r+0xac>
 8006ee8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006eec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006eee:	6013      	str	r3, [r2, #0]
 8006ef0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ef4:	4333      	orrs	r3, r6
 8006ef6:	f000 8589 	beq.w	8007a0c <_dtoa_r+0xb9c>
 8006efa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006efc:	b953      	cbnz	r3, 8006f14 <_dtoa_r+0xa4>
 8006efe:	4b95      	ldr	r3, [pc, #596]	; (8007154 <_dtoa_r+0x2e4>)
 8006f00:	e023      	b.n	8006f4a <_dtoa_r+0xda>
 8006f02:	4b95      	ldr	r3, [pc, #596]	; (8007158 <_dtoa_r+0x2e8>)
 8006f04:	9303      	str	r3, [sp, #12]
 8006f06:	3308      	adds	r3, #8
 8006f08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006f0a:	6013      	str	r3, [r2, #0]
 8006f0c:	9803      	ldr	r0, [sp, #12]
 8006f0e:	b019      	add	sp, #100	; 0x64
 8006f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f14:	4b8f      	ldr	r3, [pc, #572]	; (8007154 <_dtoa_r+0x2e4>)
 8006f16:	9303      	str	r3, [sp, #12]
 8006f18:	3303      	adds	r3, #3
 8006f1a:	e7f5      	b.n	8006f08 <_dtoa_r+0x98>
 8006f1c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006f20:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006f24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f28:	2200      	movs	r2, #0
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	f7f9 fd46 	bl	80009bc <__aeabi_dcmpeq>
 8006f30:	4680      	mov	r8, r0
 8006f32:	b160      	cbz	r0, 8006f4e <_dtoa_r+0xde>
 8006f34:	2301      	movs	r3, #1
 8006f36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f38:	6013      	str	r3, [r2, #0]
 8006f3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f000 8562 	beq.w	8007a06 <_dtoa_r+0xb96>
 8006f42:	4b86      	ldr	r3, [pc, #536]	; (800715c <_dtoa_r+0x2ec>)
 8006f44:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006f46:	6013      	str	r3, [r2, #0]
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	9303      	str	r3, [sp, #12]
 8006f4c:	e7de      	b.n	8006f0c <_dtoa_r+0x9c>
 8006f4e:	ab16      	add	r3, sp, #88	; 0x58
 8006f50:	9301      	str	r3, [sp, #4]
 8006f52:	ab17      	add	r3, sp, #92	; 0x5c
 8006f54:	9300      	str	r3, [sp, #0]
 8006f56:	4628      	mov	r0, r5
 8006f58:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006f5c:	f001 ff62 	bl	8008e24 <__d2b>
 8006f60:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006f64:	4682      	mov	sl, r0
 8006f66:	2c00      	cmp	r4, #0
 8006f68:	d07e      	beq.n	8007068 <_dtoa_r+0x1f8>
 8006f6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f70:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006f74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f78:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006f7c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006f80:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006f84:	4619      	mov	r1, r3
 8006f86:	2200      	movs	r2, #0
 8006f88:	4b75      	ldr	r3, [pc, #468]	; (8007160 <_dtoa_r+0x2f0>)
 8006f8a:	f7f9 f8f7 	bl	800017c <__aeabi_dsub>
 8006f8e:	a368      	add	r3, pc, #416	; (adr r3, 8007130 <_dtoa_r+0x2c0>)
 8006f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f94:	f7f9 faaa 	bl	80004ec <__aeabi_dmul>
 8006f98:	a367      	add	r3, pc, #412	; (adr r3, 8007138 <_dtoa_r+0x2c8>)
 8006f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9e:	f7f9 f8ef 	bl	8000180 <__adddf3>
 8006fa2:	4606      	mov	r6, r0
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	460f      	mov	r7, r1
 8006fa8:	f7f9 fa36 	bl	8000418 <__aeabi_i2d>
 8006fac:	a364      	add	r3, pc, #400	; (adr r3, 8007140 <_dtoa_r+0x2d0>)
 8006fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb2:	f7f9 fa9b 	bl	80004ec <__aeabi_dmul>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	460b      	mov	r3, r1
 8006fba:	4630      	mov	r0, r6
 8006fbc:	4639      	mov	r1, r7
 8006fbe:	f7f9 f8df 	bl	8000180 <__adddf3>
 8006fc2:	4606      	mov	r6, r0
 8006fc4:	460f      	mov	r7, r1
 8006fc6:	f7f9 fd41 	bl	8000a4c <__aeabi_d2iz>
 8006fca:	2200      	movs	r2, #0
 8006fcc:	4683      	mov	fp, r0
 8006fce:	2300      	movs	r3, #0
 8006fd0:	4630      	mov	r0, r6
 8006fd2:	4639      	mov	r1, r7
 8006fd4:	f7f9 fcfc 	bl	80009d0 <__aeabi_dcmplt>
 8006fd8:	b148      	cbz	r0, 8006fee <_dtoa_r+0x17e>
 8006fda:	4658      	mov	r0, fp
 8006fdc:	f7f9 fa1c 	bl	8000418 <__aeabi_i2d>
 8006fe0:	4632      	mov	r2, r6
 8006fe2:	463b      	mov	r3, r7
 8006fe4:	f7f9 fcea 	bl	80009bc <__aeabi_dcmpeq>
 8006fe8:	b908      	cbnz	r0, 8006fee <_dtoa_r+0x17e>
 8006fea:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006fee:	f1bb 0f16 	cmp.w	fp, #22
 8006ff2:	d857      	bhi.n	80070a4 <_dtoa_r+0x234>
 8006ff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ff8:	4b5a      	ldr	r3, [pc, #360]	; (8007164 <_dtoa_r+0x2f4>)
 8006ffa:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007002:	f7f9 fce5 	bl	80009d0 <__aeabi_dcmplt>
 8007006:	2800      	cmp	r0, #0
 8007008:	d04e      	beq.n	80070a8 <_dtoa_r+0x238>
 800700a:	2300      	movs	r3, #0
 800700c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007010:	930f      	str	r3, [sp, #60]	; 0x3c
 8007012:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007014:	1b1b      	subs	r3, r3, r4
 8007016:	1e5a      	subs	r2, r3, #1
 8007018:	bf46      	itte	mi
 800701a:	f1c3 0901 	rsbmi	r9, r3, #1
 800701e:	2300      	movmi	r3, #0
 8007020:	f04f 0900 	movpl.w	r9, #0
 8007024:	9209      	str	r2, [sp, #36]	; 0x24
 8007026:	bf48      	it	mi
 8007028:	9309      	strmi	r3, [sp, #36]	; 0x24
 800702a:	f1bb 0f00 	cmp.w	fp, #0
 800702e:	db3d      	blt.n	80070ac <_dtoa_r+0x23c>
 8007030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007032:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007036:	445b      	add	r3, fp
 8007038:	9309      	str	r3, [sp, #36]	; 0x24
 800703a:	2300      	movs	r3, #0
 800703c:	930a      	str	r3, [sp, #40]	; 0x28
 800703e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007040:	2b09      	cmp	r3, #9
 8007042:	d867      	bhi.n	8007114 <_dtoa_r+0x2a4>
 8007044:	2b05      	cmp	r3, #5
 8007046:	bfc4      	itt	gt
 8007048:	3b04      	subgt	r3, #4
 800704a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800704c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800704e:	bfc8      	it	gt
 8007050:	2400      	movgt	r4, #0
 8007052:	f1a3 0302 	sub.w	r3, r3, #2
 8007056:	bfd8      	it	le
 8007058:	2401      	movle	r4, #1
 800705a:	2b03      	cmp	r3, #3
 800705c:	f200 8086 	bhi.w	800716c <_dtoa_r+0x2fc>
 8007060:	e8df f003 	tbb	[pc, r3]
 8007064:	5637392c 	.word	0x5637392c
 8007068:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800706c:	441c      	add	r4, r3
 800706e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007072:	2b20      	cmp	r3, #32
 8007074:	bfc1      	itttt	gt
 8007076:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800707a:	fa09 f903 	lslgt.w	r9, r9, r3
 800707e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8007082:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007086:	bfd6      	itet	le
 8007088:	f1c3 0320 	rsble	r3, r3, #32
 800708c:	ea49 0003 	orrgt.w	r0, r9, r3
 8007090:	fa06 f003 	lslle.w	r0, r6, r3
 8007094:	f7f9 f9b0 	bl	80003f8 <__aeabi_ui2d>
 8007098:	2201      	movs	r2, #1
 800709a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800709e:	3c01      	subs	r4, #1
 80070a0:	9213      	str	r2, [sp, #76]	; 0x4c
 80070a2:	e76f      	b.n	8006f84 <_dtoa_r+0x114>
 80070a4:	2301      	movs	r3, #1
 80070a6:	e7b3      	b.n	8007010 <_dtoa_r+0x1a0>
 80070a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80070aa:	e7b2      	b.n	8007012 <_dtoa_r+0x1a2>
 80070ac:	f1cb 0300 	rsb	r3, fp, #0
 80070b0:	930a      	str	r3, [sp, #40]	; 0x28
 80070b2:	2300      	movs	r3, #0
 80070b4:	eba9 090b 	sub.w	r9, r9, fp
 80070b8:	930e      	str	r3, [sp, #56]	; 0x38
 80070ba:	e7c0      	b.n	800703e <_dtoa_r+0x1ce>
 80070bc:	2300      	movs	r3, #0
 80070be:	930b      	str	r3, [sp, #44]	; 0x2c
 80070c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	dc55      	bgt.n	8007172 <_dtoa_r+0x302>
 80070c6:	2301      	movs	r3, #1
 80070c8:	461a      	mov	r2, r3
 80070ca:	9306      	str	r3, [sp, #24]
 80070cc:	9308      	str	r3, [sp, #32]
 80070ce:	9223      	str	r2, [sp, #140]	; 0x8c
 80070d0:	e00b      	b.n	80070ea <_dtoa_r+0x27a>
 80070d2:	2301      	movs	r3, #1
 80070d4:	e7f3      	b.n	80070be <_dtoa_r+0x24e>
 80070d6:	2300      	movs	r3, #0
 80070d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80070da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070dc:	445b      	add	r3, fp
 80070de:	9306      	str	r3, [sp, #24]
 80070e0:	3301      	adds	r3, #1
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	9308      	str	r3, [sp, #32]
 80070e6:	bfb8      	it	lt
 80070e8:	2301      	movlt	r3, #1
 80070ea:	2100      	movs	r1, #0
 80070ec:	2204      	movs	r2, #4
 80070ee:	69e8      	ldr	r0, [r5, #28]
 80070f0:	f102 0614 	add.w	r6, r2, #20
 80070f4:	429e      	cmp	r6, r3
 80070f6:	d940      	bls.n	800717a <_dtoa_r+0x30a>
 80070f8:	6041      	str	r1, [r0, #4]
 80070fa:	4628      	mov	r0, r5
 80070fc:	f001 fabe 	bl	800867c <_Balloc>
 8007100:	9003      	str	r0, [sp, #12]
 8007102:	2800      	cmp	r0, #0
 8007104:	d13c      	bne.n	8007180 <_dtoa_r+0x310>
 8007106:	4602      	mov	r2, r0
 8007108:	f240 11af 	movw	r1, #431	; 0x1af
 800710c:	4b16      	ldr	r3, [pc, #88]	; (8007168 <_dtoa_r+0x2f8>)
 800710e:	e6c3      	b.n	8006e98 <_dtoa_r+0x28>
 8007110:	2301      	movs	r3, #1
 8007112:	e7e1      	b.n	80070d8 <_dtoa_r+0x268>
 8007114:	2401      	movs	r4, #1
 8007116:	2300      	movs	r3, #0
 8007118:	940b      	str	r4, [sp, #44]	; 0x2c
 800711a:	9322      	str	r3, [sp, #136]	; 0x88
 800711c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007120:	2200      	movs	r2, #0
 8007122:	9306      	str	r3, [sp, #24]
 8007124:	9308      	str	r3, [sp, #32]
 8007126:	2312      	movs	r3, #18
 8007128:	e7d1      	b.n	80070ce <_dtoa_r+0x25e>
 800712a:	bf00      	nop
 800712c:	f3af 8000 	nop.w
 8007130:	636f4361 	.word	0x636f4361
 8007134:	3fd287a7 	.word	0x3fd287a7
 8007138:	8b60c8b3 	.word	0x8b60c8b3
 800713c:	3fc68a28 	.word	0x3fc68a28
 8007140:	509f79fb 	.word	0x509f79fb
 8007144:	3fd34413 	.word	0x3fd34413
 8007148:	0800ad9e 	.word	0x0800ad9e
 800714c:	0800adb5 	.word	0x0800adb5
 8007150:	7ff00000 	.word	0x7ff00000
 8007154:	0800ad9a 	.word	0x0800ad9a
 8007158:	0800ad91 	.word	0x0800ad91
 800715c:	0800ac13 	.word	0x0800ac13
 8007160:	3ff80000 	.word	0x3ff80000
 8007164:	0800af10 	.word	0x0800af10
 8007168:	0800ae0d 	.word	0x0800ae0d
 800716c:	2301      	movs	r3, #1
 800716e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007170:	e7d4      	b.n	800711c <_dtoa_r+0x2ac>
 8007172:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007174:	9306      	str	r3, [sp, #24]
 8007176:	9308      	str	r3, [sp, #32]
 8007178:	e7b7      	b.n	80070ea <_dtoa_r+0x27a>
 800717a:	3101      	adds	r1, #1
 800717c:	0052      	lsls	r2, r2, #1
 800717e:	e7b7      	b.n	80070f0 <_dtoa_r+0x280>
 8007180:	69eb      	ldr	r3, [r5, #28]
 8007182:	9a03      	ldr	r2, [sp, #12]
 8007184:	601a      	str	r2, [r3, #0]
 8007186:	9b08      	ldr	r3, [sp, #32]
 8007188:	2b0e      	cmp	r3, #14
 800718a:	f200 80a8 	bhi.w	80072de <_dtoa_r+0x46e>
 800718e:	2c00      	cmp	r4, #0
 8007190:	f000 80a5 	beq.w	80072de <_dtoa_r+0x46e>
 8007194:	f1bb 0f00 	cmp.w	fp, #0
 8007198:	dd34      	ble.n	8007204 <_dtoa_r+0x394>
 800719a:	4b9a      	ldr	r3, [pc, #616]	; (8007404 <_dtoa_r+0x594>)
 800719c:	f00b 020f 	and.w	r2, fp, #15
 80071a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80071a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80071ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80071b0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80071b4:	d016      	beq.n	80071e4 <_dtoa_r+0x374>
 80071b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071ba:	4b93      	ldr	r3, [pc, #588]	; (8007408 <_dtoa_r+0x598>)
 80071bc:	2703      	movs	r7, #3
 80071be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071c2:	f7f9 fabd 	bl	8000740 <__aeabi_ddiv>
 80071c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071ca:	f004 040f 	and.w	r4, r4, #15
 80071ce:	4e8e      	ldr	r6, [pc, #568]	; (8007408 <_dtoa_r+0x598>)
 80071d0:	b954      	cbnz	r4, 80071e8 <_dtoa_r+0x378>
 80071d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071da:	f7f9 fab1 	bl	8000740 <__aeabi_ddiv>
 80071de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071e2:	e029      	b.n	8007238 <_dtoa_r+0x3c8>
 80071e4:	2702      	movs	r7, #2
 80071e6:	e7f2      	b.n	80071ce <_dtoa_r+0x35e>
 80071e8:	07e1      	lsls	r1, r4, #31
 80071ea:	d508      	bpl.n	80071fe <_dtoa_r+0x38e>
 80071ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80071f4:	f7f9 f97a 	bl	80004ec <__aeabi_dmul>
 80071f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071fc:	3701      	adds	r7, #1
 80071fe:	1064      	asrs	r4, r4, #1
 8007200:	3608      	adds	r6, #8
 8007202:	e7e5      	b.n	80071d0 <_dtoa_r+0x360>
 8007204:	f000 80a5 	beq.w	8007352 <_dtoa_r+0x4e2>
 8007208:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800720c:	f1cb 0400 	rsb	r4, fp, #0
 8007210:	4b7c      	ldr	r3, [pc, #496]	; (8007404 <_dtoa_r+0x594>)
 8007212:	f004 020f 	and.w	r2, r4, #15
 8007216:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800721a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721e:	f7f9 f965 	bl	80004ec <__aeabi_dmul>
 8007222:	2702      	movs	r7, #2
 8007224:	2300      	movs	r3, #0
 8007226:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800722a:	4e77      	ldr	r6, [pc, #476]	; (8007408 <_dtoa_r+0x598>)
 800722c:	1124      	asrs	r4, r4, #4
 800722e:	2c00      	cmp	r4, #0
 8007230:	f040 8084 	bne.w	800733c <_dtoa_r+0x4cc>
 8007234:	2b00      	cmp	r3, #0
 8007236:	d1d2      	bne.n	80071de <_dtoa_r+0x36e>
 8007238:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800723c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007240:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 8087 	beq.w	8007356 <_dtoa_r+0x4e6>
 8007248:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800724c:	2200      	movs	r2, #0
 800724e:	4b6f      	ldr	r3, [pc, #444]	; (800740c <_dtoa_r+0x59c>)
 8007250:	f7f9 fbbe 	bl	80009d0 <__aeabi_dcmplt>
 8007254:	2800      	cmp	r0, #0
 8007256:	d07e      	beq.n	8007356 <_dtoa_r+0x4e6>
 8007258:	9b08      	ldr	r3, [sp, #32]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d07b      	beq.n	8007356 <_dtoa_r+0x4e6>
 800725e:	9b06      	ldr	r3, [sp, #24]
 8007260:	2b00      	cmp	r3, #0
 8007262:	dd38      	ble.n	80072d6 <_dtoa_r+0x466>
 8007264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007268:	2200      	movs	r2, #0
 800726a:	4b69      	ldr	r3, [pc, #420]	; (8007410 <_dtoa_r+0x5a0>)
 800726c:	f7f9 f93e 	bl	80004ec <__aeabi_dmul>
 8007270:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007274:	9c06      	ldr	r4, [sp, #24]
 8007276:	f10b 38ff 	add.w	r8, fp, #4294967295	; 0xffffffff
 800727a:	3701      	adds	r7, #1
 800727c:	4638      	mov	r0, r7
 800727e:	f7f9 f8cb 	bl	8000418 <__aeabi_i2d>
 8007282:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007286:	f7f9 f931 	bl	80004ec <__aeabi_dmul>
 800728a:	2200      	movs	r2, #0
 800728c:	4b61      	ldr	r3, [pc, #388]	; (8007414 <_dtoa_r+0x5a4>)
 800728e:	f7f8 ff77 	bl	8000180 <__adddf3>
 8007292:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007296:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800729a:	9611      	str	r6, [sp, #68]	; 0x44
 800729c:	2c00      	cmp	r4, #0
 800729e:	d15d      	bne.n	800735c <_dtoa_r+0x4ec>
 80072a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072a4:	2200      	movs	r2, #0
 80072a6:	4b5c      	ldr	r3, [pc, #368]	; (8007418 <_dtoa_r+0x5a8>)
 80072a8:	f7f8 ff68 	bl	800017c <__aeabi_dsub>
 80072ac:	4602      	mov	r2, r0
 80072ae:	460b      	mov	r3, r1
 80072b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80072b4:	4633      	mov	r3, r6
 80072b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072b8:	f7f9 fba8 	bl	8000a0c <__aeabi_dcmpgt>
 80072bc:	2800      	cmp	r0, #0
 80072be:	f040 8295 	bne.w	80077ec <_dtoa_r+0x97c>
 80072c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80072cc:	f7f9 fb80 	bl	80009d0 <__aeabi_dcmplt>
 80072d0:	2800      	cmp	r0, #0
 80072d2:	f040 8289 	bne.w	80077e8 <_dtoa_r+0x978>
 80072d6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80072da:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80072de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f2c0 8151 	blt.w	8007588 <_dtoa_r+0x718>
 80072e6:	f1bb 0f0e 	cmp.w	fp, #14
 80072ea:	f300 814d 	bgt.w	8007588 <_dtoa_r+0x718>
 80072ee:	4b45      	ldr	r3, [pc, #276]	; (8007404 <_dtoa_r+0x594>)
 80072f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80072f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80072f8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80072fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f280 80da 	bge.w	80074b8 <_dtoa_r+0x648>
 8007304:	9b08      	ldr	r3, [sp, #32]
 8007306:	2b00      	cmp	r3, #0
 8007308:	f300 80d6 	bgt.w	80074b8 <_dtoa_r+0x648>
 800730c:	f040 826b 	bne.w	80077e6 <_dtoa_r+0x976>
 8007310:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007314:	2200      	movs	r2, #0
 8007316:	4b40      	ldr	r3, [pc, #256]	; (8007418 <_dtoa_r+0x5a8>)
 8007318:	f7f9 f8e8 	bl	80004ec <__aeabi_dmul>
 800731c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007320:	f7f9 fb6a 	bl	80009f8 <__aeabi_dcmpge>
 8007324:	9c08      	ldr	r4, [sp, #32]
 8007326:	4626      	mov	r6, r4
 8007328:	2800      	cmp	r0, #0
 800732a:	f040 8241 	bne.w	80077b0 <_dtoa_r+0x940>
 800732e:	2331      	movs	r3, #49	; 0x31
 8007330:	9f03      	ldr	r7, [sp, #12]
 8007332:	f10b 0b01 	add.w	fp, fp, #1
 8007336:	f807 3b01 	strb.w	r3, [r7], #1
 800733a:	e23d      	b.n	80077b8 <_dtoa_r+0x948>
 800733c:	07e2      	lsls	r2, r4, #31
 800733e:	d505      	bpl.n	800734c <_dtoa_r+0x4dc>
 8007340:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007344:	f7f9 f8d2 	bl	80004ec <__aeabi_dmul>
 8007348:	2301      	movs	r3, #1
 800734a:	3701      	adds	r7, #1
 800734c:	1064      	asrs	r4, r4, #1
 800734e:	3608      	adds	r6, #8
 8007350:	e76d      	b.n	800722e <_dtoa_r+0x3be>
 8007352:	2702      	movs	r7, #2
 8007354:	e770      	b.n	8007238 <_dtoa_r+0x3c8>
 8007356:	46d8      	mov	r8, fp
 8007358:	9c08      	ldr	r4, [sp, #32]
 800735a:	e78f      	b.n	800727c <_dtoa_r+0x40c>
 800735c:	9903      	ldr	r1, [sp, #12]
 800735e:	4b29      	ldr	r3, [pc, #164]	; (8007404 <_dtoa_r+0x594>)
 8007360:	4421      	add	r1, r4
 8007362:	9112      	str	r1, [sp, #72]	; 0x48
 8007364:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007366:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800736a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800736e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007372:	2900      	cmp	r1, #0
 8007374:	d054      	beq.n	8007420 <_dtoa_r+0x5b0>
 8007376:	2000      	movs	r0, #0
 8007378:	4928      	ldr	r1, [pc, #160]	; (800741c <_dtoa_r+0x5ac>)
 800737a:	f7f9 f9e1 	bl	8000740 <__aeabi_ddiv>
 800737e:	463b      	mov	r3, r7
 8007380:	4632      	mov	r2, r6
 8007382:	f7f8 fefb 	bl	800017c <__aeabi_dsub>
 8007386:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800738a:	9f03      	ldr	r7, [sp, #12]
 800738c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007390:	f7f9 fb5c 	bl	8000a4c <__aeabi_d2iz>
 8007394:	4604      	mov	r4, r0
 8007396:	f7f9 f83f 	bl	8000418 <__aeabi_i2d>
 800739a:	4602      	mov	r2, r0
 800739c:	460b      	mov	r3, r1
 800739e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073a2:	f7f8 feeb 	bl	800017c <__aeabi_dsub>
 80073a6:	4602      	mov	r2, r0
 80073a8:	460b      	mov	r3, r1
 80073aa:	3430      	adds	r4, #48	; 0x30
 80073ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80073b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073b4:	f807 4b01 	strb.w	r4, [r7], #1
 80073b8:	f7f9 fb0a 	bl	80009d0 <__aeabi_dcmplt>
 80073bc:	2800      	cmp	r0, #0
 80073be:	d173      	bne.n	80074a8 <_dtoa_r+0x638>
 80073c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073c4:	2000      	movs	r0, #0
 80073c6:	4911      	ldr	r1, [pc, #68]	; (800740c <_dtoa_r+0x59c>)
 80073c8:	f7f8 fed8 	bl	800017c <__aeabi_dsub>
 80073cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073d0:	f7f9 fafe 	bl	80009d0 <__aeabi_dcmplt>
 80073d4:	2800      	cmp	r0, #0
 80073d6:	f040 80b6 	bne.w	8007546 <_dtoa_r+0x6d6>
 80073da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073dc:	429f      	cmp	r7, r3
 80073de:	f43f af7a 	beq.w	80072d6 <_dtoa_r+0x466>
 80073e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073e6:	2200      	movs	r2, #0
 80073e8:	4b09      	ldr	r3, [pc, #36]	; (8007410 <_dtoa_r+0x5a0>)
 80073ea:	f7f9 f87f 	bl	80004ec <__aeabi_dmul>
 80073ee:	2200      	movs	r2, #0
 80073f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80073f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073f8:	4b05      	ldr	r3, [pc, #20]	; (8007410 <_dtoa_r+0x5a0>)
 80073fa:	f7f9 f877 	bl	80004ec <__aeabi_dmul>
 80073fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007402:	e7c3      	b.n	800738c <_dtoa_r+0x51c>
 8007404:	0800af10 	.word	0x0800af10
 8007408:	0800aee8 	.word	0x0800aee8
 800740c:	3ff00000 	.word	0x3ff00000
 8007410:	40240000 	.word	0x40240000
 8007414:	401c0000 	.word	0x401c0000
 8007418:	40140000 	.word	0x40140000
 800741c:	3fe00000 	.word	0x3fe00000
 8007420:	4630      	mov	r0, r6
 8007422:	4639      	mov	r1, r7
 8007424:	f7f9 f862 	bl	80004ec <__aeabi_dmul>
 8007428:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800742a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800742e:	9c03      	ldr	r4, [sp, #12]
 8007430:	9314      	str	r3, [sp, #80]	; 0x50
 8007432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007436:	f7f9 fb09 	bl	8000a4c <__aeabi_d2iz>
 800743a:	9015      	str	r0, [sp, #84]	; 0x54
 800743c:	f7f8 ffec 	bl	8000418 <__aeabi_i2d>
 8007440:	4602      	mov	r2, r0
 8007442:	460b      	mov	r3, r1
 8007444:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007448:	f7f8 fe98 	bl	800017c <__aeabi_dsub>
 800744c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800744e:	4606      	mov	r6, r0
 8007450:	3330      	adds	r3, #48	; 0x30
 8007452:	f804 3b01 	strb.w	r3, [r4], #1
 8007456:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007458:	460f      	mov	r7, r1
 800745a:	429c      	cmp	r4, r3
 800745c:	f04f 0200 	mov.w	r2, #0
 8007460:	d124      	bne.n	80074ac <_dtoa_r+0x63c>
 8007462:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007466:	4baf      	ldr	r3, [pc, #700]	; (8007724 <_dtoa_r+0x8b4>)
 8007468:	f7f8 fe8a 	bl	8000180 <__adddf3>
 800746c:	4602      	mov	r2, r0
 800746e:	460b      	mov	r3, r1
 8007470:	4630      	mov	r0, r6
 8007472:	4639      	mov	r1, r7
 8007474:	f7f9 faca 	bl	8000a0c <__aeabi_dcmpgt>
 8007478:	2800      	cmp	r0, #0
 800747a:	d163      	bne.n	8007544 <_dtoa_r+0x6d4>
 800747c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007480:	2000      	movs	r0, #0
 8007482:	49a8      	ldr	r1, [pc, #672]	; (8007724 <_dtoa_r+0x8b4>)
 8007484:	f7f8 fe7a 	bl	800017c <__aeabi_dsub>
 8007488:	4602      	mov	r2, r0
 800748a:	460b      	mov	r3, r1
 800748c:	4630      	mov	r0, r6
 800748e:	4639      	mov	r1, r7
 8007490:	f7f9 fa9e 	bl	80009d0 <__aeabi_dcmplt>
 8007494:	2800      	cmp	r0, #0
 8007496:	f43f af1e 	beq.w	80072d6 <_dtoa_r+0x466>
 800749a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800749c:	1e7b      	subs	r3, r7, #1
 800749e:	9314      	str	r3, [sp, #80]	; 0x50
 80074a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80074a4:	2b30      	cmp	r3, #48	; 0x30
 80074a6:	d0f8      	beq.n	800749a <_dtoa_r+0x62a>
 80074a8:	46c3      	mov	fp, r8
 80074aa:	e03b      	b.n	8007524 <_dtoa_r+0x6b4>
 80074ac:	4b9e      	ldr	r3, [pc, #632]	; (8007728 <_dtoa_r+0x8b8>)
 80074ae:	f7f9 f81d 	bl	80004ec <__aeabi_dmul>
 80074b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074b6:	e7bc      	b.n	8007432 <_dtoa_r+0x5c2>
 80074b8:	9f03      	ldr	r7, [sp, #12]
 80074ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80074be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074c2:	4640      	mov	r0, r8
 80074c4:	4649      	mov	r1, r9
 80074c6:	f7f9 f93b 	bl	8000740 <__aeabi_ddiv>
 80074ca:	f7f9 fabf 	bl	8000a4c <__aeabi_d2iz>
 80074ce:	4604      	mov	r4, r0
 80074d0:	f7f8 ffa2 	bl	8000418 <__aeabi_i2d>
 80074d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074d8:	f7f9 f808 	bl	80004ec <__aeabi_dmul>
 80074dc:	4602      	mov	r2, r0
 80074de:	460b      	mov	r3, r1
 80074e0:	4640      	mov	r0, r8
 80074e2:	4649      	mov	r1, r9
 80074e4:	f7f8 fe4a 	bl	800017c <__aeabi_dsub>
 80074e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80074ec:	f807 6b01 	strb.w	r6, [r7], #1
 80074f0:	9e03      	ldr	r6, [sp, #12]
 80074f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80074f6:	1bbe      	subs	r6, r7, r6
 80074f8:	45b4      	cmp	ip, r6
 80074fa:	4602      	mov	r2, r0
 80074fc:	460b      	mov	r3, r1
 80074fe:	d136      	bne.n	800756e <_dtoa_r+0x6fe>
 8007500:	f7f8 fe3e 	bl	8000180 <__adddf3>
 8007504:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007508:	4680      	mov	r8, r0
 800750a:	4689      	mov	r9, r1
 800750c:	f7f9 fa7e 	bl	8000a0c <__aeabi_dcmpgt>
 8007510:	bb58      	cbnz	r0, 800756a <_dtoa_r+0x6fa>
 8007512:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007516:	4640      	mov	r0, r8
 8007518:	4649      	mov	r1, r9
 800751a:	f7f9 fa4f 	bl	80009bc <__aeabi_dcmpeq>
 800751e:	b108      	cbz	r0, 8007524 <_dtoa_r+0x6b4>
 8007520:	07e3      	lsls	r3, r4, #31
 8007522:	d422      	bmi.n	800756a <_dtoa_r+0x6fa>
 8007524:	4651      	mov	r1, sl
 8007526:	4628      	mov	r0, r5
 8007528:	f001 f8e8 	bl	80086fc <_Bfree>
 800752c:	2300      	movs	r3, #0
 800752e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007530:	703b      	strb	r3, [r7, #0]
 8007532:	f10b 0301 	add.w	r3, fp, #1
 8007536:	6013      	str	r3, [r2, #0]
 8007538:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800753a:	2b00      	cmp	r3, #0
 800753c:	f43f ace6 	beq.w	8006f0c <_dtoa_r+0x9c>
 8007540:	601f      	str	r7, [r3, #0]
 8007542:	e4e3      	b.n	8006f0c <_dtoa_r+0x9c>
 8007544:	4627      	mov	r7, r4
 8007546:	463b      	mov	r3, r7
 8007548:	461f      	mov	r7, r3
 800754a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800754e:	2a39      	cmp	r2, #57	; 0x39
 8007550:	d107      	bne.n	8007562 <_dtoa_r+0x6f2>
 8007552:	9a03      	ldr	r2, [sp, #12]
 8007554:	429a      	cmp	r2, r3
 8007556:	d1f7      	bne.n	8007548 <_dtoa_r+0x6d8>
 8007558:	2230      	movs	r2, #48	; 0x30
 800755a:	9903      	ldr	r1, [sp, #12]
 800755c:	f108 0801 	add.w	r8, r8, #1
 8007560:	700a      	strb	r2, [r1, #0]
 8007562:	781a      	ldrb	r2, [r3, #0]
 8007564:	3201      	adds	r2, #1
 8007566:	701a      	strb	r2, [r3, #0]
 8007568:	e79e      	b.n	80074a8 <_dtoa_r+0x638>
 800756a:	46d8      	mov	r8, fp
 800756c:	e7eb      	b.n	8007546 <_dtoa_r+0x6d6>
 800756e:	2200      	movs	r2, #0
 8007570:	4b6d      	ldr	r3, [pc, #436]	; (8007728 <_dtoa_r+0x8b8>)
 8007572:	f7f8 ffbb 	bl	80004ec <__aeabi_dmul>
 8007576:	2200      	movs	r2, #0
 8007578:	2300      	movs	r3, #0
 800757a:	4680      	mov	r8, r0
 800757c:	4689      	mov	r9, r1
 800757e:	f7f9 fa1d 	bl	80009bc <__aeabi_dcmpeq>
 8007582:	2800      	cmp	r0, #0
 8007584:	d09b      	beq.n	80074be <_dtoa_r+0x64e>
 8007586:	e7cd      	b.n	8007524 <_dtoa_r+0x6b4>
 8007588:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800758a:	2a00      	cmp	r2, #0
 800758c:	f000 80c4 	beq.w	8007718 <_dtoa_r+0x8a8>
 8007590:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007592:	2a01      	cmp	r2, #1
 8007594:	f300 80a8 	bgt.w	80076e8 <_dtoa_r+0x878>
 8007598:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800759a:	2a00      	cmp	r2, #0
 800759c:	f000 80a0 	beq.w	80076e0 <_dtoa_r+0x870>
 80075a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80075a4:	464f      	mov	r7, r9
 80075a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80075a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075aa:	2101      	movs	r1, #1
 80075ac:	441a      	add	r2, r3
 80075ae:	4628      	mov	r0, r5
 80075b0:	4499      	add	r9, r3
 80075b2:	9209      	str	r2, [sp, #36]	; 0x24
 80075b4:	f001 f9a2 	bl	80088fc <__i2b>
 80075b8:	4606      	mov	r6, r0
 80075ba:	b15f      	cbz	r7, 80075d4 <_dtoa_r+0x764>
 80075bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075be:	2b00      	cmp	r3, #0
 80075c0:	dd08      	ble.n	80075d4 <_dtoa_r+0x764>
 80075c2:	42bb      	cmp	r3, r7
 80075c4:	bfa8      	it	ge
 80075c6:	463b      	movge	r3, r7
 80075c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075ca:	eba9 0903 	sub.w	r9, r9, r3
 80075ce:	1aff      	subs	r7, r7, r3
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	9309      	str	r3, [sp, #36]	; 0x24
 80075d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075d6:	b1f3      	cbz	r3, 8007616 <_dtoa_r+0x7a6>
 80075d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f000 80a0 	beq.w	8007720 <_dtoa_r+0x8b0>
 80075e0:	2c00      	cmp	r4, #0
 80075e2:	dd10      	ble.n	8007606 <_dtoa_r+0x796>
 80075e4:	4631      	mov	r1, r6
 80075e6:	4622      	mov	r2, r4
 80075e8:	4628      	mov	r0, r5
 80075ea:	f001 fa45 	bl	8008a78 <__pow5mult>
 80075ee:	4652      	mov	r2, sl
 80075f0:	4601      	mov	r1, r0
 80075f2:	4606      	mov	r6, r0
 80075f4:	4628      	mov	r0, r5
 80075f6:	f001 f997 	bl	8008928 <__multiply>
 80075fa:	4680      	mov	r8, r0
 80075fc:	4651      	mov	r1, sl
 80075fe:	4628      	mov	r0, r5
 8007600:	f001 f87c 	bl	80086fc <_Bfree>
 8007604:	46c2      	mov	sl, r8
 8007606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007608:	1b1a      	subs	r2, r3, r4
 800760a:	d004      	beq.n	8007616 <_dtoa_r+0x7a6>
 800760c:	4651      	mov	r1, sl
 800760e:	4628      	mov	r0, r5
 8007610:	f001 fa32 	bl	8008a78 <__pow5mult>
 8007614:	4682      	mov	sl, r0
 8007616:	2101      	movs	r1, #1
 8007618:	4628      	mov	r0, r5
 800761a:	f001 f96f 	bl	80088fc <__i2b>
 800761e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007620:	4604      	mov	r4, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	f340 8082 	ble.w	800772c <_dtoa_r+0x8bc>
 8007628:	461a      	mov	r2, r3
 800762a:	4601      	mov	r1, r0
 800762c:	4628      	mov	r0, r5
 800762e:	f001 fa23 	bl	8008a78 <__pow5mult>
 8007632:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007634:	4604      	mov	r4, r0
 8007636:	2b01      	cmp	r3, #1
 8007638:	dd7b      	ble.n	8007732 <_dtoa_r+0x8c2>
 800763a:	f04f 0800 	mov.w	r8, #0
 800763e:	6923      	ldr	r3, [r4, #16]
 8007640:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007644:	6918      	ldr	r0, [r3, #16]
 8007646:	f001 f90b 	bl	8008860 <__hi0bits>
 800764a:	f1c0 0020 	rsb	r0, r0, #32
 800764e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007650:	4418      	add	r0, r3
 8007652:	f010 001f 	ands.w	r0, r0, #31
 8007656:	f000 8092 	beq.w	800777e <_dtoa_r+0x90e>
 800765a:	f1c0 0320 	rsb	r3, r0, #32
 800765e:	2b04      	cmp	r3, #4
 8007660:	f340 8085 	ble.w	800776e <_dtoa_r+0x8fe>
 8007664:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007666:	f1c0 001c 	rsb	r0, r0, #28
 800766a:	4403      	add	r3, r0
 800766c:	4481      	add	r9, r0
 800766e:	4407      	add	r7, r0
 8007670:	9309      	str	r3, [sp, #36]	; 0x24
 8007672:	f1b9 0f00 	cmp.w	r9, #0
 8007676:	dd05      	ble.n	8007684 <_dtoa_r+0x814>
 8007678:	4651      	mov	r1, sl
 800767a:	464a      	mov	r2, r9
 800767c:	4628      	mov	r0, r5
 800767e:	f001 fa55 	bl	8008b2c <__lshift>
 8007682:	4682      	mov	sl, r0
 8007684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007686:	2b00      	cmp	r3, #0
 8007688:	dd05      	ble.n	8007696 <_dtoa_r+0x826>
 800768a:	4621      	mov	r1, r4
 800768c:	461a      	mov	r2, r3
 800768e:	4628      	mov	r0, r5
 8007690:	f001 fa4c 	bl	8008b2c <__lshift>
 8007694:	4604      	mov	r4, r0
 8007696:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007698:	2b00      	cmp	r3, #0
 800769a:	d072      	beq.n	8007782 <_dtoa_r+0x912>
 800769c:	4621      	mov	r1, r4
 800769e:	4650      	mov	r0, sl
 80076a0:	f001 fab0 	bl	8008c04 <__mcmp>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	da6c      	bge.n	8007782 <_dtoa_r+0x912>
 80076a8:	2300      	movs	r3, #0
 80076aa:	4651      	mov	r1, sl
 80076ac:	220a      	movs	r2, #10
 80076ae:	4628      	mov	r0, r5
 80076b0:	f001 f846 	bl	8008740 <__multadd>
 80076b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076b6:	4682      	mov	sl, r0
 80076b8:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 81ac 	beq.w	8007a1a <_dtoa_r+0xbaa>
 80076c2:	2300      	movs	r3, #0
 80076c4:	4631      	mov	r1, r6
 80076c6:	220a      	movs	r2, #10
 80076c8:	4628      	mov	r0, r5
 80076ca:	f001 f839 	bl	8008740 <__multadd>
 80076ce:	9b06      	ldr	r3, [sp, #24]
 80076d0:	4606      	mov	r6, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f300 8093 	bgt.w	80077fe <_dtoa_r+0x98e>
 80076d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076da:	2b02      	cmp	r3, #2
 80076dc:	dc59      	bgt.n	8007792 <_dtoa_r+0x922>
 80076de:	e08e      	b.n	80077fe <_dtoa_r+0x98e>
 80076e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80076e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076e6:	e75d      	b.n	80075a4 <_dtoa_r+0x734>
 80076e8:	9b08      	ldr	r3, [sp, #32]
 80076ea:	1e5c      	subs	r4, r3, #1
 80076ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ee:	42a3      	cmp	r3, r4
 80076f0:	bfbf      	itttt	lt
 80076f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80076f4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80076f6:	1ae3      	sublt	r3, r4, r3
 80076f8:	18d2      	addlt	r2, r2, r3
 80076fa:	bfa8      	it	ge
 80076fc:	1b1c      	subge	r4, r3, r4
 80076fe:	9b08      	ldr	r3, [sp, #32]
 8007700:	bfbe      	ittt	lt
 8007702:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007704:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007706:	2400      	movlt	r4, #0
 8007708:	2b00      	cmp	r3, #0
 800770a:	bfb5      	itete	lt
 800770c:	eba9 0703 	sublt.w	r7, r9, r3
 8007710:	464f      	movge	r7, r9
 8007712:	2300      	movlt	r3, #0
 8007714:	9b08      	ldrge	r3, [sp, #32]
 8007716:	e747      	b.n	80075a8 <_dtoa_r+0x738>
 8007718:	464f      	mov	r7, r9
 800771a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800771c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800771e:	e74c      	b.n	80075ba <_dtoa_r+0x74a>
 8007720:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007722:	e773      	b.n	800760c <_dtoa_r+0x79c>
 8007724:	3fe00000 	.word	0x3fe00000
 8007728:	40240000 	.word	0x40240000
 800772c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800772e:	2b01      	cmp	r3, #1
 8007730:	dc18      	bgt.n	8007764 <_dtoa_r+0x8f4>
 8007732:	9b04      	ldr	r3, [sp, #16]
 8007734:	b9b3      	cbnz	r3, 8007764 <_dtoa_r+0x8f4>
 8007736:	9b05      	ldr	r3, [sp, #20]
 8007738:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800773c:	b993      	cbnz	r3, 8007764 <_dtoa_r+0x8f4>
 800773e:	9b05      	ldr	r3, [sp, #20]
 8007740:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007744:	0d1b      	lsrs	r3, r3, #20
 8007746:	051b      	lsls	r3, r3, #20
 8007748:	b17b      	cbz	r3, 800776a <_dtoa_r+0x8fa>
 800774a:	f04f 0801 	mov.w	r8, #1
 800774e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007750:	f109 0901 	add.w	r9, r9, #1
 8007754:	3301      	adds	r3, #1
 8007756:	9309      	str	r3, [sp, #36]	; 0x24
 8007758:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800775a:	2b00      	cmp	r3, #0
 800775c:	f47f af6f 	bne.w	800763e <_dtoa_r+0x7ce>
 8007760:	2001      	movs	r0, #1
 8007762:	e774      	b.n	800764e <_dtoa_r+0x7de>
 8007764:	f04f 0800 	mov.w	r8, #0
 8007768:	e7f6      	b.n	8007758 <_dtoa_r+0x8e8>
 800776a:	4698      	mov	r8, r3
 800776c:	e7f4      	b.n	8007758 <_dtoa_r+0x8e8>
 800776e:	d080      	beq.n	8007672 <_dtoa_r+0x802>
 8007770:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007772:	331c      	adds	r3, #28
 8007774:	441a      	add	r2, r3
 8007776:	4499      	add	r9, r3
 8007778:	441f      	add	r7, r3
 800777a:	9209      	str	r2, [sp, #36]	; 0x24
 800777c:	e779      	b.n	8007672 <_dtoa_r+0x802>
 800777e:	4603      	mov	r3, r0
 8007780:	e7f6      	b.n	8007770 <_dtoa_r+0x900>
 8007782:	9b08      	ldr	r3, [sp, #32]
 8007784:	2b00      	cmp	r3, #0
 8007786:	dc34      	bgt.n	80077f2 <_dtoa_r+0x982>
 8007788:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800778a:	2b02      	cmp	r3, #2
 800778c:	dd31      	ble.n	80077f2 <_dtoa_r+0x982>
 800778e:	9b08      	ldr	r3, [sp, #32]
 8007790:	9306      	str	r3, [sp, #24]
 8007792:	9b06      	ldr	r3, [sp, #24]
 8007794:	b963      	cbnz	r3, 80077b0 <_dtoa_r+0x940>
 8007796:	4621      	mov	r1, r4
 8007798:	2205      	movs	r2, #5
 800779a:	4628      	mov	r0, r5
 800779c:	f000 ffd0 	bl	8008740 <__multadd>
 80077a0:	4601      	mov	r1, r0
 80077a2:	4604      	mov	r4, r0
 80077a4:	4650      	mov	r0, sl
 80077a6:	f001 fa2d 	bl	8008c04 <__mcmp>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	f73f adbf 	bgt.w	800732e <_dtoa_r+0x4be>
 80077b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077b2:	9f03      	ldr	r7, [sp, #12]
 80077b4:	ea6f 0b03 	mvn.w	fp, r3
 80077b8:	f04f 0800 	mov.w	r8, #0
 80077bc:	4621      	mov	r1, r4
 80077be:	4628      	mov	r0, r5
 80077c0:	f000 ff9c 	bl	80086fc <_Bfree>
 80077c4:	2e00      	cmp	r6, #0
 80077c6:	f43f aead 	beq.w	8007524 <_dtoa_r+0x6b4>
 80077ca:	f1b8 0f00 	cmp.w	r8, #0
 80077ce:	d005      	beq.n	80077dc <_dtoa_r+0x96c>
 80077d0:	45b0      	cmp	r8, r6
 80077d2:	d003      	beq.n	80077dc <_dtoa_r+0x96c>
 80077d4:	4641      	mov	r1, r8
 80077d6:	4628      	mov	r0, r5
 80077d8:	f000 ff90 	bl	80086fc <_Bfree>
 80077dc:	4631      	mov	r1, r6
 80077de:	4628      	mov	r0, r5
 80077e0:	f000 ff8c 	bl	80086fc <_Bfree>
 80077e4:	e69e      	b.n	8007524 <_dtoa_r+0x6b4>
 80077e6:	2400      	movs	r4, #0
 80077e8:	4626      	mov	r6, r4
 80077ea:	e7e1      	b.n	80077b0 <_dtoa_r+0x940>
 80077ec:	46c3      	mov	fp, r8
 80077ee:	4626      	mov	r6, r4
 80077f0:	e59d      	b.n	800732e <_dtoa_r+0x4be>
 80077f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 80c8 	beq.w	800798a <_dtoa_r+0xb1a>
 80077fa:	9b08      	ldr	r3, [sp, #32]
 80077fc:	9306      	str	r3, [sp, #24]
 80077fe:	2f00      	cmp	r7, #0
 8007800:	dd05      	ble.n	800780e <_dtoa_r+0x99e>
 8007802:	4631      	mov	r1, r6
 8007804:	463a      	mov	r2, r7
 8007806:	4628      	mov	r0, r5
 8007808:	f001 f990 	bl	8008b2c <__lshift>
 800780c:	4606      	mov	r6, r0
 800780e:	f1b8 0f00 	cmp.w	r8, #0
 8007812:	d05b      	beq.n	80078cc <_dtoa_r+0xa5c>
 8007814:	4628      	mov	r0, r5
 8007816:	6871      	ldr	r1, [r6, #4]
 8007818:	f000 ff30 	bl	800867c <_Balloc>
 800781c:	4607      	mov	r7, r0
 800781e:	b928      	cbnz	r0, 800782c <_dtoa_r+0x9bc>
 8007820:	4602      	mov	r2, r0
 8007822:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007826:	4b81      	ldr	r3, [pc, #516]	; (8007a2c <_dtoa_r+0xbbc>)
 8007828:	f7ff bb36 	b.w	8006e98 <_dtoa_r+0x28>
 800782c:	6932      	ldr	r2, [r6, #16]
 800782e:	f106 010c 	add.w	r1, r6, #12
 8007832:	3202      	adds	r2, #2
 8007834:	0092      	lsls	r2, r2, #2
 8007836:	300c      	adds	r0, #12
 8007838:	f7ff fa7b 	bl	8006d32 <memcpy>
 800783c:	2201      	movs	r2, #1
 800783e:	4639      	mov	r1, r7
 8007840:	4628      	mov	r0, r5
 8007842:	f001 f973 	bl	8008b2c <__lshift>
 8007846:	46b0      	mov	r8, r6
 8007848:	4606      	mov	r6, r0
 800784a:	9b03      	ldr	r3, [sp, #12]
 800784c:	9a03      	ldr	r2, [sp, #12]
 800784e:	3301      	adds	r3, #1
 8007850:	9308      	str	r3, [sp, #32]
 8007852:	9b06      	ldr	r3, [sp, #24]
 8007854:	4413      	add	r3, r2
 8007856:	930b      	str	r3, [sp, #44]	; 0x2c
 8007858:	9b04      	ldr	r3, [sp, #16]
 800785a:	f003 0301 	and.w	r3, r3, #1
 800785e:	930a      	str	r3, [sp, #40]	; 0x28
 8007860:	9b08      	ldr	r3, [sp, #32]
 8007862:	4621      	mov	r1, r4
 8007864:	3b01      	subs	r3, #1
 8007866:	4650      	mov	r0, sl
 8007868:	9304      	str	r3, [sp, #16]
 800786a:	f7ff fa77 	bl	8006d5c <quorem>
 800786e:	4641      	mov	r1, r8
 8007870:	9006      	str	r0, [sp, #24]
 8007872:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007876:	4650      	mov	r0, sl
 8007878:	f001 f9c4 	bl	8008c04 <__mcmp>
 800787c:	4632      	mov	r2, r6
 800787e:	9009      	str	r0, [sp, #36]	; 0x24
 8007880:	4621      	mov	r1, r4
 8007882:	4628      	mov	r0, r5
 8007884:	f001 f9da 	bl	8008c3c <__mdiff>
 8007888:	68c2      	ldr	r2, [r0, #12]
 800788a:	4607      	mov	r7, r0
 800788c:	bb02      	cbnz	r2, 80078d0 <_dtoa_r+0xa60>
 800788e:	4601      	mov	r1, r0
 8007890:	4650      	mov	r0, sl
 8007892:	f001 f9b7 	bl	8008c04 <__mcmp>
 8007896:	4602      	mov	r2, r0
 8007898:	4639      	mov	r1, r7
 800789a:	4628      	mov	r0, r5
 800789c:	920c      	str	r2, [sp, #48]	; 0x30
 800789e:	f000 ff2d 	bl	80086fc <_Bfree>
 80078a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078a6:	9f08      	ldr	r7, [sp, #32]
 80078a8:	ea43 0102 	orr.w	r1, r3, r2
 80078ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078ae:	4319      	orrs	r1, r3
 80078b0:	d110      	bne.n	80078d4 <_dtoa_r+0xa64>
 80078b2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80078b6:	d029      	beq.n	800790c <_dtoa_r+0xa9c>
 80078b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	dd02      	ble.n	80078c4 <_dtoa_r+0xa54>
 80078be:	9b06      	ldr	r3, [sp, #24]
 80078c0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80078c4:	9b04      	ldr	r3, [sp, #16]
 80078c6:	f883 9000 	strb.w	r9, [r3]
 80078ca:	e777      	b.n	80077bc <_dtoa_r+0x94c>
 80078cc:	4630      	mov	r0, r6
 80078ce:	e7ba      	b.n	8007846 <_dtoa_r+0x9d6>
 80078d0:	2201      	movs	r2, #1
 80078d2:	e7e1      	b.n	8007898 <_dtoa_r+0xa28>
 80078d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	db04      	blt.n	80078e4 <_dtoa_r+0xa74>
 80078da:	9922      	ldr	r1, [sp, #136]	; 0x88
 80078dc:	430b      	orrs	r3, r1
 80078de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80078e0:	430b      	orrs	r3, r1
 80078e2:	d120      	bne.n	8007926 <_dtoa_r+0xab6>
 80078e4:	2a00      	cmp	r2, #0
 80078e6:	dded      	ble.n	80078c4 <_dtoa_r+0xa54>
 80078e8:	4651      	mov	r1, sl
 80078ea:	2201      	movs	r2, #1
 80078ec:	4628      	mov	r0, r5
 80078ee:	f001 f91d 	bl	8008b2c <__lshift>
 80078f2:	4621      	mov	r1, r4
 80078f4:	4682      	mov	sl, r0
 80078f6:	f001 f985 	bl	8008c04 <__mcmp>
 80078fa:	2800      	cmp	r0, #0
 80078fc:	dc03      	bgt.n	8007906 <_dtoa_r+0xa96>
 80078fe:	d1e1      	bne.n	80078c4 <_dtoa_r+0xa54>
 8007900:	f019 0f01 	tst.w	r9, #1
 8007904:	d0de      	beq.n	80078c4 <_dtoa_r+0xa54>
 8007906:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800790a:	d1d8      	bne.n	80078be <_dtoa_r+0xa4e>
 800790c:	2339      	movs	r3, #57	; 0x39
 800790e:	9a04      	ldr	r2, [sp, #16]
 8007910:	7013      	strb	r3, [r2, #0]
 8007912:	463b      	mov	r3, r7
 8007914:	461f      	mov	r7, r3
 8007916:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800791a:	3b01      	subs	r3, #1
 800791c:	2a39      	cmp	r2, #57	; 0x39
 800791e:	d06b      	beq.n	80079f8 <_dtoa_r+0xb88>
 8007920:	3201      	adds	r2, #1
 8007922:	701a      	strb	r2, [r3, #0]
 8007924:	e74a      	b.n	80077bc <_dtoa_r+0x94c>
 8007926:	2a00      	cmp	r2, #0
 8007928:	dd07      	ble.n	800793a <_dtoa_r+0xaca>
 800792a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800792e:	d0ed      	beq.n	800790c <_dtoa_r+0xa9c>
 8007930:	9a04      	ldr	r2, [sp, #16]
 8007932:	f109 0301 	add.w	r3, r9, #1
 8007936:	7013      	strb	r3, [r2, #0]
 8007938:	e740      	b.n	80077bc <_dtoa_r+0x94c>
 800793a:	9b08      	ldr	r3, [sp, #32]
 800793c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800793e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007942:	4293      	cmp	r3, r2
 8007944:	d042      	beq.n	80079cc <_dtoa_r+0xb5c>
 8007946:	4651      	mov	r1, sl
 8007948:	2300      	movs	r3, #0
 800794a:	220a      	movs	r2, #10
 800794c:	4628      	mov	r0, r5
 800794e:	f000 fef7 	bl	8008740 <__multadd>
 8007952:	45b0      	cmp	r8, r6
 8007954:	4682      	mov	sl, r0
 8007956:	f04f 0300 	mov.w	r3, #0
 800795a:	f04f 020a 	mov.w	r2, #10
 800795e:	4641      	mov	r1, r8
 8007960:	4628      	mov	r0, r5
 8007962:	d107      	bne.n	8007974 <_dtoa_r+0xb04>
 8007964:	f000 feec 	bl	8008740 <__multadd>
 8007968:	4680      	mov	r8, r0
 800796a:	4606      	mov	r6, r0
 800796c:	9b08      	ldr	r3, [sp, #32]
 800796e:	3301      	adds	r3, #1
 8007970:	9308      	str	r3, [sp, #32]
 8007972:	e775      	b.n	8007860 <_dtoa_r+0x9f0>
 8007974:	f000 fee4 	bl	8008740 <__multadd>
 8007978:	4631      	mov	r1, r6
 800797a:	4680      	mov	r8, r0
 800797c:	2300      	movs	r3, #0
 800797e:	220a      	movs	r2, #10
 8007980:	4628      	mov	r0, r5
 8007982:	f000 fedd 	bl	8008740 <__multadd>
 8007986:	4606      	mov	r6, r0
 8007988:	e7f0      	b.n	800796c <_dtoa_r+0xafc>
 800798a:	9b08      	ldr	r3, [sp, #32]
 800798c:	9306      	str	r3, [sp, #24]
 800798e:	9f03      	ldr	r7, [sp, #12]
 8007990:	4621      	mov	r1, r4
 8007992:	4650      	mov	r0, sl
 8007994:	f7ff f9e2 	bl	8006d5c <quorem>
 8007998:	9b03      	ldr	r3, [sp, #12]
 800799a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800799e:	f807 9b01 	strb.w	r9, [r7], #1
 80079a2:	1afa      	subs	r2, r7, r3
 80079a4:	9b06      	ldr	r3, [sp, #24]
 80079a6:	4293      	cmp	r3, r2
 80079a8:	dd07      	ble.n	80079ba <_dtoa_r+0xb4a>
 80079aa:	4651      	mov	r1, sl
 80079ac:	2300      	movs	r3, #0
 80079ae:	220a      	movs	r2, #10
 80079b0:	4628      	mov	r0, r5
 80079b2:	f000 fec5 	bl	8008740 <__multadd>
 80079b6:	4682      	mov	sl, r0
 80079b8:	e7ea      	b.n	8007990 <_dtoa_r+0xb20>
 80079ba:	9b06      	ldr	r3, [sp, #24]
 80079bc:	f04f 0800 	mov.w	r8, #0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	bfcc      	ite	gt
 80079c4:	461f      	movgt	r7, r3
 80079c6:	2701      	movle	r7, #1
 80079c8:	9b03      	ldr	r3, [sp, #12]
 80079ca:	441f      	add	r7, r3
 80079cc:	4651      	mov	r1, sl
 80079ce:	2201      	movs	r2, #1
 80079d0:	4628      	mov	r0, r5
 80079d2:	f001 f8ab 	bl	8008b2c <__lshift>
 80079d6:	4621      	mov	r1, r4
 80079d8:	4682      	mov	sl, r0
 80079da:	f001 f913 	bl	8008c04 <__mcmp>
 80079de:	2800      	cmp	r0, #0
 80079e0:	dc97      	bgt.n	8007912 <_dtoa_r+0xaa2>
 80079e2:	d102      	bne.n	80079ea <_dtoa_r+0xb7a>
 80079e4:	f019 0f01 	tst.w	r9, #1
 80079e8:	d193      	bne.n	8007912 <_dtoa_r+0xaa2>
 80079ea:	463b      	mov	r3, r7
 80079ec:	461f      	mov	r7, r3
 80079ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079f2:	2a30      	cmp	r2, #48	; 0x30
 80079f4:	d0fa      	beq.n	80079ec <_dtoa_r+0xb7c>
 80079f6:	e6e1      	b.n	80077bc <_dtoa_r+0x94c>
 80079f8:	9a03      	ldr	r2, [sp, #12]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d18a      	bne.n	8007914 <_dtoa_r+0xaa4>
 80079fe:	2331      	movs	r3, #49	; 0x31
 8007a00:	f10b 0b01 	add.w	fp, fp, #1
 8007a04:	e797      	b.n	8007936 <_dtoa_r+0xac6>
 8007a06:	4b0a      	ldr	r3, [pc, #40]	; (8007a30 <_dtoa_r+0xbc0>)
 8007a08:	f7ff ba9f 	b.w	8006f4a <_dtoa_r+0xda>
 8007a0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f47f aa77 	bne.w	8006f02 <_dtoa_r+0x92>
 8007a14:	4b07      	ldr	r3, [pc, #28]	; (8007a34 <_dtoa_r+0xbc4>)
 8007a16:	f7ff ba98 	b.w	8006f4a <_dtoa_r+0xda>
 8007a1a:	9b06      	ldr	r3, [sp, #24]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	dcb6      	bgt.n	800798e <_dtoa_r+0xb1e>
 8007a20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	f73f aeb5 	bgt.w	8007792 <_dtoa_r+0x922>
 8007a28:	e7b1      	b.n	800798e <_dtoa_r+0xb1e>
 8007a2a:	bf00      	nop
 8007a2c:	0800ae0d 	.word	0x0800ae0d
 8007a30:	0800ac12 	.word	0x0800ac12
 8007a34:	0800ad91 	.word	0x0800ad91

08007a38 <rshift>:
 8007a38:	6903      	ldr	r3, [r0, #16]
 8007a3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a3e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007a42:	f100 0414 	add.w	r4, r0, #20
 8007a46:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007a4a:	dd46      	ble.n	8007ada <rshift+0xa2>
 8007a4c:	f011 011f 	ands.w	r1, r1, #31
 8007a50:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007a54:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007a58:	d10c      	bne.n	8007a74 <rshift+0x3c>
 8007a5a:	4629      	mov	r1, r5
 8007a5c:	f100 0710 	add.w	r7, r0, #16
 8007a60:	42b1      	cmp	r1, r6
 8007a62:	d335      	bcc.n	8007ad0 <rshift+0x98>
 8007a64:	1a9b      	subs	r3, r3, r2
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	1eea      	subs	r2, r5, #3
 8007a6a:	4296      	cmp	r6, r2
 8007a6c:	bf38      	it	cc
 8007a6e:	2300      	movcc	r3, #0
 8007a70:	4423      	add	r3, r4
 8007a72:	e015      	b.n	8007aa0 <rshift+0x68>
 8007a74:	46a1      	mov	r9, r4
 8007a76:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007a7a:	f1c1 0820 	rsb	r8, r1, #32
 8007a7e:	40cf      	lsrs	r7, r1
 8007a80:	f105 0e04 	add.w	lr, r5, #4
 8007a84:	4576      	cmp	r6, lr
 8007a86:	46f4      	mov	ip, lr
 8007a88:	d816      	bhi.n	8007ab8 <rshift+0x80>
 8007a8a:	1a9a      	subs	r2, r3, r2
 8007a8c:	0092      	lsls	r2, r2, #2
 8007a8e:	3a04      	subs	r2, #4
 8007a90:	3501      	adds	r5, #1
 8007a92:	42ae      	cmp	r6, r5
 8007a94:	bf38      	it	cc
 8007a96:	2200      	movcc	r2, #0
 8007a98:	18a3      	adds	r3, r4, r2
 8007a9a:	50a7      	str	r7, [r4, r2]
 8007a9c:	b107      	cbz	r7, 8007aa0 <rshift+0x68>
 8007a9e:	3304      	adds	r3, #4
 8007aa0:	42a3      	cmp	r3, r4
 8007aa2:	eba3 0204 	sub.w	r2, r3, r4
 8007aa6:	bf08      	it	eq
 8007aa8:	2300      	moveq	r3, #0
 8007aaa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007aae:	6102      	str	r2, [r0, #16]
 8007ab0:	bf08      	it	eq
 8007ab2:	6143      	streq	r3, [r0, #20]
 8007ab4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ab8:	f8dc c000 	ldr.w	ip, [ip]
 8007abc:	fa0c fc08 	lsl.w	ip, ip, r8
 8007ac0:	ea4c 0707 	orr.w	r7, ip, r7
 8007ac4:	f849 7b04 	str.w	r7, [r9], #4
 8007ac8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007acc:	40cf      	lsrs	r7, r1
 8007ace:	e7d9      	b.n	8007a84 <rshift+0x4c>
 8007ad0:	f851 cb04 	ldr.w	ip, [r1], #4
 8007ad4:	f847 cf04 	str.w	ip, [r7, #4]!
 8007ad8:	e7c2      	b.n	8007a60 <rshift+0x28>
 8007ada:	4623      	mov	r3, r4
 8007adc:	e7e0      	b.n	8007aa0 <rshift+0x68>

08007ade <__hexdig_fun>:
 8007ade:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007ae2:	2b09      	cmp	r3, #9
 8007ae4:	d802      	bhi.n	8007aec <__hexdig_fun+0xe>
 8007ae6:	3820      	subs	r0, #32
 8007ae8:	b2c0      	uxtb	r0, r0
 8007aea:	4770      	bx	lr
 8007aec:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007af0:	2b05      	cmp	r3, #5
 8007af2:	d801      	bhi.n	8007af8 <__hexdig_fun+0x1a>
 8007af4:	3847      	subs	r0, #71	; 0x47
 8007af6:	e7f7      	b.n	8007ae8 <__hexdig_fun+0xa>
 8007af8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007afc:	2b05      	cmp	r3, #5
 8007afe:	d801      	bhi.n	8007b04 <__hexdig_fun+0x26>
 8007b00:	3827      	subs	r0, #39	; 0x27
 8007b02:	e7f1      	b.n	8007ae8 <__hexdig_fun+0xa>
 8007b04:	2000      	movs	r0, #0
 8007b06:	4770      	bx	lr

08007b08 <__gethex>:
 8007b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b0c:	4681      	mov	r9, r0
 8007b0e:	468a      	mov	sl, r1
 8007b10:	4617      	mov	r7, r2
 8007b12:	680a      	ldr	r2, [r1, #0]
 8007b14:	b085      	sub	sp, #20
 8007b16:	f102 0b02 	add.w	fp, r2, #2
 8007b1a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007b1e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007b22:	9302      	str	r3, [sp, #8]
 8007b24:	32fe      	adds	r2, #254	; 0xfe
 8007b26:	eb02 030b 	add.w	r3, r2, fp
 8007b2a:	46d8      	mov	r8, fp
 8007b2c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007b30:	9301      	str	r3, [sp, #4]
 8007b32:	2830      	cmp	r0, #48	; 0x30
 8007b34:	d0f7      	beq.n	8007b26 <__gethex+0x1e>
 8007b36:	f7ff ffd2 	bl	8007ade <__hexdig_fun>
 8007b3a:	4604      	mov	r4, r0
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	d138      	bne.n	8007bb2 <__gethex+0xaa>
 8007b40:	2201      	movs	r2, #1
 8007b42:	4640      	mov	r0, r8
 8007b44:	49a7      	ldr	r1, [pc, #668]	; (8007de4 <__gethex+0x2dc>)
 8007b46:	f7ff f881 	bl	8006c4c <strncmp>
 8007b4a:	4606      	mov	r6, r0
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	d169      	bne.n	8007c24 <__gethex+0x11c>
 8007b50:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007b54:	465d      	mov	r5, fp
 8007b56:	f7ff ffc2 	bl	8007ade <__hexdig_fun>
 8007b5a:	2800      	cmp	r0, #0
 8007b5c:	d064      	beq.n	8007c28 <__gethex+0x120>
 8007b5e:	465a      	mov	r2, fp
 8007b60:	7810      	ldrb	r0, [r2, #0]
 8007b62:	4690      	mov	r8, r2
 8007b64:	2830      	cmp	r0, #48	; 0x30
 8007b66:	f102 0201 	add.w	r2, r2, #1
 8007b6a:	d0f9      	beq.n	8007b60 <__gethex+0x58>
 8007b6c:	f7ff ffb7 	bl	8007ade <__hexdig_fun>
 8007b70:	2301      	movs	r3, #1
 8007b72:	fab0 f480 	clz	r4, r0
 8007b76:	465e      	mov	r6, fp
 8007b78:	0964      	lsrs	r4, r4, #5
 8007b7a:	9301      	str	r3, [sp, #4]
 8007b7c:	4642      	mov	r2, r8
 8007b7e:	4615      	mov	r5, r2
 8007b80:	7828      	ldrb	r0, [r5, #0]
 8007b82:	3201      	adds	r2, #1
 8007b84:	f7ff ffab 	bl	8007ade <__hexdig_fun>
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	d1f8      	bne.n	8007b7e <__gethex+0x76>
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	4628      	mov	r0, r5
 8007b90:	4994      	ldr	r1, [pc, #592]	; (8007de4 <__gethex+0x2dc>)
 8007b92:	f7ff f85b 	bl	8006c4c <strncmp>
 8007b96:	b978      	cbnz	r0, 8007bb8 <__gethex+0xb0>
 8007b98:	b946      	cbnz	r6, 8007bac <__gethex+0xa4>
 8007b9a:	1c6e      	adds	r6, r5, #1
 8007b9c:	4632      	mov	r2, r6
 8007b9e:	4615      	mov	r5, r2
 8007ba0:	7828      	ldrb	r0, [r5, #0]
 8007ba2:	3201      	adds	r2, #1
 8007ba4:	f7ff ff9b 	bl	8007ade <__hexdig_fun>
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	d1f8      	bne.n	8007b9e <__gethex+0x96>
 8007bac:	1b73      	subs	r3, r6, r5
 8007bae:	009e      	lsls	r6, r3, #2
 8007bb0:	e004      	b.n	8007bbc <__gethex+0xb4>
 8007bb2:	2400      	movs	r4, #0
 8007bb4:	4626      	mov	r6, r4
 8007bb6:	e7e1      	b.n	8007b7c <__gethex+0x74>
 8007bb8:	2e00      	cmp	r6, #0
 8007bba:	d1f7      	bne.n	8007bac <__gethex+0xa4>
 8007bbc:	782b      	ldrb	r3, [r5, #0]
 8007bbe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007bc2:	2b50      	cmp	r3, #80	; 0x50
 8007bc4:	d13d      	bne.n	8007c42 <__gethex+0x13a>
 8007bc6:	786b      	ldrb	r3, [r5, #1]
 8007bc8:	2b2b      	cmp	r3, #43	; 0x2b
 8007bca:	d02f      	beq.n	8007c2c <__gethex+0x124>
 8007bcc:	2b2d      	cmp	r3, #45	; 0x2d
 8007bce:	d031      	beq.n	8007c34 <__gethex+0x12c>
 8007bd0:	f04f 0b00 	mov.w	fp, #0
 8007bd4:	1c69      	adds	r1, r5, #1
 8007bd6:	7808      	ldrb	r0, [r1, #0]
 8007bd8:	f7ff ff81 	bl	8007ade <__hexdig_fun>
 8007bdc:	1e42      	subs	r2, r0, #1
 8007bde:	b2d2      	uxtb	r2, r2
 8007be0:	2a18      	cmp	r2, #24
 8007be2:	d82e      	bhi.n	8007c42 <__gethex+0x13a>
 8007be4:	f1a0 0210 	sub.w	r2, r0, #16
 8007be8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007bec:	f7ff ff77 	bl	8007ade <__hexdig_fun>
 8007bf0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8007bf4:	fa5f fc8c 	uxtb.w	ip, ip
 8007bf8:	f1bc 0f18 	cmp.w	ip, #24
 8007bfc:	d91d      	bls.n	8007c3a <__gethex+0x132>
 8007bfe:	f1bb 0f00 	cmp.w	fp, #0
 8007c02:	d000      	beq.n	8007c06 <__gethex+0xfe>
 8007c04:	4252      	negs	r2, r2
 8007c06:	4416      	add	r6, r2
 8007c08:	f8ca 1000 	str.w	r1, [sl]
 8007c0c:	b1dc      	cbz	r4, 8007c46 <__gethex+0x13e>
 8007c0e:	9b01      	ldr	r3, [sp, #4]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	bf14      	ite	ne
 8007c14:	f04f 0800 	movne.w	r8, #0
 8007c18:	f04f 0806 	moveq.w	r8, #6
 8007c1c:	4640      	mov	r0, r8
 8007c1e:	b005      	add	sp, #20
 8007c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c24:	4645      	mov	r5, r8
 8007c26:	4626      	mov	r6, r4
 8007c28:	2401      	movs	r4, #1
 8007c2a:	e7c7      	b.n	8007bbc <__gethex+0xb4>
 8007c2c:	f04f 0b00 	mov.w	fp, #0
 8007c30:	1ca9      	adds	r1, r5, #2
 8007c32:	e7d0      	b.n	8007bd6 <__gethex+0xce>
 8007c34:	f04f 0b01 	mov.w	fp, #1
 8007c38:	e7fa      	b.n	8007c30 <__gethex+0x128>
 8007c3a:	230a      	movs	r3, #10
 8007c3c:	fb03 0002 	mla	r0, r3, r2, r0
 8007c40:	e7d0      	b.n	8007be4 <__gethex+0xdc>
 8007c42:	4629      	mov	r1, r5
 8007c44:	e7e0      	b.n	8007c08 <__gethex+0x100>
 8007c46:	4621      	mov	r1, r4
 8007c48:	eba5 0308 	sub.w	r3, r5, r8
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	2b07      	cmp	r3, #7
 8007c50:	dc0a      	bgt.n	8007c68 <__gethex+0x160>
 8007c52:	4648      	mov	r0, r9
 8007c54:	f000 fd12 	bl	800867c <_Balloc>
 8007c58:	4604      	mov	r4, r0
 8007c5a:	b940      	cbnz	r0, 8007c6e <__gethex+0x166>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	21e4      	movs	r1, #228	; 0xe4
 8007c60:	4b61      	ldr	r3, [pc, #388]	; (8007de8 <__gethex+0x2e0>)
 8007c62:	4862      	ldr	r0, [pc, #392]	; (8007dec <__gethex+0x2e4>)
 8007c64:	f001 fa7c 	bl	8009160 <__assert_func>
 8007c68:	3101      	adds	r1, #1
 8007c6a:	105b      	asrs	r3, r3, #1
 8007c6c:	e7ef      	b.n	8007c4e <__gethex+0x146>
 8007c6e:	2300      	movs	r3, #0
 8007c70:	469b      	mov	fp, r3
 8007c72:	f100 0a14 	add.w	sl, r0, #20
 8007c76:	f8cd a004 	str.w	sl, [sp, #4]
 8007c7a:	45a8      	cmp	r8, r5
 8007c7c:	d344      	bcc.n	8007d08 <__gethex+0x200>
 8007c7e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007c82:	4658      	mov	r0, fp
 8007c84:	f848 bb04 	str.w	fp, [r8], #4
 8007c88:	eba8 080a 	sub.w	r8, r8, sl
 8007c8c:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8007c90:	6122      	str	r2, [r4, #16]
 8007c92:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8007c96:	f000 fde3 	bl	8008860 <__hi0bits>
 8007c9a:	683d      	ldr	r5, [r7, #0]
 8007c9c:	eba8 0800 	sub.w	r8, r8, r0
 8007ca0:	45a8      	cmp	r8, r5
 8007ca2:	dd59      	ble.n	8007d58 <__gethex+0x250>
 8007ca4:	eba8 0805 	sub.w	r8, r8, r5
 8007ca8:	4641      	mov	r1, r8
 8007caa:	4620      	mov	r0, r4
 8007cac:	f001 f961 	bl	8008f72 <__any_on>
 8007cb0:	4683      	mov	fp, r0
 8007cb2:	b1b8      	cbz	r0, 8007ce4 <__gethex+0x1dc>
 8007cb4:	f04f 0b01 	mov.w	fp, #1
 8007cb8:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8007cbc:	1159      	asrs	r1, r3, #5
 8007cbe:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007cc2:	f003 021f 	and.w	r2, r3, #31
 8007cc6:	fa0b f202 	lsl.w	r2, fp, r2
 8007cca:	420a      	tst	r2, r1
 8007ccc:	d00a      	beq.n	8007ce4 <__gethex+0x1dc>
 8007cce:	455b      	cmp	r3, fp
 8007cd0:	dd06      	ble.n	8007ce0 <__gethex+0x1d8>
 8007cd2:	4620      	mov	r0, r4
 8007cd4:	f1a8 0102 	sub.w	r1, r8, #2
 8007cd8:	f001 f94b 	bl	8008f72 <__any_on>
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	d138      	bne.n	8007d52 <__gethex+0x24a>
 8007ce0:	f04f 0b02 	mov.w	fp, #2
 8007ce4:	4641      	mov	r1, r8
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	f7ff fea6 	bl	8007a38 <rshift>
 8007cec:	4446      	add	r6, r8
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	42b3      	cmp	r3, r6
 8007cf2:	da41      	bge.n	8007d78 <__gethex+0x270>
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	4648      	mov	r0, r9
 8007cf8:	f000 fd00 	bl	80086fc <_Bfree>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d00:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007d04:	6013      	str	r3, [r2, #0]
 8007d06:	e789      	b.n	8007c1c <__gethex+0x114>
 8007d08:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8007d0c:	2a2e      	cmp	r2, #46	; 0x2e
 8007d0e:	d014      	beq.n	8007d3a <__gethex+0x232>
 8007d10:	2b20      	cmp	r3, #32
 8007d12:	d106      	bne.n	8007d22 <__gethex+0x21a>
 8007d14:	9b01      	ldr	r3, [sp, #4]
 8007d16:	f843 bb04 	str.w	fp, [r3], #4
 8007d1a:	f04f 0b00 	mov.w	fp, #0
 8007d1e:	9301      	str	r3, [sp, #4]
 8007d20:	465b      	mov	r3, fp
 8007d22:	7828      	ldrb	r0, [r5, #0]
 8007d24:	9303      	str	r3, [sp, #12]
 8007d26:	f7ff feda 	bl	8007ade <__hexdig_fun>
 8007d2a:	9b03      	ldr	r3, [sp, #12]
 8007d2c:	f000 000f 	and.w	r0, r0, #15
 8007d30:	4098      	lsls	r0, r3
 8007d32:	ea4b 0b00 	orr.w	fp, fp, r0
 8007d36:	3304      	adds	r3, #4
 8007d38:	e79f      	b.n	8007c7a <__gethex+0x172>
 8007d3a:	45a8      	cmp	r8, r5
 8007d3c:	d8e8      	bhi.n	8007d10 <__gethex+0x208>
 8007d3e:	2201      	movs	r2, #1
 8007d40:	4628      	mov	r0, r5
 8007d42:	4928      	ldr	r1, [pc, #160]	; (8007de4 <__gethex+0x2dc>)
 8007d44:	9303      	str	r3, [sp, #12]
 8007d46:	f7fe ff81 	bl	8006c4c <strncmp>
 8007d4a:	9b03      	ldr	r3, [sp, #12]
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	d1df      	bne.n	8007d10 <__gethex+0x208>
 8007d50:	e793      	b.n	8007c7a <__gethex+0x172>
 8007d52:	f04f 0b03 	mov.w	fp, #3
 8007d56:	e7c5      	b.n	8007ce4 <__gethex+0x1dc>
 8007d58:	da0b      	bge.n	8007d72 <__gethex+0x26a>
 8007d5a:	eba5 0808 	sub.w	r8, r5, r8
 8007d5e:	4621      	mov	r1, r4
 8007d60:	4642      	mov	r2, r8
 8007d62:	4648      	mov	r0, r9
 8007d64:	f000 fee2 	bl	8008b2c <__lshift>
 8007d68:	4604      	mov	r4, r0
 8007d6a:	eba6 0608 	sub.w	r6, r6, r8
 8007d6e:	f100 0a14 	add.w	sl, r0, #20
 8007d72:	f04f 0b00 	mov.w	fp, #0
 8007d76:	e7ba      	b.n	8007cee <__gethex+0x1e6>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	42b3      	cmp	r3, r6
 8007d7c:	dd74      	ble.n	8007e68 <__gethex+0x360>
 8007d7e:	1b9e      	subs	r6, r3, r6
 8007d80:	42b5      	cmp	r5, r6
 8007d82:	dc35      	bgt.n	8007df0 <__gethex+0x2e8>
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d023      	beq.n	8007dd2 <__gethex+0x2ca>
 8007d8a:	2b03      	cmp	r3, #3
 8007d8c:	d025      	beq.n	8007dda <__gethex+0x2d2>
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d115      	bne.n	8007dbe <__gethex+0x2b6>
 8007d92:	42b5      	cmp	r5, r6
 8007d94:	d113      	bne.n	8007dbe <__gethex+0x2b6>
 8007d96:	2d01      	cmp	r5, #1
 8007d98:	d10b      	bne.n	8007db2 <__gethex+0x2aa>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	9a02      	ldr	r2, [sp, #8]
 8007d9e:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007da2:	6013      	str	r3, [r2, #0]
 8007da4:	2301      	movs	r3, #1
 8007da6:	6123      	str	r3, [r4, #16]
 8007da8:	f8ca 3000 	str.w	r3, [sl]
 8007dac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dae:	601c      	str	r4, [r3, #0]
 8007db0:	e734      	b.n	8007c1c <__gethex+0x114>
 8007db2:	4620      	mov	r0, r4
 8007db4:	1e69      	subs	r1, r5, #1
 8007db6:	f001 f8dc 	bl	8008f72 <__any_on>
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	d1ed      	bne.n	8007d9a <__gethex+0x292>
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	4648      	mov	r0, r9
 8007dc2:	f000 fc9b 	bl	80086fc <_Bfree>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007dca:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007dce:	6013      	str	r3, [r2, #0]
 8007dd0:	e724      	b.n	8007c1c <__gethex+0x114>
 8007dd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d1f2      	bne.n	8007dbe <__gethex+0x2b6>
 8007dd8:	e7df      	b.n	8007d9a <__gethex+0x292>
 8007dda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1dc      	bne.n	8007d9a <__gethex+0x292>
 8007de0:	e7ed      	b.n	8007dbe <__gethex+0x2b6>
 8007de2:	bf00      	nop
 8007de4:	0800ac36 	.word	0x0800ac36
 8007de8:	0800ae0d 	.word	0x0800ae0d
 8007dec:	0800ae1e 	.word	0x0800ae1e
 8007df0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8007df4:	f1bb 0f00 	cmp.w	fp, #0
 8007df8:	d133      	bne.n	8007e62 <__gethex+0x35a>
 8007dfa:	f1b8 0f00 	cmp.w	r8, #0
 8007dfe:	d004      	beq.n	8007e0a <__gethex+0x302>
 8007e00:	4641      	mov	r1, r8
 8007e02:	4620      	mov	r0, r4
 8007e04:	f001 f8b5 	bl	8008f72 <__any_on>
 8007e08:	4683      	mov	fp, r0
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007e10:	f008 081f 	and.w	r8, r8, #31
 8007e14:	fa03 f308 	lsl.w	r3, r3, r8
 8007e18:	f04f 0802 	mov.w	r8, #2
 8007e1c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007e20:	4631      	mov	r1, r6
 8007e22:	4213      	tst	r3, r2
 8007e24:	4620      	mov	r0, r4
 8007e26:	bf18      	it	ne
 8007e28:	f04b 0b02 	orrne.w	fp, fp, #2
 8007e2c:	1bad      	subs	r5, r5, r6
 8007e2e:	f7ff fe03 	bl	8007a38 <rshift>
 8007e32:	687e      	ldr	r6, [r7, #4]
 8007e34:	f1bb 0f00 	cmp.w	fp, #0
 8007e38:	d04a      	beq.n	8007ed0 <__gethex+0x3c8>
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2b02      	cmp	r3, #2
 8007e3e:	d016      	beq.n	8007e6e <__gethex+0x366>
 8007e40:	2b03      	cmp	r3, #3
 8007e42:	d018      	beq.n	8007e76 <__gethex+0x36e>
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d109      	bne.n	8007e5c <__gethex+0x354>
 8007e48:	f01b 0f02 	tst.w	fp, #2
 8007e4c:	d006      	beq.n	8007e5c <__gethex+0x354>
 8007e4e:	f8da 3000 	ldr.w	r3, [sl]
 8007e52:	ea4b 0b03 	orr.w	fp, fp, r3
 8007e56:	f01b 0f01 	tst.w	fp, #1
 8007e5a:	d10f      	bne.n	8007e7c <__gethex+0x374>
 8007e5c:	f048 0810 	orr.w	r8, r8, #16
 8007e60:	e036      	b.n	8007ed0 <__gethex+0x3c8>
 8007e62:	f04f 0b01 	mov.w	fp, #1
 8007e66:	e7d0      	b.n	8007e0a <__gethex+0x302>
 8007e68:	f04f 0801 	mov.w	r8, #1
 8007e6c:	e7e2      	b.n	8007e34 <__gethex+0x32c>
 8007e6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e70:	f1c3 0301 	rsb	r3, r3, #1
 8007e74:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d0ef      	beq.n	8007e5c <__gethex+0x354>
 8007e7c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007e80:	f104 0214 	add.w	r2, r4, #20
 8007e84:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007e88:	9301      	str	r3, [sp, #4]
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007e90:	4694      	mov	ip, r2
 8007e92:	f852 1b04 	ldr.w	r1, [r2], #4
 8007e96:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8007e9a:	d01e      	beq.n	8007eda <__gethex+0x3d2>
 8007e9c:	3101      	adds	r1, #1
 8007e9e:	f8cc 1000 	str.w	r1, [ip]
 8007ea2:	f1b8 0f02 	cmp.w	r8, #2
 8007ea6:	f104 0214 	add.w	r2, r4, #20
 8007eaa:	d13d      	bne.n	8007f28 <__gethex+0x420>
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	42ab      	cmp	r3, r5
 8007eb2:	d10b      	bne.n	8007ecc <__gethex+0x3c4>
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	1169      	asrs	r1, r5, #5
 8007eb8:	f005 051f 	and.w	r5, r5, #31
 8007ebc:	fa03 f505 	lsl.w	r5, r3, r5
 8007ec0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ec4:	421d      	tst	r5, r3
 8007ec6:	bf18      	it	ne
 8007ec8:	f04f 0801 	movne.w	r8, #1
 8007ecc:	f048 0820 	orr.w	r8, r8, #32
 8007ed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ed2:	601c      	str	r4, [r3, #0]
 8007ed4:	9b02      	ldr	r3, [sp, #8]
 8007ed6:	601e      	str	r6, [r3, #0]
 8007ed8:	e6a0      	b.n	8007c1c <__gethex+0x114>
 8007eda:	4290      	cmp	r0, r2
 8007edc:	f842 3c04 	str.w	r3, [r2, #-4]
 8007ee0:	d8d6      	bhi.n	8007e90 <__gethex+0x388>
 8007ee2:	68a2      	ldr	r2, [r4, #8]
 8007ee4:	4593      	cmp	fp, r2
 8007ee6:	db17      	blt.n	8007f18 <__gethex+0x410>
 8007ee8:	6861      	ldr	r1, [r4, #4]
 8007eea:	4648      	mov	r0, r9
 8007eec:	3101      	adds	r1, #1
 8007eee:	f000 fbc5 	bl	800867c <_Balloc>
 8007ef2:	4682      	mov	sl, r0
 8007ef4:	b918      	cbnz	r0, 8007efe <__gethex+0x3f6>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	2184      	movs	r1, #132	; 0x84
 8007efa:	4b1a      	ldr	r3, [pc, #104]	; (8007f64 <__gethex+0x45c>)
 8007efc:	e6b1      	b.n	8007c62 <__gethex+0x15a>
 8007efe:	6922      	ldr	r2, [r4, #16]
 8007f00:	f104 010c 	add.w	r1, r4, #12
 8007f04:	3202      	adds	r2, #2
 8007f06:	0092      	lsls	r2, r2, #2
 8007f08:	300c      	adds	r0, #12
 8007f0a:	f7fe ff12 	bl	8006d32 <memcpy>
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4648      	mov	r0, r9
 8007f12:	f000 fbf3 	bl	80086fc <_Bfree>
 8007f16:	4654      	mov	r4, sl
 8007f18:	6922      	ldr	r2, [r4, #16]
 8007f1a:	1c51      	adds	r1, r2, #1
 8007f1c:	6121      	str	r1, [r4, #16]
 8007f1e:	2101      	movs	r1, #1
 8007f20:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007f24:	6151      	str	r1, [r2, #20]
 8007f26:	e7bc      	b.n	8007ea2 <__gethex+0x39a>
 8007f28:	6921      	ldr	r1, [r4, #16]
 8007f2a:	4559      	cmp	r1, fp
 8007f2c:	dd0b      	ble.n	8007f46 <__gethex+0x43e>
 8007f2e:	2101      	movs	r1, #1
 8007f30:	4620      	mov	r0, r4
 8007f32:	f7ff fd81 	bl	8007a38 <rshift>
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	3601      	adds	r6, #1
 8007f3a:	42b3      	cmp	r3, r6
 8007f3c:	f6ff aeda 	blt.w	8007cf4 <__gethex+0x1ec>
 8007f40:	f04f 0801 	mov.w	r8, #1
 8007f44:	e7c2      	b.n	8007ecc <__gethex+0x3c4>
 8007f46:	f015 051f 	ands.w	r5, r5, #31
 8007f4a:	d0f9      	beq.n	8007f40 <__gethex+0x438>
 8007f4c:	9b01      	ldr	r3, [sp, #4]
 8007f4e:	f1c5 0520 	rsb	r5, r5, #32
 8007f52:	441a      	add	r2, r3
 8007f54:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007f58:	f000 fc82 	bl	8008860 <__hi0bits>
 8007f5c:	42a8      	cmp	r0, r5
 8007f5e:	dbe6      	blt.n	8007f2e <__gethex+0x426>
 8007f60:	e7ee      	b.n	8007f40 <__gethex+0x438>
 8007f62:	bf00      	nop
 8007f64:	0800ae0d 	.word	0x0800ae0d

08007f68 <L_shift>:
 8007f68:	f1c2 0208 	rsb	r2, r2, #8
 8007f6c:	0092      	lsls	r2, r2, #2
 8007f6e:	b570      	push	{r4, r5, r6, lr}
 8007f70:	f1c2 0620 	rsb	r6, r2, #32
 8007f74:	6843      	ldr	r3, [r0, #4]
 8007f76:	6804      	ldr	r4, [r0, #0]
 8007f78:	fa03 f506 	lsl.w	r5, r3, r6
 8007f7c:	432c      	orrs	r4, r5
 8007f7e:	40d3      	lsrs	r3, r2
 8007f80:	6004      	str	r4, [r0, #0]
 8007f82:	f840 3f04 	str.w	r3, [r0, #4]!
 8007f86:	4288      	cmp	r0, r1
 8007f88:	d3f4      	bcc.n	8007f74 <L_shift+0xc>
 8007f8a:	bd70      	pop	{r4, r5, r6, pc}

08007f8c <__match>:
 8007f8c:	b530      	push	{r4, r5, lr}
 8007f8e:	6803      	ldr	r3, [r0, #0]
 8007f90:	3301      	adds	r3, #1
 8007f92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f96:	b914      	cbnz	r4, 8007f9e <__match+0x12>
 8007f98:	6003      	str	r3, [r0, #0]
 8007f9a:	2001      	movs	r0, #1
 8007f9c:	bd30      	pop	{r4, r5, pc}
 8007f9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fa2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007fa6:	2d19      	cmp	r5, #25
 8007fa8:	bf98      	it	ls
 8007faa:	3220      	addls	r2, #32
 8007fac:	42a2      	cmp	r2, r4
 8007fae:	d0f0      	beq.n	8007f92 <__match+0x6>
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	e7f3      	b.n	8007f9c <__match+0x10>

08007fb4 <__hexnan>:
 8007fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fb8:	2500      	movs	r5, #0
 8007fba:	680b      	ldr	r3, [r1, #0]
 8007fbc:	4682      	mov	sl, r0
 8007fbe:	115e      	asrs	r6, r3, #5
 8007fc0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007fc4:	f013 031f 	ands.w	r3, r3, #31
 8007fc8:	bf18      	it	ne
 8007fca:	3604      	addne	r6, #4
 8007fcc:	1f37      	subs	r7, r6, #4
 8007fce:	4690      	mov	r8, r2
 8007fd0:	46b9      	mov	r9, r7
 8007fd2:	463c      	mov	r4, r7
 8007fd4:	46ab      	mov	fp, r5
 8007fd6:	b087      	sub	sp, #28
 8007fd8:	6801      	ldr	r1, [r0, #0]
 8007fda:	9301      	str	r3, [sp, #4]
 8007fdc:	f846 5c04 	str.w	r5, [r6, #-4]
 8007fe0:	9502      	str	r5, [sp, #8]
 8007fe2:	784a      	ldrb	r2, [r1, #1]
 8007fe4:	1c4b      	adds	r3, r1, #1
 8007fe6:	9303      	str	r3, [sp, #12]
 8007fe8:	b342      	cbz	r2, 800803c <__hexnan+0x88>
 8007fea:	4610      	mov	r0, r2
 8007fec:	9105      	str	r1, [sp, #20]
 8007fee:	9204      	str	r2, [sp, #16]
 8007ff0:	f7ff fd75 	bl	8007ade <__hexdig_fun>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	d14f      	bne.n	8008098 <__hexnan+0xe4>
 8007ff8:	9a04      	ldr	r2, [sp, #16]
 8007ffa:	9905      	ldr	r1, [sp, #20]
 8007ffc:	2a20      	cmp	r2, #32
 8007ffe:	d818      	bhi.n	8008032 <__hexnan+0x7e>
 8008000:	9b02      	ldr	r3, [sp, #8]
 8008002:	459b      	cmp	fp, r3
 8008004:	dd13      	ble.n	800802e <__hexnan+0x7a>
 8008006:	454c      	cmp	r4, r9
 8008008:	d206      	bcs.n	8008018 <__hexnan+0x64>
 800800a:	2d07      	cmp	r5, #7
 800800c:	dc04      	bgt.n	8008018 <__hexnan+0x64>
 800800e:	462a      	mov	r2, r5
 8008010:	4649      	mov	r1, r9
 8008012:	4620      	mov	r0, r4
 8008014:	f7ff ffa8 	bl	8007f68 <L_shift>
 8008018:	4544      	cmp	r4, r8
 800801a:	d950      	bls.n	80080be <__hexnan+0x10a>
 800801c:	2300      	movs	r3, #0
 800801e:	f1a4 0904 	sub.w	r9, r4, #4
 8008022:	f844 3c04 	str.w	r3, [r4, #-4]
 8008026:	461d      	mov	r5, r3
 8008028:	464c      	mov	r4, r9
 800802a:	f8cd b008 	str.w	fp, [sp, #8]
 800802e:	9903      	ldr	r1, [sp, #12]
 8008030:	e7d7      	b.n	8007fe2 <__hexnan+0x2e>
 8008032:	2a29      	cmp	r2, #41	; 0x29
 8008034:	d155      	bne.n	80080e2 <__hexnan+0x12e>
 8008036:	3102      	adds	r1, #2
 8008038:	f8ca 1000 	str.w	r1, [sl]
 800803c:	f1bb 0f00 	cmp.w	fp, #0
 8008040:	d04f      	beq.n	80080e2 <__hexnan+0x12e>
 8008042:	454c      	cmp	r4, r9
 8008044:	d206      	bcs.n	8008054 <__hexnan+0xa0>
 8008046:	2d07      	cmp	r5, #7
 8008048:	dc04      	bgt.n	8008054 <__hexnan+0xa0>
 800804a:	462a      	mov	r2, r5
 800804c:	4649      	mov	r1, r9
 800804e:	4620      	mov	r0, r4
 8008050:	f7ff ff8a 	bl	8007f68 <L_shift>
 8008054:	4544      	cmp	r4, r8
 8008056:	d934      	bls.n	80080c2 <__hexnan+0x10e>
 8008058:	4623      	mov	r3, r4
 800805a:	f1a8 0204 	sub.w	r2, r8, #4
 800805e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008062:	429f      	cmp	r7, r3
 8008064:	f842 1f04 	str.w	r1, [r2, #4]!
 8008068:	d2f9      	bcs.n	800805e <__hexnan+0xaa>
 800806a:	1b3b      	subs	r3, r7, r4
 800806c:	f023 0303 	bic.w	r3, r3, #3
 8008070:	3304      	adds	r3, #4
 8008072:	3e03      	subs	r6, #3
 8008074:	3401      	adds	r4, #1
 8008076:	42a6      	cmp	r6, r4
 8008078:	bf38      	it	cc
 800807a:	2304      	movcc	r3, #4
 800807c:	2200      	movs	r2, #0
 800807e:	4443      	add	r3, r8
 8008080:	f843 2b04 	str.w	r2, [r3], #4
 8008084:	429f      	cmp	r7, r3
 8008086:	d2fb      	bcs.n	8008080 <__hexnan+0xcc>
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	b91b      	cbnz	r3, 8008094 <__hexnan+0xe0>
 800808c:	4547      	cmp	r7, r8
 800808e:	d126      	bne.n	80080de <__hexnan+0x12a>
 8008090:	2301      	movs	r3, #1
 8008092:	603b      	str	r3, [r7, #0]
 8008094:	2005      	movs	r0, #5
 8008096:	e025      	b.n	80080e4 <__hexnan+0x130>
 8008098:	3501      	adds	r5, #1
 800809a:	2d08      	cmp	r5, #8
 800809c:	f10b 0b01 	add.w	fp, fp, #1
 80080a0:	dd06      	ble.n	80080b0 <__hexnan+0xfc>
 80080a2:	4544      	cmp	r4, r8
 80080a4:	d9c3      	bls.n	800802e <__hexnan+0x7a>
 80080a6:	2300      	movs	r3, #0
 80080a8:	2501      	movs	r5, #1
 80080aa:	f844 3c04 	str.w	r3, [r4, #-4]
 80080ae:	3c04      	subs	r4, #4
 80080b0:	6822      	ldr	r2, [r4, #0]
 80080b2:	f000 000f 	and.w	r0, r0, #15
 80080b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80080ba:	6020      	str	r0, [r4, #0]
 80080bc:	e7b7      	b.n	800802e <__hexnan+0x7a>
 80080be:	2508      	movs	r5, #8
 80080c0:	e7b5      	b.n	800802e <__hexnan+0x7a>
 80080c2:	9b01      	ldr	r3, [sp, #4]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d0df      	beq.n	8008088 <__hexnan+0xd4>
 80080c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080cc:	f1c3 0320 	rsb	r3, r3, #32
 80080d0:	40da      	lsrs	r2, r3
 80080d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80080d6:	4013      	ands	r3, r2
 80080d8:	f846 3c04 	str.w	r3, [r6, #-4]
 80080dc:	e7d4      	b.n	8008088 <__hexnan+0xd4>
 80080de:	3f04      	subs	r7, #4
 80080e0:	e7d2      	b.n	8008088 <__hexnan+0xd4>
 80080e2:	2004      	movs	r0, #4
 80080e4:	b007      	add	sp, #28
 80080e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080080ea <__ssputs_r>:
 80080ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080ee:	461f      	mov	r7, r3
 80080f0:	688e      	ldr	r6, [r1, #8]
 80080f2:	4682      	mov	sl, r0
 80080f4:	42be      	cmp	r6, r7
 80080f6:	460c      	mov	r4, r1
 80080f8:	4690      	mov	r8, r2
 80080fa:	680b      	ldr	r3, [r1, #0]
 80080fc:	d82c      	bhi.n	8008158 <__ssputs_r+0x6e>
 80080fe:	898a      	ldrh	r2, [r1, #12]
 8008100:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008104:	d026      	beq.n	8008154 <__ssputs_r+0x6a>
 8008106:	6965      	ldr	r5, [r4, #20]
 8008108:	6909      	ldr	r1, [r1, #16]
 800810a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800810e:	eba3 0901 	sub.w	r9, r3, r1
 8008112:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008116:	1c7b      	adds	r3, r7, #1
 8008118:	444b      	add	r3, r9
 800811a:	106d      	asrs	r5, r5, #1
 800811c:	429d      	cmp	r5, r3
 800811e:	bf38      	it	cc
 8008120:	461d      	movcc	r5, r3
 8008122:	0553      	lsls	r3, r2, #21
 8008124:	d527      	bpl.n	8008176 <__ssputs_r+0x8c>
 8008126:	4629      	mov	r1, r5
 8008128:	f000 f960 	bl	80083ec <_malloc_r>
 800812c:	4606      	mov	r6, r0
 800812e:	b360      	cbz	r0, 800818a <__ssputs_r+0xa0>
 8008130:	464a      	mov	r2, r9
 8008132:	6921      	ldr	r1, [r4, #16]
 8008134:	f7fe fdfd 	bl	8006d32 <memcpy>
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800813e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008142:	81a3      	strh	r3, [r4, #12]
 8008144:	6126      	str	r6, [r4, #16]
 8008146:	444e      	add	r6, r9
 8008148:	6026      	str	r6, [r4, #0]
 800814a:	463e      	mov	r6, r7
 800814c:	6165      	str	r5, [r4, #20]
 800814e:	eba5 0509 	sub.w	r5, r5, r9
 8008152:	60a5      	str	r5, [r4, #8]
 8008154:	42be      	cmp	r6, r7
 8008156:	d900      	bls.n	800815a <__ssputs_r+0x70>
 8008158:	463e      	mov	r6, r7
 800815a:	4632      	mov	r2, r6
 800815c:	4641      	mov	r1, r8
 800815e:	6820      	ldr	r0, [r4, #0]
 8008160:	f7fe fd86 	bl	8006c70 <memmove>
 8008164:	2000      	movs	r0, #0
 8008166:	68a3      	ldr	r3, [r4, #8]
 8008168:	1b9b      	subs	r3, r3, r6
 800816a:	60a3      	str	r3, [r4, #8]
 800816c:	6823      	ldr	r3, [r4, #0]
 800816e:	4433      	add	r3, r6
 8008170:	6023      	str	r3, [r4, #0]
 8008172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008176:	462a      	mov	r2, r5
 8008178:	f000 ff5f 	bl	800903a <_realloc_r>
 800817c:	4606      	mov	r6, r0
 800817e:	2800      	cmp	r0, #0
 8008180:	d1e0      	bne.n	8008144 <__ssputs_r+0x5a>
 8008182:	4650      	mov	r0, sl
 8008184:	6921      	ldr	r1, [r4, #16]
 8008186:	f001 f81d 	bl	80091c4 <_free_r>
 800818a:	230c      	movs	r3, #12
 800818c:	f8ca 3000 	str.w	r3, [sl]
 8008190:	89a3      	ldrh	r3, [r4, #12]
 8008192:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008196:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800819a:	81a3      	strh	r3, [r4, #12]
 800819c:	e7e9      	b.n	8008172 <__ssputs_r+0x88>
	...

080081a0 <_svfiprintf_r>:
 80081a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a4:	4698      	mov	r8, r3
 80081a6:	898b      	ldrh	r3, [r1, #12]
 80081a8:	4607      	mov	r7, r0
 80081aa:	061b      	lsls	r3, r3, #24
 80081ac:	460d      	mov	r5, r1
 80081ae:	4614      	mov	r4, r2
 80081b0:	b09d      	sub	sp, #116	; 0x74
 80081b2:	d50e      	bpl.n	80081d2 <_svfiprintf_r+0x32>
 80081b4:	690b      	ldr	r3, [r1, #16]
 80081b6:	b963      	cbnz	r3, 80081d2 <_svfiprintf_r+0x32>
 80081b8:	2140      	movs	r1, #64	; 0x40
 80081ba:	f000 f917 	bl	80083ec <_malloc_r>
 80081be:	6028      	str	r0, [r5, #0]
 80081c0:	6128      	str	r0, [r5, #16]
 80081c2:	b920      	cbnz	r0, 80081ce <_svfiprintf_r+0x2e>
 80081c4:	230c      	movs	r3, #12
 80081c6:	603b      	str	r3, [r7, #0]
 80081c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081cc:	e0d0      	b.n	8008370 <_svfiprintf_r+0x1d0>
 80081ce:	2340      	movs	r3, #64	; 0x40
 80081d0:	616b      	str	r3, [r5, #20]
 80081d2:	2300      	movs	r3, #0
 80081d4:	9309      	str	r3, [sp, #36]	; 0x24
 80081d6:	2320      	movs	r3, #32
 80081d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081dc:	2330      	movs	r3, #48	; 0x30
 80081de:	f04f 0901 	mov.w	r9, #1
 80081e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80081e6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8008388 <_svfiprintf_r+0x1e8>
 80081ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081ee:	4623      	mov	r3, r4
 80081f0:	469a      	mov	sl, r3
 80081f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081f6:	b10a      	cbz	r2, 80081fc <_svfiprintf_r+0x5c>
 80081f8:	2a25      	cmp	r2, #37	; 0x25
 80081fa:	d1f9      	bne.n	80081f0 <_svfiprintf_r+0x50>
 80081fc:	ebba 0b04 	subs.w	fp, sl, r4
 8008200:	d00b      	beq.n	800821a <_svfiprintf_r+0x7a>
 8008202:	465b      	mov	r3, fp
 8008204:	4622      	mov	r2, r4
 8008206:	4629      	mov	r1, r5
 8008208:	4638      	mov	r0, r7
 800820a:	f7ff ff6e 	bl	80080ea <__ssputs_r>
 800820e:	3001      	adds	r0, #1
 8008210:	f000 80a9 	beq.w	8008366 <_svfiprintf_r+0x1c6>
 8008214:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008216:	445a      	add	r2, fp
 8008218:	9209      	str	r2, [sp, #36]	; 0x24
 800821a:	f89a 3000 	ldrb.w	r3, [sl]
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 80a1 	beq.w	8008366 <_svfiprintf_r+0x1c6>
 8008224:	2300      	movs	r3, #0
 8008226:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800822a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800822e:	f10a 0a01 	add.w	sl, sl, #1
 8008232:	9304      	str	r3, [sp, #16]
 8008234:	9307      	str	r3, [sp, #28]
 8008236:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800823a:	931a      	str	r3, [sp, #104]	; 0x68
 800823c:	4654      	mov	r4, sl
 800823e:	2205      	movs	r2, #5
 8008240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008244:	4850      	ldr	r0, [pc, #320]	; (8008388 <_svfiprintf_r+0x1e8>)
 8008246:	f7fe fd66 	bl	8006d16 <memchr>
 800824a:	9a04      	ldr	r2, [sp, #16]
 800824c:	b9d8      	cbnz	r0, 8008286 <_svfiprintf_r+0xe6>
 800824e:	06d0      	lsls	r0, r2, #27
 8008250:	bf44      	itt	mi
 8008252:	2320      	movmi	r3, #32
 8008254:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008258:	0711      	lsls	r1, r2, #28
 800825a:	bf44      	itt	mi
 800825c:	232b      	movmi	r3, #43	; 0x2b
 800825e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008262:	f89a 3000 	ldrb.w	r3, [sl]
 8008266:	2b2a      	cmp	r3, #42	; 0x2a
 8008268:	d015      	beq.n	8008296 <_svfiprintf_r+0xf6>
 800826a:	4654      	mov	r4, sl
 800826c:	2000      	movs	r0, #0
 800826e:	f04f 0c0a 	mov.w	ip, #10
 8008272:	9a07      	ldr	r2, [sp, #28]
 8008274:	4621      	mov	r1, r4
 8008276:	f811 3b01 	ldrb.w	r3, [r1], #1
 800827a:	3b30      	subs	r3, #48	; 0x30
 800827c:	2b09      	cmp	r3, #9
 800827e:	d94d      	bls.n	800831c <_svfiprintf_r+0x17c>
 8008280:	b1b0      	cbz	r0, 80082b0 <_svfiprintf_r+0x110>
 8008282:	9207      	str	r2, [sp, #28]
 8008284:	e014      	b.n	80082b0 <_svfiprintf_r+0x110>
 8008286:	eba0 0308 	sub.w	r3, r0, r8
 800828a:	fa09 f303 	lsl.w	r3, r9, r3
 800828e:	4313      	orrs	r3, r2
 8008290:	46a2      	mov	sl, r4
 8008292:	9304      	str	r3, [sp, #16]
 8008294:	e7d2      	b.n	800823c <_svfiprintf_r+0x9c>
 8008296:	9b03      	ldr	r3, [sp, #12]
 8008298:	1d19      	adds	r1, r3, #4
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	9103      	str	r1, [sp, #12]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	bfbb      	ittet	lt
 80082a2:	425b      	neglt	r3, r3
 80082a4:	f042 0202 	orrlt.w	r2, r2, #2
 80082a8:	9307      	strge	r3, [sp, #28]
 80082aa:	9307      	strlt	r3, [sp, #28]
 80082ac:	bfb8      	it	lt
 80082ae:	9204      	strlt	r2, [sp, #16]
 80082b0:	7823      	ldrb	r3, [r4, #0]
 80082b2:	2b2e      	cmp	r3, #46	; 0x2e
 80082b4:	d10c      	bne.n	80082d0 <_svfiprintf_r+0x130>
 80082b6:	7863      	ldrb	r3, [r4, #1]
 80082b8:	2b2a      	cmp	r3, #42	; 0x2a
 80082ba:	d134      	bne.n	8008326 <_svfiprintf_r+0x186>
 80082bc:	9b03      	ldr	r3, [sp, #12]
 80082be:	3402      	adds	r4, #2
 80082c0:	1d1a      	adds	r2, r3, #4
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	9203      	str	r2, [sp, #12]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	bfb8      	it	lt
 80082ca:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80082ce:	9305      	str	r3, [sp, #20]
 80082d0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800838c <_svfiprintf_r+0x1ec>
 80082d4:	2203      	movs	r2, #3
 80082d6:	4650      	mov	r0, sl
 80082d8:	7821      	ldrb	r1, [r4, #0]
 80082da:	f7fe fd1c 	bl	8006d16 <memchr>
 80082de:	b138      	cbz	r0, 80082f0 <_svfiprintf_r+0x150>
 80082e0:	2240      	movs	r2, #64	; 0x40
 80082e2:	9b04      	ldr	r3, [sp, #16]
 80082e4:	eba0 000a 	sub.w	r0, r0, sl
 80082e8:	4082      	lsls	r2, r0
 80082ea:	4313      	orrs	r3, r2
 80082ec:	3401      	adds	r4, #1
 80082ee:	9304      	str	r3, [sp, #16]
 80082f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082f4:	2206      	movs	r2, #6
 80082f6:	4826      	ldr	r0, [pc, #152]	; (8008390 <_svfiprintf_r+0x1f0>)
 80082f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082fc:	f7fe fd0b 	bl	8006d16 <memchr>
 8008300:	2800      	cmp	r0, #0
 8008302:	d038      	beq.n	8008376 <_svfiprintf_r+0x1d6>
 8008304:	4b23      	ldr	r3, [pc, #140]	; (8008394 <_svfiprintf_r+0x1f4>)
 8008306:	bb1b      	cbnz	r3, 8008350 <_svfiprintf_r+0x1b0>
 8008308:	9b03      	ldr	r3, [sp, #12]
 800830a:	3307      	adds	r3, #7
 800830c:	f023 0307 	bic.w	r3, r3, #7
 8008310:	3308      	adds	r3, #8
 8008312:	9303      	str	r3, [sp, #12]
 8008314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008316:	4433      	add	r3, r6
 8008318:	9309      	str	r3, [sp, #36]	; 0x24
 800831a:	e768      	b.n	80081ee <_svfiprintf_r+0x4e>
 800831c:	460c      	mov	r4, r1
 800831e:	2001      	movs	r0, #1
 8008320:	fb0c 3202 	mla	r2, ip, r2, r3
 8008324:	e7a6      	b.n	8008274 <_svfiprintf_r+0xd4>
 8008326:	2300      	movs	r3, #0
 8008328:	f04f 0c0a 	mov.w	ip, #10
 800832c:	4619      	mov	r1, r3
 800832e:	3401      	adds	r4, #1
 8008330:	9305      	str	r3, [sp, #20]
 8008332:	4620      	mov	r0, r4
 8008334:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008338:	3a30      	subs	r2, #48	; 0x30
 800833a:	2a09      	cmp	r2, #9
 800833c:	d903      	bls.n	8008346 <_svfiprintf_r+0x1a6>
 800833e:	2b00      	cmp	r3, #0
 8008340:	d0c6      	beq.n	80082d0 <_svfiprintf_r+0x130>
 8008342:	9105      	str	r1, [sp, #20]
 8008344:	e7c4      	b.n	80082d0 <_svfiprintf_r+0x130>
 8008346:	4604      	mov	r4, r0
 8008348:	2301      	movs	r3, #1
 800834a:	fb0c 2101 	mla	r1, ip, r1, r2
 800834e:	e7f0      	b.n	8008332 <_svfiprintf_r+0x192>
 8008350:	ab03      	add	r3, sp, #12
 8008352:	9300      	str	r3, [sp, #0]
 8008354:	462a      	mov	r2, r5
 8008356:	4638      	mov	r0, r7
 8008358:	4b0f      	ldr	r3, [pc, #60]	; (8008398 <_svfiprintf_r+0x1f8>)
 800835a:	a904      	add	r1, sp, #16
 800835c:	f7fd f914 	bl	8005588 <_printf_float>
 8008360:	1c42      	adds	r2, r0, #1
 8008362:	4606      	mov	r6, r0
 8008364:	d1d6      	bne.n	8008314 <_svfiprintf_r+0x174>
 8008366:	89ab      	ldrh	r3, [r5, #12]
 8008368:	065b      	lsls	r3, r3, #25
 800836a:	f53f af2d 	bmi.w	80081c8 <_svfiprintf_r+0x28>
 800836e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008370:	b01d      	add	sp, #116	; 0x74
 8008372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008376:	ab03      	add	r3, sp, #12
 8008378:	9300      	str	r3, [sp, #0]
 800837a:	462a      	mov	r2, r5
 800837c:	4638      	mov	r0, r7
 800837e:	4b06      	ldr	r3, [pc, #24]	; (8008398 <_svfiprintf_r+0x1f8>)
 8008380:	a904      	add	r1, sp, #16
 8008382:	f7fd fba1 	bl	8005ac8 <_printf_i>
 8008386:	e7eb      	b.n	8008360 <_svfiprintf_r+0x1c0>
 8008388:	0800ae7e 	.word	0x0800ae7e
 800838c:	0800ae84 	.word	0x0800ae84
 8008390:	0800ae88 	.word	0x0800ae88
 8008394:	08005589 	.word	0x08005589
 8008398:	080080eb 	.word	0x080080eb

0800839c <malloc>:
 800839c:	4b02      	ldr	r3, [pc, #8]	; (80083a8 <malloc+0xc>)
 800839e:	4601      	mov	r1, r0
 80083a0:	6818      	ldr	r0, [r3, #0]
 80083a2:	f000 b823 	b.w	80083ec <_malloc_r>
 80083a6:	bf00      	nop
 80083a8:	200001dc 	.word	0x200001dc

080083ac <sbrk_aligned>:
 80083ac:	b570      	push	{r4, r5, r6, lr}
 80083ae:	4e0e      	ldr	r6, [pc, #56]	; (80083e8 <sbrk_aligned+0x3c>)
 80083b0:	460c      	mov	r4, r1
 80083b2:	6831      	ldr	r1, [r6, #0]
 80083b4:	4605      	mov	r5, r0
 80083b6:	b911      	cbnz	r1, 80083be <sbrk_aligned+0x12>
 80083b8:	f000 feb0 	bl	800911c <_sbrk_r>
 80083bc:	6030      	str	r0, [r6, #0]
 80083be:	4621      	mov	r1, r4
 80083c0:	4628      	mov	r0, r5
 80083c2:	f000 feab 	bl	800911c <_sbrk_r>
 80083c6:	1c43      	adds	r3, r0, #1
 80083c8:	d00a      	beq.n	80083e0 <sbrk_aligned+0x34>
 80083ca:	1cc4      	adds	r4, r0, #3
 80083cc:	f024 0403 	bic.w	r4, r4, #3
 80083d0:	42a0      	cmp	r0, r4
 80083d2:	d007      	beq.n	80083e4 <sbrk_aligned+0x38>
 80083d4:	1a21      	subs	r1, r4, r0
 80083d6:	4628      	mov	r0, r5
 80083d8:	f000 fea0 	bl	800911c <_sbrk_r>
 80083dc:	3001      	adds	r0, #1
 80083de:	d101      	bne.n	80083e4 <sbrk_aligned+0x38>
 80083e0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80083e4:	4620      	mov	r0, r4
 80083e6:	bd70      	pop	{r4, r5, r6, pc}
 80083e8:	200008e0 	.word	0x200008e0

080083ec <_malloc_r>:
 80083ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083f0:	1ccd      	adds	r5, r1, #3
 80083f2:	f025 0503 	bic.w	r5, r5, #3
 80083f6:	3508      	adds	r5, #8
 80083f8:	2d0c      	cmp	r5, #12
 80083fa:	bf38      	it	cc
 80083fc:	250c      	movcc	r5, #12
 80083fe:	2d00      	cmp	r5, #0
 8008400:	4607      	mov	r7, r0
 8008402:	db01      	blt.n	8008408 <_malloc_r+0x1c>
 8008404:	42a9      	cmp	r1, r5
 8008406:	d905      	bls.n	8008414 <_malloc_r+0x28>
 8008408:	230c      	movs	r3, #12
 800840a:	2600      	movs	r6, #0
 800840c:	603b      	str	r3, [r7, #0]
 800840e:	4630      	mov	r0, r6
 8008410:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008414:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80084e8 <_malloc_r+0xfc>
 8008418:	f000 f924 	bl	8008664 <__malloc_lock>
 800841c:	f8d8 3000 	ldr.w	r3, [r8]
 8008420:	461c      	mov	r4, r3
 8008422:	bb5c      	cbnz	r4, 800847c <_malloc_r+0x90>
 8008424:	4629      	mov	r1, r5
 8008426:	4638      	mov	r0, r7
 8008428:	f7ff ffc0 	bl	80083ac <sbrk_aligned>
 800842c:	1c43      	adds	r3, r0, #1
 800842e:	4604      	mov	r4, r0
 8008430:	d155      	bne.n	80084de <_malloc_r+0xf2>
 8008432:	f8d8 4000 	ldr.w	r4, [r8]
 8008436:	4626      	mov	r6, r4
 8008438:	2e00      	cmp	r6, #0
 800843a:	d145      	bne.n	80084c8 <_malloc_r+0xdc>
 800843c:	2c00      	cmp	r4, #0
 800843e:	d048      	beq.n	80084d2 <_malloc_r+0xe6>
 8008440:	6823      	ldr	r3, [r4, #0]
 8008442:	4631      	mov	r1, r6
 8008444:	4638      	mov	r0, r7
 8008446:	eb04 0903 	add.w	r9, r4, r3
 800844a:	f000 fe67 	bl	800911c <_sbrk_r>
 800844e:	4581      	cmp	r9, r0
 8008450:	d13f      	bne.n	80084d2 <_malloc_r+0xe6>
 8008452:	6821      	ldr	r1, [r4, #0]
 8008454:	4638      	mov	r0, r7
 8008456:	1a6d      	subs	r5, r5, r1
 8008458:	4629      	mov	r1, r5
 800845a:	f7ff ffa7 	bl	80083ac <sbrk_aligned>
 800845e:	3001      	adds	r0, #1
 8008460:	d037      	beq.n	80084d2 <_malloc_r+0xe6>
 8008462:	6823      	ldr	r3, [r4, #0]
 8008464:	442b      	add	r3, r5
 8008466:	6023      	str	r3, [r4, #0]
 8008468:	f8d8 3000 	ldr.w	r3, [r8]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d038      	beq.n	80084e2 <_malloc_r+0xf6>
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	42a2      	cmp	r2, r4
 8008474:	d12b      	bne.n	80084ce <_malloc_r+0xe2>
 8008476:	2200      	movs	r2, #0
 8008478:	605a      	str	r2, [r3, #4]
 800847a:	e00f      	b.n	800849c <_malloc_r+0xb0>
 800847c:	6822      	ldr	r2, [r4, #0]
 800847e:	1b52      	subs	r2, r2, r5
 8008480:	d41f      	bmi.n	80084c2 <_malloc_r+0xd6>
 8008482:	2a0b      	cmp	r2, #11
 8008484:	d917      	bls.n	80084b6 <_malloc_r+0xca>
 8008486:	1961      	adds	r1, r4, r5
 8008488:	42a3      	cmp	r3, r4
 800848a:	6025      	str	r5, [r4, #0]
 800848c:	bf18      	it	ne
 800848e:	6059      	strne	r1, [r3, #4]
 8008490:	6863      	ldr	r3, [r4, #4]
 8008492:	bf08      	it	eq
 8008494:	f8c8 1000 	streq.w	r1, [r8]
 8008498:	5162      	str	r2, [r4, r5]
 800849a:	604b      	str	r3, [r1, #4]
 800849c:	4638      	mov	r0, r7
 800849e:	f104 060b 	add.w	r6, r4, #11
 80084a2:	f000 f8e5 	bl	8008670 <__malloc_unlock>
 80084a6:	f026 0607 	bic.w	r6, r6, #7
 80084aa:	1d23      	adds	r3, r4, #4
 80084ac:	1af2      	subs	r2, r6, r3
 80084ae:	d0ae      	beq.n	800840e <_malloc_r+0x22>
 80084b0:	1b9b      	subs	r3, r3, r6
 80084b2:	50a3      	str	r3, [r4, r2]
 80084b4:	e7ab      	b.n	800840e <_malloc_r+0x22>
 80084b6:	42a3      	cmp	r3, r4
 80084b8:	6862      	ldr	r2, [r4, #4]
 80084ba:	d1dd      	bne.n	8008478 <_malloc_r+0x8c>
 80084bc:	f8c8 2000 	str.w	r2, [r8]
 80084c0:	e7ec      	b.n	800849c <_malloc_r+0xb0>
 80084c2:	4623      	mov	r3, r4
 80084c4:	6864      	ldr	r4, [r4, #4]
 80084c6:	e7ac      	b.n	8008422 <_malloc_r+0x36>
 80084c8:	4634      	mov	r4, r6
 80084ca:	6876      	ldr	r6, [r6, #4]
 80084cc:	e7b4      	b.n	8008438 <_malloc_r+0x4c>
 80084ce:	4613      	mov	r3, r2
 80084d0:	e7cc      	b.n	800846c <_malloc_r+0x80>
 80084d2:	230c      	movs	r3, #12
 80084d4:	4638      	mov	r0, r7
 80084d6:	603b      	str	r3, [r7, #0]
 80084d8:	f000 f8ca 	bl	8008670 <__malloc_unlock>
 80084dc:	e797      	b.n	800840e <_malloc_r+0x22>
 80084de:	6025      	str	r5, [r4, #0]
 80084e0:	e7dc      	b.n	800849c <_malloc_r+0xb0>
 80084e2:	605b      	str	r3, [r3, #4]
 80084e4:	deff      	udf	#255	; 0xff
 80084e6:	bf00      	nop
 80084e8:	200008dc 	.word	0x200008dc

080084ec <__ascii_mbtowc>:
 80084ec:	b082      	sub	sp, #8
 80084ee:	b901      	cbnz	r1, 80084f2 <__ascii_mbtowc+0x6>
 80084f0:	a901      	add	r1, sp, #4
 80084f2:	b142      	cbz	r2, 8008506 <__ascii_mbtowc+0x1a>
 80084f4:	b14b      	cbz	r3, 800850a <__ascii_mbtowc+0x1e>
 80084f6:	7813      	ldrb	r3, [r2, #0]
 80084f8:	600b      	str	r3, [r1, #0]
 80084fa:	7812      	ldrb	r2, [r2, #0]
 80084fc:	1e10      	subs	r0, r2, #0
 80084fe:	bf18      	it	ne
 8008500:	2001      	movne	r0, #1
 8008502:	b002      	add	sp, #8
 8008504:	4770      	bx	lr
 8008506:	4610      	mov	r0, r2
 8008508:	e7fb      	b.n	8008502 <__ascii_mbtowc+0x16>
 800850a:	f06f 0001 	mvn.w	r0, #1
 800850e:	e7f8      	b.n	8008502 <__ascii_mbtowc+0x16>

08008510 <__sflush_r>:
 8008510:	898a      	ldrh	r2, [r1, #12]
 8008512:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008514:	4605      	mov	r5, r0
 8008516:	0710      	lsls	r0, r2, #28
 8008518:	460c      	mov	r4, r1
 800851a:	d457      	bmi.n	80085cc <__sflush_r+0xbc>
 800851c:	684b      	ldr	r3, [r1, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	dc04      	bgt.n	800852c <__sflush_r+0x1c>
 8008522:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008524:	2b00      	cmp	r3, #0
 8008526:	dc01      	bgt.n	800852c <__sflush_r+0x1c>
 8008528:	2000      	movs	r0, #0
 800852a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800852c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800852e:	2e00      	cmp	r6, #0
 8008530:	d0fa      	beq.n	8008528 <__sflush_r+0x18>
 8008532:	2300      	movs	r3, #0
 8008534:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008538:	682f      	ldr	r7, [r5, #0]
 800853a:	6a21      	ldr	r1, [r4, #32]
 800853c:	602b      	str	r3, [r5, #0]
 800853e:	d032      	beq.n	80085a6 <__sflush_r+0x96>
 8008540:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008542:	89a3      	ldrh	r3, [r4, #12]
 8008544:	075a      	lsls	r2, r3, #29
 8008546:	d505      	bpl.n	8008554 <__sflush_r+0x44>
 8008548:	6863      	ldr	r3, [r4, #4]
 800854a:	1ac0      	subs	r0, r0, r3
 800854c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800854e:	b10b      	cbz	r3, 8008554 <__sflush_r+0x44>
 8008550:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008552:	1ac0      	subs	r0, r0, r3
 8008554:	2300      	movs	r3, #0
 8008556:	4602      	mov	r2, r0
 8008558:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800855a:	4628      	mov	r0, r5
 800855c:	6a21      	ldr	r1, [r4, #32]
 800855e:	47b0      	blx	r6
 8008560:	1c43      	adds	r3, r0, #1
 8008562:	89a3      	ldrh	r3, [r4, #12]
 8008564:	d106      	bne.n	8008574 <__sflush_r+0x64>
 8008566:	6829      	ldr	r1, [r5, #0]
 8008568:	291d      	cmp	r1, #29
 800856a:	d82b      	bhi.n	80085c4 <__sflush_r+0xb4>
 800856c:	4a28      	ldr	r2, [pc, #160]	; (8008610 <__sflush_r+0x100>)
 800856e:	410a      	asrs	r2, r1
 8008570:	07d6      	lsls	r6, r2, #31
 8008572:	d427      	bmi.n	80085c4 <__sflush_r+0xb4>
 8008574:	2200      	movs	r2, #0
 8008576:	6062      	str	r2, [r4, #4]
 8008578:	6922      	ldr	r2, [r4, #16]
 800857a:	04d9      	lsls	r1, r3, #19
 800857c:	6022      	str	r2, [r4, #0]
 800857e:	d504      	bpl.n	800858a <__sflush_r+0x7a>
 8008580:	1c42      	adds	r2, r0, #1
 8008582:	d101      	bne.n	8008588 <__sflush_r+0x78>
 8008584:	682b      	ldr	r3, [r5, #0]
 8008586:	b903      	cbnz	r3, 800858a <__sflush_r+0x7a>
 8008588:	6560      	str	r0, [r4, #84]	; 0x54
 800858a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800858c:	602f      	str	r7, [r5, #0]
 800858e:	2900      	cmp	r1, #0
 8008590:	d0ca      	beq.n	8008528 <__sflush_r+0x18>
 8008592:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008596:	4299      	cmp	r1, r3
 8008598:	d002      	beq.n	80085a0 <__sflush_r+0x90>
 800859a:	4628      	mov	r0, r5
 800859c:	f000 fe12 	bl	80091c4 <_free_r>
 80085a0:	2000      	movs	r0, #0
 80085a2:	6360      	str	r0, [r4, #52]	; 0x34
 80085a4:	e7c1      	b.n	800852a <__sflush_r+0x1a>
 80085a6:	2301      	movs	r3, #1
 80085a8:	4628      	mov	r0, r5
 80085aa:	47b0      	blx	r6
 80085ac:	1c41      	adds	r1, r0, #1
 80085ae:	d1c8      	bne.n	8008542 <__sflush_r+0x32>
 80085b0:	682b      	ldr	r3, [r5, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d0c5      	beq.n	8008542 <__sflush_r+0x32>
 80085b6:	2b1d      	cmp	r3, #29
 80085b8:	d001      	beq.n	80085be <__sflush_r+0xae>
 80085ba:	2b16      	cmp	r3, #22
 80085bc:	d101      	bne.n	80085c2 <__sflush_r+0xb2>
 80085be:	602f      	str	r7, [r5, #0]
 80085c0:	e7b2      	b.n	8008528 <__sflush_r+0x18>
 80085c2:	89a3      	ldrh	r3, [r4, #12]
 80085c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085c8:	81a3      	strh	r3, [r4, #12]
 80085ca:	e7ae      	b.n	800852a <__sflush_r+0x1a>
 80085cc:	690f      	ldr	r7, [r1, #16]
 80085ce:	2f00      	cmp	r7, #0
 80085d0:	d0aa      	beq.n	8008528 <__sflush_r+0x18>
 80085d2:	0793      	lsls	r3, r2, #30
 80085d4:	bf18      	it	ne
 80085d6:	2300      	movne	r3, #0
 80085d8:	680e      	ldr	r6, [r1, #0]
 80085da:	bf08      	it	eq
 80085dc:	694b      	ldreq	r3, [r1, #20]
 80085de:	1bf6      	subs	r6, r6, r7
 80085e0:	600f      	str	r7, [r1, #0]
 80085e2:	608b      	str	r3, [r1, #8]
 80085e4:	2e00      	cmp	r6, #0
 80085e6:	dd9f      	ble.n	8008528 <__sflush_r+0x18>
 80085e8:	4633      	mov	r3, r6
 80085ea:	463a      	mov	r2, r7
 80085ec:	4628      	mov	r0, r5
 80085ee:	6a21      	ldr	r1, [r4, #32]
 80085f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80085f4:	47e0      	blx	ip
 80085f6:	2800      	cmp	r0, #0
 80085f8:	dc06      	bgt.n	8008608 <__sflush_r+0xf8>
 80085fa:	89a3      	ldrh	r3, [r4, #12]
 80085fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008604:	81a3      	strh	r3, [r4, #12]
 8008606:	e790      	b.n	800852a <__sflush_r+0x1a>
 8008608:	4407      	add	r7, r0
 800860a:	1a36      	subs	r6, r6, r0
 800860c:	e7ea      	b.n	80085e4 <__sflush_r+0xd4>
 800860e:	bf00      	nop
 8008610:	dfbffffe 	.word	0xdfbffffe

08008614 <_fflush_r>:
 8008614:	b538      	push	{r3, r4, r5, lr}
 8008616:	690b      	ldr	r3, [r1, #16]
 8008618:	4605      	mov	r5, r0
 800861a:	460c      	mov	r4, r1
 800861c:	b913      	cbnz	r3, 8008624 <_fflush_r+0x10>
 800861e:	2500      	movs	r5, #0
 8008620:	4628      	mov	r0, r5
 8008622:	bd38      	pop	{r3, r4, r5, pc}
 8008624:	b118      	cbz	r0, 800862e <_fflush_r+0x1a>
 8008626:	6a03      	ldr	r3, [r0, #32]
 8008628:	b90b      	cbnz	r3, 800862e <_fflush_r+0x1a>
 800862a:	f7fd fc2f 	bl	8005e8c <__sinit>
 800862e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d0f3      	beq.n	800861e <_fflush_r+0xa>
 8008636:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008638:	07d0      	lsls	r0, r2, #31
 800863a:	d404      	bmi.n	8008646 <_fflush_r+0x32>
 800863c:	0599      	lsls	r1, r3, #22
 800863e:	d402      	bmi.n	8008646 <_fflush_r+0x32>
 8008640:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008642:	f7fe fb66 	bl	8006d12 <__retarget_lock_acquire_recursive>
 8008646:	4628      	mov	r0, r5
 8008648:	4621      	mov	r1, r4
 800864a:	f7ff ff61 	bl	8008510 <__sflush_r>
 800864e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008650:	4605      	mov	r5, r0
 8008652:	07da      	lsls	r2, r3, #31
 8008654:	d4e4      	bmi.n	8008620 <_fflush_r+0xc>
 8008656:	89a3      	ldrh	r3, [r4, #12]
 8008658:	059b      	lsls	r3, r3, #22
 800865a:	d4e1      	bmi.n	8008620 <_fflush_r+0xc>
 800865c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800865e:	f7fe fb59 	bl	8006d14 <__retarget_lock_release_recursive>
 8008662:	e7dd      	b.n	8008620 <_fflush_r+0xc>

08008664 <__malloc_lock>:
 8008664:	4801      	ldr	r0, [pc, #4]	; (800866c <__malloc_lock+0x8>)
 8008666:	f7fe bb54 	b.w	8006d12 <__retarget_lock_acquire_recursive>
 800866a:	bf00      	nop
 800866c:	200008d8 	.word	0x200008d8

08008670 <__malloc_unlock>:
 8008670:	4801      	ldr	r0, [pc, #4]	; (8008678 <__malloc_unlock+0x8>)
 8008672:	f7fe bb4f 	b.w	8006d14 <__retarget_lock_release_recursive>
 8008676:	bf00      	nop
 8008678:	200008d8 	.word	0x200008d8

0800867c <_Balloc>:
 800867c:	b570      	push	{r4, r5, r6, lr}
 800867e:	69c6      	ldr	r6, [r0, #28]
 8008680:	4604      	mov	r4, r0
 8008682:	460d      	mov	r5, r1
 8008684:	b976      	cbnz	r6, 80086a4 <_Balloc+0x28>
 8008686:	2010      	movs	r0, #16
 8008688:	f7ff fe88 	bl	800839c <malloc>
 800868c:	4602      	mov	r2, r0
 800868e:	61e0      	str	r0, [r4, #28]
 8008690:	b920      	cbnz	r0, 800869c <_Balloc+0x20>
 8008692:	216b      	movs	r1, #107	; 0x6b
 8008694:	4b17      	ldr	r3, [pc, #92]	; (80086f4 <_Balloc+0x78>)
 8008696:	4818      	ldr	r0, [pc, #96]	; (80086f8 <_Balloc+0x7c>)
 8008698:	f000 fd62 	bl	8009160 <__assert_func>
 800869c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086a0:	6006      	str	r6, [r0, #0]
 80086a2:	60c6      	str	r6, [r0, #12]
 80086a4:	69e6      	ldr	r6, [r4, #28]
 80086a6:	68f3      	ldr	r3, [r6, #12]
 80086a8:	b183      	cbz	r3, 80086cc <_Balloc+0x50>
 80086aa:	69e3      	ldr	r3, [r4, #28]
 80086ac:	68db      	ldr	r3, [r3, #12]
 80086ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086b2:	b9b8      	cbnz	r0, 80086e4 <_Balloc+0x68>
 80086b4:	2101      	movs	r1, #1
 80086b6:	fa01 f605 	lsl.w	r6, r1, r5
 80086ba:	1d72      	adds	r2, r6, #5
 80086bc:	4620      	mov	r0, r4
 80086be:	0092      	lsls	r2, r2, #2
 80086c0:	f000 fd6c 	bl	800919c <_calloc_r>
 80086c4:	b160      	cbz	r0, 80086e0 <_Balloc+0x64>
 80086c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086ca:	e00e      	b.n	80086ea <_Balloc+0x6e>
 80086cc:	2221      	movs	r2, #33	; 0x21
 80086ce:	2104      	movs	r1, #4
 80086d0:	4620      	mov	r0, r4
 80086d2:	f000 fd63 	bl	800919c <_calloc_r>
 80086d6:	69e3      	ldr	r3, [r4, #28]
 80086d8:	60f0      	str	r0, [r6, #12]
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d1e4      	bne.n	80086aa <_Balloc+0x2e>
 80086e0:	2000      	movs	r0, #0
 80086e2:	bd70      	pop	{r4, r5, r6, pc}
 80086e4:	6802      	ldr	r2, [r0, #0]
 80086e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086ea:	2300      	movs	r3, #0
 80086ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80086f0:	e7f7      	b.n	80086e2 <_Balloc+0x66>
 80086f2:	bf00      	nop
 80086f4:	0800ad9e 	.word	0x0800ad9e
 80086f8:	0800ae8f 	.word	0x0800ae8f

080086fc <_Bfree>:
 80086fc:	b570      	push	{r4, r5, r6, lr}
 80086fe:	69c6      	ldr	r6, [r0, #28]
 8008700:	4605      	mov	r5, r0
 8008702:	460c      	mov	r4, r1
 8008704:	b976      	cbnz	r6, 8008724 <_Bfree+0x28>
 8008706:	2010      	movs	r0, #16
 8008708:	f7ff fe48 	bl	800839c <malloc>
 800870c:	4602      	mov	r2, r0
 800870e:	61e8      	str	r0, [r5, #28]
 8008710:	b920      	cbnz	r0, 800871c <_Bfree+0x20>
 8008712:	218f      	movs	r1, #143	; 0x8f
 8008714:	4b08      	ldr	r3, [pc, #32]	; (8008738 <_Bfree+0x3c>)
 8008716:	4809      	ldr	r0, [pc, #36]	; (800873c <_Bfree+0x40>)
 8008718:	f000 fd22 	bl	8009160 <__assert_func>
 800871c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008720:	6006      	str	r6, [r0, #0]
 8008722:	60c6      	str	r6, [r0, #12]
 8008724:	b13c      	cbz	r4, 8008736 <_Bfree+0x3a>
 8008726:	69eb      	ldr	r3, [r5, #28]
 8008728:	6862      	ldr	r2, [r4, #4]
 800872a:	68db      	ldr	r3, [r3, #12]
 800872c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008730:	6021      	str	r1, [r4, #0]
 8008732:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008736:	bd70      	pop	{r4, r5, r6, pc}
 8008738:	0800ad9e 	.word	0x0800ad9e
 800873c:	0800ae8f 	.word	0x0800ae8f

08008740 <__multadd>:
 8008740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008744:	4607      	mov	r7, r0
 8008746:	460c      	mov	r4, r1
 8008748:	461e      	mov	r6, r3
 800874a:	2000      	movs	r0, #0
 800874c:	690d      	ldr	r5, [r1, #16]
 800874e:	f101 0c14 	add.w	ip, r1, #20
 8008752:	f8dc 3000 	ldr.w	r3, [ip]
 8008756:	3001      	adds	r0, #1
 8008758:	b299      	uxth	r1, r3
 800875a:	fb02 6101 	mla	r1, r2, r1, r6
 800875e:	0c1e      	lsrs	r6, r3, #16
 8008760:	0c0b      	lsrs	r3, r1, #16
 8008762:	fb02 3306 	mla	r3, r2, r6, r3
 8008766:	b289      	uxth	r1, r1
 8008768:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800876c:	4285      	cmp	r5, r0
 800876e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008772:	f84c 1b04 	str.w	r1, [ip], #4
 8008776:	dcec      	bgt.n	8008752 <__multadd+0x12>
 8008778:	b30e      	cbz	r6, 80087be <__multadd+0x7e>
 800877a:	68a3      	ldr	r3, [r4, #8]
 800877c:	42ab      	cmp	r3, r5
 800877e:	dc19      	bgt.n	80087b4 <__multadd+0x74>
 8008780:	6861      	ldr	r1, [r4, #4]
 8008782:	4638      	mov	r0, r7
 8008784:	3101      	adds	r1, #1
 8008786:	f7ff ff79 	bl	800867c <_Balloc>
 800878a:	4680      	mov	r8, r0
 800878c:	b928      	cbnz	r0, 800879a <__multadd+0x5a>
 800878e:	4602      	mov	r2, r0
 8008790:	21ba      	movs	r1, #186	; 0xba
 8008792:	4b0c      	ldr	r3, [pc, #48]	; (80087c4 <__multadd+0x84>)
 8008794:	480c      	ldr	r0, [pc, #48]	; (80087c8 <__multadd+0x88>)
 8008796:	f000 fce3 	bl	8009160 <__assert_func>
 800879a:	6922      	ldr	r2, [r4, #16]
 800879c:	f104 010c 	add.w	r1, r4, #12
 80087a0:	3202      	adds	r2, #2
 80087a2:	0092      	lsls	r2, r2, #2
 80087a4:	300c      	adds	r0, #12
 80087a6:	f7fe fac4 	bl	8006d32 <memcpy>
 80087aa:	4621      	mov	r1, r4
 80087ac:	4638      	mov	r0, r7
 80087ae:	f7ff ffa5 	bl	80086fc <_Bfree>
 80087b2:	4644      	mov	r4, r8
 80087b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087b8:	3501      	adds	r5, #1
 80087ba:	615e      	str	r6, [r3, #20]
 80087bc:	6125      	str	r5, [r4, #16]
 80087be:	4620      	mov	r0, r4
 80087c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087c4:	0800ae0d 	.word	0x0800ae0d
 80087c8:	0800ae8f 	.word	0x0800ae8f

080087cc <__s2b>:
 80087cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087d0:	4615      	mov	r5, r2
 80087d2:	2209      	movs	r2, #9
 80087d4:	461f      	mov	r7, r3
 80087d6:	3308      	adds	r3, #8
 80087d8:	460c      	mov	r4, r1
 80087da:	fb93 f3f2 	sdiv	r3, r3, r2
 80087de:	4606      	mov	r6, r0
 80087e0:	2201      	movs	r2, #1
 80087e2:	2100      	movs	r1, #0
 80087e4:	429a      	cmp	r2, r3
 80087e6:	db09      	blt.n	80087fc <__s2b+0x30>
 80087e8:	4630      	mov	r0, r6
 80087ea:	f7ff ff47 	bl	800867c <_Balloc>
 80087ee:	b940      	cbnz	r0, 8008802 <__s2b+0x36>
 80087f0:	4602      	mov	r2, r0
 80087f2:	21d3      	movs	r1, #211	; 0xd3
 80087f4:	4b18      	ldr	r3, [pc, #96]	; (8008858 <__s2b+0x8c>)
 80087f6:	4819      	ldr	r0, [pc, #100]	; (800885c <__s2b+0x90>)
 80087f8:	f000 fcb2 	bl	8009160 <__assert_func>
 80087fc:	0052      	lsls	r2, r2, #1
 80087fe:	3101      	adds	r1, #1
 8008800:	e7f0      	b.n	80087e4 <__s2b+0x18>
 8008802:	9b08      	ldr	r3, [sp, #32]
 8008804:	2d09      	cmp	r5, #9
 8008806:	6143      	str	r3, [r0, #20]
 8008808:	f04f 0301 	mov.w	r3, #1
 800880c:	6103      	str	r3, [r0, #16]
 800880e:	dd16      	ble.n	800883e <__s2b+0x72>
 8008810:	f104 0909 	add.w	r9, r4, #9
 8008814:	46c8      	mov	r8, r9
 8008816:	442c      	add	r4, r5
 8008818:	f818 3b01 	ldrb.w	r3, [r8], #1
 800881c:	4601      	mov	r1, r0
 800881e:	220a      	movs	r2, #10
 8008820:	4630      	mov	r0, r6
 8008822:	3b30      	subs	r3, #48	; 0x30
 8008824:	f7ff ff8c 	bl	8008740 <__multadd>
 8008828:	45a0      	cmp	r8, r4
 800882a:	d1f5      	bne.n	8008818 <__s2b+0x4c>
 800882c:	f1a5 0408 	sub.w	r4, r5, #8
 8008830:	444c      	add	r4, r9
 8008832:	1b2d      	subs	r5, r5, r4
 8008834:	1963      	adds	r3, r4, r5
 8008836:	42bb      	cmp	r3, r7
 8008838:	db04      	blt.n	8008844 <__s2b+0x78>
 800883a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800883e:	2509      	movs	r5, #9
 8008840:	340a      	adds	r4, #10
 8008842:	e7f6      	b.n	8008832 <__s2b+0x66>
 8008844:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008848:	4601      	mov	r1, r0
 800884a:	220a      	movs	r2, #10
 800884c:	4630      	mov	r0, r6
 800884e:	3b30      	subs	r3, #48	; 0x30
 8008850:	f7ff ff76 	bl	8008740 <__multadd>
 8008854:	e7ee      	b.n	8008834 <__s2b+0x68>
 8008856:	bf00      	nop
 8008858:	0800ae0d 	.word	0x0800ae0d
 800885c:	0800ae8f 	.word	0x0800ae8f

08008860 <__hi0bits>:
 8008860:	0c02      	lsrs	r2, r0, #16
 8008862:	0412      	lsls	r2, r2, #16
 8008864:	4603      	mov	r3, r0
 8008866:	b9ca      	cbnz	r2, 800889c <__hi0bits+0x3c>
 8008868:	0403      	lsls	r3, r0, #16
 800886a:	2010      	movs	r0, #16
 800886c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008870:	bf04      	itt	eq
 8008872:	021b      	lsleq	r3, r3, #8
 8008874:	3008      	addeq	r0, #8
 8008876:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800887a:	bf04      	itt	eq
 800887c:	011b      	lsleq	r3, r3, #4
 800887e:	3004      	addeq	r0, #4
 8008880:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008884:	bf04      	itt	eq
 8008886:	009b      	lsleq	r3, r3, #2
 8008888:	3002      	addeq	r0, #2
 800888a:	2b00      	cmp	r3, #0
 800888c:	db05      	blt.n	800889a <__hi0bits+0x3a>
 800888e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008892:	f100 0001 	add.w	r0, r0, #1
 8008896:	bf08      	it	eq
 8008898:	2020      	moveq	r0, #32
 800889a:	4770      	bx	lr
 800889c:	2000      	movs	r0, #0
 800889e:	e7e5      	b.n	800886c <__hi0bits+0xc>

080088a0 <__lo0bits>:
 80088a0:	6803      	ldr	r3, [r0, #0]
 80088a2:	4602      	mov	r2, r0
 80088a4:	f013 0007 	ands.w	r0, r3, #7
 80088a8:	d00b      	beq.n	80088c2 <__lo0bits+0x22>
 80088aa:	07d9      	lsls	r1, r3, #31
 80088ac:	d421      	bmi.n	80088f2 <__lo0bits+0x52>
 80088ae:	0798      	lsls	r0, r3, #30
 80088b0:	bf49      	itett	mi
 80088b2:	085b      	lsrmi	r3, r3, #1
 80088b4:	089b      	lsrpl	r3, r3, #2
 80088b6:	2001      	movmi	r0, #1
 80088b8:	6013      	strmi	r3, [r2, #0]
 80088ba:	bf5c      	itt	pl
 80088bc:	2002      	movpl	r0, #2
 80088be:	6013      	strpl	r3, [r2, #0]
 80088c0:	4770      	bx	lr
 80088c2:	b299      	uxth	r1, r3
 80088c4:	b909      	cbnz	r1, 80088ca <__lo0bits+0x2a>
 80088c6:	2010      	movs	r0, #16
 80088c8:	0c1b      	lsrs	r3, r3, #16
 80088ca:	b2d9      	uxtb	r1, r3
 80088cc:	b909      	cbnz	r1, 80088d2 <__lo0bits+0x32>
 80088ce:	3008      	adds	r0, #8
 80088d0:	0a1b      	lsrs	r3, r3, #8
 80088d2:	0719      	lsls	r1, r3, #28
 80088d4:	bf04      	itt	eq
 80088d6:	091b      	lsreq	r3, r3, #4
 80088d8:	3004      	addeq	r0, #4
 80088da:	0799      	lsls	r1, r3, #30
 80088dc:	bf04      	itt	eq
 80088de:	089b      	lsreq	r3, r3, #2
 80088e0:	3002      	addeq	r0, #2
 80088e2:	07d9      	lsls	r1, r3, #31
 80088e4:	d403      	bmi.n	80088ee <__lo0bits+0x4e>
 80088e6:	085b      	lsrs	r3, r3, #1
 80088e8:	f100 0001 	add.w	r0, r0, #1
 80088ec:	d003      	beq.n	80088f6 <__lo0bits+0x56>
 80088ee:	6013      	str	r3, [r2, #0]
 80088f0:	4770      	bx	lr
 80088f2:	2000      	movs	r0, #0
 80088f4:	4770      	bx	lr
 80088f6:	2020      	movs	r0, #32
 80088f8:	4770      	bx	lr
	...

080088fc <__i2b>:
 80088fc:	b510      	push	{r4, lr}
 80088fe:	460c      	mov	r4, r1
 8008900:	2101      	movs	r1, #1
 8008902:	f7ff febb 	bl	800867c <_Balloc>
 8008906:	4602      	mov	r2, r0
 8008908:	b928      	cbnz	r0, 8008916 <__i2b+0x1a>
 800890a:	f240 1145 	movw	r1, #325	; 0x145
 800890e:	4b04      	ldr	r3, [pc, #16]	; (8008920 <__i2b+0x24>)
 8008910:	4804      	ldr	r0, [pc, #16]	; (8008924 <__i2b+0x28>)
 8008912:	f000 fc25 	bl	8009160 <__assert_func>
 8008916:	2301      	movs	r3, #1
 8008918:	6144      	str	r4, [r0, #20]
 800891a:	6103      	str	r3, [r0, #16]
 800891c:	bd10      	pop	{r4, pc}
 800891e:	bf00      	nop
 8008920:	0800ae0d 	.word	0x0800ae0d
 8008924:	0800ae8f 	.word	0x0800ae8f

08008928 <__multiply>:
 8008928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892c:	4691      	mov	r9, r2
 800892e:	690a      	ldr	r2, [r1, #16]
 8008930:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008934:	460c      	mov	r4, r1
 8008936:	429a      	cmp	r2, r3
 8008938:	bfbe      	ittt	lt
 800893a:	460b      	movlt	r3, r1
 800893c:	464c      	movlt	r4, r9
 800893e:	4699      	movlt	r9, r3
 8008940:	6927      	ldr	r7, [r4, #16]
 8008942:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008946:	68a3      	ldr	r3, [r4, #8]
 8008948:	6861      	ldr	r1, [r4, #4]
 800894a:	eb07 060a 	add.w	r6, r7, sl
 800894e:	42b3      	cmp	r3, r6
 8008950:	b085      	sub	sp, #20
 8008952:	bfb8      	it	lt
 8008954:	3101      	addlt	r1, #1
 8008956:	f7ff fe91 	bl	800867c <_Balloc>
 800895a:	b930      	cbnz	r0, 800896a <__multiply+0x42>
 800895c:	4602      	mov	r2, r0
 800895e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008962:	4b43      	ldr	r3, [pc, #268]	; (8008a70 <__multiply+0x148>)
 8008964:	4843      	ldr	r0, [pc, #268]	; (8008a74 <__multiply+0x14c>)
 8008966:	f000 fbfb 	bl	8009160 <__assert_func>
 800896a:	f100 0514 	add.w	r5, r0, #20
 800896e:	462b      	mov	r3, r5
 8008970:	2200      	movs	r2, #0
 8008972:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008976:	4543      	cmp	r3, r8
 8008978:	d321      	bcc.n	80089be <__multiply+0x96>
 800897a:	f104 0314 	add.w	r3, r4, #20
 800897e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008982:	f109 0314 	add.w	r3, r9, #20
 8008986:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800898a:	9202      	str	r2, [sp, #8]
 800898c:	1b3a      	subs	r2, r7, r4
 800898e:	3a15      	subs	r2, #21
 8008990:	f022 0203 	bic.w	r2, r2, #3
 8008994:	3204      	adds	r2, #4
 8008996:	f104 0115 	add.w	r1, r4, #21
 800899a:	428f      	cmp	r7, r1
 800899c:	bf38      	it	cc
 800899e:	2204      	movcc	r2, #4
 80089a0:	9201      	str	r2, [sp, #4]
 80089a2:	9a02      	ldr	r2, [sp, #8]
 80089a4:	9303      	str	r3, [sp, #12]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d80c      	bhi.n	80089c4 <__multiply+0x9c>
 80089aa:	2e00      	cmp	r6, #0
 80089ac:	dd03      	ble.n	80089b6 <__multiply+0x8e>
 80089ae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d05a      	beq.n	8008a6c <__multiply+0x144>
 80089b6:	6106      	str	r6, [r0, #16]
 80089b8:	b005      	add	sp, #20
 80089ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089be:	f843 2b04 	str.w	r2, [r3], #4
 80089c2:	e7d8      	b.n	8008976 <__multiply+0x4e>
 80089c4:	f8b3 a000 	ldrh.w	sl, [r3]
 80089c8:	f1ba 0f00 	cmp.w	sl, #0
 80089cc:	d023      	beq.n	8008a16 <__multiply+0xee>
 80089ce:	46a9      	mov	r9, r5
 80089d0:	f04f 0c00 	mov.w	ip, #0
 80089d4:	f104 0e14 	add.w	lr, r4, #20
 80089d8:	f85e 2b04 	ldr.w	r2, [lr], #4
 80089dc:	f8d9 1000 	ldr.w	r1, [r9]
 80089e0:	fa1f fb82 	uxth.w	fp, r2
 80089e4:	b289      	uxth	r1, r1
 80089e6:	fb0a 110b 	mla	r1, sl, fp, r1
 80089ea:	4461      	add	r1, ip
 80089ec:	f8d9 c000 	ldr.w	ip, [r9]
 80089f0:	0c12      	lsrs	r2, r2, #16
 80089f2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80089f6:	fb0a c202 	mla	r2, sl, r2, ip
 80089fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80089fe:	b289      	uxth	r1, r1
 8008a00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008a04:	4577      	cmp	r7, lr
 8008a06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008a0a:	f849 1b04 	str.w	r1, [r9], #4
 8008a0e:	d8e3      	bhi.n	80089d8 <__multiply+0xb0>
 8008a10:	9a01      	ldr	r2, [sp, #4]
 8008a12:	f845 c002 	str.w	ip, [r5, r2]
 8008a16:	9a03      	ldr	r2, [sp, #12]
 8008a18:	3304      	adds	r3, #4
 8008a1a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008a1e:	f1b9 0f00 	cmp.w	r9, #0
 8008a22:	d021      	beq.n	8008a68 <__multiply+0x140>
 8008a24:	46ae      	mov	lr, r5
 8008a26:	f04f 0a00 	mov.w	sl, #0
 8008a2a:	6829      	ldr	r1, [r5, #0]
 8008a2c:	f104 0c14 	add.w	ip, r4, #20
 8008a30:	f8bc b000 	ldrh.w	fp, [ip]
 8008a34:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008a38:	b289      	uxth	r1, r1
 8008a3a:	fb09 220b 	mla	r2, r9, fp, r2
 8008a3e:	4452      	add	r2, sl
 8008a40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008a44:	f84e 1b04 	str.w	r1, [lr], #4
 8008a48:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008a4c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008a50:	f8be 1000 	ldrh.w	r1, [lr]
 8008a54:	4567      	cmp	r7, ip
 8008a56:	fb09 110a 	mla	r1, r9, sl, r1
 8008a5a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008a5e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008a62:	d8e5      	bhi.n	8008a30 <__multiply+0x108>
 8008a64:	9a01      	ldr	r2, [sp, #4]
 8008a66:	50a9      	str	r1, [r5, r2]
 8008a68:	3504      	adds	r5, #4
 8008a6a:	e79a      	b.n	80089a2 <__multiply+0x7a>
 8008a6c:	3e01      	subs	r6, #1
 8008a6e:	e79c      	b.n	80089aa <__multiply+0x82>
 8008a70:	0800ae0d 	.word	0x0800ae0d
 8008a74:	0800ae8f 	.word	0x0800ae8f

08008a78 <__pow5mult>:
 8008a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a7c:	4615      	mov	r5, r2
 8008a7e:	f012 0203 	ands.w	r2, r2, #3
 8008a82:	4606      	mov	r6, r0
 8008a84:	460f      	mov	r7, r1
 8008a86:	d007      	beq.n	8008a98 <__pow5mult+0x20>
 8008a88:	4c25      	ldr	r4, [pc, #148]	; (8008b20 <__pow5mult+0xa8>)
 8008a8a:	3a01      	subs	r2, #1
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a92:	f7ff fe55 	bl	8008740 <__multadd>
 8008a96:	4607      	mov	r7, r0
 8008a98:	10ad      	asrs	r5, r5, #2
 8008a9a:	d03d      	beq.n	8008b18 <__pow5mult+0xa0>
 8008a9c:	69f4      	ldr	r4, [r6, #28]
 8008a9e:	b97c      	cbnz	r4, 8008ac0 <__pow5mult+0x48>
 8008aa0:	2010      	movs	r0, #16
 8008aa2:	f7ff fc7b 	bl	800839c <malloc>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	61f0      	str	r0, [r6, #28]
 8008aaa:	b928      	cbnz	r0, 8008ab8 <__pow5mult+0x40>
 8008aac:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008ab0:	4b1c      	ldr	r3, [pc, #112]	; (8008b24 <__pow5mult+0xac>)
 8008ab2:	481d      	ldr	r0, [pc, #116]	; (8008b28 <__pow5mult+0xb0>)
 8008ab4:	f000 fb54 	bl	8009160 <__assert_func>
 8008ab8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008abc:	6004      	str	r4, [r0, #0]
 8008abe:	60c4      	str	r4, [r0, #12]
 8008ac0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008ac4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ac8:	b94c      	cbnz	r4, 8008ade <__pow5mult+0x66>
 8008aca:	f240 2171 	movw	r1, #625	; 0x271
 8008ace:	4630      	mov	r0, r6
 8008ad0:	f7ff ff14 	bl	80088fc <__i2b>
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	f8c8 0008 	str.w	r0, [r8, #8]
 8008adc:	6003      	str	r3, [r0, #0]
 8008ade:	f04f 0900 	mov.w	r9, #0
 8008ae2:	07eb      	lsls	r3, r5, #31
 8008ae4:	d50a      	bpl.n	8008afc <__pow5mult+0x84>
 8008ae6:	4639      	mov	r1, r7
 8008ae8:	4622      	mov	r2, r4
 8008aea:	4630      	mov	r0, r6
 8008aec:	f7ff ff1c 	bl	8008928 <__multiply>
 8008af0:	4680      	mov	r8, r0
 8008af2:	4639      	mov	r1, r7
 8008af4:	4630      	mov	r0, r6
 8008af6:	f7ff fe01 	bl	80086fc <_Bfree>
 8008afa:	4647      	mov	r7, r8
 8008afc:	106d      	asrs	r5, r5, #1
 8008afe:	d00b      	beq.n	8008b18 <__pow5mult+0xa0>
 8008b00:	6820      	ldr	r0, [r4, #0]
 8008b02:	b938      	cbnz	r0, 8008b14 <__pow5mult+0x9c>
 8008b04:	4622      	mov	r2, r4
 8008b06:	4621      	mov	r1, r4
 8008b08:	4630      	mov	r0, r6
 8008b0a:	f7ff ff0d 	bl	8008928 <__multiply>
 8008b0e:	6020      	str	r0, [r4, #0]
 8008b10:	f8c0 9000 	str.w	r9, [r0]
 8008b14:	4604      	mov	r4, r0
 8008b16:	e7e4      	b.n	8008ae2 <__pow5mult+0x6a>
 8008b18:	4638      	mov	r0, r7
 8008b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b1e:	bf00      	nop
 8008b20:	0800afd8 	.word	0x0800afd8
 8008b24:	0800ad9e 	.word	0x0800ad9e
 8008b28:	0800ae8f 	.word	0x0800ae8f

08008b2c <__lshift>:
 8008b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b30:	460c      	mov	r4, r1
 8008b32:	4607      	mov	r7, r0
 8008b34:	4691      	mov	r9, r2
 8008b36:	6923      	ldr	r3, [r4, #16]
 8008b38:	6849      	ldr	r1, [r1, #4]
 8008b3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008b3e:	68a3      	ldr	r3, [r4, #8]
 8008b40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008b44:	f108 0601 	add.w	r6, r8, #1
 8008b48:	42b3      	cmp	r3, r6
 8008b4a:	db0b      	blt.n	8008b64 <__lshift+0x38>
 8008b4c:	4638      	mov	r0, r7
 8008b4e:	f7ff fd95 	bl	800867c <_Balloc>
 8008b52:	4605      	mov	r5, r0
 8008b54:	b948      	cbnz	r0, 8008b6a <__lshift+0x3e>
 8008b56:	4602      	mov	r2, r0
 8008b58:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008b5c:	4b27      	ldr	r3, [pc, #156]	; (8008bfc <__lshift+0xd0>)
 8008b5e:	4828      	ldr	r0, [pc, #160]	; (8008c00 <__lshift+0xd4>)
 8008b60:	f000 fafe 	bl	8009160 <__assert_func>
 8008b64:	3101      	adds	r1, #1
 8008b66:	005b      	lsls	r3, r3, #1
 8008b68:	e7ee      	b.n	8008b48 <__lshift+0x1c>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	f100 0114 	add.w	r1, r0, #20
 8008b70:	f100 0210 	add.w	r2, r0, #16
 8008b74:	4618      	mov	r0, r3
 8008b76:	4553      	cmp	r3, sl
 8008b78:	db33      	blt.n	8008be2 <__lshift+0xb6>
 8008b7a:	6920      	ldr	r0, [r4, #16]
 8008b7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b80:	f104 0314 	add.w	r3, r4, #20
 8008b84:	f019 091f 	ands.w	r9, r9, #31
 8008b88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008b90:	d02b      	beq.n	8008bea <__lshift+0xbe>
 8008b92:	468a      	mov	sl, r1
 8008b94:	2200      	movs	r2, #0
 8008b96:	f1c9 0e20 	rsb	lr, r9, #32
 8008b9a:	6818      	ldr	r0, [r3, #0]
 8008b9c:	fa00 f009 	lsl.w	r0, r0, r9
 8008ba0:	4310      	orrs	r0, r2
 8008ba2:	f84a 0b04 	str.w	r0, [sl], #4
 8008ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008baa:	459c      	cmp	ip, r3
 8008bac:	fa22 f20e 	lsr.w	r2, r2, lr
 8008bb0:	d8f3      	bhi.n	8008b9a <__lshift+0x6e>
 8008bb2:	ebac 0304 	sub.w	r3, ip, r4
 8008bb6:	3b15      	subs	r3, #21
 8008bb8:	f023 0303 	bic.w	r3, r3, #3
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	f104 0015 	add.w	r0, r4, #21
 8008bc2:	4584      	cmp	ip, r0
 8008bc4:	bf38      	it	cc
 8008bc6:	2304      	movcc	r3, #4
 8008bc8:	50ca      	str	r2, [r1, r3]
 8008bca:	b10a      	cbz	r2, 8008bd0 <__lshift+0xa4>
 8008bcc:	f108 0602 	add.w	r6, r8, #2
 8008bd0:	3e01      	subs	r6, #1
 8008bd2:	4638      	mov	r0, r7
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	612e      	str	r6, [r5, #16]
 8008bd8:	f7ff fd90 	bl	80086fc <_Bfree>
 8008bdc:	4628      	mov	r0, r5
 8008bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008be6:	3301      	adds	r3, #1
 8008be8:	e7c5      	b.n	8008b76 <__lshift+0x4a>
 8008bea:	3904      	subs	r1, #4
 8008bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bf0:	459c      	cmp	ip, r3
 8008bf2:	f841 2f04 	str.w	r2, [r1, #4]!
 8008bf6:	d8f9      	bhi.n	8008bec <__lshift+0xc0>
 8008bf8:	e7ea      	b.n	8008bd0 <__lshift+0xa4>
 8008bfa:	bf00      	nop
 8008bfc:	0800ae0d 	.word	0x0800ae0d
 8008c00:	0800ae8f 	.word	0x0800ae8f

08008c04 <__mcmp>:
 8008c04:	4603      	mov	r3, r0
 8008c06:	690a      	ldr	r2, [r1, #16]
 8008c08:	6900      	ldr	r0, [r0, #16]
 8008c0a:	b530      	push	{r4, r5, lr}
 8008c0c:	1a80      	subs	r0, r0, r2
 8008c0e:	d10d      	bne.n	8008c2c <__mcmp+0x28>
 8008c10:	3314      	adds	r3, #20
 8008c12:	3114      	adds	r1, #20
 8008c14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008c18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008c1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c24:	4295      	cmp	r5, r2
 8008c26:	d002      	beq.n	8008c2e <__mcmp+0x2a>
 8008c28:	d304      	bcc.n	8008c34 <__mcmp+0x30>
 8008c2a:	2001      	movs	r0, #1
 8008c2c:	bd30      	pop	{r4, r5, pc}
 8008c2e:	42a3      	cmp	r3, r4
 8008c30:	d3f4      	bcc.n	8008c1c <__mcmp+0x18>
 8008c32:	e7fb      	b.n	8008c2c <__mcmp+0x28>
 8008c34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c38:	e7f8      	b.n	8008c2c <__mcmp+0x28>
	...

08008c3c <__mdiff>:
 8008c3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c40:	460d      	mov	r5, r1
 8008c42:	4607      	mov	r7, r0
 8008c44:	4611      	mov	r1, r2
 8008c46:	4628      	mov	r0, r5
 8008c48:	4614      	mov	r4, r2
 8008c4a:	f7ff ffdb 	bl	8008c04 <__mcmp>
 8008c4e:	1e06      	subs	r6, r0, #0
 8008c50:	d111      	bne.n	8008c76 <__mdiff+0x3a>
 8008c52:	4631      	mov	r1, r6
 8008c54:	4638      	mov	r0, r7
 8008c56:	f7ff fd11 	bl	800867c <_Balloc>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	b928      	cbnz	r0, 8008c6a <__mdiff+0x2e>
 8008c5e:	f240 2137 	movw	r1, #567	; 0x237
 8008c62:	4b3a      	ldr	r3, [pc, #232]	; (8008d4c <__mdiff+0x110>)
 8008c64:	483a      	ldr	r0, [pc, #232]	; (8008d50 <__mdiff+0x114>)
 8008c66:	f000 fa7b 	bl	8009160 <__assert_func>
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008c70:	4610      	mov	r0, r2
 8008c72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c76:	bfa4      	itt	ge
 8008c78:	4623      	movge	r3, r4
 8008c7a:	462c      	movge	r4, r5
 8008c7c:	4638      	mov	r0, r7
 8008c7e:	6861      	ldr	r1, [r4, #4]
 8008c80:	bfa6      	itte	ge
 8008c82:	461d      	movge	r5, r3
 8008c84:	2600      	movge	r6, #0
 8008c86:	2601      	movlt	r6, #1
 8008c88:	f7ff fcf8 	bl	800867c <_Balloc>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	b918      	cbnz	r0, 8008c98 <__mdiff+0x5c>
 8008c90:	f240 2145 	movw	r1, #581	; 0x245
 8008c94:	4b2d      	ldr	r3, [pc, #180]	; (8008d4c <__mdiff+0x110>)
 8008c96:	e7e5      	b.n	8008c64 <__mdiff+0x28>
 8008c98:	f102 0814 	add.w	r8, r2, #20
 8008c9c:	46c2      	mov	sl, r8
 8008c9e:	f04f 0c00 	mov.w	ip, #0
 8008ca2:	6927      	ldr	r7, [r4, #16]
 8008ca4:	60c6      	str	r6, [r0, #12]
 8008ca6:	692e      	ldr	r6, [r5, #16]
 8008ca8:	f104 0014 	add.w	r0, r4, #20
 8008cac:	f105 0914 	add.w	r9, r5, #20
 8008cb0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008cb4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008cb8:	3410      	adds	r4, #16
 8008cba:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008cbe:	f859 3b04 	ldr.w	r3, [r9], #4
 8008cc2:	fa1f f18b 	uxth.w	r1, fp
 8008cc6:	4461      	add	r1, ip
 8008cc8:	fa1f fc83 	uxth.w	ip, r3
 8008ccc:	0c1b      	lsrs	r3, r3, #16
 8008cce:	eba1 010c 	sub.w	r1, r1, ip
 8008cd2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008cd6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008cda:	b289      	uxth	r1, r1
 8008cdc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008ce0:	454e      	cmp	r6, r9
 8008ce2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008ce6:	f84a 1b04 	str.w	r1, [sl], #4
 8008cea:	d8e6      	bhi.n	8008cba <__mdiff+0x7e>
 8008cec:	1b73      	subs	r3, r6, r5
 8008cee:	3b15      	subs	r3, #21
 8008cf0:	f023 0303 	bic.w	r3, r3, #3
 8008cf4:	3515      	adds	r5, #21
 8008cf6:	3304      	adds	r3, #4
 8008cf8:	42ae      	cmp	r6, r5
 8008cfa:	bf38      	it	cc
 8008cfc:	2304      	movcc	r3, #4
 8008cfe:	4418      	add	r0, r3
 8008d00:	4443      	add	r3, r8
 8008d02:	461e      	mov	r6, r3
 8008d04:	4605      	mov	r5, r0
 8008d06:	4575      	cmp	r5, lr
 8008d08:	d30e      	bcc.n	8008d28 <__mdiff+0xec>
 8008d0a:	f10e 0103 	add.w	r1, lr, #3
 8008d0e:	1a09      	subs	r1, r1, r0
 8008d10:	f021 0103 	bic.w	r1, r1, #3
 8008d14:	3803      	subs	r0, #3
 8008d16:	4586      	cmp	lr, r0
 8008d18:	bf38      	it	cc
 8008d1a:	2100      	movcc	r1, #0
 8008d1c:	440b      	add	r3, r1
 8008d1e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d22:	b189      	cbz	r1, 8008d48 <__mdiff+0x10c>
 8008d24:	6117      	str	r7, [r2, #16]
 8008d26:	e7a3      	b.n	8008c70 <__mdiff+0x34>
 8008d28:	f855 8b04 	ldr.w	r8, [r5], #4
 8008d2c:	fa1f f188 	uxth.w	r1, r8
 8008d30:	4461      	add	r1, ip
 8008d32:	140c      	asrs	r4, r1, #16
 8008d34:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008d38:	b289      	uxth	r1, r1
 8008d3a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008d3e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008d42:	f846 1b04 	str.w	r1, [r6], #4
 8008d46:	e7de      	b.n	8008d06 <__mdiff+0xca>
 8008d48:	3f01      	subs	r7, #1
 8008d4a:	e7e8      	b.n	8008d1e <__mdiff+0xe2>
 8008d4c:	0800ae0d 	.word	0x0800ae0d
 8008d50:	0800ae8f 	.word	0x0800ae8f

08008d54 <__ulp>:
 8008d54:	4b0e      	ldr	r3, [pc, #56]	; (8008d90 <__ulp+0x3c>)
 8008d56:	400b      	ands	r3, r1
 8008d58:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	dc08      	bgt.n	8008d72 <__ulp+0x1e>
 8008d60:	425b      	negs	r3, r3
 8008d62:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008d66:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008d6a:	da04      	bge.n	8008d76 <__ulp+0x22>
 8008d6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d70:	4113      	asrs	r3, r2
 8008d72:	2200      	movs	r2, #0
 8008d74:	e008      	b.n	8008d88 <__ulp+0x34>
 8008d76:	f1a2 0314 	sub.w	r3, r2, #20
 8008d7a:	2b1e      	cmp	r3, #30
 8008d7c:	bfd6      	itet	le
 8008d7e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008d82:	2201      	movgt	r2, #1
 8008d84:	40da      	lsrle	r2, r3
 8008d86:	2300      	movs	r3, #0
 8008d88:	4619      	mov	r1, r3
 8008d8a:	4610      	mov	r0, r2
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	7ff00000 	.word	0x7ff00000

08008d94 <__b2d>:
 8008d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d96:	6905      	ldr	r5, [r0, #16]
 8008d98:	f100 0714 	add.w	r7, r0, #20
 8008d9c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008da0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008da4:	1f2e      	subs	r6, r5, #4
 8008da6:	4620      	mov	r0, r4
 8008da8:	f7ff fd5a 	bl	8008860 <__hi0bits>
 8008dac:	f1c0 0220 	rsb	r2, r0, #32
 8008db0:	280a      	cmp	r0, #10
 8008db2:	4603      	mov	r3, r0
 8008db4:	f8df c068 	ldr.w	ip, [pc, #104]	; 8008e20 <__b2d+0x8c>
 8008db8:	600a      	str	r2, [r1, #0]
 8008dba:	dc12      	bgt.n	8008de2 <__b2d+0x4e>
 8008dbc:	f1c0 0e0b 	rsb	lr, r0, #11
 8008dc0:	fa24 f20e 	lsr.w	r2, r4, lr
 8008dc4:	42b7      	cmp	r7, r6
 8008dc6:	ea42 010c 	orr.w	r1, r2, ip
 8008dca:	bf2c      	ite	cs
 8008dcc:	2200      	movcs	r2, #0
 8008dce:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008dd2:	3315      	adds	r3, #21
 8008dd4:	fa04 f303 	lsl.w	r3, r4, r3
 8008dd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ddc:	431a      	orrs	r2, r3
 8008dde:	4610      	mov	r0, r2
 8008de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008de2:	42b7      	cmp	r7, r6
 8008de4:	bf2e      	itee	cs
 8008de6:	2200      	movcs	r2, #0
 8008de8:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008dec:	f1a5 0608 	subcc.w	r6, r5, #8
 8008df0:	3b0b      	subs	r3, #11
 8008df2:	d012      	beq.n	8008e1a <__b2d+0x86>
 8008df4:	f1c3 0520 	rsb	r5, r3, #32
 8008df8:	fa22 f105 	lsr.w	r1, r2, r5
 8008dfc:	409c      	lsls	r4, r3
 8008dfe:	430c      	orrs	r4, r1
 8008e00:	42be      	cmp	r6, r7
 8008e02:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8008e06:	bf94      	ite	ls
 8008e08:	2400      	movls	r4, #0
 8008e0a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008e0e:	409a      	lsls	r2, r3
 8008e10:	40ec      	lsrs	r4, r5
 8008e12:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008e16:	4322      	orrs	r2, r4
 8008e18:	e7e1      	b.n	8008dde <__b2d+0x4a>
 8008e1a:	ea44 010c 	orr.w	r1, r4, ip
 8008e1e:	e7de      	b.n	8008dde <__b2d+0x4a>
 8008e20:	3ff00000 	.word	0x3ff00000

08008e24 <__d2b>:
 8008e24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e26:	2101      	movs	r1, #1
 8008e28:	4617      	mov	r7, r2
 8008e2a:	461c      	mov	r4, r3
 8008e2c:	9e08      	ldr	r6, [sp, #32]
 8008e2e:	f7ff fc25 	bl	800867c <_Balloc>
 8008e32:	4605      	mov	r5, r0
 8008e34:	b930      	cbnz	r0, 8008e44 <__d2b+0x20>
 8008e36:	4602      	mov	r2, r0
 8008e38:	f240 310f 	movw	r1, #783	; 0x30f
 8008e3c:	4b22      	ldr	r3, [pc, #136]	; (8008ec8 <__d2b+0xa4>)
 8008e3e:	4823      	ldr	r0, [pc, #140]	; (8008ecc <__d2b+0xa8>)
 8008e40:	f000 f98e 	bl	8009160 <__assert_func>
 8008e44:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008e48:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008e4c:	bb24      	cbnz	r4, 8008e98 <__d2b+0x74>
 8008e4e:	2f00      	cmp	r7, #0
 8008e50:	9301      	str	r3, [sp, #4]
 8008e52:	d026      	beq.n	8008ea2 <__d2b+0x7e>
 8008e54:	4668      	mov	r0, sp
 8008e56:	9700      	str	r7, [sp, #0]
 8008e58:	f7ff fd22 	bl	80088a0 <__lo0bits>
 8008e5c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008e60:	b1e8      	cbz	r0, 8008e9e <__d2b+0x7a>
 8008e62:	f1c0 0320 	rsb	r3, r0, #32
 8008e66:	fa02 f303 	lsl.w	r3, r2, r3
 8008e6a:	430b      	orrs	r3, r1
 8008e6c:	40c2      	lsrs	r2, r0
 8008e6e:	616b      	str	r3, [r5, #20]
 8008e70:	9201      	str	r2, [sp, #4]
 8008e72:	9b01      	ldr	r3, [sp, #4]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	bf14      	ite	ne
 8008e78:	2102      	movne	r1, #2
 8008e7a:	2101      	moveq	r1, #1
 8008e7c:	61ab      	str	r3, [r5, #24]
 8008e7e:	6129      	str	r1, [r5, #16]
 8008e80:	b1bc      	cbz	r4, 8008eb2 <__d2b+0x8e>
 8008e82:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008e86:	4404      	add	r4, r0
 8008e88:	6034      	str	r4, [r6, #0]
 8008e8a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e90:	6018      	str	r0, [r3, #0]
 8008e92:	4628      	mov	r0, r5
 8008e94:	b003      	add	sp, #12
 8008e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008e9c:	e7d7      	b.n	8008e4e <__d2b+0x2a>
 8008e9e:	6169      	str	r1, [r5, #20]
 8008ea0:	e7e7      	b.n	8008e72 <__d2b+0x4e>
 8008ea2:	a801      	add	r0, sp, #4
 8008ea4:	f7ff fcfc 	bl	80088a0 <__lo0bits>
 8008ea8:	9b01      	ldr	r3, [sp, #4]
 8008eaa:	2101      	movs	r1, #1
 8008eac:	616b      	str	r3, [r5, #20]
 8008eae:	3020      	adds	r0, #32
 8008eb0:	e7e5      	b.n	8008e7e <__d2b+0x5a>
 8008eb2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008eb6:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8008eba:	6030      	str	r0, [r6, #0]
 8008ebc:	6918      	ldr	r0, [r3, #16]
 8008ebe:	f7ff fccf 	bl	8008860 <__hi0bits>
 8008ec2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008ec6:	e7e2      	b.n	8008e8e <__d2b+0x6a>
 8008ec8:	0800ae0d 	.word	0x0800ae0d
 8008ecc:	0800ae8f 	.word	0x0800ae8f

08008ed0 <__ratio>:
 8008ed0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed4:	4688      	mov	r8, r1
 8008ed6:	4669      	mov	r1, sp
 8008ed8:	4681      	mov	r9, r0
 8008eda:	f7ff ff5b 	bl	8008d94 <__b2d>
 8008ede:	460f      	mov	r7, r1
 8008ee0:	4604      	mov	r4, r0
 8008ee2:	460d      	mov	r5, r1
 8008ee4:	4640      	mov	r0, r8
 8008ee6:	a901      	add	r1, sp, #4
 8008ee8:	f7ff ff54 	bl	8008d94 <__b2d>
 8008eec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ef0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008ef4:	468b      	mov	fp, r1
 8008ef6:	eba3 0c02 	sub.w	ip, r3, r2
 8008efa:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008efe:	1a9b      	subs	r3, r3, r2
 8008f00:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	bfd5      	itete	le
 8008f08:	460a      	movle	r2, r1
 8008f0a:	462a      	movgt	r2, r5
 8008f0c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008f10:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008f14:	bfd8      	it	le
 8008f16:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008f1a:	465b      	mov	r3, fp
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	4639      	mov	r1, r7
 8008f20:	4620      	mov	r0, r4
 8008f22:	f7f7 fc0d 	bl	8000740 <__aeabi_ddiv>
 8008f26:	b003      	add	sp, #12
 8008f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f2c <__copybits>:
 8008f2c:	3901      	subs	r1, #1
 8008f2e:	b570      	push	{r4, r5, r6, lr}
 8008f30:	1149      	asrs	r1, r1, #5
 8008f32:	6914      	ldr	r4, [r2, #16]
 8008f34:	3101      	adds	r1, #1
 8008f36:	f102 0314 	add.w	r3, r2, #20
 8008f3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008f3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008f42:	1f05      	subs	r5, r0, #4
 8008f44:	42a3      	cmp	r3, r4
 8008f46:	d30c      	bcc.n	8008f62 <__copybits+0x36>
 8008f48:	1aa3      	subs	r3, r4, r2
 8008f4a:	3b11      	subs	r3, #17
 8008f4c:	f023 0303 	bic.w	r3, r3, #3
 8008f50:	3211      	adds	r2, #17
 8008f52:	42a2      	cmp	r2, r4
 8008f54:	bf88      	it	hi
 8008f56:	2300      	movhi	r3, #0
 8008f58:	4418      	add	r0, r3
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	4288      	cmp	r0, r1
 8008f5e:	d305      	bcc.n	8008f6c <__copybits+0x40>
 8008f60:	bd70      	pop	{r4, r5, r6, pc}
 8008f62:	f853 6b04 	ldr.w	r6, [r3], #4
 8008f66:	f845 6f04 	str.w	r6, [r5, #4]!
 8008f6a:	e7eb      	b.n	8008f44 <__copybits+0x18>
 8008f6c:	f840 3b04 	str.w	r3, [r0], #4
 8008f70:	e7f4      	b.n	8008f5c <__copybits+0x30>

08008f72 <__any_on>:
 8008f72:	f100 0214 	add.w	r2, r0, #20
 8008f76:	6900      	ldr	r0, [r0, #16]
 8008f78:	114b      	asrs	r3, r1, #5
 8008f7a:	4298      	cmp	r0, r3
 8008f7c:	b510      	push	{r4, lr}
 8008f7e:	db11      	blt.n	8008fa4 <__any_on+0x32>
 8008f80:	dd0a      	ble.n	8008f98 <__any_on+0x26>
 8008f82:	f011 011f 	ands.w	r1, r1, #31
 8008f86:	d007      	beq.n	8008f98 <__any_on+0x26>
 8008f88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008f8c:	fa24 f001 	lsr.w	r0, r4, r1
 8008f90:	fa00 f101 	lsl.w	r1, r0, r1
 8008f94:	428c      	cmp	r4, r1
 8008f96:	d10b      	bne.n	8008fb0 <__any_on+0x3e>
 8008f98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d803      	bhi.n	8008fa8 <__any_on+0x36>
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	bd10      	pop	{r4, pc}
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	e7f7      	b.n	8008f98 <__any_on+0x26>
 8008fa8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008fac:	2900      	cmp	r1, #0
 8008fae:	d0f5      	beq.n	8008f9c <__any_on+0x2a>
 8008fb0:	2001      	movs	r0, #1
 8008fb2:	e7f6      	b.n	8008fa2 <__any_on+0x30>

08008fb4 <__sread>:
 8008fb4:	b510      	push	{r4, lr}
 8008fb6:	460c      	mov	r4, r1
 8008fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fbc:	f000 f89c 	bl	80090f8 <_read_r>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	bfab      	itete	ge
 8008fc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008fc6:	89a3      	ldrhlt	r3, [r4, #12]
 8008fc8:	181b      	addge	r3, r3, r0
 8008fca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008fce:	bfac      	ite	ge
 8008fd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8008fd2:	81a3      	strhlt	r3, [r4, #12]
 8008fd4:	bd10      	pop	{r4, pc}

08008fd6 <__swrite>:
 8008fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fda:	461f      	mov	r7, r3
 8008fdc:	898b      	ldrh	r3, [r1, #12]
 8008fde:	4605      	mov	r5, r0
 8008fe0:	05db      	lsls	r3, r3, #23
 8008fe2:	460c      	mov	r4, r1
 8008fe4:	4616      	mov	r6, r2
 8008fe6:	d505      	bpl.n	8008ff4 <__swrite+0x1e>
 8008fe8:	2302      	movs	r3, #2
 8008fea:	2200      	movs	r2, #0
 8008fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff0:	f000 f870 	bl	80090d4 <_lseek_r>
 8008ff4:	89a3      	ldrh	r3, [r4, #12]
 8008ff6:	4632      	mov	r2, r6
 8008ff8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ffc:	81a3      	strh	r3, [r4, #12]
 8008ffe:	4628      	mov	r0, r5
 8009000:	463b      	mov	r3, r7
 8009002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800900a:	f000 b897 	b.w	800913c <_write_r>

0800900e <__sseek>:
 800900e:	b510      	push	{r4, lr}
 8009010:	460c      	mov	r4, r1
 8009012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009016:	f000 f85d 	bl	80090d4 <_lseek_r>
 800901a:	1c43      	adds	r3, r0, #1
 800901c:	89a3      	ldrh	r3, [r4, #12]
 800901e:	bf15      	itete	ne
 8009020:	6560      	strne	r0, [r4, #84]	; 0x54
 8009022:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009026:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800902a:	81a3      	strheq	r3, [r4, #12]
 800902c:	bf18      	it	ne
 800902e:	81a3      	strhne	r3, [r4, #12]
 8009030:	bd10      	pop	{r4, pc}

08009032 <__sclose>:
 8009032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009036:	f000 b83d 	b.w	80090b4 <_close_r>

0800903a <_realloc_r>:
 800903a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800903e:	4680      	mov	r8, r0
 8009040:	4614      	mov	r4, r2
 8009042:	460e      	mov	r6, r1
 8009044:	b921      	cbnz	r1, 8009050 <_realloc_r+0x16>
 8009046:	4611      	mov	r1, r2
 8009048:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800904c:	f7ff b9ce 	b.w	80083ec <_malloc_r>
 8009050:	b92a      	cbnz	r2, 800905e <_realloc_r+0x24>
 8009052:	f000 f8b7 	bl	80091c4 <_free_r>
 8009056:	4625      	mov	r5, r4
 8009058:	4628      	mov	r0, r5
 800905a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800905e:	f000 f8f9 	bl	8009254 <_malloc_usable_size_r>
 8009062:	4284      	cmp	r4, r0
 8009064:	4607      	mov	r7, r0
 8009066:	d802      	bhi.n	800906e <_realloc_r+0x34>
 8009068:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800906c:	d812      	bhi.n	8009094 <_realloc_r+0x5a>
 800906e:	4621      	mov	r1, r4
 8009070:	4640      	mov	r0, r8
 8009072:	f7ff f9bb 	bl	80083ec <_malloc_r>
 8009076:	4605      	mov	r5, r0
 8009078:	2800      	cmp	r0, #0
 800907a:	d0ed      	beq.n	8009058 <_realloc_r+0x1e>
 800907c:	42bc      	cmp	r4, r7
 800907e:	4622      	mov	r2, r4
 8009080:	4631      	mov	r1, r6
 8009082:	bf28      	it	cs
 8009084:	463a      	movcs	r2, r7
 8009086:	f7fd fe54 	bl	8006d32 <memcpy>
 800908a:	4631      	mov	r1, r6
 800908c:	4640      	mov	r0, r8
 800908e:	f000 f899 	bl	80091c4 <_free_r>
 8009092:	e7e1      	b.n	8009058 <_realloc_r+0x1e>
 8009094:	4635      	mov	r5, r6
 8009096:	e7df      	b.n	8009058 <_realloc_r+0x1e>

08009098 <__ascii_wctomb>:
 8009098:	4603      	mov	r3, r0
 800909a:	4608      	mov	r0, r1
 800909c:	b141      	cbz	r1, 80090b0 <__ascii_wctomb+0x18>
 800909e:	2aff      	cmp	r2, #255	; 0xff
 80090a0:	d904      	bls.n	80090ac <__ascii_wctomb+0x14>
 80090a2:	228a      	movs	r2, #138	; 0x8a
 80090a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090a8:	601a      	str	r2, [r3, #0]
 80090aa:	4770      	bx	lr
 80090ac:	2001      	movs	r0, #1
 80090ae:	700a      	strb	r2, [r1, #0]
 80090b0:	4770      	bx	lr
	...

080090b4 <_close_r>:
 80090b4:	b538      	push	{r3, r4, r5, lr}
 80090b6:	2300      	movs	r3, #0
 80090b8:	4d05      	ldr	r5, [pc, #20]	; (80090d0 <_close_r+0x1c>)
 80090ba:	4604      	mov	r4, r0
 80090bc:	4608      	mov	r0, r1
 80090be:	602b      	str	r3, [r5, #0]
 80090c0:	f7f9 fd10 	bl	8002ae4 <_close>
 80090c4:	1c43      	adds	r3, r0, #1
 80090c6:	d102      	bne.n	80090ce <_close_r+0x1a>
 80090c8:	682b      	ldr	r3, [r5, #0]
 80090ca:	b103      	cbz	r3, 80090ce <_close_r+0x1a>
 80090cc:	6023      	str	r3, [r4, #0]
 80090ce:	bd38      	pop	{r3, r4, r5, pc}
 80090d0:	200008e4 	.word	0x200008e4

080090d4 <_lseek_r>:
 80090d4:	b538      	push	{r3, r4, r5, lr}
 80090d6:	4604      	mov	r4, r0
 80090d8:	4608      	mov	r0, r1
 80090da:	4611      	mov	r1, r2
 80090dc:	2200      	movs	r2, #0
 80090de:	4d05      	ldr	r5, [pc, #20]	; (80090f4 <_lseek_r+0x20>)
 80090e0:	602a      	str	r2, [r5, #0]
 80090e2:	461a      	mov	r2, r3
 80090e4:	f7f9 fd22 	bl	8002b2c <_lseek>
 80090e8:	1c43      	adds	r3, r0, #1
 80090ea:	d102      	bne.n	80090f2 <_lseek_r+0x1e>
 80090ec:	682b      	ldr	r3, [r5, #0]
 80090ee:	b103      	cbz	r3, 80090f2 <_lseek_r+0x1e>
 80090f0:	6023      	str	r3, [r4, #0]
 80090f2:	bd38      	pop	{r3, r4, r5, pc}
 80090f4:	200008e4 	.word	0x200008e4

080090f8 <_read_r>:
 80090f8:	b538      	push	{r3, r4, r5, lr}
 80090fa:	4604      	mov	r4, r0
 80090fc:	4608      	mov	r0, r1
 80090fe:	4611      	mov	r1, r2
 8009100:	2200      	movs	r2, #0
 8009102:	4d05      	ldr	r5, [pc, #20]	; (8009118 <_read_r+0x20>)
 8009104:	602a      	str	r2, [r5, #0]
 8009106:	461a      	mov	r2, r3
 8009108:	f7f9 fcb3 	bl	8002a72 <_read>
 800910c:	1c43      	adds	r3, r0, #1
 800910e:	d102      	bne.n	8009116 <_read_r+0x1e>
 8009110:	682b      	ldr	r3, [r5, #0]
 8009112:	b103      	cbz	r3, 8009116 <_read_r+0x1e>
 8009114:	6023      	str	r3, [r4, #0]
 8009116:	bd38      	pop	{r3, r4, r5, pc}
 8009118:	200008e4 	.word	0x200008e4

0800911c <_sbrk_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	2300      	movs	r3, #0
 8009120:	4d05      	ldr	r5, [pc, #20]	; (8009138 <_sbrk_r+0x1c>)
 8009122:	4604      	mov	r4, r0
 8009124:	4608      	mov	r0, r1
 8009126:	602b      	str	r3, [r5, #0]
 8009128:	f7f9 fd0c 	bl	8002b44 <_sbrk>
 800912c:	1c43      	adds	r3, r0, #1
 800912e:	d102      	bne.n	8009136 <_sbrk_r+0x1a>
 8009130:	682b      	ldr	r3, [r5, #0]
 8009132:	b103      	cbz	r3, 8009136 <_sbrk_r+0x1a>
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	bd38      	pop	{r3, r4, r5, pc}
 8009138:	200008e4 	.word	0x200008e4

0800913c <_write_r>:
 800913c:	b538      	push	{r3, r4, r5, lr}
 800913e:	4604      	mov	r4, r0
 8009140:	4608      	mov	r0, r1
 8009142:	4611      	mov	r1, r2
 8009144:	2200      	movs	r2, #0
 8009146:	4d05      	ldr	r5, [pc, #20]	; (800915c <_write_r+0x20>)
 8009148:	602a      	str	r2, [r5, #0]
 800914a:	461a      	mov	r2, r3
 800914c:	f7f9 fcae 	bl	8002aac <_write>
 8009150:	1c43      	adds	r3, r0, #1
 8009152:	d102      	bne.n	800915a <_write_r+0x1e>
 8009154:	682b      	ldr	r3, [r5, #0]
 8009156:	b103      	cbz	r3, 800915a <_write_r+0x1e>
 8009158:	6023      	str	r3, [r4, #0]
 800915a:	bd38      	pop	{r3, r4, r5, pc}
 800915c:	200008e4 	.word	0x200008e4

08009160 <__assert_func>:
 8009160:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009162:	4614      	mov	r4, r2
 8009164:	461a      	mov	r2, r3
 8009166:	4b09      	ldr	r3, [pc, #36]	; (800918c <__assert_func+0x2c>)
 8009168:	4605      	mov	r5, r0
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	68d8      	ldr	r0, [r3, #12]
 800916e:	b14c      	cbz	r4, 8009184 <__assert_func+0x24>
 8009170:	4b07      	ldr	r3, [pc, #28]	; (8009190 <__assert_func+0x30>)
 8009172:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009176:	9100      	str	r1, [sp, #0]
 8009178:	462b      	mov	r3, r5
 800917a:	4906      	ldr	r1, [pc, #24]	; (8009194 <__assert_func+0x34>)
 800917c:	f000 f872 	bl	8009264 <fiprintf>
 8009180:	f000 f882 	bl	8009288 <abort>
 8009184:	4b04      	ldr	r3, [pc, #16]	; (8009198 <__assert_func+0x38>)
 8009186:	461c      	mov	r4, r3
 8009188:	e7f3      	b.n	8009172 <__assert_func+0x12>
 800918a:	bf00      	nop
 800918c:	200001dc 	.word	0x200001dc
 8009190:	0800afe4 	.word	0x0800afe4
 8009194:	0800aff1 	.word	0x0800aff1
 8009198:	0800b01f 	.word	0x0800b01f

0800919c <_calloc_r>:
 800919c:	b570      	push	{r4, r5, r6, lr}
 800919e:	fba1 5402 	umull	r5, r4, r1, r2
 80091a2:	b934      	cbnz	r4, 80091b2 <_calloc_r+0x16>
 80091a4:	4629      	mov	r1, r5
 80091a6:	f7ff f921 	bl	80083ec <_malloc_r>
 80091aa:	4606      	mov	r6, r0
 80091ac:	b928      	cbnz	r0, 80091ba <_calloc_r+0x1e>
 80091ae:	4630      	mov	r0, r6
 80091b0:	bd70      	pop	{r4, r5, r6, pc}
 80091b2:	220c      	movs	r2, #12
 80091b4:	2600      	movs	r6, #0
 80091b6:	6002      	str	r2, [r0, #0]
 80091b8:	e7f9      	b.n	80091ae <_calloc_r+0x12>
 80091ba:	462a      	mov	r2, r5
 80091bc:	4621      	mov	r1, r4
 80091be:	f7fd fd71 	bl	8006ca4 <memset>
 80091c2:	e7f4      	b.n	80091ae <_calloc_r+0x12>

080091c4 <_free_r>:
 80091c4:	b538      	push	{r3, r4, r5, lr}
 80091c6:	4605      	mov	r5, r0
 80091c8:	2900      	cmp	r1, #0
 80091ca:	d040      	beq.n	800924e <_free_r+0x8a>
 80091cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091d0:	1f0c      	subs	r4, r1, #4
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	bfb8      	it	lt
 80091d6:	18e4      	addlt	r4, r4, r3
 80091d8:	f7ff fa44 	bl	8008664 <__malloc_lock>
 80091dc:	4a1c      	ldr	r2, [pc, #112]	; (8009250 <_free_r+0x8c>)
 80091de:	6813      	ldr	r3, [r2, #0]
 80091e0:	b933      	cbnz	r3, 80091f0 <_free_r+0x2c>
 80091e2:	6063      	str	r3, [r4, #4]
 80091e4:	6014      	str	r4, [r2, #0]
 80091e6:	4628      	mov	r0, r5
 80091e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091ec:	f7ff ba40 	b.w	8008670 <__malloc_unlock>
 80091f0:	42a3      	cmp	r3, r4
 80091f2:	d908      	bls.n	8009206 <_free_r+0x42>
 80091f4:	6820      	ldr	r0, [r4, #0]
 80091f6:	1821      	adds	r1, r4, r0
 80091f8:	428b      	cmp	r3, r1
 80091fa:	bf01      	itttt	eq
 80091fc:	6819      	ldreq	r1, [r3, #0]
 80091fe:	685b      	ldreq	r3, [r3, #4]
 8009200:	1809      	addeq	r1, r1, r0
 8009202:	6021      	streq	r1, [r4, #0]
 8009204:	e7ed      	b.n	80091e2 <_free_r+0x1e>
 8009206:	461a      	mov	r2, r3
 8009208:	685b      	ldr	r3, [r3, #4]
 800920a:	b10b      	cbz	r3, 8009210 <_free_r+0x4c>
 800920c:	42a3      	cmp	r3, r4
 800920e:	d9fa      	bls.n	8009206 <_free_r+0x42>
 8009210:	6811      	ldr	r1, [r2, #0]
 8009212:	1850      	adds	r0, r2, r1
 8009214:	42a0      	cmp	r0, r4
 8009216:	d10b      	bne.n	8009230 <_free_r+0x6c>
 8009218:	6820      	ldr	r0, [r4, #0]
 800921a:	4401      	add	r1, r0
 800921c:	1850      	adds	r0, r2, r1
 800921e:	4283      	cmp	r3, r0
 8009220:	6011      	str	r1, [r2, #0]
 8009222:	d1e0      	bne.n	80091e6 <_free_r+0x22>
 8009224:	6818      	ldr	r0, [r3, #0]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	4408      	add	r0, r1
 800922a:	6010      	str	r0, [r2, #0]
 800922c:	6053      	str	r3, [r2, #4]
 800922e:	e7da      	b.n	80091e6 <_free_r+0x22>
 8009230:	d902      	bls.n	8009238 <_free_r+0x74>
 8009232:	230c      	movs	r3, #12
 8009234:	602b      	str	r3, [r5, #0]
 8009236:	e7d6      	b.n	80091e6 <_free_r+0x22>
 8009238:	6820      	ldr	r0, [r4, #0]
 800923a:	1821      	adds	r1, r4, r0
 800923c:	428b      	cmp	r3, r1
 800923e:	bf01      	itttt	eq
 8009240:	6819      	ldreq	r1, [r3, #0]
 8009242:	685b      	ldreq	r3, [r3, #4]
 8009244:	1809      	addeq	r1, r1, r0
 8009246:	6021      	streq	r1, [r4, #0]
 8009248:	6063      	str	r3, [r4, #4]
 800924a:	6054      	str	r4, [r2, #4]
 800924c:	e7cb      	b.n	80091e6 <_free_r+0x22>
 800924e:	bd38      	pop	{r3, r4, r5, pc}
 8009250:	200008dc 	.word	0x200008dc

08009254 <_malloc_usable_size_r>:
 8009254:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009258:	1f18      	subs	r0, r3, #4
 800925a:	2b00      	cmp	r3, #0
 800925c:	bfbc      	itt	lt
 800925e:	580b      	ldrlt	r3, [r1, r0]
 8009260:	18c0      	addlt	r0, r0, r3
 8009262:	4770      	bx	lr

08009264 <fiprintf>:
 8009264:	b40e      	push	{r1, r2, r3}
 8009266:	b503      	push	{r0, r1, lr}
 8009268:	4601      	mov	r1, r0
 800926a:	ab03      	add	r3, sp, #12
 800926c:	4805      	ldr	r0, [pc, #20]	; (8009284 <fiprintf+0x20>)
 800926e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009272:	6800      	ldr	r0, [r0, #0]
 8009274:	9301      	str	r3, [sp, #4]
 8009276:	f000 f835 	bl	80092e4 <_vfiprintf_r>
 800927a:	b002      	add	sp, #8
 800927c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009280:	b003      	add	sp, #12
 8009282:	4770      	bx	lr
 8009284:	200001dc 	.word	0x200001dc

08009288 <abort>:
 8009288:	2006      	movs	r0, #6
 800928a:	b508      	push	{r3, lr}
 800928c:	f000 fa86 	bl	800979c <raise>
 8009290:	2001      	movs	r0, #1
 8009292:	f7f9 fbe4 	bl	8002a5e <_exit>

08009296 <__sfputc_r>:
 8009296:	6893      	ldr	r3, [r2, #8]
 8009298:	b410      	push	{r4}
 800929a:	3b01      	subs	r3, #1
 800929c:	2b00      	cmp	r3, #0
 800929e:	6093      	str	r3, [r2, #8]
 80092a0:	da07      	bge.n	80092b2 <__sfputc_r+0x1c>
 80092a2:	6994      	ldr	r4, [r2, #24]
 80092a4:	42a3      	cmp	r3, r4
 80092a6:	db01      	blt.n	80092ac <__sfputc_r+0x16>
 80092a8:	290a      	cmp	r1, #10
 80092aa:	d102      	bne.n	80092b2 <__sfputc_r+0x1c>
 80092ac:	bc10      	pop	{r4}
 80092ae:	f000 b933 	b.w	8009518 <__swbuf_r>
 80092b2:	6813      	ldr	r3, [r2, #0]
 80092b4:	1c58      	adds	r0, r3, #1
 80092b6:	6010      	str	r0, [r2, #0]
 80092b8:	7019      	strb	r1, [r3, #0]
 80092ba:	4608      	mov	r0, r1
 80092bc:	bc10      	pop	{r4}
 80092be:	4770      	bx	lr

080092c0 <__sfputs_r>:
 80092c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092c2:	4606      	mov	r6, r0
 80092c4:	460f      	mov	r7, r1
 80092c6:	4614      	mov	r4, r2
 80092c8:	18d5      	adds	r5, r2, r3
 80092ca:	42ac      	cmp	r4, r5
 80092cc:	d101      	bne.n	80092d2 <__sfputs_r+0x12>
 80092ce:	2000      	movs	r0, #0
 80092d0:	e007      	b.n	80092e2 <__sfputs_r+0x22>
 80092d2:	463a      	mov	r2, r7
 80092d4:	4630      	mov	r0, r6
 80092d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092da:	f7ff ffdc 	bl	8009296 <__sfputc_r>
 80092de:	1c43      	adds	r3, r0, #1
 80092e0:	d1f3      	bne.n	80092ca <__sfputs_r+0xa>
 80092e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080092e4 <_vfiprintf_r>:
 80092e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e8:	460d      	mov	r5, r1
 80092ea:	4614      	mov	r4, r2
 80092ec:	4698      	mov	r8, r3
 80092ee:	4606      	mov	r6, r0
 80092f0:	b09d      	sub	sp, #116	; 0x74
 80092f2:	b118      	cbz	r0, 80092fc <_vfiprintf_r+0x18>
 80092f4:	6a03      	ldr	r3, [r0, #32]
 80092f6:	b90b      	cbnz	r3, 80092fc <_vfiprintf_r+0x18>
 80092f8:	f7fc fdc8 	bl	8005e8c <__sinit>
 80092fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092fe:	07d9      	lsls	r1, r3, #31
 8009300:	d405      	bmi.n	800930e <_vfiprintf_r+0x2a>
 8009302:	89ab      	ldrh	r3, [r5, #12]
 8009304:	059a      	lsls	r2, r3, #22
 8009306:	d402      	bmi.n	800930e <_vfiprintf_r+0x2a>
 8009308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800930a:	f7fd fd02 	bl	8006d12 <__retarget_lock_acquire_recursive>
 800930e:	89ab      	ldrh	r3, [r5, #12]
 8009310:	071b      	lsls	r3, r3, #28
 8009312:	d501      	bpl.n	8009318 <_vfiprintf_r+0x34>
 8009314:	692b      	ldr	r3, [r5, #16]
 8009316:	b99b      	cbnz	r3, 8009340 <_vfiprintf_r+0x5c>
 8009318:	4629      	mov	r1, r5
 800931a:	4630      	mov	r0, r6
 800931c:	f000 f93a 	bl	8009594 <__swsetup_r>
 8009320:	b170      	cbz	r0, 8009340 <_vfiprintf_r+0x5c>
 8009322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009324:	07dc      	lsls	r4, r3, #31
 8009326:	d504      	bpl.n	8009332 <_vfiprintf_r+0x4e>
 8009328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800932c:	b01d      	add	sp, #116	; 0x74
 800932e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009332:	89ab      	ldrh	r3, [r5, #12]
 8009334:	0598      	lsls	r0, r3, #22
 8009336:	d4f7      	bmi.n	8009328 <_vfiprintf_r+0x44>
 8009338:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800933a:	f7fd fceb 	bl	8006d14 <__retarget_lock_release_recursive>
 800933e:	e7f3      	b.n	8009328 <_vfiprintf_r+0x44>
 8009340:	2300      	movs	r3, #0
 8009342:	9309      	str	r3, [sp, #36]	; 0x24
 8009344:	2320      	movs	r3, #32
 8009346:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800934a:	2330      	movs	r3, #48	; 0x30
 800934c:	f04f 0901 	mov.w	r9, #1
 8009350:	f8cd 800c 	str.w	r8, [sp, #12]
 8009354:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8009504 <_vfiprintf_r+0x220>
 8009358:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800935c:	4623      	mov	r3, r4
 800935e:	469a      	mov	sl, r3
 8009360:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009364:	b10a      	cbz	r2, 800936a <_vfiprintf_r+0x86>
 8009366:	2a25      	cmp	r2, #37	; 0x25
 8009368:	d1f9      	bne.n	800935e <_vfiprintf_r+0x7a>
 800936a:	ebba 0b04 	subs.w	fp, sl, r4
 800936e:	d00b      	beq.n	8009388 <_vfiprintf_r+0xa4>
 8009370:	465b      	mov	r3, fp
 8009372:	4622      	mov	r2, r4
 8009374:	4629      	mov	r1, r5
 8009376:	4630      	mov	r0, r6
 8009378:	f7ff ffa2 	bl	80092c0 <__sfputs_r>
 800937c:	3001      	adds	r0, #1
 800937e:	f000 80a9 	beq.w	80094d4 <_vfiprintf_r+0x1f0>
 8009382:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009384:	445a      	add	r2, fp
 8009386:	9209      	str	r2, [sp, #36]	; 0x24
 8009388:	f89a 3000 	ldrb.w	r3, [sl]
 800938c:	2b00      	cmp	r3, #0
 800938e:	f000 80a1 	beq.w	80094d4 <_vfiprintf_r+0x1f0>
 8009392:	2300      	movs	r3, #0
 8009394:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009398:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800939c:	f10a 0a01 	add.w	sl, sl, #1
 80093a0:	9304      	str	r3, [sp, #16]
 80093a2:	9307      	str	r3, [sp, #28]
 80093a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093a8:	931a      	str	r3, [sp, #104]	; 0x68
 80093aa:	4654      	mov	r4, sl
 80093ac:	2205      	movs	r2, #5
 80093ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093b2:	4854      	ldr	r0, [pc, #336]	; (8009504 <_vfiprintf_r+0x220>)
 80093b4:	f7fd fcaf 	bl	8006d16 <memchr>
 80093b8:	9a04      	ldr	r2, [sp, #16]
 80093ba:	b9d8      	cbnz	r0, 80093f4 <_vfiprintf_r+0x110>
 80093bc:	06d1      	lsls	r1, r2, #27
 80093be:	bf44      	itt	mi
 80093c0:	2320      	movmi	r3, #32
 80093c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093c6:	0713      	lsls	r3, r2, #28
 80093c8:	bf44      	itt	mi
 80093ca:	232b      	movmi	r3, #43	; 0x2b
 80093cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093d0:	f89a 3000 	ldrb.w	r3, [sl]
 80093d4:	2b2a      	cmp	r3, #42	; 0x2a
 80093d6:	d015      	beq.n	8009404 <_vfiprintf_r+0x120>
 80093d8:	4654      	mov	r4, sl
 80093da:	2000      	movs	r0, #0
 80093dc:	f04f 0c0a 	mov.w	ip, #10
 80093e0:	9a07      	ldr	r2, [sp, #28]
 80093e2:	4621      	mov	r1, r4
 80093e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093e8:	3b30      	subs	r3, #48	; 0x30
 80093ea:	2b09      	cmp	r3, #9
 80093ec:	d94d      	bls.n	800948a <_vfiprintf_r+0x1a6>
 80093ee:	b1b0      	cbz	r0, 800941e <_vfiprintf_r+0x13a>
 80093f0:	9207      	str	r2, [sp, #28]
 80093f2:	e014      	b.n	800941e <_vfiprintf_r+0x13a>
 80093f4:	eba0 0308 	sub.w	r3, r0, r8
 80093f8:	fa09 f303 	lsl.w	r3, r9, r3
 80093fc:	4313      	orrs	r3, r2
 80093fe:	46a2      	mov	sl, r4
 8009400:	9304      	str	r3, [sp, #16]
 8009402:	e7d2      	b.n	80093aa <_vfiprintf_r+0xc6>
 8009404:	9b03      	ldr	r3, [sp, #12]
 8009406:	1d19      	adds	r1, r3, #4
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	9103      	str	r1, [sp, #12]
 800940c:	2b00      	cmp	r3, #0
 800940e:	bfbb      	ittet	lt
 8009410:	425b      	neglt	r3, r3
 8009412:	f042 0202 	orrlt.w	r2, r2, #2
 8009416:	9307      	strge	r3, [sp, #28]
 8009418:	9307      	strlt	r3, [sp, #28]
 800941a:	bfb8      	it	lt
 800941c:	9204      	strlt	r2, [sp, #16]
 800941e:	7823      	ldrb	r3, [r4, #0]
 8009420:	2b2e      	cmp	r3, #46	; 0x2e
 8009422:	d10c      	bne.n	800943e <_vfiprintf_r+0x15a>
 8009424:	7863      	ldrb	r3, [r4, #1]
 8009426:	2b2a      	cmp	r3, #42	; 0x2a
 8009428:	d134      	bne.n	8009494 <_vfiprintf_r+0x1b0>
 800942a:	9b03      	ldr	r3, [sp, #12]
 800942c:	3402      	adds	r4, #2
 800942e:	1d1a      	adds	r2, r3, #4
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	9203      	str	r2, [sp, #12]
 8009434:	2b00      	cmp	r3, #0
 8009436:	bfb8      	it	lt
 8009438:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800943c:	9305      	str	r3, [sp, #20]
 800943e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009508 <_vfiprintf_r+0x224>
 8009442:	2203      	movs	r2, #3
 8009444:	4650      	mov	r0, sl
 8009446:	7821      	ldrb	r1, [r4, #0]
 8009448:	f7fd fc65 	bl	8006d16 <memchr>
 800944c:	b138      	cbz	r0, 800945e <_vfiprintf_r+0x17a>
 800944e:	2240      	movs	r2, #64	; 0x40
 8009450:	9b04      	ldr	r3, [sp, #16]
 8009452:	eba0 000a 	sub.w	r0, r0, sl
 8009456:	4082      	lsls	r2, r0
 8009458:	4313      	orrs	r3, r2
 800945a:	3401      	adds	r4, #1
 800945c:	9304      	str	r3, [sp, #16]
 800945e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009462:	2206      	movs	r2, #6
 8009464:	4829      	ldr	r0, [pc, #164]	; (800950c <_vfiprintf_r+0x228>)
 8009466:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800946a:	f7fd fc54 	bl	8006d16 <memchr>
 800946e:	2800      	cmp	r0, #0
 8009470:	d03f      	beq.n	80094f2 <_vfiprintf_r+0x20e>
 8009472:	4b27      	ldr	r3, [pc, #156]	; (8009510 <_vfiprintf_r+0x22c>)
 8009474:	bb1b      	cbnz	r3, 80094be <_vfiprintf_r+0x1da>
 8009476:	9b03      	ldr	r3, [sp, #12]
 8009478:	3307      	adds	r3, #7
 800947a:	f023 0307 	bic.w	r3, r3, #7
 800947e:	3308      	adds	r3, #8
 8009480:	9303      	str	r3, [sp, #12]
 8009482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009484:	443b      	add	r3, r7
 8009486:	9309      	str	r3, [sp, #36]	; 0x24
 8009488:	e768      	b.n	800935c <_vfiprintf_r+0x78>
 800948a:	460c      	mov	r4, r1
 800948c:	2001      	movs	r0, #1
 800948e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009492:	e7a6      	b.n	80093e2 <_vfiprintf_r+0xfe>
 8009494:	2300      	movs	r3, #0
 8009496:	f04f 0c0a 	mov.w	ip, #10
 800949a:	4619      	mov	r1, r3
 800949c:	3401      	adds	r4, #1
 800949e:	9305      	str	r3, [sp, #20]
 80094a0:	4620      	mov	r0, r4
 80094a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094a6:	3a30      	subs	r2, #48	; 0x30
 80094a8:	2a09      	cmp	r2, #9
 80094aa:	d903      	bls.n	80094b4 <_vfiprintf_r+0x1d0>
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d0c6      	beq.n	800943e <_vfiprintf_r+0x15a>
 80094b0:	9105      	str	r1, [sp, #20]
 80094b2:	e7c4      	b.n	800943e <_vfiprintf_r+0x15a>
 80094b4:	4604      	mov	r4, r0
 80094b6:	2301      	movs	r3, #1
 80094b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80094bc:	e7f0      	b.n	80094a0 <_vfiprintf_r+0x1bc>
 80094be:	ab03      	add	r3, sp, #12
 80094c0:	9300      	str	r3, [sp, #0]
 80094c2:	462a      	mov	r2, r5
 80094c4:	4630      	mov	r0, r6
 80094c6:	4b13      	ldr	r3, [pc, #76]	; (8009514 <_vfiprintf_r+0x230>)
 80094c8:	a904      	add	r1, sp, #16
 80094ca:	f7fc f85d 	bl	8005588 <_printf_float>
 80094ce:	4607      	mov	r7, r0
 80094d0:	1c78      	adds	r0, r7, #1
 80094d2:	d1d6      	bne.n	8009482 <_vfiprintf_r+0x19e>
 80094d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094d6:	07d9      	lsls	r1, r3, #31
 80094d8:	d405      	bmi.n	80094e6 <_vfiprintf_r+0x202>
 80094da:	89ab      	ldrh	r3, [r5, #12]
 80094dc:	059a      	lsls	r2, r3, #22
 80094de:	d402      	bmi.n	80094e6 <_vfiprintf_r+0x202>
 80094e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094e2:	f7fd fc17 	bl	8006d14 <__retarget_lock_release_recursive>
 80094e6:	89ab      	ldrh	r3, [r5, #12]
 80094e8:	065b      	lsls	r3, r3, #25
 80094ea:	f53f af1d 	bmi.w	8009328 <_vfiprintf_r+0x44>
 80094ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094f0:	e71c      	b.n	800932c <_vfiprintf_r+0x48>
 80094f2:	ab03      	add	r3, sp, #12
 80094f4:	9300      	str	r3, [sp, #0]
 80094f6:	462a      	mov	r2, r5
 80094f8:	4630      	mov	r0, r6
 80094fa:	4b06      	ldr	r3, [pc, #24]	; (8009514 <_vfiprintf_r+0x230>)
 80094fc:	a904      	add	r1, sp, #16
 80094fe:	f7fc fae3 	bl	8005ac8 <_printf_i>
 8009502:	e7e4      	b.n	80094ce <_vfiprintf_r+0x1ea>
 8009504:	0800ae7e 	.word	0x0800ae7e
 8009508:	0800ae84 	.word	0x0800ae84
 800950c:	0800ae88 	.word	0x0800ae88
 8009510:	08005589 	.word	0x08005589
 8009514:	080092c1 	.word	0x080092c1

08009518 <__swbuf_r>:
 8009518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951a:	460e      	mov	r6, r1
 800951c:	4614      	mov	r4, r2
 800951e:	4605      	mov	r5, r0
 8009520:	b118      	cbz	r0, 800952a <__swbuf_r+0x12>
 8009522:	6a03      	ldr	r3, [r0, #32]
 8009524:	b90b      	cbnz	r3, 800952a <__swbuf_r+0x12>
 8009526:	f7fc fcb1 	bl	8005e8c <__sinit>
 800952a:	69a3      	ldr	r3, [r4, #24]
 800952c:	60a3      	str	r3, [r4, #8]
 800952e:	89a3      	ldrh	r3, [r4, #12]
 8009530:	071a      	lsls	r2, r3, #28
 8009532:	d525      	bpl.n	8009580 <__swbuf_r+0x68>
 8009534:	6923      	ldr	r3, [r4, #16]
 8009536:	b31b      	cbz	r3, 8009580 <__swbuf_r+0x68>
 8009538:	6823      	ldr	r3, [r4, #0]
 800953a:	6922      	ldr	r2, [r4, #16]
 800953c:	b2f6      	uxtb	r6, r6
 800953e:	1a98      	subs	r0, r3, r2
 8009540:	6963      	ldr	r3, [r4, #20]
 8009542:	4637      	mov	r7, r6
 8009544:	4283      	cmp	r3, r0
 8009546:	dc04      	bgt.n	8009552 <__swbuf_r+0x3a>
 8009548:	4621      	mov	r1, r4
 800954a:	4628      	mov	r0, r5
 800954c:	f7ff f862 	bl	8008614 <_fflush_r>
 8009550:	b9e0      	cbnz	r0, 800958c <__swbuf_r+0x74>
 8009552:	68a3      	ldr	r3, [r4, #8]
 8009554:	3b01      	subs	r3, #1
 8009556:	60a3      	str	r3, [r4, #8]
 8009558:	6823      	ldr	r3, [r4, #0]
 800955a:	1c5a      	adds	r2, r3, #1
 800955c:	6022      	str	r2, [r4, #0]
 800955e:	701e      	strb	r6, [r3, #0]
 8009560:	6962      	ldr	r2, [r4, #20]
 8009562:	1c43      	adds	r3, r0, #1
 8009564:	429a      	cmp	r2, r3
 8009566:	d004      	beq.n	8009572 <__swbuf_r+0x5a>
 8009568:	89a3      	ldrh	r3, [r4, #12]
 800956a:	07db      	lsls	r3, r3, #31
 800956c:	d506      	bpl.n	800957c <__swbuf_r+0x64>
 800956e:	2e0a      	cmp	r6, #10
 8009570:	d104      	bne.n	800957c <__swbuf_r+0x64>
 8009572:	4621      	mov	r1, r4
 8009574:	4628      	mov	r0, r5
 8009576:	f7ff f84d 	bl	8008614 <_fflush_r>
 800957a:	b938      	cbnz	r0, 800958c <__swbuf_r+0x74>
 800957c:	4638      	mov	r0, r7
 800957e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009580:	4621      	mov	r1, r4
 8009582:	4628      	mov	r0, r5
 8009584:	f000 f806 	bl	8009594 <__swsetup_r>
 8009588:	2800      	cmp	r0, #0
 800958a:	d0d5      	beq.n	8009538 <__swbuf_r+0x20>
 800958c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009590:	e7f4      	b.n	800957c <__swbuf_r+0x64>
	...

08009594 <__swsetup_r>:
 8009594:	b538      	push	{r3, r4, r5, lr}
 8009596:	4b2a      	ldr	r3, [pc, #168]	; (8009640 <__swsetup_r+0xac>)
 8009598:	4605      	mov	r5, r0
 800959a:	6818      	ldr	r0, [r3, #0]
 800959c:	460c      	mov	r4, r1
 800959e:	b118      	cbz	r0, 80095a8 <__swsetup_r+0x14>
 80095a0:	6a03      	ldr	r3, [r0, #32]
 80095a2:	b90b      	cbnz	r3, 80095a8 <__swsetup_r+0x14>
 80095a4:	f7fc fc72 	bl	8005e8c <__sinit>
 80095a8:	89a3      	ldrh	r3, [r4, #12]
 80095aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80095ae:	0718      	lsls	r0, r3, #28
 80095b0:	d422      	bmi.n	80095f8 <__swsetup_r+0x64>
 80095b2:	06d9      	lsls	r1, r3, #27
 80095b4:	d407      	bmi.n	80095c6 <__swsetup_r+0x32>
 80095b6:	2309      	movs	r3, #9
 80095b8:	602b      	str	r3, [r5, #0]
 80095ba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80095be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095c2:	81a3      	strh	r3, [r4, #12]
 80095c4:	e034      	b.n	8009630 <__swsetup_r+0x9c>
 80095c6:	0758      	lsls	r0, r3, #29
 80095c8:	d512      	bpl.n	80095f0 <__swsetup_r+0x5c>
 80095ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095cc:	b141      	cbz	r1, 80095e0 <__swsetup_r+0x4c>
 80095ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095d2:	4299      	cmp	r1, r3
 80095d4:	d002      	beq.n	80095dc <__swsetup_r+0x48>
 80095d6:	4628      	mov	r0, r5
 80095d8:	f7ff fdf4 	bl	80091c4 <_free_r>
 80095dc:	2300      	movs	r3, #0
 80095de:	6363      	str	r3, [r4, #52]	; 0x34
 80095e0:	89a3      	ldrh	r3, [r4, #12]
 80095e2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80095e6:	81a3      	strh	r3, [r4, #12]
 80095e8:	2300      	movs	r3, #0
 80095ea:	6063      	str	r3, [r4, #4]
 80095ec:	6923      	ldr	r3, [r4, #16]
 80095ee:	6023      	str	r3, [r4, #0]
 80095f0:	89a3      	ldrh	r3, [r4, #12]
 80095f2:	f043 0308 	orr.w	r3, r3, #8
 80095f6:	81a3      	strh	r3, [r4, #12]
 80095f8:	6923      	ldr	r3, [r4, #16]
 80095fa:	b94b      	cbnz	r3, 8009610 <__swsetup_r+0x7c>
 80095fc:	89a3      	ldrh	r3, [r4, #12]
 80095fe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009602:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009606:	d003      	beq.n	8009610 <__swsetup_r+0x7c>
 8009608:	4621      	mov	r1, r4
 800960a:	4628      	mov	r0, r5
 800960c:	f000 f83f 	bl	800968e <__smakebuf_r>
 8009610:	89a0      	ldrh	r0, [r4, #12]
 8009612:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009616:	f010 0301 	ands.w	r3, r0, #1
 800961a:	d00a      	beq.n	8009632 <__swsetup_r+0x9e>
 800961c:	2300      	movs	r3, #0
 800961e:	60a3      	str	r3, [r4, #8]
 8009620:	6963      	ldr	r3, [r4, #20]
 8009622:	425b      	negs	r3, r3
 8009624:	61a3      	str	r3, [r4, #24]
 8009626:	6923      	ldr	r3, [r4, #16]
 8009628:	b943      	cbnz	r3, 800963c <__swsetup_r+0xa8>
 800962a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800962e:	d1c4      	bne.n	80095ba <__swsetup_r+0x26>
 8009630:	bd38      	pop	{r3, r4, r5, pc}
 8009632:	0781      	lsls	r1, r0, #30
 8009634:	bf58      	it	pl
 8009636:	6963      	ldrpl	r3, [r4, #20]
 8009638:	60a3      	str	r3, [r4, #8]
 800963a:	e7f4      	b.n	8009626 <__swsetup_r+0x92>
 800963c:	2000      	movs	r0, #0
 800963e:	e7f7      	b.n	8009630 <__swsetup_r+0x9c>
 8009640:	200001dc 	.word	0x200001dc

08009644 <__swhatbuf_r>:
 8009644:	b570      	push	{r4, r5, r6, lr}
 8009646:	460c      	mov	r4, r1
 8009648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800964c:	4615      	mov	r5, r2
 800964e:	2900      	cmp	r1, #0
 8009650:	461e      	mov	r6, r3
 8009652:	b096      	sub	sp, #88	; 0x58
 8009654:	da0c      	bge.n	8009670 <__swhatbuf_r+0x2c>
 8009656:	89a3      	ldrh	r3, [r4, #12]
 8009658:	2100      	movs	r1, #0
 800965a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800965e:	bf0c      	ite	eq
 8009660:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009664:	2340      	movne	r3, #64	; 0x40
 8009666:	2000      	movs	r0, #0
 8009668:	6031      	str	r1, [r6, #0]
 800966a:	602b      	str	r3, [r5, #0]
 800966c:	b016      	add	sp, #88	; 0x58
 800966e:	bd70      	pop	{r4, r5, r6, pc}
 8009670:	466a      	mov	r2, sp
 8009672:	f000 f849 	bl	8009708 <_fstat_r>
 8009676:	2800      	cmp	r0, #0
 8009678:	dbed      	blt.n	8009656 <__swhatbuf_r+0x12>
 800967a:	9901      	ldr	r1, [sp, #4]
 800967c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009680:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009684:	4259      	negs	r1, r3
 8009686:	4159      	adcs	r1, r3
 8009688:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800968c:	e7eb      	b.n	8009666 <__swhatbuf_r+0x22>

0800968e <__smakebuf_r>:
 800968e:	898b      	ldrh	r3, [r1, #12]
 8009690:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009692:	079d      	lsls	r5, r3, #30
 8009694:	4606      	mov	r6, r0
 8009696:	460c      	mov	r4, r1
 8009698:	d507      	bpl.n	80096aa <__smakebuf_r+0x1c>
 800969a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800969e:	6023      	str	r3, [r4, #0]
 80096a0:	6123      	str	r3, [r4, #16]
 80096a2:	2301      	movs	r3, #1
 80096a4:	6163      	str	r3, [r4, #20]
 80096a6:	b002      	add	sp, #8
 80096a8:	bd70      	pop	{r4, r5, r6, pc}
 80096aa:	466a      	mov	r2, sp
 80096ac:	ab01      	add	r3, sp, #4
 80096ae:	f7ff ffc9 	bl	8009644 <__swhatbuf_r>
 80096b2:	9900      	ldr	r1, [sp, #0]
 80096b4:	4605      	mov	r5, r0
 80096b6:	4630      	mov	r0, r6
 80096b8:	f7fe fe98 	bl	80083ec <_malloc_r>
 80096bc:	b948      	cbnz	r0, 80096d2 <__smakebuf_r+0x44>
 80096be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096c2:	059a      	lsls	r2, r3, #22
 80096c4:	d4ef      	bmi.n	80096a6 <__smakebuf_r+0x18>
 80096c6:	f023 0303 	bic.w	r3, r3, #3
 80096ca:	f043 0302 	orr.w	r3, r3, #2
 80096ce:	81a3      	strh	r3, [r4, #12]
 80096d0:	e7e3      	b.n	800969a <__smakebuf_r+0xc>
 80096d2:	89a3      	ldrh	r3, [r4, #12]
 80096d4:	6020      	str	r0, [r4, #0]
 80096d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096da:	81a3      	strh	r3, [r4, #12]
 80096dc:	9b00      	ldr	r3, [sp, #0]
 80096de:	6120      	str	r0, [r4, #16]
 80096e0:	6163      	str	r3, [r4, #20]
 80096e2:	9b01      	ldr	r3, [sp, #4]
 80096e4:	b15b      	cbz	r3, 80096fe <__smakebuf_r+0x70>
 80096e6:	4630      	mov	r0, r6
 80096e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096ec:	f000 f81e 	bl	800972c <_isatty_r>
 80096f0:	b128      	cbz	r0, 80096fe <__smakebuf_r+0x70>
 80096f2:	89a3      	ldrh	r3, [r4, #12]
 80096f4:	f023 0303 	bic.w	r3, r3, #3
 80096f8:	f043 0301 	orr.w	r3, r3, #1
 80096fc:	81a3      	strh	r3, [r4, #12]
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	431d      	orrs	r5, r3
 8009702:	81a5      	strh	r5, [r4, #12]
 8009704:	e7cf      	b.n	80096a6 <__smakebuf_r+0x18>
	...

08009708 <_fstat_r>:
 8009708:	b538      	push	{r3, r4, r5, lr}
 800970a:	2300      	movs	r3, #0
 800970c:	4d06      	ldr	r5, [pc, #24]	; (8009728 <_fstat_r+0x20>)
 800970e:	4604      	mov	r4, r0
 8009710:	4608      	mov	r0, r1
 8009712:	4611      	mov	r1, r2
 8009714:	602b      	str	r3, [r5, #0]
 8009716:	f7f9 f9f0 	bl	8002afa <_fstat>
 800971a:	1c43      	adds	r3, r0, #1
 800971c:	d102      	bne.n	8009724 <_fstat_r+0x1c>
 800971e:	682b      	ldr	r3, [r5, #0]
 8009720:	b103      	cbz	r3, 8009724 <_fstat_r+0x1c>
 8009722:	6023      	str	r3, [r4, #0]
 8009724:	bd38      	pop	{r3, r4, r5, pc}
 8009726:	bf00      	nop
 8009728:	200008e4 	.word	0x200008e4

0800972c <_isatty_r>:
 800972c:	b538      	push	{r3, r4, r5, lr}
 800972e:	2300      	movs	r3, #0
 8009730:	4d05      	ldr	r5, [pc, #20]	; (8009748 <_isatty_r+0x1c>)
 8009732:	4604      	mov	r4, r0
 8009734:	4608      	mov	r0, r1
 8009736:	602b      	str	r3, [r5, #0]
 8009738:	f7f9 f9ee 	bl	8002b18 <_isatty>
 800973c:	1c43      	adds	r3, r0, #1
 800973e:	d102      	bne.n	8009746 <_isatty_r+0x1a>
 8009740:	682b      	ldr	r3, [r5, #0]
 8009742:	b103      	cbz	r3, 8009746 <_isatty_r+0x1a>
 8009744:	6023      	str	r3, [r4, #0]
 8009746:	bd38      	pop	{r3, r4, r5, pc}
 8009748:	200008e4 	.word	0x200008e4

0800974c <_raise_r>:
 800974c:	291f      	cmp	r1, #31
 800974e:	b538      	push	{r3, r4, r5, lr}
 8009750:	4604      	mov	r4, r0
 8009752:	460d      	mov	r5, r1
 8009754:	d904      	bls.n	8009760 <_raise_r+0x14>
 8009756:	2316      	movs	r3, #22
 8009758:	6003      	str	r3, [r0, #0]
 800975a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800975e:	bd38      	pop	{r3, r4, r5, pc}
 8009760:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009762:	b112      	cbz	r2, 800976a <_raise_r+0x1e>
 8009764:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009768:	b94b      	cbnz	r3, 800977e <_raise_r+0x32>
 800976a:	4620      	mov	r0, r4
 800976c:	f000 f830 	bl	80097d0 <_getpid_r>
 8009770:	462a      	mov	r2, r5
 8009772:	4601      	mov	r1, r0
 8009774:	4620      	mov	r0, r4
 8009776:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800977a:	f000 b817 	b.w	80097ac <_kill_r>
 800977e:	2b01      	cmp	r3, #1
 8009780:	d00a      	beq.n	8009798 <_raise_r+0x4c>
 8009782:	1c59      	adds	r1, r3, #1
 8009784:	d103      	bne.n	800978e <_raise_r+0x42>
 8009786:	2316      	movs	r3, #22
 8009788:	6003      	str	r3, [r0, #0]
 800978a:	2001      	movs	r0, #1
 800978c:	e7e7      	b.n	800975e <_raise_r+0x12>
 800978e:	2400      	movs	r4, #0
 8009790:	4628      	mov	r0, r5
 8009792:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009796:	4798      	blx	r3
 8009798:	2000      	movs	r0, #0
 800979a:	e7e0      	b.n	800975e <_raise_r+0x12>

0800979c <raise>:
 800979c:	4b02      	ldr	r3, [pc, #8]	; (80097a8 <raise+0xc>)
 800979e:	4601      	mov	r1, r0
 80097a0:	6818      	ldr	r0, [r3, #0]
 80097a2:	f7ff bfd3 	b.w	800974c <_raise_r>
 80097a6:	bf00      	nop
 80097a8:	200001dc 	.word	0x200001dc

080097ac <_kill_r>:
 80097ac:	b538      	push	{r3, r4, r5, lr}
 80097ae:	2300      	movs	r3, #0
 80097b0:	4d06      	ldr	r5, [pc, #24]	; (80097cc <_kill_r+0x20>)
 80097b2:	4604      	mov	r4, r0
 80097b4:	4608      	mov	r0, r1
 80097b6:	4611      	mov	r1, r2
 80097b8:	602b      	str	r3, [r5, #0]
 80097ba:	f7f9 f940 	bl	8002a3e <_kill>
 80097be:	1c43      	adds	r3, r0, #1
 80097c0:	d102      	bne.n	80097c8 <_kill_r+0x1c>
 80097c2:	682b      	ldr	r3, [r5, #0]
 80097c4:	b103      	cbz	r3, 80097c8 <_kill_r+0x1c>
 80097c6:	6023      	str	r3, [r4, #0]
 80097c8:	bd38      	pop	{r3, r4, r5, pc}
 80097ca:	bf00      	nop
 80097cc:	200008e4 	.word	0x200008e4

080097d0 <_getpid_r>:
 80097d0:	f7f9 b92e 	b.w	8002a30 <_getpid>

080097d4 <sqrtf>:
 80097d4:	b538      	push	{r3, r4, r5, lr}
 80097d6:	4605      	mov	r5, r0
 80097d8:	f000 f816 	bl	8009808 <__ieee754_sqrtf>
 80097dc:	4629      	mov	r1, r5
 80097de:	4604      	mov	r4, r0
 80097e0:	4628      	mov	r0, r5
 80097e2:	f7f7 fc9f 	bl	8001124 <__aeabi_fcmpun>
 80097e6:	b968      	cbnz	r0, 8009804 <sqrtf+0x30>
 80097e8:	2100      	movs	r1, #0
 80097ea:	4628      	mov	r0, r5
 80097ec:	f7f7 fc72 	bl	80010d4 <__aeabi_fcmplt>
 80097f0:	b140      	cbz	r0, 8009804 <sqrtf+0x30>
 80097f2:	f7fd fa63 	bl	8006cbc <__errno>
 80097f6:	2321      	movs	r3, #33	; 0x21
 80097f8:	2100      	movs	r1, #0
 80097fa:	6003      	str	r3, [r0, #0]
 80097fc:	4608      	mov	r0, r1
 80097fe:	f7f7 fb7f 	bl	8000f00 <__aeabi_fdiv>
 8009802:	4604      	mov	r4, r0
 8009804:	4620      	mov	r0, r4
 8009806:	bd38      	pop	{r3, r4, r5, pc}

08009808 <__ieee754_sqrtf>:
 8009808:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800980c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009814:	4603      	mov	r3, r0
 8009816:	4604      	mov	r4, r0
 8009818:	d30a      	bcc.n	8009830 <__ieee754_sqrtf+0x28>
 800981a:	4601      	mov	r1, r0
 800981c:	f7f7 fabc 	bl	8000d98 <__aeabi_fmul>
 8009820:	4601      	mov	r1, r0
 8009822:	4620      	mov	r0, r4
 8009824:	f7f7 f9b0 	bl	8000b88 <__addsf3>
 8009828:	4604      	mov	r4, r0
 800982a:	4620      	mov	r0, r4
 800982c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009830:	2a00      	cmp	r2, #0
 8009832:	d0fa      	beq.n	800982a <__ieee754_sqrtf+0x22>
 8009834:	2800      	cmp	r0, #0
 8009836:	da06      	bge.n	8009846 <__ieee754_sqrtf+0x3e>
 8009838:	4601      	mov	r1, r0
 800983a:	f7f7 f9a3 	bl	8000b84 <__aeabi_fsub>
 800983e:	4601      	mov	r1, r0
 8009840:	f7f7 fb5e 	bl	8000f00 <__aeabi_fdiv>
 8009844:	e7f0      	b.n	8009828 <__ieee754_sqrtf+0x20>
 8009846:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800984a:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800984e:	d03e      	beq.n	80098ce <__ieee754_sqrtf+0xc6>
 8009850:	2400      	movs	r4, #0
 8009852:	f1a1 057f 	sub.w	r5, r1, #127	; 0x7f
 8009856:	07ca      	lsls	r2, r1, #31
 8009858:	f04f 0019 	mov.w	r0, #25
 800985c:	4626      	mov	r6, r4
 800985e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8009862:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009866:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800986a:	bf58      	it	pl
 800986c:	005b      	lslpl	r3, r3, #1
 800986e:	106d      	asrs	r5, r5, #1
 8009870:	005b      	lsls	r3, r3, #1
 8009872:	1872      	adds	r2, r6, r1
 8009874:	429a      	cmp	r2, r3
 8009876:	bfcf      	iteee	gt
 8009878:	461a      	movgt	r2, r3
 800987a:	1856      	addle	r6, r2, r1
 800987c:	1864      	addle	r4, r4, r1
 800987e:	1a9a      	suble	r2, r3, r2
 8009880:	3801      	subs	r0, #1
 8009882:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8009886:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800988a:	d1f2      	bne.n	8009872 <__ieee754_sqrtf+0x6a>
 800988c:	b1ba      	cbz	r2, 80098be <__ieee754_sqrtf+0xb6>
 800988e:	4e14      	ldr	r6, [pc, #80]	; (80098e0 <__ieee754_sqrtf+0xd8>)
 8009890:	4f14      	ldr	r7, [pc, #80]	; (80098e4 <__ieee754_sqrtf+0xdc>)
 8009892:	6830      	ldr	r0, [r6, #0]
 8009894:	6839      	ldr	r1, [r7, #0]
 8009896:	f7f7 f975 	bl	8000b84 <__aeabi_fsub>
 800989a:	f8d6 8000 	ldr.w	r8, [r6]
 800989e:	4601      	mov	r1, r0
 80098a0:	4640      	mov	r0, r8
 80098a2:	f7f7 fc21 	bl	80010e8 <__aeabi_fcmple>
 80098a6:	b150      	cbz	r0, 80098be <__ieee754_sqrtf+0xb6>
 80098a8:	6830      	ldr	r0, [r6, #0]
 80098aa:	6839      	ldr	r1, [r7, #0]
 80098ac:	f7f7 f96c 	bl	8000b88 <__addsf3>
 80098b0:	6836      	ldr	r6, [r6, #0]
 80098b2:	4601      	mov	r1, r0
 80098b4:	4630      	mov	r0, r6
 80098b6:	f7f7 fc0d 	bl	80010d4 <__aeabi_fcmplt>
 80098ba:	b168      	cbz	r0, 80098d8 <__ieee754_sqrtf+0xd0>
 80098bc:	3402      	adds	r4, #2
 80098be:	1064      	asrs	r4, r4, #1
 80098c0:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 80098c4:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 80098c8:	e7af      	b.n	800982a <__ieee754_sqrtf+0x22>
 80098ca:	005b      	lsls	r3, r3, #1
 80098cc:	3201      	adds	r2, #1
 80098ce:	0218      	lsls	r0, r3, #8
 80098d0:	d5fb      	bpl.n	80098ca <__ieee754_sqrtf+0xc2>
 80098d2:	3a01      	subs	r2, #1
 80098d4:	1a89      	subs	r1, r1, r2
 80098d6:	e7bb      	b.n	8009850 <__ieee754_sqrtf+0x48>
 80098d8:	3401      	adds	r4, #1
 80098da:	f024 0401 	bic.w	r4, r4, #1
 80098de:	e7ee      	b.n	80098be <__ieee754_sqrtf+0xb6>
 80098e0:	200001e0 	.word	0x200001e0
 80098e4:	200001e4 	.word	0x200001e4

080098e8 <_init>:
 80098e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ea:	bf00      	nop
 80098ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098ee:	bc08      	pop	{r3}
 80098f0:	469e      	mov	lr, r3
 80098f2:	4770      	bx	lr

080098f4 <_fini>:
 80098f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f6:	bf00      	nop
 80098f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098fa:	bc08      	pop	{r3}
 80098fc:	469e      	mov	lr, r3
 80098fe:	4770      	bx	lr
