# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../WAV_Player.srcs/sources_1/ip/MMCM_108MHZ" \
"../../../../WAV_Player.srcs/sources_1/ip/ROM_256_32bit/sim/ROM_256_32bit.v" \
"../../../../WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/sim/BRAM_512_32bit.v" \
"../../../../WAV_Player.srcs/sources_1/ip/BRAM_512_16bit/sim/BRAM_512_16bit.v" \
"../../../../WAV_Player.srcs/sources_1/ip/ROM_32_16bit/sim/ROM_32_16bit.v" \
"../../../../WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/sim/ROM_1024_16bit_4.v" \
"../../../../WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/sim/ROM_1024_16bit_3.v" \
"../../../../WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/sim/ROM_1024_16bit_2.v" \
"../../../../WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/sim/ROM_1024_16bit_1.v" \
"../../../../WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/sim/ROM_1024_16bit_0.v" \
"../../../../WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/sim/ROM_1024_16bit_5.v" \
"../../../../WAV_Player.srcs/sources_1/ip/RAM_2048_8bit/sim/RAM_2048_8bit.v" \
"../../../../WAV_Player.srcs/sources_1/ip/BRAM_2048_8bit/sim/BRAM_2048_8bit.v" \
"../../../../WAV_Player.srcs/sources_1/ip/RAM_22050_8bit/sim/RAM_22050_8bit.v" \
"../../../../WAV_Player.srcs/sources_1/ip/MMCM_108MHZ/MMCM_108MHZ_clk_wiz.v" \
"../../../../WAV_Player.srcs/sources_1/ip/MMCM_108MHZ/MMCM_108MHZ.v" \

# compile glbl module
verilog lib_VHDL "glbl.v"

# Do not sort compile order
nosort
