<p> </p><p>Session 1 - 08/29/2018</p><ol><li>no change OK - DII may support external interface to downstream device (native interface) to be ACE-Lite in future.</li><li>Sanjay to specify what are the wAxaddr min, max values.</li><li>Sanjay to specify what are the wAxid min, max values.</li><li>tp OK - Valid wAxDataWidth for DII are 32, 64, 128, &amp; 256.</li><ol><li>Sanjay’s comment: HW must support 32-bit wAxData bus width. SMI data bus width will be of same size for Ncore-v3.0 first release. But this assumption might change in latter releases.</li></ol><li>Sanjay to specify what are the wAxUser min, max values.</li><li>OK - wAxProt is either 3 or 0, wAxQos is either 4 or 0.</li><li>OK - wRttCtrlEntries &amp;&amp; wWttCtrlentries, multiple of 4 min 4 max 64.</li><li>OK - nStrCredits , nNcCmdCredits will be specified by SW but for unit block verification these values must be specified by the user.</li><li>OK - Resiliency protection is either NONE or Parity. No ECC on Smi-prot. ECC protection irrelevant for DII.</li></ol><p> </p><p>Feed-back:</p><ul><li>reviewed <strong>DNE</strong> - Need to cross verify the parameter list with DII Micro architecture spec to make sure nothing is missed.</li><li>?proper OK - Need to clearly specify what all Concerto messages DII will receive in the test plan with proper explanation.</li></ul><ul><li>Sanjay’s Comment in general for all test plans:</li><ol><li>OK - Test plan need to clearly specify the Stimulus behavior, all the constrained random constraints. Detailed explanation on how stimulus is generated.</li></ol></ul><p> </p><p>------------------------------------------------------------------------</p><p>Session 2 - 08/30/2018</p><ol><li>OK - Bring up phase  should include in testplan.</li><li><strong>Add new cache Mnt op cmd for Dii, sync up with specs .</strong></li><li><strong>Review Generation  of DTW_DATA_PTL</strong></li><li>OK - Review end point ordering check.</li><li>no change OK - Add matrix to measure the completion of bring up phases</li></ol><p> </p>