<stg><name>dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_1></name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.i.preheader:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %.preheader74.i.preheader ], [ false, %ReuseLoop_end ], [ true, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:8  %w_index137 = phi i5 [ 0, %.preheader74.i.preheader ], [ %w_index, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="w_index137"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:0  %data_5_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_6"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:1  %data_4_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_7"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:2  %data_3_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_7"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:3  %data_2_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_7"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:4  %data_1_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_7"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:5  %data_0_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:6  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:9  %zext_ln133 = zext i5 %w_index137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:10  %outidx_addr = getelementptr [30 x i3]* @outidx, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="outidx_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:11  %out_index = load i3* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="188" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:14  %w2_V_addr = getelementptr [30 x i188]* @w2_V, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="w2_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="188" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:15  %w2_V_load = load i188* %w2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="w2_V_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop_begin:22  %w_index = add i5 1, %w_index137

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop_end:9  %icmp_ln129 = icmp eq i5 %w_index137, -3

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:11  br i1 %icmp_ln129, label %.preheader.i.0, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.0:61  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:1  %data_0_V_read139_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_0_V_read139_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_0_V_read139_rewind"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:2  %data_1_V_read140_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_1_V_read140_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_1_V_read140_rewind"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:3  %data_2_V_read141_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_2_V_read141_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_2_V_read141_rewind"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:4  %data_3_V_read142_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_3_V_read142_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_3_V_read142_rewind"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:5  %data_4_V_read143_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_4_V_read143_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_4_V_read143_rewind"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:6  %data_5_V_read144_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_5_V_read144_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_5_V_read144_rewind"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:7  %in_index_0_i138 = phi i32 [ 0, %.preheader74.i.preheader ], [ %select_ln148, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="in_index_0_i138"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:69  br i1 %do_init, label %rewind_init, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:0  %data_0_V_read139_phi = phi i16 [ %data_0_V_read_7, %rewind_init ], [ %data_0_V_read139_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_0_V_read139_phi"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:1  %data_1_V_read140_phi = phi i16 [ %data_1_V_read_7, %rewind_init ], [ %data_1_V_read140_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_1_V_read140_phi"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:2  %data_2_V_read141_phi = phi i16 [ %data_2_V_read_7, %rewind_init ], [ %data_2_V_read141_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_2_V_read141_phi"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:3  %data_3_V_read142_phi = phi i16 [ %data_3_V_read_7, %rewind_init ], [ %data_3_V_read142_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_3_V_read142_phi"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:4  %data_4_V_read143_phi = phi i16 [ %data_4_V_read_7, %rewind_init ], [ %data_4_V_read143_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_4_V_read143_phi"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:5  %data_5_V_read144_phi = phi i16 [ %data_5_V_read_6, %rewind_init ], [ %data_5_V_read144_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_5_V_read144_phi"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:11  %out_index = load i3* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="32">
<![CDATA[
ReuseLoop_begin:12  %trunc_ln139 = trunc i32 %in_index_0_i138 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
ReuseLoop_begin:13  %tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %data_0_V_read139_phi, i16 %data_1_V_read140_phi, i16 %data_2_V_read141_phi, i16 %data_3_V_read142_phi, i16 %data_4_V_read143_phi, i16 %data_5_V_read144_phi, i3 %trunc_ln139)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="188" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:15  %w2_V_load = load i188* %w2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="w2_V_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="188">
<![CDATA[
ReuseLoop_begin:16  %trunc_ln139_1 = trunc i188 %w2_V_load to i16

]]></Node>
<StgValue><ssdm name="trunc_ln139_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:17  %sext_ln1116_cast = sext i16 %tmp_5 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:18  %sext_ln1118 = sext i16 %trunc_ln139_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_begin:19  %mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_begin:20  %trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:5  %tmp_s = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:6  %sext_ln1118_163 = sext i16 %tmp_s to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_163"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:7  %mul_ln1118_143 = mul i26 %sext_ln1116_cast, %sext_ln1118_163

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:8  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_143, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:5  %tmp_151 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:6  %sext_ln1118_164 = sext i16 %tmp_151 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_164"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:7  %mul_ln1118_144 = mul i26 %sext_ln1116_cast, %sext_ln1118_164

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:8  %trunc_ln708_139 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_144, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_139"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:5  %tmp_152 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:6  %sext_ln1118_165 = sext i16 %tmp_152 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_165"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:7  %mul_ln1118_145 = mul i26 %sext_ln1116_cast, %sext_ln1118_165

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:8  %trunc_ln708_140 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_145, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_140"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:5  %tmp_153 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:6  %sext_ln1118_166 = sext i16 %tmp_153 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_166"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:7  %mul_ln1118_146 = mul i26 %sext_ln1116_cast, %sext_ln1118_166

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:8  %trunc_ln708_141 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_146, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_141"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:5  %tmp_154 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:6  %sext_ln1118_167 = sext i16 %tmp_154 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_167"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:7  %mul_ln1118_147 = mul i26 %sext_ln1116_cast, %sext_ln1118_167

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:8  %trunc_ln708_142 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_147, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_142"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:5  %tmp_155 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:6  %sext_ln1118_168 = sext i16 %tmp_155 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_168"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:7  %mul_ln1118_148 = mul i26 %sext_ln1116_cast, %sext_ln1118_168

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:8  %trunc_ln708_143 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_148, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_143"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:5  %tmp_156 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:6  %sext_ln1118_169 = sext i16 %tmp_156 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_169"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:7  %mul_ln1118_149 = mul i26 %sext_ln1116_cast, %sext_ln1118_169

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:8  %trunc_ln708_144 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_149, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_144"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:5  %tmp_157 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:6  %sext_ln1118_170 = sext i16 %tmp_157 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_170"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:7  %mul_ln1118_150 = mul i26 %sext_ln1116_cast, %sext_ln1118_170

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:8  %trunc_ln708_145 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_150, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_145"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:5  %tmp_158 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:6  %sext_ln1118_171 = sext i16 %tmp_158 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_171"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:7  %mul_ln1118_151 = mul i26 %sext_ln1116_cast, %sext_ln1118_171

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:8  %trunc_ln708_146 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_151, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_146"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:5  %tmp_159 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:6  %sext_ln1118_172 = sext i16 %tmp_159 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_172"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:7  %mul_ln1118_152 = mul i26 %sext_ln1116_cast, %sext_ln1118_172

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:8  %trunc_ln708_147 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_152, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_147"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="188" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:5  %tmp_6 = call i12 @_ssdm_op_PartSelect.i12.i188.i32.i32(i188 %w2_V_load, i32 176, i32 187)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="26" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:6  %sext_ln1118_173 = sext i12 %tmp_6 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_173"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:7  %mul_ln1118_153 = mul i26 %sext_ln1116_cast, %sext_ln1118_173

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:8  %trunc_ln708_148 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_153, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_148"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:5  %in_index = add nsw i32 %in_index_0_i138, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:6  %icmp_ln148 = icmp sgt i32 %in_index, 5

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop_end:7  %select_ln148 = select i1 %icmp_ln148, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9  %res_21_V_write_assign136 = phi i16 [ 469, %.preheader74.i.preheader ], [ %acc_V_21_1, %ReuseLoop_end ], [ 469, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_21_V_write_assign136"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10  %res_20_V_write_assign134 = phi i16 [ -258, %.preheader74.i.preheader ], [ %acc_V_20_1, %ReuseLoop_end ], [ -258, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_20_V_write_assign134"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:11  %res_19_V_write_assign132 = phi i16 [ 939, %.preheader74.i.preheader ], [ %acc_V_19_1, %ReuseLoop_end ], [ 939, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_19_V_write_assign132"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:12  %res_18_V_write_assign130 = phi i16 [ -902, %.preheader74.i.preheader ], [ %acc_V_18_1, %ReuseLoop_end ], [ -902, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_18_V_write_assign130"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:13  %res_17_V_write_assign128 = phi i16 [ -1026, %.preheader74.i.preheader ], [ %acc_V_17_1, %ReuseLoop_end ], [ -1026, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_17_V_write_assign128"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:14  %res_16_V_write_assign126 = phi i16 [ 0, %.preheader74.i.preheader ], [ %acc_V_16_1, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_16_V_write_assign126"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:15  %res_15_V_write_assign124 = phi i16 [ -1962, %.preheader74.i.preheader ], [ %acc_V_15_1, %ReuseLoop_end ], [ -1962, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_15_V_write_assign124"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:16  %res_14_V_write_assign122 = phi i16 [ 952, %.preheader74.i.preheader ], [ %acc_V_14_1, %ReuseLoop_end ], [ 952, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_14_V_write_assign122"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:17  %res_13_V_write_assign120 = phi i16 [ -150, %.preheader74.i.preheader ], [ %acc_V_13_1, %ReuseLoop_end ], [ -150, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_13_V_write_assign120"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:18  %res_12_V_write_assign118 = phi i16 [ 833, %.preheader74.i.preheader ], [ %acc_V_12_1, %ReuseLoop_end ], [ 833, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_12_V_write_assign118"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:19  %res_11_V_write_assign116 = phi i16 [ 606, %.preheader74.i.preheader ], [ %acc_V_11_1, %ReuseLoop_end ], [ 606, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_11_V_write_assign116"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:20  %res_10_V_write_assign114 = phi i16 [ 289, %.preheader74.i.preheader ], [ %acc_V_10_1, %ReuseLoop_end ], [ 289, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_10_V_write_assign114"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:21  %res_9_V_write_assign112 = phi i16 [ 928, %.preheader74.i.preheader ], [ %acc_V_9_1, %ReuseLoop_end ], [ 928, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign112"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:22  %res_8_V_write_assign110 = phi i16 [ 839, %.preheader74.i.preheader ], [ %acc_V_8_1, %ReuseLoop_end ], [ 839, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign110"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:23  %res_7_V_write_assign108 = phi i16 [ -1990, %.preheader74.i.preheader ], [ %acc_V_7_1, %ReuseLoop_end ], [ -1990, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign108"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:24  %res_6_V_write_assign106 = phi i16 [ -485, %.preheader74.i.preheader ], [ %acc_V_6_1, %ReuseLoop_end ], [ -485, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign106"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:25  %res_5_V_write_assign104 = phi i16 [ 658, %.preheader74.i.preheader ], [ %acc_V_5_1, %ReuseLoop_end ], [ 658, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign104"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:26  %res_4_V_write_assign102 = phi i16 [ -1063, %.preheader74.i.preheader ], [ %acc_V_4_1, %ReuseLoop_end ], [ -1063, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign102"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:27  %res_3_V_write_assign100 = phi i16 [ -587, %.preheader74.i.preheader ], [ %acc_V_3_1, %ReuseLoop_end ], [ -587, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign100"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:28  %res_2_V_write_assign98 = phi i16 [ 663, %.preheader74.i.preheader ], [ %acc_V_2_1, %ReuseLoop_end ], [ 663, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign98"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:29  %res_1_V_write_assign96 = phi i16 [ 876, %.preheader74.i.preheader ], [ %acc_V_1_1, %ReuseLoop_end ], [ 876, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign96"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:30  %res_0_V_write_assign94 = phi i16 [ 673, %.preheader74.i.preheader ], [ %acc_V_0_1, %ReuseLoop_end ], [ 673, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign94"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:31  %res_22_V_write_assign92 = phi i16 [ 128, %.preheader74.i.preheader ], [ %acc_V_22_1, %ReuseLoop_end ], [ 128, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_22_V_write_assign92"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:32  %res_23_V_write_assign90 = phi i16 [ -277, %.preheader74.i.preheader ], [ %acc_V_23_1, %ReuseLoop_end ], [ -277, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_23_V_write_assign90"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:33  %res_24_V_write_assign88 = phi i16 [ -1267, %.preheader74.i.preheader ], [ %acc_V_24_1, %ReuseLoop_end ], [ -1267, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_24_V_write_assign88"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:34  %res_25_V_write_assign86 = phi i16 [ 290, %.preheader74.i.preheader ], [ %acc_V_25_1, %ReuseLoop_end ], [ 290, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_25_V_write_assign86"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:35  %res_26_V_write_assign84 = phi i16 [ -330, %.preheader74.i.preheader ], [ %acc_V_26_1, %ReuseLoop_end ], [ -330, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_26_V_write_assign84"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:36  %res_27_V_write_assign82 = phi i16 [ -48, %.preheader74.i.preheader ], [ %acc_V_27_1, %ReuseLoop_end ], [ -48, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_27_V_write_assign82"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:37  %res_28_V_write_assign80 = phi i16 [ -179, %.preheader74.i.preheader ], [ %acc_V_28_1, %ReuseLoop_end ], [ -179, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_28_V_write_assign80"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:38  %res_29_V_write_assign78 = phi i16 [ 346, %.preheader74.i.preheader ], [ %acc_V_29_1, %ReuseLoop_end ], [ 346, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_29_V_write_assign78"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:39  %res_30_V_write_assign76 = phi i16 [ -409, %.preheader74.i.preheader ], [ %acc_V_30_1, %ReuseLoop_end ], [ -409, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_30_V_write_assign76"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:40  %res_31_V_write_assign74 = phi i16 [ 184, %.preheader74.i.preheader ], [ %acc_V_31_1, %ReuseLoop_end ], [ 184, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_31_V_write_assign74"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:41  %res_32_V_write_assign72 = phi i16 [ 446, %.preheader74.i.preheader ], [ %acc_V_32_1, %ReuseLoop_end ], [ 446, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_32_V_write_assign72"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:42  %res_33_V_write_assign70 = phi i16 [ 126, %.preheader74.i.preheader ], [ %acc_V_33_1, %ReuseLoop_end ], [ 126, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_33_V_write_assign70"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:43  %res_34_V_write_assign68 = phi i16 [ 763, %.preheader74.i.preheader ], [ %acc_V_34_1, %ReuseLoop_end ], [ 763, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_34_V_write_assign68"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:44  %res_35_V_write_assign66 = phi i16 [ -546, %.preheader74.i.preheader ], [ %acc_V_35_1, %ReuseLoop_end ], [ -546, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_35_V_write_assign66"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:45  %res_36_V_write_assign64 = phi i16 [ -577, %.preheader74.i.preheader ], [ %acc_V_36_1, %ReuseLoop_end ], [ -577, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_36_V_write_assign64"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:46  %res_37_V_write_assign62 = phi i16 [ 99, %.preheader74.i.preheader ], [ %acc_V_37_1, %ReuseLoop_end ], [ 99, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_37_V_write_assign62"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:47  %res_38_V_write_assign60 = phi i16 [ 227, %.preheader74.i.preheader ], [ %acc_V_38_1, %ReuseLoop_end ], [ 227, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_38_V_write_assign60"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:48  %res_39_V_write_assign58 = phi i16 [ 237, %.preheader74.i.preheader ], [ %acc_V_39_1, %ReuseLoop_end ], [ 237, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_39_V_write_assign58"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:49  %res_40_V_write_assign56 = phi i16 [ 53, %.preheader74.i.preheader ], [ %acc_V_40_1, %ReuseLoop_end ], [ 53, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_40_V_write_assign56"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:50  %res_41_V_write_assign54 = phi i16 [ 12, %.preheader74.i.preheader ], [ %acc_V_41_1, %ReuseLoop_end ], [ 12, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_41_V_write_assign54"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:51  %res_42_V_write_assign52 = phi i16 [ 138, %.preheader74.i.preheader ], [ %acc_V_42_1, %ReuseLoop_end ], [ 138, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_42_V_write_assign52"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:52  %res_43_V_write_assign50 = phi i16 [ -373, %.preheader74.i.preheader ], [ %acc_V_43_1, %ReuseLoop_end ], [ -373, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_43_V_write_assign50"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:53  %res_44_V_write_assign48 = phi i16 [ 37, %.preheader74.i.preheader ], [ %acc_V_44_1, %ReuseLoop_end ], [ 37, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_44_V_write_assign48"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:54  %res_45_V_write_assign46 = phi i16 [ -172, %.preheader74.i.preheader ], [ %acc_V_45_1, %ReuseLoop_end ], [ -172, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_45_V_write_assign46"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:55  %res_46_V_write_assign44 = phi i16 [ -66, %.preheader74.i.preheader ], [ %acc_V_46_1, %ReuseLoop_end ], [ -66, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_46_V_write_assign44"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:56  %res_47_V_write_assign42 = phi i16 [ 141, %.preheader74.i.preheader ], [ %acc_V_47_1, %ReuseLoop_end ], [ 141, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_47_V_write_assign42"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:57  %res_48_V_write_assign40 = phi i16 [ 3, %.preheader74.i.preheader ], [ %acc_V_48_1, %ReuseLoop_end ], [ 3, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_48_V_write_assign40"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:58  %res_49_V_write_assign38 = phi i16 [ 171, %.preheader74.i.preheader ], [ %acc_V_49_1, %ReuseLoop_end ], [ 171, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_49_V_write_assign38"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:59  %res_50_V_write_assign36 = phi i16 [ 167, %.preheader74.i.preheader ], [ %acc_V_50_1, %ReuseLoop_end ], [ 167, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_50_V_write_assign36"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:60  %res_51_V_write_assign34 = phi i16 [ 436, %.preheader74.i.preheader ], [ %acc_V_51_1, %ReuseLoop_end ], [ 436, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_51_V_write_assign34"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:61  %res_52_V_write_assign32 = phi i16 [ 18, %.preheader74.i.preheader ], [ %acc_V_52_1, %ReuseLoop_end ], [ 18, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_52_V_write_assign32"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:62  %res_53_V_write_assign30 = phi i16 [ 116, %.preheader74.i.preheader ], [ %acc_V_53_1, %ReuseLoop_end ], [ 116, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_53_V_write_assign30"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:63  %res_54_V_write_assign28 = phi i16 [ -64, %.preheader74.i.preheader ], [ %acc_V_54_1, %ReuseLoop_end ], [ -64, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_54_V_write_assign28"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:64  %res_55_V_write_assign26 = phi i16 [ -186, %.preheader74.i.preheader ], [ %acc_V_55_1, %ReuseLoop_end ], [ -186, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_55_V_write_assign26"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:65  %res_56_V_write_assign24 = phi i16 [ -132, %.preheader74.i.preheader ], [ %acc_V_56_1, %ReuseLoop_end ], [ -132, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_56_V_write_assign24"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:66  %res_57_V_write_assign22 = phi i16 [ -161, %.preheader74.i.preheader ], [ %acc_V_57_1, %ReuseLoop_end ], [ -161, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_57_V_write_assign22"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:67  %res_58_V_write_assign20 = phi i16 [ -378, %.preheader74.i.preheader ], [ %acc_V_58_1, %ReuseLoop_end ], [ -378, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_58_V_write_assign20"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:68  %res_59_V_write_assign18 = phi i16 [ 124, %.preheader74.i.preheader ], [ %acc_V_59_1, %ReuseLoop_end ], [ 124, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_59_V_write_assign18"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:6  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:7  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln130"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="3">
<![CDATA[
ReuseLoop_begin:21  %zext_ln1265 = zext i3 %out_index to i6

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
ReuseLoop_begin:23  %phi_ln = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %res_0_V_write_assign94, i16 %res_1_V_write_assign96, i16 %res_2_V_write_assign98, i16 %res_3_V_write_assign100, i16 %res_4_V_write_assign102, i16 %res_4_V_write_assign102, i16 %res_4_V_write_assign102, i16 %res_4_V_write_assign102, i3 %out_index)

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_begin:24  %acc_0_V = add i16 %phi_ln, %trunc_ln3

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
ReuseLoop_begin:25  switch i3 %out_index, label %branch1324 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420
    i3 1, label %branch1321
    i3 2, label %branch1322
    i3 3, label %branch1323
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch1323:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch1322:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch1321:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch1324:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:0  %acc_V_0_1 = phi i16 [ %res_0_V_write_assign94, %branch1324 ], [ %res_0_V_write_assign94, %branch1323 ], [ %res_0_V_write_assign94, %branch1322 ], [ %res_0_V_write_assign94, %branch1321 ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_0_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:1  %acc_V_1_1 = phi i16 [ %res_1_V_write_assign96, %branch1324 ], [ %res_1_V_write_assign96, %branch1323 ], [ %res_1_V_write_assign96, %branch1322 ], [ %acc_0_V, %branch1321 ], [ %res_1_V_write_assign96, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_1_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:2  %acc_V_2_1 = phi i16 [ %res_2_V_write_assign98, %branch1324 ], [ %res_2_V_write_assign98, %branch1323 ], [ %acc_0_V, %branch1322 ], [ %res_2_V_write_assign98, %branch1321 ], [ %res_2_V_write_assign98, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_2_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:3  %acc_V_3_1 = phi i16 [ %res_3_V_write_assign100, %branch1324 ], [ %acc_0_V, %branch1323 ], [ %res_3_V_write_assign100, %branch1322 ], [ %res_3_V_write_assign100, %branch1321 ], [ %res_3_V_write_assign100, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_3_1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:4  %acc_V_4_1 = phi i16 [ %acc_0_V, %branch1324 ], [ %res_4_V_write_assign102, %branch1323 ], [ %res_4_V_write_assign102, %branch1322 ], [ %res_4_V_write_assign102, %branch1321 ], [ %res_4_V_write_assign102, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_4_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:9  %phi_ln1265_1 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_5_V_write_assign104, i16 %res_6_V_write_assign106, i16 %res_7_V_write_assign108, i16 %res_8_V_write_assign110, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:10  %acc_5_V = add i16 %phi_ln1265_1, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420:11  switch i3 %out_index, label %branch1209 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298
    i3 1, label %branch1206
    i3 2, label %branch1207
    i3 3, label %branch1208
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch1208:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch1207:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch1206:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch1209:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:0  %acc_V_5_1 = phi i16 [ %res_5_V_write_assign104, %branch1209 ], [ %res_5_V_write_assign104, %branch1208 ], [ %res_5_V_write_assign104, %branch1207 ], [ %res_5_V_write_assign104, %branch1206 ], [ %acc_5_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]

]]></Node>
<StgValue><ssdm name="acc_V_5_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:1  %acc_V_6_1 = phi i16 [ %res_6_V_write_assign106, %branch1209 ], [ %res_6_V_write_assign106, %branch1208 ], [ %res_6_V_write_assign106, %branch1207 ], [ %acc_5_V, %branch1206 ], [ %res_6_V_write_assign106, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]

]]></Node>
<StgValue><ssdm name="acc_V_6_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:2  %acc_V_7_1 = phi i16 [ %res_7_V_write_assign108, %branch1209 ], [ %res_7_V_write_assign108, %branch1208 ], [ %acc_5_V, %branch1207 ], [ %res_7_V_write_assign108, %branch1206 ], [ %res_7_V_write_assign108, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]

]]></Node>
<StgValue><ssdm name="acc_V_7_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:3  %acc_V_8_1 = phi i16 [ %res_8_V_write_assign110, %branch1209 ], [ %acc_5_V, %branch1208 ], [ %res_8_V_write_assign110, %branch1207 ], [ %res_8_V_write_assign110, %branch1206 ], [ %res_8_V_write_assign110, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]

]]></Node>
<StgValue><ssdm name="acc_V_8_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:4  %acc_V_9_1 = phi i16 [ %acc_5_V, %branch1209 ], [ %res_9_V_write_assign112, %branch1208 ], [ %res_9_V_write_assign112, %branch1207 ], [ %res_9_V_write_assign112, %branch1206 ], [ %res_9_V_write_assign112, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]

]]></Node>
<StgValue><ssdm name="acc_V_9_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:9  %phi_ln1265_2 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_10_V_write_assign114, i16 %res_11_V_write_assign116, i16 %res_12_V_write_assign118, i16 %res_13_V_write_assign120, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_2"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:10  %acc_10_V = add i16 %phi_ln1265_2, %trunc_ln708_139

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298:11  switch i3 %out_index, label %branch1094 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176
    i3 1, label %branch1091
    i3 2, label %branch1092
    i3 3, label %branch1093
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch1093:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch1092:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch1091:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch1094:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:0  %acc_V_10_1 = phi i16 [ %res_10_V_write_assign114, %branch1094 ], [ %res_10_V_write_assign114, %branch1093 ], [ %res_10_V_write_assign114, %branch1092 ], [ %res_10_V_write_assign114, %branch1091 ], [ %acc_10_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]

]]></Node>
<StgValue><ssdm name="acc_V_10_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:1  %acc_V_11_1 = phi i16 [ %res_11_V_write_assign116, %branch1094 ], [ %res_11_V_write_assign116, %branch1093 ], [ %res_11_V_write_assign116, %branch1092 ], [ %acc_10_V, %branch1091 ], [ %res_11_V_write_assign116, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]

]]></Node>
<StgValue><ssdm name="acc_V_11_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:2  %acc_V_12_1 = phi i16 [ %res_12_V_write_assign118, %branch1094 ], [ %res_12_V_write_assign118, %branch1093 ], [ %acc_10_V, %branch1092 ], [ %res_12_V_write_assign118, %branch1091 ], [ %res_12_V_write_assign118, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]

]]></Node>
<StgValue><ssdm name="acc_V_12_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:3  %acc_V_13_1 = phi i16 [ %res_13_V_write_assign120, %branch1094 ], [ %acc_10_V, %branch1093 ], [ %res_13_V_write_assign120, %branch1092 ], [ %res_13_V_write_assign120, %branch1091 ], [ %res_13_V_write_assign120, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]

]]></Node>
<StgValue><ssdm name="acc_V_13_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:4  %acc_V_14_1 = phi i16 [ %acc_10_V, %branch1094 ], [ %res_14_V_write_assign122, %branch1093 ], [ %res_14_V_write_assign122, %branch1092 ], [ %res_14_V_write_assign122, %branch1091 ], [ %res_14_V_write_assign122, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]

]]></Node>
<StgValue><ssdm name="acc_V_14_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:9  %phi_ln1265_3 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_15_V_write_assign124, i16 %res_16_V_write_assign126, i16 %res_17_V_write_assign128, i16 %res_18_V_write_assign130, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_3"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:10  %acc_15_V = add i16 %phi_ln1265_3, %trunc_ln708_140

]]></Node>
<StgValue><ssdm name="acc_15_V"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176:11  switch i3 %out_index, label %branch979 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054
    i3 1, label %branch976
    i3 2, label %branch977
    i3 3, label %branch978
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch978:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch977:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch976:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch979:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:0  %acc_V_15_1 = phi i16 [ %res_15_V_write_assign124, %branch979 ], [ %res_15_V_write_assign124, %branch978 ], [ %res_15_V_write_assign124, %branch977 ], [ %res_15_V_write_assign124, %branch976 ], [ %acc_15_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]

]]></Node>
<StgValue><ssdm name="acc_V_15_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:1  %acc_V_16_1 = phi i16 [ %res_16_V_write_assign126, %branch979 ], [ %res_16_V_write_assign126, %branch978 ], [ %res_16_V_write_assign126, %branch977 ], [ %acc_15_V, %branch976 ], [ %res_16_V_write_assign126, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]

]]></Node>
<StgValue><ssdm name="acc_V_16_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:2  %acc_V_17_1 = phi i16 [ %res_17_V_write_assign128, %branch979 ], [ %res_17_V_write_assign128, %branch978 ], [ %acc_15_V, %branch977 ], [ %res_17_V_write_assign128, %branch976 ], [ %res_17_V_write_assign128, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]

]]></Node>
<StgValue><ssdm name="acc_V_17_1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:3  %acc_V_18_1 = phi i16 [ %res_18_V_write_assign130, %branch979 ], [ %acc_15_V, %branch978 ], [ %res_18_V_write_assign130, %branch977 ], [ %res_18_V_write_assign130, %branch976 ], [ %res_18_V_write_assign130, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]

]]></Node>
<StgValue><ssdm name="acc_V_18_1"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:4  %acc_V_19_1 = phi i16 [ %acc_15_V, %branch979 ], [ %res_19_V_write_assign132, %branch978 ], [ %res_19_V_write_assign132, %branch977 ], [ %res_19_V_write_assign132, %branch976 ], [ %res_19_V_write_assign132, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]

]]></Node>
<StgValue><ssdm name="acc_V_19_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:9  %phi_ln1265_4 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_20_V_write_assign134, i16 %res_21_V_write_assign136, i16 %res_22_V_write_assign92, i16 %res_23_V_write_assign90, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_4"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:10  %acc_20_V = add i16 %phi_ln1265_4, %trunc_ln708_141

]]></Node>
<StgValue><ssdm name="acc_20_V"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054:11  switch i3 %out_index, label %branch864 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932
    i3 1, label %branch861
    i3 2, label %branch862
    i3 3, label %branch863
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch863:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch862:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch861:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch864:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:0  %acc_V_24_1 = phi i16 [ %acc_20_V, %branch864 ], [ %res_24_V_write_assign88, %branch863 ], [ %res_24_V_write_assign88, %branch862 ], [ %res_24_V_write_assign88, %branch861 ], [ %res_24_V_write_assign88, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]

]]></Node>
<StgValue><ssdm name="acc_V_24_1"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:1  %acc_V_23_1 = phi i16 [ %res_23_V_write_assign90, %branch864 ], [ %acc_20_V, %branch863 ], [ %res_23_V_write_assign90, %branch862 ], [ %res_23_V_write_assign90, %branch861 ], [ %res_23_V_write_assign90, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]

]]></Node>
<StgValue><ssdm name="acc_V_23_1"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:2  %acc_V_22_1 = phi i16 [ %res_22_V_write_assign92, %branch864 ], [ %res_22_V_write_assign92, %branch863 ], [ %acc_20_V, %branch862 ], [ %res_22_V_write_assign92, %branch861 ], [ %res_22_V_write_assign92, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]

]]></Node>
<StgValue><ssdm name="acc_V_22_1"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:3  %acc_V_20_1 = phi i16 [ %res_20_V_write_assign134, %branch864 ], [ %res_20_V_write_assign134, %branch863 ], [ %res_20_V_write_assign134, %branch862 ], [ %res_20_V_write_assign134, %branch861 ], [ %acc_20_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]

]]></Node>
<StgValue><ssdm name="acc_V_20_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:4  %acc_V_21_1 = phi i16 [ %res_21_V_write_assign136, %branch864 ], [ %res_21_V_write_assign136, %branch863 ], [ %res_21_V_write_assign136, %branch862 ], [ %acc_20_V, %branch861 ], [ %res_21_V_write_assign136, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]

]]></Node>
<StgValue><ssdm name="acc_V_21_1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:9  %phi_ln1265_5 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_25_V_write_assign86, i16 %res_26_V_write_assign84, i16 %res_27_V_write_assign82, i16 %res_28_V_write_assign80, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_5"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:10  %acc_25_V = add i16 %phi_ln1265_5, %trunc_ln708_142

]]></Node>
<StgValue><ssdm name="acc_25_V"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932:11  switch i3 %out_index, label %branch749 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810
    i3 1, label %branch746
    i3 2, label %branch747
    i3 3, label %branch748
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch748:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch747:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch746:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch749:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:0  %acc_V_29_1 = phi i16 [ %acc_25_V, %branch749 ], [ %res_29_V_write_assign78, %branch748 ], [ %res_29_V_write_assign78, %branch747 ], [ %res_29_V_write_assign78, %branch746 ], [ %res_29_V_write_assign78, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]

]]></Node>
<StgValue><ssdm name="acc_V_29_1"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:1  %acc_V_28_1 = phi i16 [ %res_28_V_write_assign80, %branch749 ], [ %acc_25_V, %branch748 ], [ %res_28_V_write_assign80, %branch747 ], [ %res_28_V_write_assign80, %branch746 ], [ %res_28_V_write_assign80, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]

]]></Node>
<StgValue><ssdm name="acc_V_28_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:2  %acc_V_27_1 = phi i16 [ %res_27_V_write_assign82, %branch749 ], [ %res_27_V_write_assign82, %branch748 ], [ %acc_25_V, %branch747 ], [ %res_27_V_write_assign82, %branch746 ], [ %res_27_V_write_assign82, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]

]]></Node>
<StgValue><ssdm name="acc_V_27_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:3  %acc_V_26_1 = phi i16 [ %res_26_V_write_assign84, %branch749 ], [ %res_26_V_write_assign84, %branch748 ], [ %res_26_V_write_assign84, %branch747 ], [ %acc_25_V, %branch746 ], [ %res_26_V_write_assign84, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]

]]></Node>
<StgValue><ssdm name="acc_V_26_1"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:4  %acc_V_25_1 = phi i16 [ %res_25_V_write_assign86, %branch749 ], [ %res_25_V_write_assign86, %branch748 ], [ %res_25_V_write_assign86, %branch747 ], [ %res_25_V_write_assign86, %branch746 ], [ %acc_25_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]

]]></Node>
<StgValue><ssdm name="acc_V_25_1"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:9  %phi_ln1265_6 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_30_V_write_assign76, i16 %res_31_V_write_assign74, i16 %res_32_V_write_assign72, i16 %res_33_V_write_assign70, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_6"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:10  %acc_30_V = add i16 %phi_ln1265_6, %trunc_ln708_143

]]></Node>
<StgValue><ssdm name="acc_30_V"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810:11  switch i3 %out_index, label %branch634 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688
    i3 1, label %branch631
    i3 2, label %branch632
    i3 3, label %branch633
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch633:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch632:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch631:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch634:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:0  %acc_V_34_1 = phi i16 [ %acc_30_V, %branch634 ], [ %res_34_V_write_assign68, %branch633 ], [ %res_34_V_write_assign68, %branch632 ], [ %res_34_V_write_assign68, %branch631 ], [ %res_34_V_write_assign68, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]

]]></Node>
<StgValue><ssdm name="acc_V_34_1"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:1  %acc_V_33_1 = phi i16 [ %res_33_V_write_assign70, %branch634 ], [ %acc_30_V, %branch633 ], [ %res_33_V_write_assign70, %branch632 ], [ %res_33_V_write_assign70, %branch631 ], [ %res_33_V_write_assign70, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]

]]></Node>
<StgValue><ssdm name="acc_V_33_1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:2  %acc_V_32_1 = phi i16 [ %res_32_V_write_assign72, %branch634 ], [ %res_32_V_write_assign72, %branch633 ], [ %acc_30_V, %branch632 ], [ %res_32_V_write_assign72, %branch631 ], [ %res_32_V_write_assign72, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]

]]></Node>
<StgValue><ssdm name="acc_V_32_1"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:3  %acc_V_31_1 = phi i16 [ %res_31_V_write_assign74, %branch634 ], [ %res_31_V_write_assign74, %branch633 ], [ %res_31_V_write_assign74, %branch632 ], [ %acc_30_V, %branch631 ], [ %res_31_V_write_assign74, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]

]]></Node>
<StgValue><ssdm name="acc_V_31_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:4  %acc_V_30_1 = phi i16 [ %res_30_V_write_assign76, %branch634 ], [ %res_30_V_write_assign76, %branch633 ], [ %res_30_V_write_assign76, %branch632 ], [ %res_30_V_write_assign76, %branch631 ], [ %acc_30_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]

]]></Node>
<StgValue><ssdm name="acc_V_30_1"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:9  %phi_ln1265_7 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_35_V_write_assign66, i16 %res_36_V_write_assign64, i16 %res_37_V_write_assign62, i16 %res_38_V_write_assign60, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_7"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:10  %acc_35_V = add i16 %phi_ln1265_7, %trunc_ln708_144

]]></Node>
<StgValue><ssdm name="acc_35_V"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688:11  switch i3 %out_index, label %branch519 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566
    i3 1, label %branch516
    i3 2, label %branch517
    i3 3, label %branch518
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch518:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch517:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch516:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch519:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:0  %acc_V_39_1 = phi i16 [ %acc_35_V, %branch519 ], [ %res_39_V_write_assign58, %branch518 ], [ %res_39_V_write_assign58, %branch517 ], [ %res_39_V_write_assign58, %branch516 ], [ %res_39_V_write_assign58, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]

]]></Node>
<StgValue><ssdm name="acc_V_39_1"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:1  %acc_V_38_1 = phi i16 [ %res_38_V_write_assign60, %branch519 ], [ %acc_35_V, %branch518 ], [ %res_38_V_write_assign60, %branch517 ], [ %res_38_V_write_assign60, %branch516 ], [ %res_38_V_write_assign60, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]

]]></Node>
<StgValue><ssdm name="acc_V_38_1"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:2  %acc_V_37_1 = phi i16 [ %res_37_V_write_assign62, %branch519 ], [ %res_37_V_write_assign62, %branch518 ], [ %acc_35_V, %branch517 ], [ %res_37_V_write_assign62, %branch516 ], [ %res_37_V_write_assign62, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]

]]></Node>
<StgValue><ssdm name="acc_V_37_1"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:3  %acc_V_36_1 = phi i16 [ %res_36_V_write_assign64, %branch519 ], [ %res_36_V_write_assign64, %branch518 ], [ %res_36_V_write_assign64, %branch517 ], [ %acc_35_V, %branch516 ], [ %res_36_V_write_assign64, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]

]]></Node>
<StgValue><ssdm name="acc_V_36_1"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:4  %acc_V_35_1 = phi i16 [ %res_35_V_write_assign66, %branch519 ], [ %res_35_V_write_assign66, %branch518 ], [ %res_35_V_write_assign66, %branch517 ], [ %res_35_V_write_assign66, %branch516 ], [ %acc_35_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]

]]></Node>
<StgValue><ssdm name="acc_V_35_1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:9  %phi_ln1265_8 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_40_V_write_assign56, i16 %res_41_V_write_assign54, i16 %res_42_V_write_assign52, i16 %res_43_V_write_assign50, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_8"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:10  %acc_40_V = add i16 %phi_ln1265_8, %trunc_ln708_145

]]></Node>
<StgValue><ssdm name="acc_40_V"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566:11  switch i3 %out_index, label %branch404 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444
    i3 1, label %branch401
    i3 2, label %branch402
    i3 3, label %branch403
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch403:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch402:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch401:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch404:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:0  %acc_V_44_1 = phi i16 [ %acc_40_V, %branch404 ], [ %res_44_V_write_assign48, %branch403 ], [ %res_44_V_write_assign48, %branch402 ], [ %res_44_V_write_assign48, %branch401 ], [ %res_44_V_write_assign48, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]

]]></Node>
<StgValue><ssdm name="acc_V_44_1"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:1  %acc_V_43_1 = phi i16 [ %res_43_V_write_assign50, %branch404 ], [ %acc_40_V, %branch403 ], [ %res_43_V_write_assign50, %branch402 ], [ %res_43_V_write_assign50, %branch401 ], [ %res_43_V_write_assign50, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]

]]></Node>
<StgValue><ssdm name="acc_V_43_1"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:2  %acc_V_42_1 = phi i16 [ %res_42_V_write_assign52, %branch404 ], [ %res_42_V_write_assign52, %branch403 ], [ %acc_40_V, %branch402 ], [ %res_42_V_write_assign52, %branch401 ], [ %res_42_V_write_assign52, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]

]]></Node>
<StgValue><ssdm name="acc_V_42_1"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:3  %acc_V_41_1 = phi i16 [ %res_41_V_write_assign54, %branch404 ], [ %res_41_V_write_assign54, %branch403 ], [ %res_41_V_write_assign54, %branch402 ], [ %acc_40_V, %branch401 ], [ %res_41_V_write_assign54, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]

]]></Node>
<StgValue><ssdm name="acc_V_41_1"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:4  %acc_V_40_1 = phi i16 [ %res_40_V_write_assign56, %branch404 ], [ %res_40_V_write_assign56, %branch403 ], [ %res_40_V_write_assign56, %branch402 ], [ %res_40_V_write_assign56, %branch401 ], [ %acc_40_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]

]]></Node>
<StgValue><ssdm name="acc_V_40_1"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:9  %phi_ln1265_9 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_45_V_write_assign46, i16 %res_46_V_write_assign44, i16 %res_47_V_write_assign42, i16 %res_48_V_write_assign40, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_9"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:10  %acc_45_V = add i16 %phi_ln1265_9, %trunc_ln708_146

]]></Node>
<StgValue><ssdm name="acc_45_V"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444:11  switch i3 %out_index, label %branch289 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322
    i3 1, label %branch286
    i3 2, label %branch287
    i3 3, label %branch288
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch288:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch287:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch286:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch289:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:0  %acc_V_49_1 = phi i16 [ %acc_45_V, %branch289 ], [ %res_49_V_write_assign38, %branch288 ], [ %res_49_V_write_assign38, %branch287 ], [ %res_49_V_write_assign38, %branch286 ], [ %res_49_V_write_assign38, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]

]]></Node>
<StgValue><ssdm name="acc_V_49_1"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:1  %acc_V_48_1 = phi i16 [ %res_48_V_write_assign40, %branch289 ], [ %acc_45_V, %branch288 ], [ %res_48_V_write_assign40, %branch287 ], [ %res_48_V_write_assign40, %branch286 ], [ %res_48_V_write_assign40, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]

]]></Node>
<StgValue><ssdm name="acc_V_48_1"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:2  %acc_V_47_1 = phi i16 [ %res_47_V_write_assign42, %branch289 ], [ %res_47_V_write_assign42, %branch288 ], [ %acc_45_V, %branch287 ], [ %res_47_V_write_assign42, %branch286 ], [ %res_47_V_write_assign42, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]

]]></Node>
<StgValue><ssdm name="acc_V_47_1"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:3  %acc_V_46_1 = phi i16 [ %res_46_V_write_assign44, %branch289 ], [ %res_46_V_write_assign44, %branch288 ], [ %res_46_V_write_assign44, %branch287 ], [ %acc_45_V, %branch286 ], [ %res_46_V_write_assign44, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]

]]></Node>
<StgValue><ssdm name="acc_V_46_1"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:4  %acc_V_45_1 = phi i16 [ %res_45_V_write_assign46, %branch289 ], [ %res_45_V_write_assign46, %branch288 ], [ %res_45_V_write_assign46, %branch287 ], [ %res_45_V_write_assign46, %branch286 ], [ %acc_45_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]

]]></Node>
<StgValue><ssdm name="acc_V_45_1"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:9  %phi_ln1265_s = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_50_V_write_assign36, i16 %res_51_V_write_assign34, i16 %res_52_V_write_assign32, i16 %res_53_V_write_assign30, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_s"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:10  %acc_50_V = add i16 %phi_ln1265_s, %trunc_ln708_147

]]></Node>
<StgValue><ssdm name="acc_50_V"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322:11  switch i3 %out_index, label %branch174 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200
    i3 1, label %branch171
    i3 2, label %branch172
    i3 3, label %branch173
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch173:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch172:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch171:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch174:0  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:0  %acc_V_54_1 = phi i16 [ %acc_50_V, %branch174 ], [ %res_54_V_write_assign28, %branch173 ], [ %res_54_V_write_assign28, %branch172 ], [ %res_54_V_write_assign28, %branch171 ], [ %res_54_V_write_assign28, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]

]]></Node>
<StgValue><ssdm name="acc_V_54_1"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:1  %acc_V_53_1 = phi i16 [ %res_53_V_write_assign30, %branch174 ], [ %acc_50_V, %branch173 ], [ %res_53_V_write_assign30, %branch172 ], [ %res_53_V_write_assign30, %branch171 ], [ %res_53_V_write_assign30, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]

]]></Node>
<StgValue><ssdm name="acc_V_53_1"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:2  %acc_V_52_1 = phi i16 [ %res_52_V_write_assign32, %branch174 ], [ %res_52_V_write_assign32, %branch173 ], [ %acc_50_V, %branch172 ], [ %res_52_V_write_assign32, %branch171 ], [ %res_52_V_write_assign32, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]

]]></Node>
<StgValue><ssdm name="acc_V_52_1"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:3  %acc_V_51_1 = phi i16 [ %res_51_V_write_assign34, %branch174 ], [ %res_51_V_write_assign34, %branch173 ], [ %res_51_V_write_assign34, %branch172 ], [ %acc_50_V, %branch171 ], [ %res_51_V_write_assign34, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]

]]></Node>
<StgValue><ssdm name="acc_V_51_1"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:4  %acc_V_50_1 = phi i16 [ %res_50_V_write_assign36, %branch174 ], [ %res_50_V_write_assign36, %branch173 ], [ %res_50_V_write_assign36, %branch172 ], [ %res_50_V_write_assign36, %branch171 ], [ %acc_50_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]

]]></Node>
<StgValue><ssdm name="acc_V_50_1"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:9  %phi_ln1265_10 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_55_V_write_assign26, i16 %res_56_V_write_assign24, i16 %res_57_V_write_assign22, i16 %res_58_V_write_assign20, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i6 %zext_ln1265)

]]></Node>
<StgValue><ssdm name="phi_ln1265_10"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:10  %acc_55_V = add i16 %phi_ln1265_10, %trunc_ln708_148

]]></Node>
<StgValue><ssdm name="acc_55_V"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200:11  switch i3 %out_index, label %branch59 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch56
    i3 2, label %branch57
    i3 3, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch58:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch57:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch56:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
<literal name="out_index" val="!2"/>
<literal name="out_index" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch59:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
ReuseLoop_end:0  %acc_V_59_1 = phi i16 [ %acc_55_V, %branch59 ], [ %res_59_V_write_assign18, %branch58 ], [ %res_59_V_write_assign18, %branch57 ], [ %res_59_V_write_assign18, %branch56 ], [ %res_59_V_write_assign18, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]

]]></Node>
<StgValue><ssdm name="acc_V_59_1"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
ReuseLoop_end:1  %acc_V_58_1 = phi i16 [ %res_58_V_write_assign20, %branch59 ], [ %acc_55_V, %branch58 ], [ %res_58_V_write_assign20, %branch57 ], [ %res_58_V_write_assign20, %branch56 ], [ %res_58_V_write_assign20, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]

]]></Node>
<StgValue><ssdm name="acc_V_58_1"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
ReuseLoop_end:2  %acc_V_57_1 = phi i16 [ %res_57_V_write_assign22, %branch59 ], [ %res_57_V_write_assign22, %branch58 ], [ %acc_55_V, %branch57 ], [ %res_57_V_write_assign22, %branch56 ], [ %res_57_V_write_assign22, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]

]]></Node>
<StgValue><ssdm name="acc_V_57_1"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
ReuseLoop_end:3  %acc_V_56_1 = phi i16 [ %res_56_V_write_assign24, %branch59 ], [ %res_56_V_write_assign24, %branch58 ], [ %res_56_V_write_assign24, %branch57 ], [ %acc_55_V, %branch56 ], [ %res_56_V_write_assign24, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]

]]></Node>
<StgValue><ssdm name="acc_V_56_1"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
ReuseLoop_end:4  %acc_V_55_1 = phi i16 [ %res_55_V_write_assign26, %branch59 ], [ %res_55_V_write_assign26, %branch58 ], [ %res_55_V_write_assign26, %branch57 ], [ %res_55_V_write_assign26, %branch56 ], [ %acc_55_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]

]]></Node>
<StgValue><ssdm name="acc_V_55_1"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:10  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:0  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %acc_V_0_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:1  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_V_1_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:2  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_V_2_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:3  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_V_3_1, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:4  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_V_4_1, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:5  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_V_5_1, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:6  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_V_6_1, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:7  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_V_7_1, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:8  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %acc_V_8_1, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:9  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %acc_V_9_1, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:10  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %acc_V_10_1, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:11  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %acc_V_11_1, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:12  %mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %acc_V_12_1, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:13  %mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %acc_V_13_1, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:14  %mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %acc_V_14_1, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:15  %mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %acc_V_15_1, 15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:16  %mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %acc_V_16_1, 16

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:17  %mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %acc_V_17_1, 17

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:18  %mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %acc_V_18_1, 18

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:19  %mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %acc_V_19_1, 19

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:20  %mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %acc_V_20_1, 20

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:21  %mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %acc_V_21_1, 21

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:22  %mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %acc_V_22_1, 22

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:23  %mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %acc_V_23_1, 23

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:24  %mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %acc_V_24_1, 24

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:25  %mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %acc_V_25_1, 25

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:26  %mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %acc_V_26_1, 26

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:27  %mrv_27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26, i16 %acc_V_27_1, 27

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:28  %mrv_28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_27, i16 %acc_V_28_1, 28

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:29  %mrv_29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_28, i16 %acc_V_29_1, 29

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:30  %mrv_30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_29, i16 %acc_V_30_1, 30

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:31  %mrv_31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_30, i16 %acc_V_31_1, 31

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:32  %mrv_32 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_31, i16 %acc_V_32_1, 32

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:33  %mrv_33 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_32, i16 %acc_V_33_1, 33

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:34  %mrv_34 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_33, i16 %acc_V_34_1, 34

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:35  %mrv_35 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_34, i16 %acc_V_35_1, 35

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:36  %mrv_36 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_35, i16 %acc_V_36_1, 36

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:37  %mrv_37 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_36, i16 %acc_V_37_1, 37

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:38  %mrv_38 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_37, i16 %acc_V_38_1, 38

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:39  %mrv_39 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_38, i16 %acc_V_39_1, 39

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:40  %mrv_40 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_39, i16 %acc_V_40_1, 40

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:41  %mrv_41 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_40, i16 %acc_V_41_1, 41

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:42  %mrv_42 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_41, i16 %acc_V_42_1, 42

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:43  %mrv_43 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_42, i16 %acc_V_43_1, 43

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:44  %mrv_44 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_43, i16 %acc_V_44_1, 44

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:45  %mrv_45 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_44, i16 %acc_V_45_1, 45

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:46  %mrv_46 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_45, i16 %acc_V_46_1, 46

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:47  %mrv_47 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_46, i16 %acc_V_47_1, 47

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:48  %mrv_48 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_47, i16 %acc_V_48_1, 48

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:49  %mrv_49 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_48, i16 %acc_V_49_1, 49

]]></Node>
<StgValue><ssdm name="mrv_49"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:50  %mrv_50 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_49, i16 %acc_V_50_1, 50

]]></Node>
<StgValue><ssdm name="mrv_50"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:51  %mrv_51 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_50, i16 %acc_V_51_1, 51

]]></Node>
<StgValue><ssdm name="mrv_51"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:52  %mrv_52 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_51, i16 %acc_V_52_1, 52

]]></Node>
<StgValue><ssdm name="mrv_52"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:53  %mrv_53 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_52, i16 %acc_V_53_1, 53

]]></Node>
<StgValue><ssdm name="mrv_53"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:54  %mrv_54 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_53, i16 %acc_V_54_1, 54

]]></Node>
<StgValue><ssdm name="mrv_54"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:55  %mrv_55 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_54, i16 %acc_V_55_1, 55

]]></Node>
<StgValue><ssdm name="mrv_55"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:56  %mrv_56 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_55, i16 %acc_V_56_1, 56

]]></Node>
<StgValue><ssdm name="mrv_56"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:57  %mrv_57 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_56, i16 %acc_V_57_1, 57

]]></Node>
<StgValue><ssdm name="mrv_57"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:58  %mrv_58 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_57, i16 %acc_V_58_1, 58

]]></Node>
<StgValue><ssdm name="mrv_58"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
.preheader.i.0:59  %mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_58, i16 %acc_V_59_1, 59

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="960">
<![CDATA[
.preheader.i.0:60  call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s)

]]></Node>
<StgValue><ssdm name="return_ln259"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
