###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 18:59:54 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[31]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.39970
= Slack Time                  0.50030
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.50030 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.91150 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.25740 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.65830 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.85240 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.90410 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.00970 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.05510 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.16060 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.21210 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.34010 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.39210 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.51420 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.56560 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.67360 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.73710 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.83830 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.88630 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.96760 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.11330 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.25240 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.42260 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.47220 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.57630 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.62860 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.73480 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.78740 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.89640 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.95010 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.05820 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.12420 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.21130 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.25600 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.36100 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.41210 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.51830 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.57010 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.67860 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.73060 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.83960 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.89230 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  4.99740 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.04910 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.15400 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.20480 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.31560 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.36770 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.47500 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.52550 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.63210 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.69270 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.78140 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.82760 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.91670 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.96860 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.04570 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.09360 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.19920 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.25550 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.38090 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.43270 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.50590 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.55250 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.61190 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.75720 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.85000 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.00820 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.29020 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.49830 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.54480 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.64850 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.81830 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.89340 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.21900 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.33490 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.75220 | 
     | U5117                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09150 | 0.14650 | 8.39840 |  8.89870 | 
     |                                  | BUS_DATA_OUTBUS[31] v |          | 0.09150 | 0.00130 | 8.39970 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[29]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.39770
= Slack Time                  0.50230
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.50230 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.91350 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.25940 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.66030 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.85440 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.90610 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.01170 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.05710 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.16260 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.21410 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.34210 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.39410 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.51620 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.56760 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.67560 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.73910 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.84030 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.88830 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.96960 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.11530 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.25440 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.42460 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.47420 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.57830 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.73680 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.78940 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.89840 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.95210 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.06020 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.12620 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.21330 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.25800 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.36300 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.41410 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.52030 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.57210 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.68060 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.73260 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.84160 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.89430 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  4.99940 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.05110 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.15600 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.20680 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.31760 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.36970 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.47700 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.52750 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.63410 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.69470 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.78340 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.82960 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.91870 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.97060 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.04770 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.09560 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.20120 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.25750 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.38290 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.43470 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.50790 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.55450 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.61390 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.75920 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.85200 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.01020 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.29220 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.50030 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.54680 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.65050 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.82030 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.89540 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.22100 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.33690 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.75420 | 
     | U5124                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09100 | 0.14460 | 8.39650 |  8.89880 | 
     |                                  | BUS_DATA_OUTBUS[29] v |          | 0.09100 | 0.00120 | 8.39770 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[30]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.39770
= Slack Time                  0.50230
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.50230 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.91350 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.25940 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.66030 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.85440 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.90610 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.01170 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.05710 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.16260 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.21410 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.34210 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.39410 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.51620 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.56760 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.67560 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.73910 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.84030 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.88830 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.96960 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.11530 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.25440 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.42460 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.47420 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.57830 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.73680 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.78940 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.89840 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.95210 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.06020 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.12620 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.21330 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.25800 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.36300 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.41410 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.52030 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.57210 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.68060 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.73260 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.84160 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.89430 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  4.99940 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.05110 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.15600 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.20680 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.31760 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.36970 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.47700 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.52750 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.63410 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.69470 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.78340 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.82960 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.91870 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.97060 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.04770 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.09560 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.20120 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.25750 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.38290 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.43470 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.50790 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.55450 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.61390 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.75920 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.85200 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.01020 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.29220 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.50030 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.54680 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.65050 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.82030 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.89540 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.22100 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.33690 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.75420 | 
     | U5120                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09100 | 0.14460 | 8.39650 |  8.89880 | 
     |                                  | BUS_DATA_OUTBUS[30] v |          | 0.09100 | 0.00120 | 8.39770 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[28]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.39370
= Slack Time                  0.50630
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.50630 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.91750 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.26340 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.66430 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.85840 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.91010 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.01570 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.06110 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.16660 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.21810 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.34610 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.39810 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.52020 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.57160 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.67960 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.74310 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.84430 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.89230 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.97360 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.11930 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.25840 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.42860 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.47820 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.58230 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.63460 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.74080 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.79340 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.90240 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.95610 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.06420 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.13020 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.21730 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.26200 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.36700 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.41810 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.52430 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.57610 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.68460 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.73660 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.84560 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.89830 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.00340 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.05510 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.16000 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.21080 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.32160 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.37370 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.48100 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.53150 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.63810 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.69870 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.78740 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.83360 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.92270 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.97460 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.05170 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.20520 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.26150 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.38690 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.43870 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.51190 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.55850 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.61790 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.76320 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.85600 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.01420 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.29620 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.50430 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.55080 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.65450 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.82430 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.89940 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.22500 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.34090 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.75820 | 
     | U5127                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08980 | 0.14070 | 8.39260 |  8.89890 | 
     |                                  | BUS_DATA_OUTBUS[28] v |          | 0.08980 | 0.00110 | 8.39370 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[27]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.39310
= Slack Time                  0.50690
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.50690 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.91810 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.26400 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.66490 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.85900 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.91070 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.01630 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.06170 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.16720 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.21870 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.34670 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.39870 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.52080 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.57220 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.68020 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.74370 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.84490 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.89290 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.97420 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.11990 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.25900 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.42920 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.47880 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.58290 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.63520 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.74140 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.79400 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.90300 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.95670 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.06480 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.13080 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.21790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.26260 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.36760 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.41870 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.52490 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.57670 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.68520 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.73720 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.84620 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.89890 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.00400 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.05570 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.16060 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.21140 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.32220 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.37430 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.48160 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.53210 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.63870 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.69930 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.78800 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.83420 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.92330 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.97520 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.05230 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.10020 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.20580 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.26210 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.38750 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.43930 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.51250 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.55910 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.61850 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.76380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.85660 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.01480 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.29680 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.50490 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.55140 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.65510 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.82490 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.90000 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.22560 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.34150 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.75880 | 
     | U5130                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08960 | 0.14020 | 8.39210 |  8.89900 | 
     |                                  | BUS_DATA_OUTBUS[27] v |          | 0.08960 | 0.00100 | 8.39310 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[26]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.38910
= Slack Time                  0.51090
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.51090 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.92210 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.26800 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.66890 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.86300 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.91470 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.02030 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.06570 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.17120 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.22270 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.35070 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.40270 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.52480 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.57620 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.68420 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.74770 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.84890 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.89690 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.97820 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.12390 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.26300 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.43320 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.48280 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.58690 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.63920 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.74540 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.79800 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.90700 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.96070 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.06880 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.13480 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.22190 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.26660 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.37160 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.42270 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.52890 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.58070 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.68920 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.74120 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.85020 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.90290 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.00800 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.05970 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.16460 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.21540 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.32620 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.37830 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.48560 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.53610 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.64270 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.70330 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.79200 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.83820 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.92730 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.97920 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.05630 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.10420 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.20980 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.26610 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.39150 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.44330 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.51650 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.56310 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.62250 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.76780 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.86060 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.01880 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.30080 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.50890 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.55540 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.65910 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.82890 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.90400 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.22960 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.34550 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.76280 | 
     | U5133                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08820 | 0.13630 | 8.38820 |  8.89910 | 
     |                                  | BUS_DATA_OUTBUS[26] v |          | 0.08820 | 0.00090 | 8.38910 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[25]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.38780
= Slack Time                  0.51220
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.51220 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.92340 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.26930 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.67020 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.86430 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.91600 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.02160 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.06700 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.17250 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.22400 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.35200 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.40400 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.52610 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.57750 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.68550 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.74900 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.85020 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.89820 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.97950 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.12520 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.26430 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.43450 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.48410 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.58820 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.64050 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.74670 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.79930 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.90830 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.96200 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.07010 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.13610 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.22320 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.26790 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.37290 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.42400 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.53020 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.58200 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.69050 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.74250 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.85150 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.90420 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.00930 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.06100 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.16590 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.21670 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.32750 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.37960 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.48690 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.53740 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.64400 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.70460 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.79330 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.83950 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.92860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.98050 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.05760 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.10550 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.21110 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.26740 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.39280 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.44460 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.51780 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.56440 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.62380 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.76910 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.86190 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.02010 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.30210 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.51020 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.55670 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.66040 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.83020 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.90530 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.23090 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.34680 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.76410 | 
     | U5136                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08790 | 0.13510 | 8.38700 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[25] v |          | 0.08790 | 0.00080 | 8.38780 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[24]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.38640
= Slack Time                  0.51360
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.51360 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.92480 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.27070 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.67160 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.86570 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.91740 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.02300 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.06840 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.17390 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.22540 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.35340 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.40540 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.52750 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.57890 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.68690 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.75040 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.85160 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.98090 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.12660 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.26570 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.43590 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.48550 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.58960 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.64190 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.74810 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.80070 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.90970 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.96340 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.07150 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.13750 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.22460 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.26930 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.37430 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.42540 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.53160 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.58340 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.69190 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.74390 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.85290 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.90560 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.01070 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.06240 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.16730 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.21810 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.32890 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.38100 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.48830 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.53880 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.64540 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.70600 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.79470 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.84090 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.93000 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.98190 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.05900 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.10690 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.21250 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.26880 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.39420 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.44600 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.51920 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.56580 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.62520 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.77050 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.86330 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.02150 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.30350 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.51160 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.55810 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.66180 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.83160 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.90670 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.23230 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.34820 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.76550 | 
     | U5139                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08760 | 0.13370 | 8.38560 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[24] v |          | 0.08760 | 0.00080 | 8.38640 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[23]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.38490
= Slack Time                  0.51510
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.51510 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.92630 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.27220 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.67310 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.86720 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.91890 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.02450 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.06990 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.17540 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.22690 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.35490 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.40690 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.52900 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.58040 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.68840 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.75190 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.85310 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.90110 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.98240 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.12810 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.26720 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.43740 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.48700 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.59110 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.64340 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.74960 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.80220 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.91120 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.96490 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.07300 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.13900 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.22610 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.27080 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.37580 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.42690 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.53310 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.58490 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.69340 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.74540 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.85440 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.90710 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.01220 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.06390 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.16880 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.21960 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.33040 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.38250 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.48980 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.54030 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.64690 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.70750 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.79620 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.84240 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.93150 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.98340 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.06050 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.10840 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.21400 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.27030 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.39570 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.44750 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.52070 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.56730 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.62670 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.77200 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.86480 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.02300 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.30500 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.51310 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.55960 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.66330 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.83310 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.90820 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.23380 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.34970 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.76700 | 
     | U5143                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08700 | 0.13230 | 8.38420 |  8.89930 | 
     |                                  | BUS_DATA_OUTBUS[23] v |          | 0.08700 | 0.00070 | 8.38490 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[21]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.38340
= Slack Time                  0.51660
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.51660 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.92780 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.27370 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.67460 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.86870 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.92040 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.02600 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.07140 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.17690 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.22840 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.35640 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.40840 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.53050 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.58190 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.68990 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.75340 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.85460 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.90260 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.98390 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.12960 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.26870 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.43890 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.48850 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.59260 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.64490 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.75110 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.80370 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.91270 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.96640 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.07450 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.14050 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.22760 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.27230 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.37730 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.42840 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.53460 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.58640 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.69490 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.74690 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.85590 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.90860 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.01370 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.06540 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.17030 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.22110 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.33190 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.38400 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.49130 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.54180 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.64840 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.70900 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.79770 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.84390 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.93300 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.98490 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.06200 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.10990 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.21550 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.27180 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.39720 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.44900 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.52220 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.56880 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.62820 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.77350 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.86630 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.02450 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.30650 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.51460 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.56110 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.66480 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.83460 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.90970 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.23530 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.35120 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.76850 | 
     | U5147                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08660 | 0.13100 | 8.38290 |  8.89950 | 
     |                                  | BUS_DATA_OUTBUS[21] v |          | 0.08660 | 0.00050 | 8.38340 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[22]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.38220
= Slack Time                  0.51780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.51780 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.92900 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.27490 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.67580 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.86990 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.92160 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.02720 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.07260 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.17810 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.22960 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.35760 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.40960 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.53170 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.58310 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.69110 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.75460 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.85580 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.90380 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.98510 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.13080 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.26990 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.44010 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.48970 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.59380 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.64610 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.75230 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.80490 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.91390 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.96760 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.07570 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.14170 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.22880 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.27350 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.37850 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.42960 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.53580 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.58760 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.69610 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.74810 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.85710 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.90980 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.01490 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.06660 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.17150 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.22230 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.33310 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.38520 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.49250 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.54300 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.64960 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.71020 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.79890 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.84510 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.93420 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.98610 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.06320 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.11110 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.21670 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.27300 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.39840 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.45020 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.52340 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.57000 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.62940 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.77470 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.86750 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.02570 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.30770 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.51580 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.56230 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.66600 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.83580 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.91090 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.23650 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.35240 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.76970 | 
     | U5145                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08620 | 0.12970 | 8.38160 |  8.89940 | 
     |                                  | BUS_DATA_OUTBUS[22] v |          | 0.08620 | 0.00060 | 8.38220 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[20]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.38190
= Slack Time                  0.51810
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.51810 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.92930 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.27520 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.67610 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.87020 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.92190 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.02750 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.07290 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.17840 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.22990 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.35790 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.40990 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.53200 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.58340 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.69140 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.75490 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.85610 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.90410 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.98540 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.13110 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.27020 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.44040 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.49000 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.59410 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.64640 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.75260 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.80520 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.91420 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.07600 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.14200 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.22910 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.27380 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.37880 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.42990 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.53610 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.58790 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.69640 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.74840 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.85740 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.91010 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.01520 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.06690 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.17180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.22260 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.33340 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.38550 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.49280 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.54330 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.64990 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.71050 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.79920 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.84540 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.93450 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.98640 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.06350 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.11140 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.21700 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.27330 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.39870 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.45050 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.52370 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.57030 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.62970 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.77500 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.86780 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.02600 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.30800 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.51610 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.56260 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.66630 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.83610 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.91120 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.23680 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.35270 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.77000 | 
     | U5149                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08620 | 0.12940 | 8.38130 |  8.89940 | 
     |                                  | BUS_DATA_OUTBUS[20] v |          | 0.08620 | 0.00060 | 8.38190 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[18]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.37570
= Slack Time                  0.52430
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.52430 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.93550 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.28140 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.68230 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.87640 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.92810 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.03370 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.07910 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.18460 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.23610 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.36410 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.41610 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.53820 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.58960 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.69760 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.76110 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.86230 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91030 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.99160 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.13730 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.27640 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.44660 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.49620 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60030 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.65260 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.75880 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.81140 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92040 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.97410 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.08220 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.14820 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.23530 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28000 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.38500 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.43610 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.54230 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.59410 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.70260 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.75460 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.86360 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.91630 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.02140 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.07310 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.17800 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.22880 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.33960 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.39170 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.49900 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.54950 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.65610 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.71670 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.80540 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.85160 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.94070 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.99260 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.06970 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.11760 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.22320 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.27950 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.40490 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.45670 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.52990 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.57650 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.63590 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.78120 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.87400 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.03220 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.31420 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.52230 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.56880 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.67250 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.84230 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.91740 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.24300 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.35890 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.77620 | 
     | U5154                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08430 | 0.12340 | 8.37530 |  8.89960 | 
     |                                  | BUS_DATA_OUTBUS[18] v |          | 0.08430 | 0.00040 | 8.37570 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[19]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.37570
= Slack Time                  0.52430
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.52430 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.93550 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.28140 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.68230 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.87640 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.92810 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.03370 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.07910 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.18460 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.23610 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.36410 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.41610 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.53820 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.58960 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.69760 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.76110 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.86230 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91030 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.99160 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.13730 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.27640 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.44660 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.49620 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60030 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.65260 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.75880 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.81140 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92040 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.97410 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.08220 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.14820 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.23530 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28000 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.38500 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.43610 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.54230 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.59410 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.70260 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.75460 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.86360 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.91630 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.02140 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.07310 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.17800 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.22880 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.33960 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.39170 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.49900 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.54950 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.65610 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.71670 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.80540 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.85160 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.94070 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.99260 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.06970 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.11760 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.22320 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.27950 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.40490 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.45670 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.52990 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.57650 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.63590 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.78120 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.87400 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.03220 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.31420 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.52230 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.56880 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.67250 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.84230 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.91740 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.24300 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.35890 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.77620 | 
     | U5152                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08430 | 0.12340 | 8.37530 |  8.89960 | 
     |                                  | BUS_DATA_OUTBUS[19] v |          | 0.08430 | 0.00040 | 8.37570 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[17]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.37240
= Slack Time                  0.52760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.52760 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.93880 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.28470 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.68560 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.87970 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93140 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.03700 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08240 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.18790 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.23940 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.36740 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.41940 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54150 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59290 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70090 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.76440 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.86560 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91360 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.99490 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14060 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.27970 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.44990 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.49950 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60360 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.65590 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76210 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.81470 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92370 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.97740 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.08550 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15150 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.23860 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28330 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.38830 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.43940 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.54560 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.59740 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.70590 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.75790 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.86690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.91960 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.02470 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.07640 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18130 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23210 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34290 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.39500 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50230 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55280 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.65940 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72000 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.80870 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.85490 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.94400 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.99590 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07300 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12090 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.22650 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28280 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.40820 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46000 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53320 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.57980 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.63920 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.78450 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.87730 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.03550 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.31750 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.52560 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57210 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.67580 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.84560 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92070 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.24630 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36220 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.77950 | 
     | U5156                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08330 | 0.12020 | 8.37210 |  8.89970 | 
     |                                  | BUS_DATA_OUTBUS[17] v |          | 0.08330 | 0.00030 | 8.37240 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[14]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.37230
= Slack Time                  0.52770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.52770 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.93890 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.28480 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.68570 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.87980 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93150 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.03710 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08250 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.18800 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.23950 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.36750 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.41950 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54160 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59300 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70100 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.76450 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.86570 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91370 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.99500 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14070 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.27980 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45000 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.49960 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60370 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.65600 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76220 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.81480 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92380 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.97750 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.08560 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15160 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.23870 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28340 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.38840 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.43950 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.54570 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.59750 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.70600 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.75800 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.86700 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.91970 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.02480 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.07650 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18140 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23220 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34300 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.39510 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50240 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55290 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.65950 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72010 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.80880 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.85500 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.94410 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.99600 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07310 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12100 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.22660 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28290 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.40830 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46010 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.57990 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.63930 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.78460 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.87740 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.03560 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.31760 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.52570 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57220 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.67590 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.84570 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92080 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.24640 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36230 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.77960 | 
     | U5165                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08320 | 0.12010 | 8.37200 |  8.89970 | 
     |                                  | BUS_DATA_OUTBUS[14] v |          | 0.08320 | 0.00030 | 8.37230 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[16]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.36970
= Slack Time                  0.53030
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.53030 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.94150 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.28740 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.68830 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.88240 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93410 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.03970 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08510 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.19060 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.24210 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.37010 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.42210 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54420 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59560 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70360 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.76710 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.86830 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91630 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.99760 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14330 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.28240 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45260 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.50220 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60630 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.65860 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76480 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.81740 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92640 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.98010 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.08820 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15420 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.24130 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28600 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.39100 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.44210 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.54830 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.60010 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.70860 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.76060 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.86960 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.92230 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.02740 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.07910 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18400 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23480 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34560 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.39770 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50500 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55550 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.66210 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72270 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.81140 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.85760 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.94670 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.99860 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07570 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12360 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.22920 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28550 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.41090 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46270 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53590 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.58250 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.64190 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.78720 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.88000 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.03820 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.32020 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.52830 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57480 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.67850 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.84830 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92340 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.24900 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36490 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.78220 | 
     | U5158                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08250 | 0.11750 | 8.36940 |  8.89970 | 
     |                                  | BUS_DATA_OUTBUS[16] v |          | 0.08250 | 0.00030 | 8.36970 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[15]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.36960
= Slack Time                  0.53040
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.53040 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.94160 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.28750 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.68840 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.88250 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93420 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.03980 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08520 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.19070 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.24220 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.37020 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.42220 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54430 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59570 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70370 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.76720 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.86840 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91640 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  2.99770 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14340 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.28250 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45270 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.50230 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60640 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.65870 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76490 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.81750 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92650 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.98020 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.08830 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15430 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.24140 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28610 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.39110 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.44220 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.54840 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.60020 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.70870 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.76070 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.86970 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.92240 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.02750 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.07920 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18410 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23490 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34570 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.39780 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50510 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55560 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.66220 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72280 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.81150 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.85770 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.94680 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  5.99870 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07580 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12370 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.22930 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28560 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.41100 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46280 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53600 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.58260 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.64200 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.78730 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.88010 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.03830 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.32030 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.52840 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57490 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.67860 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.84840 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92350 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.24910 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36500 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.78230 | 
     | U5163                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08230 | 0.11740 | 8.36930 |  8.89970 | 
     |                                  | BUS_DATA_OUTBUS[15] v |          | 0.08230 | 0.00030 | 8.36960 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[9]                 (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.36670
= Slack Time                  0.53330
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.53330 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.94450 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.29040 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.69130 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.88540 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93710 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.04270 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08810 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.19360 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.24510 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.37310 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.42510 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54720 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59860 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70660 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.77010 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.87130 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91930 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.00060 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14630 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.28540 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45560 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.50520 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60930 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.66160 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76780 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.82040 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92940 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.98310 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.09120 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15720 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.24430 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28900 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.39400 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.44510 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.55130 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.60310 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.71160 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.76360 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.87260 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.92530 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.03040 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.08210 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18700 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23780 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34860 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.40070 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50800 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55850 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.66510 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72570 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.81440 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.86060 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.94970 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.00160 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07870 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12660 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.23220 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28850 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.41390 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46570 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53890 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.58550 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.64490 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.79020 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.88300 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.04120 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.32320 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.53130 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57780 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.68150 | 
     | U5949                            | A1 v -> ZN v         | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.85130 | 
     | U5950                            | A1 v -> ZN ^         | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92640 | 
     | \localbus/C756                   | A2 ^ -> ZN ^         | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.25200 | 
     | \localbus/I_7                    | A ^ -> ZN v          | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36790 | 
     | U5174                            | A v -> ZN ^          | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.78520 | 
     | U5108                            | A2 ^ -> ZN v         | NOR2_X1  | 0.08180 | 0.11460 | 8.36650 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[9] v |          | 0.08180 | 0.00020 | 8.36670 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[13]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.36650
= Slack Time                  0.53350
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.53350 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.94470 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.29060 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.69150 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.88560 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93730 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.04290 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08830 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.19380 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.24530 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.37330 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.42530 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54740 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59880 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70680 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.77030 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.87150 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91950 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.00080 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14650 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.28560 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45580 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.50540 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60950 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.66180 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76800 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.82060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92960 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.98330 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.09140 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15740 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.24450 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28920 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.39420 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.44530 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.55150 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.60330 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.71180 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.76380 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.87280 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.92550 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.03060 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.08230 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18720 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23800 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34880 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.40090 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50820 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55870 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.66530 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72590 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.81460 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.86080 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.94990 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.00180 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07890 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12680 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.23240 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28870 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.41410 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46590 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53910 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.58570 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.64510 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.79040 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.88320 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.04140 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.32340 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.53150 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57800 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.68170 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.85150 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92660 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.25220 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36810 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.78540 | 
     | U5167                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08150 | 0.11440 | 8.36630 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[13] v |          | 0.08150 | 0.00020 | 8.36650 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[10]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.36640
= Slack Time                  0.53360
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.53360 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.94480 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.29070 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.69160 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.88570 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93740 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.04300 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08840 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.19390 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.24540 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.37340 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.42540 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54750 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59890 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70690 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.77040 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.87160 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91960 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.00090 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14660 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.28570 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45590 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.50550 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60960 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.66190 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76810 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.82070 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92970 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.98340 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.09150 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15750 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.24460 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28930 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.39430 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.44540 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.55160 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.60340 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.71190 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.76390 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.87290 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.92560 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.03070 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.08240 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18730 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23810 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34890 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.40100 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50830 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55880 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.66540 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72600 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.81470 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.86090 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.95000 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.00190 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07900 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12690 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.23250 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28880 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.41420 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46600 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53920 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.58580 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.64520 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.79050 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.88330 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.04150 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.32350 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.53160 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57810 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.68180 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.85160 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92670 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.25230 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36820 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.78550 | 
     | U5173                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08160 | 0.11430 | 8.36620 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[10] v |          | 0.08160 | 0.00020 | 8.36640 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[12]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.36640
= Slack Time                  0.53360
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.53360 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.94480 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.29070 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.69160 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.88570 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93740 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.04300 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08840 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.19390 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.24540 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.37340 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.42540 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54750 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59890 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70690 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.77040 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.87160 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91960 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.00090 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14660 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.28570 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45590 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.50550 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60960 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.66190 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76810 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.82070 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92970 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.98340 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.09150 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15750 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.24460 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28930 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.39430 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.44540 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.55160 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.60340 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.71190 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.76390 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.87290 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.92560 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.03070 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.08240 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18730 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23810 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34890 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.40100 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50830 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55880 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.66540 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72600 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.81470 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.86090 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.95000 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.00190 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07900 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12690 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.23250 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28880 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.41420 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46600 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53920 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.58580 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.64520 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.79050 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.88330 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.04150 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.32350 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.53160 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57810 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.68180 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.85160 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92670 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.25230 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36820 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.78550 | 
     | U5169                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08140 | 0.11430 | 8.36620 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[12] v |          | 0.08140 | 0.00020 | 8.36640 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[11]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.36630
= Slack Time                  0.53370
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.53370 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.94490 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.29080 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.69170 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.88580 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93750 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.04310 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08850 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.19400 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.24550 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.37350 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.42550 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54760 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59900 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70700 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.77050 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.87170 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.91970 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.00100 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14670 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.28580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45600 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.50560 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.60970 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.66200 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76820 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.82080 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.92980 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.98350 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.09160 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15760 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.24470 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.28940 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.39440 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.44550 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.55170 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.60350 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.71200 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.76400 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.87300 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.92570 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.03080 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.08250 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18740 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23820 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34900 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.40110 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50840 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55890 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.66550 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72610 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.81480 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.86100 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.95010 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.00200 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07910 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12700 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.23260 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28890 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.41430 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46610 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53930 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.58590 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.64530 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.79060 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.88340 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.04160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.32360 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.53170 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57820 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.68190 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.85170 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92680 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.25240 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36830 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.78560 | 
     | U5171                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08150 | 0.11420 | 8.36610 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[11] v |          | 0.08150 | 0.00020 | 8.36630 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[8]                 (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.36570
= Slack Time                  0.53430
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.53430 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.94550 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.29140 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.69230 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  1.88640 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  1.93810 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.04370 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.08910 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.19460 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.24610 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.37410 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.42610 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.54820 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.59960 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.70760 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.77110 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  2.87230 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  2.92030 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.00160 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.14730 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.28640 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.45660 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.50620 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.61030 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.66260 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.76880 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.82140 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  3.93040 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  3.98410 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.09220 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.15820 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.24530 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.29000 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.39500 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.44610 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.55230 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.60410 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.71260 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.76460 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  4.87360 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  4.92630 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.03140 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.08310 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.18800 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.23880 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.34960 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.40170 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.50900 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.55950 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.66610 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.72670 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.81540 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  5.86160 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  5.95070 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.00260 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.07970 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.12760 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.23320 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.28950 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.41490 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.46670 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.53990 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.58650 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.64590 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.79120 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  6.88400 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.04220 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.32420 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.53230 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.57880 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.68250 | 
     | U5949                            | A1 v -> ZN v         | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  7.85230 | 
     | U5950                            | A1 v -> ZN ^         | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  7.92740 | 
     | \localbus/C756                   | A2 ^ -> ZN ^         | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.25300 | 
     | \localbus/I_7                    | A ^ -> ZN v          | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.36890 | 
     | U5174                            | A v -> ZN ^          | INV_X1   | 0.35370 | 0.41730 | 8.25190 |  8.78620 | 
     | U5110                            | A2 ^ -> ZN v         | NOR2_X1  | 0.08160 | 0.11360 | 8.36550 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[8] v |          | 0.08160 | 0.00020 | 8.36570 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[7]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.18900
= Slack Time                  0.71100
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.71100 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.12220 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.46810 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.86900 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.06310 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.11480 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.22040 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.26580 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.37130 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.42280 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.55080 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.60280 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.72490 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.77630 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.88430 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.94780 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.04900 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.09700 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.17830 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.32400 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.46310 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.63330 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.68290 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.78700 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.83930 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.94550 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.99810 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.10710 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.16080 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.26890 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.33490 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.42200 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.46670 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.57170 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.62280 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.72900 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.78080 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.88930 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.94130 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.05030 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.10300 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.20810 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.25980 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.36470 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.41550 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.52630 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.57840 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.68570 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.73620 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.84280 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.90340 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.99210 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.03830 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.12740 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.17930 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.25640 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.30430 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.40990 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.46620 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.59160 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.64340 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.71660 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.76320 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.82260 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.96790 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.06070 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.21890 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.50090 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.70900 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.75550 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.85920 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.13790 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.41610 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08560 | 0.14780 | 7.85290 |  8.56390 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12800 | 7.98090 |  8.69190 | 
     | U5112                            | A2 v -> ZN ^         | NOR2_X1  | 0.13000 | 0.20790 | 8.18880 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[7] ^ |          | 0.13000 | 0.00020 | 8.18900 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[5]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.18840
= Slack Time                  0.71160
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.71160 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.12280 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.46870 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.86960 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.06370 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.11540 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.22100 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.26640 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.37190 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.42340 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.55140 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.60340 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.72550 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.77690 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.88490 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.94840 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.04960 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.09760 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.17890 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.32460 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.46370 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.63390 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.68350 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.78760 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.83990 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.94610 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.99870 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.10770 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.16140 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.26950 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.33550 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.42260 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.46730 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.57230 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.62340 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.72960 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.78140 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.88990 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.94190 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.05090 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.10360 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.20870 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.26040 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.36530 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.41610 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.57900 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.68630 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.73680 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.84340 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.90400 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.99270 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.03890 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.12800 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.17990 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.25700 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.30490 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.41050 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.46680 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.59220 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.64400 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.71720 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.76380 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.82320 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.96850 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.06130 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.21950 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.50150 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.70960 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.75610 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.85980 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.13850 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.41670 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08560 | 0.14780 | 7.85290 |  8.56450 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12800 | 7.98090 |  8.69250 | 
     | U5114                            | A2 v -> ZN ^         | NOR2_X1  | 0.12940 | 0.20730 | 8.18820 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[5] ^ |          | 0.12940 | 0.00020 | 8.18840 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[0]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.18720
= Slack Time                  0.71280
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.71280 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.12400 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.46990 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.87080 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.06490 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.11660 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.22220 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.26760 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.37310 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.42460 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.55260 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.60460 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.72670 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.77810 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.88610 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.94960 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.05080 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.09880 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.18010 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.32580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.46490 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.63510 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.68470 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.78880 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.84110 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.94730 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.99990 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.10890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.16260 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.27070 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.33670 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.42380 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.46850 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.57350 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.62460 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.73080 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.78260 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.89110 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.94310 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.05210 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.10480 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.20990 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.26160 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.36650 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.41730 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.52810 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.58020 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.68750 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.73800 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.84460 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.90520 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.99390 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.04010 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.12920 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.18110 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.25820 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.30610 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.41170 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.46800 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.59340 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.64520 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.71840 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.76500 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.82440 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.96970 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.06250 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.22070 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.50270 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.71080 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.75730 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.86100 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.13970 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.41790 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08560 | 0.14780 | 7.85290 |  8.56570 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12800 | 7.98090 |  8.69370 | 
     | U5179                            | A2 v -> ZN ^         | NOR2_X1  | 0.12860 | 0.20620 | 8.18710 |  8.89990 | 
     |                                  | BUS_DATA_OUTBUS[0] ^ |          | 0.12860 | 0.00010 | 8.18720 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[6]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.18720
= Slack Time                  0.71280
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.71280 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.12400 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.46990 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.87080 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.06490 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.11660 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.22220 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.26760 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.37310 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.42460 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.55260 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.60460 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.72670 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.77810 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.88610 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.94960 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.05080 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.09880 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.18010 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.32580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.46490 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.63510 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.68470 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.78880 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.84110 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.94730 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  3.99990 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.10890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.16260 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.27070 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.33670 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.42380 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.46850 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.57350 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.62460 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.73080 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.78260 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.89110 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.94310 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.05210 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.10480 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.20990 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.26160 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.36650 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.41730 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.52810 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.58020 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.68750 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.73800 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.84460 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.90520 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.99390 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.04010 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.12920 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.18110 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.25820 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.30610 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.41170 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.46800 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.59340 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.64520 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.71840 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.76500 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.82440 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.96970 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.06250 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.22070 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.50270 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.71080 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.75730 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.86100 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.13970 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.41790 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08560 | 0.14780 | 7.85290 |  8.56570 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12800 | 7.98090 |  8.69370 | 
     | U5113                            | A2 v -> ZN ^         | NOR2_X1  | 0.12830 | 0.20610 | 8.18700 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[6] ^ |          | 0.12830 | 0.00020 | 8.18720 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[2]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.18660
= Slack Time                  0.71340
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.71340 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.12460 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.47050 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.87140 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.06550 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.11720 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.22280 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.26820 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.37370 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.42520 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.55320 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.60520 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.72730 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.77870 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.88670 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.95020 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.05140 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.09940 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.18070 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.32640 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.46550 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.63570 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.68530 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.78940 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.84170 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.94790 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.00050 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.10950 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.16320 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.27130 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.33730 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.42440 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.46910 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.57410 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.62520 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.73140 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.78320 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.89170 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.94370 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.05270 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.10540 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.21050 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.26220 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.36710 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.41790 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.52870 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.58080 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.68810 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.73860 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.84520 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.90580 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.99450 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.04070 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.12980 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.18170 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.25880 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.30670 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.41230 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.59400 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.64580 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.71900 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.76560 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.82500 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.97030 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.06310 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.22130 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.50330 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.71140 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.75790 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.86160 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.14030 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.41850 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08560 | 0.14780 | 7.85290 |  8.56630 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12800 | 7.98090 |  8.69430 | 
     | U5123                            | A2 v -> ZN ^         | NOR2_X1  | 0.12800 | 0.20550 | 8.18640 |  8.89980 | 
     |                                  | BUS_DATA_OUTBUS[2] ^ |          | 0.12800 | 0.00020 | 8.18660 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[3]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.18620
= Slack Time                  0.71380
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.71380 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.12500 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.47090 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.87180 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.06590 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.11760 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.22320 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.26860 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.37410 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.42560 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.55360 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.60560 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.72770 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.77910 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.88710 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.95060 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.05180 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.09980 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.18110 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.32680 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.46590 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.63610 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.68570 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.78980 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.84210 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.94830 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.00090 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.10990 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.16360 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.27170 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.33770 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.42480 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.46950 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.57450 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.62560 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.73180 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.78360 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.89210 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.94410 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.05310 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.10580 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.21090 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.26260 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.36750 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.41830 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.52910 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.58120 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.68850 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.73900 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.84560 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.90620 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.99490 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.04110 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.13020 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.18210 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.25920 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.30710 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.41270 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.46900 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.59440 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.64620 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.71940 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.76600 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.82540 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.97070 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.06350 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.22170 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.50370 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.71180 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.75830 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.86200 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.14070 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.41890 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08560 | 0.14780 | 7.85290 |  8.56670 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12800 | 7.98090 |  8.69470 | 
     | U5116                            | A2 v -> ZN ^         | NOR2_X1  | 0.12760 | 0.20520 | 8.18610 |  8.89990 | 
     |                                  | BUS_DATA_OUTBUS[3] ^ |          | 0.12760 | 0.00010 | 8.18620 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[4]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.18610
= Slack Time                  0.71390
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.71390 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.12510 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.47100 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.87190 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.06600 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.11770 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.22330 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.26870 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.37420 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.42570 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.55370 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.60570 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.72780 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.77920 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.88720 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.95070 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.05190 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.09990 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.18120 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.32690 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.46600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.63620 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.78990 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.84220 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.94840 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.00100 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.11000 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.16370 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.27180 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.33780 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.42490 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.46960 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.57460 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.62570 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.73190 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.78370 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.89220 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.94420 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.05320 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.10590 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.21100 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.26270 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.36760 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.41840 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.52920 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.58130 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.68860 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.73910 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.84570 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.90630 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.99500 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.04120 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.13030 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.18220 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.25930 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.30720 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.41280 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.46910 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.59450 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.64630 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.71950 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.76610 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.82550 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.97080 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.06360 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.22180 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.50380 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.71190 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.75840 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.86210 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.14080 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.41900 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08560 | 0.14780 | 7.85290 |  8.56680 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12800 | 7.98090 |  8.69480 | 
     | U5115                            | A2 v -> ZN ^         | NOR2_X1  | 0.12750 | 0.20510 | 8.18600 |  8.89990 | 
     |                                  | BUS_DATA_OUTBUS[4] ^ |          | 0.12750 | 0.00010 | 8.18610 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[1]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.18600
= Slack Time                  0.71400
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.71400 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.12520 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.47110 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.87200 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.06610 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.11780 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.22340 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.26880 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.37430 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.42580 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.55380 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.60580 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.72790 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.77930 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  2.88730 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  2.95080 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.05200 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.10000 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.18130 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.32700 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.46610 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.63630 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.68590 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.79000 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.84230 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  3.94850 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.00110 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.11010 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.16380 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.27190 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.33790 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.42500 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.46970 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.57470 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.62580 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.73200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.78380 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  4.89230 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  4.94430 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.05330 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.10600 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.21110 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.26280 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.36770 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.41850 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.52930 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.58140 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.68870 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.73920 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.84580 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  5.90640 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  5.99510 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.04130 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.13040 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.18230 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.25940 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.30730 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.41290 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.46920 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.59460 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.64640 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.71960 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.76620 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.82560 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  6.97090 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.06370 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.22190 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.50390 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.71200 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.75850 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.86220 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.14090 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.41910 | 
     | \localbus/I_7                    | A v -> ZN ^          | INV_X1   | 0.08560 | 0.14780 | 7.85290 |  8.56690 | 
     | U5180                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06960 | 0.12800 | 7.98090 |  8.69490 | 
     | U5151                            | A2 v -> ZN ^         | NOR2_X1  | 0.12750 | 0.20500 | 8.18590 |  8.89990 | 
     |                                  | BUS_DATA_OUTBUS[1] ^ |          | 0.12750 | 0.00010 | 8.18600 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   BUS_MR                             (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.06760
= Slack Time                  0.83240
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |              |          |         |         |  Time   |   Time   | 
     |----------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^        |          | 0.00000 |         | 0.00000 |  0.83240 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^  | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.24360 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^   | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.58950 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^   | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.99040 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^ | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.18450 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.23620 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^ | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.34180 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.38720 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^ | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.49270 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.54420 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^ | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.67220 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.72420 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^ | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.84630 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.89770 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^ | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.00570 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.06920 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^ | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.17040 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.21840 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^ | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.29970 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^ | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.44540 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^ | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.58450 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^ | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.75470 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.80430 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^ | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.90840 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.96070 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^ | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.06690 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.11950 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^ | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.22850 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.28220 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^ | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.39030 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.45630 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^ | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.54340 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.58810 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^ | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.69310 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.74420 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^ | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.85040 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.90220 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^ | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.01070 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.06270 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^ | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.17170 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.22440 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^ | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.32950 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.38120 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^ | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.48610 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.53690 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^ | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.64770 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.69980 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^ | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.80710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.85760 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^ | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.96420 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.02480 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^ | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.11350 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.15970 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^ | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.24880 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.30070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^ | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.37780 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.42570 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^ | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.53130 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.58760 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^ | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.71300 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.76480 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^ | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.83800 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v  | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.88460 | 
     | U5824                            | A1 v -> ZN ^ | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.94400 | 
     | U5723                            | A2 ^ -> ZN ^ | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.08930 | 
     | U6012                            | A1 ^ -> ZN v | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.18210 | 
     | U5632                            | A2 v -> ZN v | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.34030 | 
     | U5638                            | A3 v -> ZN ^ | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.62230 | 
     | U5637                            | A1 ^ -> ZN ^ | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.83040 | 
     | U6308                            | A1 ^ -> ZN v | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.87690 | 
     | \localbus/C964                   | A1 v -> ZN v | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.98060 | 
     | U5949                            | A1 v -> ZN v | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  8.15040 | 
     | U5950                            | A1 v -> ZN ^ | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  8.22550 | 
     | \localbus/C756                   | A2 ^ -> ZN ^ | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.55110 | 
     | \localbus/I_7                    | A ^ -> ZN v  | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.66700 | 
     | \localbus/C984                   | A2 v -> ZN v | AND2_X1  | 0.02000 | 0.13770 | 7.97230 |  8.80470 | 
     | U5107                            | A v -> ZN ^  | INV_X1   | 0.07330 | 0.09450 | 8.06680 |  8.89920 | 
     |                                  | BUS_MR ^     |          | 0.07330 | 0.00080 | 8.06760 |  8.90000 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   BUS_MW                             (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.06740
= Slack Time                  0.83260
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |              |          |         |         |  Time   |   Time   | 
     |----------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^        |          | 0.00000 |         | 0.00000 |  0.83260 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^  | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.24380 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^   | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.58970 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^   | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  1.99060 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^ | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.18470 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.23640 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^ | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.34200 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.38740 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^ | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.49290 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.54440 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^ | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.67240 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.72440 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^ | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.84650 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  2.89790 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^ | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.00590 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.06940 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^ | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.17060 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.21860 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^ | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.29990 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^ | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.44560 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^ | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.58470 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^ | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.75490 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.80450 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^ | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  3.90860 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  3.96090 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^ | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.11970 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^ | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.22870 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.28240 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^ | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.39050 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.45650 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^ | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.54360 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.58830 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^ | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.69330 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.74440 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^ | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.85060 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  4.90240 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^ | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.01090 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.06290 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^ | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.17190 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.22460 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^ | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.32970 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.38140 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^ | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.48630 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.53710 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^ | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.64790 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.70000 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^ | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.80730 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.85780 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^ | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  5.96440 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.02500 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^ | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.11370 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.15990 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^ | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.24900 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.30090 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^ | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.37800 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.42590 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^ | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.53150 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.58780 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^ | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.71320 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.76500 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^ | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.83820 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v  | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  6.88480 | 
     | U5824                            | A1 v -> ZN ^ | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  6.94420 | 
     | U5723                            | A2 ^ -> ZN ^ | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.08950 | 
     | U6012                            | A1 ^ -> ZN v | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.18230 | 
     | U5632                            | A2 v -> ZN v | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.34050 | 
     | U5638                            | A3 v -> ZN ^ | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.62250 | 
     | U5637                            | A1 ^ -> ZN ^ | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.83060 | 
     | U6308                            | A1 ^ -> ZN v | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.87710 | 
     | \localbus/C964                   | A1 v -> ZN v | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  7.98080 | 
     | U5949                            | A1 v -> ZN v | OR2_X1   | 0.03170 | 0.16980 | 7.31800 |  8.15060 | 
     | U5950                            | A1 v -> ZN ^ | NAND2_X1 | 0.05270 | 0.07510 | 7.39310 |  8.22570 | 
     | \localbus/C756                   | A2 ^ -> ZN ^ | OR2_X2   | 0.25470 | 0.32560 | 7.71870 |  8.55130 | 
     | \localbus/I_7                    | A ^ -> ZN v  | INV_X1   | 0.07040 | 0.11590 | 7.83460 |  8.66720 | 
     | \localbus/C988                   | A2 v -> ZN v | AND2_X1  | 0.01980 | 0.13730 | 7.97190 |  8.80450 | 
     | U5106                            | A v -> ZN ^  | INV_X1   | 0.07360 | 0.09470 | 8.06660 |  8.89920 | 
     |                                  | BUS_MW ^     |          | 0.07360 | 0.00080 | 8.06740 |  8.90000 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[2]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.94850
= Slack Time                  0.95150
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.95150 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.36270 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.70860 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.10950 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.30360 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.35530 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.46090 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.50630 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.61180 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.66330 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.79130 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.84330 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.96540 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.01680 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.12480 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.18830 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.28950 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.33750 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.41880 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.56450 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.70360 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.87380 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.92340 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.02750 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.07980 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.18600 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.23860 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.34760 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.40130 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.50940 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.57540 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.66250 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.70720 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.81220 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.86330 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.96950 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.02130 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.12980 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.18180 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.29080 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.34350 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.44860 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.50030 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.60520 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.65600 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.76680 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.81890 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.92620 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.97670 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.08330 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.14390 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.23260 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.27880 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.36790 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.41980 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.49690 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.54480 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.65040 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.70670 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.83210 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.88390 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.95710 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.00370 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.06310 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.20840 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.30120 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.45940 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.74140 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.94950 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.99600 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.09970 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.37840 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.65660 | 
     | U5199                            | A2 v -> ZN ^         | NOR2_X1  | 0.15150 | 0.24290 | 7.94800 |  8.89950 | 
     |                                  | BUS_ADDR_OUTBUS[2] ^ |          | 0.15150 | 0.00050 | 7.94850 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[4]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.94540
= Slack Time                  0.95460
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.95460 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.36580 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.71170 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.11260 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.30670 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.35840 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.46400 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.50940 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.61490 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.66640 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.79440 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.84640 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.96850 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.01990 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.12790 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.19140 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.29260 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.34060 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.42190 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.56760 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.70670 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.87690 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.92650 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.03060 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.08290 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.18910 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.24170 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.35070 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.40440 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.51250 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.57850 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.66560 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.71030 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.81530 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.86640 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.97260 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.02440 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.18490 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.29390 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.34660 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.45170 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.50340 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.60830 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.65910 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.76990 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.82200 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.92930 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.97980 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.08640 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.14700 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.23570 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.28190 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.37100 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.42290 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.50000 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.54790 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.65350 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.70980 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.83520 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.88700 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.96020 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.00680 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.06620 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.21150 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.30430 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.46250 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.74450 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.95260 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  7.99910 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.10280 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.38150 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.65970 | 
     | U5191                            | A2 v -> ZN ^         | NOR2_X1  | 0.14880 | 0.23990 | 7.94500 |  8.89960 | 
     |                                  | BUS_ADDR_OUTBUS[4] ^ |          | 0.14880 | 0.00040 | 7.94540 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[3]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.94120
= Slack Time                  0.95880
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.95880 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.37000 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.71590 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.11680 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.31089 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.36260 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.46819 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.51359 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.61909 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.67059 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.79859 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.85059 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.97270 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.02410 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.13210 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.19560 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.29680 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.34479 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.42610 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.57179 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.71089 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.88109 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.93069 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.03479 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.08710 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.19330 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.24590 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.35490 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.40860 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.51670 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.58270 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.66980 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.71450 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.81950 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.87060 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.97680 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.02860 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.13710 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.18910 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.29810 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.35080 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.45590 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.50760 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.61250 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.66330 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.77410 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.82620 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.93350 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.98400 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.09060 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.15120 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.23990 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.28610 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.37520 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.42710 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.50420 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.55210 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.71400 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.83940 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.89120 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.96440 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.01100 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.07040 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.21570 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.30850 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.46670 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.74870 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.95680 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.00330 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.10700 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.38570 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.66390 | 
     | U5193                            | A2 v -> ZN ^         | NOR2_X1  | 0.14500 | 0.23570 | 7.94080 |  8.89960 | 
     |                                  | BUS_ADDR_OUTBUS[3] ^ |          | 0.14500 | 0.00040 | 7.94120 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[0]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.93960
= Slack Time                  0.96040
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.96040 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.37160 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.71750 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.11840 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.31250 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.36420 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.46980 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.51520 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.62070 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.67220 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.80020 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.85220 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.97430 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.02570 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.13370 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.19720 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.29840 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.34640 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.42770 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.57340 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.71250 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.88270 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.93230 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.03640 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.08870 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.19490 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.24750 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.35650 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.41020 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.51830 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.58430 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.67140 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.71610 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.82110 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.87220 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.97840 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.03020 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.13870 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.19070 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.29970 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.35240 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.45750 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.50920 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.61410 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.66490 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.77570 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.82780 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.93510 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.98560 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.09220 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.15280 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.24150 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.28770 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.37680 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.42870 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.50580 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.55370 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.65930 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.71560 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.84100 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.89280 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.96600 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.01260 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.07200 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.21730 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.31010 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.46830 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.75030 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.95840 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.00490 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.10860 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.38730 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.66550 | 
     | U5247                            | A1 v -> ZN ^         | NOR2_X1  | 0.16080 | 0.23390 | 7.93900 |  8.89940 | 
     |                                  | BUS_ADDR_OUTBUS[0] ^ |          | 0.16080 | 0.00060 | 7.93960 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[1]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.93870
= Slack Time                  0.96130
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.96130 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.37250 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.71840 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.11930 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.31340 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.36510 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.47070 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.51610 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.62160 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.67310 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.80110 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.85310 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.97520 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.02660 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.13460 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.19810 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.29930 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.34730 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.42860 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.57430 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.71340 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.88360 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.93320 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.03730 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.08960 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.19580 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.24840 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.35740 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.41110 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.51920 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.58520 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.67230 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.71700 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.82200 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.87310 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.97930 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.03110 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.13960 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.19160 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.30060 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.35330 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.45840 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.51010 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.61500 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.66580 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.77660 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.82870 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.93600 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.98650 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.09310 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.15370 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.24240 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.28860 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.37770 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.42960 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.50670 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.55460 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.66020 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.71650 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.84190 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.89370 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.96690 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.01350 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.07290 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.21820 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.31100 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.46920 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.75120 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.95930 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.00580 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.10950 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.38820 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.66640 | 
     | U5221                            | A1 v -> ZN ^         | NOR2_X1  | 0.16000 | 0.23300 | 7.93810 |  8.89940 | 
     |                                  | BUS_ADDR_OUTBUS[1] ^ |          | 0.16000 | 0.00060 | 7.93870 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[5]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.93450
= Slack Time                  0.96550
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.96550 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.37670 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.72260 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.12350 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.31760 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.36930 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.47490 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.52030 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.62580 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.67730 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.80530 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.85730 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.97940 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.03080 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.13880 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.20230 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.30350 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.35150 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.43280 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.57850 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.71760 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.88780 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.93740 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.04150 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.09380 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.20000 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.25260 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.36160 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.41530 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.52340 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.58940 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.67650 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.72120 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.82620 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.87730 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.98350 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.03530 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.14380 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.19580 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.30480 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.35750 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.46260 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.51430 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.61920 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.67000 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.78080 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.83290 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.94020 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.99070 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.09730 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.15790 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.24660 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.29280 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.38190 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.43380 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.51090 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.55880 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.66440 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.72070 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.84610 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.89790 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.97110 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.01770 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.07710 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.22240 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.31520 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.47340 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.75540 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.96350 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.01000 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.11370 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.39240 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.67060 | 
     | U5189                            | A2 v -> ZN ^         | NOR2_X1  | 0.13910 | 0.22910 | 7.93420 |  8.89970 | 
     |                                  | BUS_ADDR_OUTBUS[5] ^ |          | 0.13910 | 0.00030 | 7.93450 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[6]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.92760
= Slack Time                  0.97240
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.97240 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.38360 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.72950 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.13040 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.32450 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.37620 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.48180 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.52720 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.63270 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.68420 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.81220 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.86420 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.98630 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.03770 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.14570 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.20920 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.31040 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.35840 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.43970 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.58540 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.72450 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.89470 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.94430 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.04840 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.10070 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.20690 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.25950 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.36850 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.42220 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.53030 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.59630 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.68340 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.72810 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.83310 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.88420 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.99040 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.04220 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.15070 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.20270 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.31170 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.36440 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.46950 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.52120 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.62610 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.67690 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.78770 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.83980 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.94710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.99760 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.10420 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.16480 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.25350 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.29970 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.38880 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.44070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.51780 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.56570 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.67130 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.72760 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.85300 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.90480 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.97800 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.02460 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.08400 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.22930 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.32210 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.48030 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.76230 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.97040 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.01690 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.12060 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.39930 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.67750 | 
     | U5187                            | A2 v -> ZN ^         | NOR2_X1  | 0.13290 | 0.22230 | 7.92740 |  8.89980 | 
     |                                  | BUS_ADDR_OUTBUS[6] ^ |          | 0.13290 | 0.00020 | 7.92760 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[7]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.92710
= Slack Time                  0.97290
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.97290 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.38410 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.73000 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.13090 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.32500 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.37670 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.48230 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.52770 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.63320 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.68470 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.81270 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.86470 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.98680 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.03820 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.14620 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.20970 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.31090 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.35890 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.44020 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.58590 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.72500 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.89520 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.94480 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.04890 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.10120 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.20740 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.26000 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.36900 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.42270 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.53080 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.59680 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.68390 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.72860 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.83360 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.88470 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.99090 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.04270 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.15120 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.20320 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.31220 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.36490 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.47000 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.52170 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.62660 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.67740 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.78820 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.84030 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.94760 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  5.99810 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.10470 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.16530 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.25400 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.30020 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.38930 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.44120 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.51830 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.56620 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.67180 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.72810 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.85350 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.90530 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.97850 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.02510 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.08450 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.22980 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.32260 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.48080 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.76280 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.97090 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.01740 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.12110 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.39980 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.67800 | 
     | U5185                            | A2 v -> ZN ^         | NOR2_X1  | 0.13260 | 0.22180 | 7.92690 |  8.89980 | 
     |                                  | BUS_ADDR_OUTBUS[7] ^ |          | 0.13260 | 0.00020 | 7.92710 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[8]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.92380
= Slack Time                  0.97620
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.97620 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.38740 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.73330 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.13420 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.32830 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.38000 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.48560 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.53100 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.63650 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.68800 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.81600 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.86800 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.99010 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.04150 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.14950 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.21300 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.31420 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.36220 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.44350 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.58920 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.72830 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.89850 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.94810 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.05220 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.10450 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.21070 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.26330 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.37230 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.42600 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.53410 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.60010 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.68720 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.73190 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.83690 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.88800 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.99420 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.04600 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.15450 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.20650 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.31550 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.36820 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.47330 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.52500 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.62990 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.68070 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.79150 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.84360 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.95090 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  6.00140 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.10800 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.16860 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.25730 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.30350 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.39260 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.44450 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.52160 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.56950 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.67510 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.73140 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.85680 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.90860 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.98180 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.02840 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.08780 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.23310 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.32590 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.48410 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.76610 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.97420 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.02070 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.12440 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.40310 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.68130 | 
     | U5183                            | A2 v -> ZN ^         | NOR2_X1  | 0.12970 | 0.21850 | 7.92360 |  8.89980 | 
     |                                  | BUS_ADDR_OUTBUS[8] ^ |          | 0.12970 | 0.00020 | 7.92380 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[10]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.92210
= Slack Time                  0.97790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.97790 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.38910 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.73500 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.13590 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.33000 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.38170 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.48730 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.53270 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.63820 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.68970 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.81770 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.86970 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.99180 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.04320 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.15120 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.21470 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.31590 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.36390 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.44520 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.59090 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.73000 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.90020 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.94980 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.05390 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.10620 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.21240 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.26500 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.37400 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.42770 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.53580 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.60180 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.68890 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.73360 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.83860 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.88970 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.99590 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.04770 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.15620 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.20820 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.31720 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.36990 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.47500 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.52670 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.63160 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.68240 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.79320 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.84530 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.95260 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  6.00310 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.10970 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.17030 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.25900 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.30520 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.39430 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.44620 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.52330 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.57120 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.67680 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.73310 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.85850 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.91030 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.98350 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.03010 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.08950 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.23480 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.32760 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.48580 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.76780 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.97590 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.02240 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.12610 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.40480 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.68300 | 
     | U5242                            | A2 v -> ZN ^          | NOR2_X1  | 0.12830 | 0.21690 | 7.92200 |  8.89990 | 
     |                                  | BUS_ADDR_OUTBUS[10] ^ |          | 0.12830 | 0.00010 | 7.92210 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[9]                 (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.92180
= Slack Time                  0.97820
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                      |          |         |         |  Time   |   Time   | 
     |----------------------------------+----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                |          | 0.00000 |         | 0.00000 |  0.97820 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^          | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.38940 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.73530 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^           | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.13620 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^         | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.33030 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v         | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.38200 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^         | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.48760 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v         | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.53300 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^         | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.63850 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v         | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.69000 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^         | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.81800 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v         | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.87000 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^         | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.99210 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v         | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.04350 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^         | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.15150 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v         | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.21500 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^         | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.31620 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v         | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.36420 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^         | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.44550 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^         | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.59120 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^         | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.73030 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^         | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.90050 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.95010 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.05420 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.10650 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^         | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.21270 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.26530 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^         | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.37430 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v         | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.42800 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^         | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.53610 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v         | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.60210 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^         | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.68920 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v         | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.73390 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^         | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.83890 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v         | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.89000 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^         | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.99620 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v         | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.04800 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^         | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.15650 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v         | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.20850 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^         | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.31750 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v         | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.37020 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^         | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.47530 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v         | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.52700 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^         | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.63190 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v         | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.68270 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^         | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.79350 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v         | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.84560 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.95290 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v         | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  6.00340 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^         | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.11000 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v         | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.17060 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^         | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.25930 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v         | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.30550 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^         | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.39460 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v         | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.44650 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^         | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.52360 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v         | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.57150 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^         | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.67710 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v         | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.73340 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^         | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.85880 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v         | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.91060 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^         | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.98380 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v          | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.03040 | 
     | U5824                            | A1 v -> ZN ^         | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.08980 | 
     | U5723                            | A2 ^ -> ZN ^         | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.23510 | 
     | U6012                            | A1 ^ -> ZN v         | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.32790 | 
     | U5632                            | A2 v -> ZN v         | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.48610 | 
     | U5638                            | A3 v -> ZN ^         | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.76810 | 
     | U5637                            | A1 ^ -> ZN ^         | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.97620 | 
     | U6308                            | A1 ^ -> ZN v         | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.02270 | 
     | \localbus/C964                   | A1 v -> ZN v         | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.12640 | 
     | U5674                            | A1 v -> ZN v         | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.40510 | 
     | \localbus/C756                   | A1 v -> ZN v         | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.68330 | 
     | U5181                            | A2 v -> ZN ^         | NOR2_X1  | 0.12800 | 0.21660 | 7.92170 |  8.89990 | 
     |                                  | BUS_ADDR_OUTBUS[9] ^ |          | 0.12800 | 0.00010 | 7.92180 |  8.90000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[31]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.92170
= Slack Time                  0.97830
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.97830 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.38950 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.73540 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.13630 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.33040 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.38210 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.48770 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.53310 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.63860 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.69010 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.81810 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.87010 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.99220 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.04360 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.15160 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.21510 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.31630 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.36430 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.44560 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.59130 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.73040 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.90060 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.95020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.05430 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.10660 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.21280 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.26540 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.37440 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.42810 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.53620 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.68930 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.73400 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.83900 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.89010 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.99630 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.04810 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.15660 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.20860 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.31760 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.37030 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.47540 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.52710 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.63200 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.68280 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.79360 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.84570 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.95300 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  6.00350 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.11010 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.17070 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.25940 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.30560 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.39470 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.44660 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.52370 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.57160 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.67720 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.73350 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.85890 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.91070 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.98390 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.03050 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.08990 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.23520 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.32800 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.48620 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.76820 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.97630 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.02280 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.12650 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.40520 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.68340 | 
     | U5195                            | A1 v -> ZN ^          | NOR2_X1  | 0.14570 | 0.21620 | 7.92130 |  8.89960 | 
     |                                  | BUS_ADDR_OUTBUS[31] ^ |          | 0.14570 | 0.00040 | 7.92170 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[12]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.92150
= Slack Time                  0.97850
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.97850 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.38970 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.73560 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.13650 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.33060 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.38230 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.48790 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.53330 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.63880 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.69030 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.81830 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.87030 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.99240 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.04380 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.15180 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.21530 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.31650 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.36450 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.44580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.59150 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.73060 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.90080 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.95040 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.05450 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.10680 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.21300 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.26560 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.37460 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.42830 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.53640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.60240 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.68950 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.73420 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.83920 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.89030 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.99650 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.04830 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.15680 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.20880 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.31780 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.37050 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.47560 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.52730 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.63220 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.68300 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.79380 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.84590 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.95320 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  6.00370 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.11030 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.17090 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.25960 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.30580 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.39490 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.44680 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.52390 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.57180 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.67740 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.73370 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.85910 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.91090 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.98410 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.03070 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.09010 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.23540 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.32820 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.48640 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.76840 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.97650 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.02300 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.12670 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.40540 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.68360 | 
     | U5238                            | A2 v -> ZN ^          | NOR2_X1  | 0.12800 | 0.21630 | 7.92140 |  8.89990 | 
     |                                  | BUS_ADDR_OUTBUS[12] ^ |          | 0.12800 | 0.00010 | 7.92150 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[11]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.92120
= Slack Time                  0.97880
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.97880 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.39000 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.73590 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.13680 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.33090 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.38260 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.48820 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.53360 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.63910 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.69060 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.81860 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.87060 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.99270 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.04410 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.15210 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.21560 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.31680 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.36480 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.44610 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.59180 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.73090 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.90110 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.95070 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.05480 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.10710 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.21330 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.26590 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.37490 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.42860 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.53670 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.60270 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.68980 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.73450 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.83950 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.89060 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  4.99680 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.04860 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.15710 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.20910 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.31810 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.37080 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.47590 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.52760 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.63250 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.68330 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.79410 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.84620 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.95350 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  6.00400 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.11060 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.17120 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.25990 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.30610 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.39520 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.44710 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.52420 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.57210 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.67770 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.73400 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.85940 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.91120 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.98440 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.03100 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.09040 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.23570 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.32850 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.48670 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.76870 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.97680 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.02330 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.12700 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.40570 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.68390 | 
     | U5240                            | A2 v -> ZN ^          | NOR2_X1  | 0.12770 | 0.21600 | 7.92110 |  8.89990 | 
     |                                  | BUS_ADDR_OUTBUS[11] ^ |          | 0.12770 | 0.00010 | 7.92120 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[30]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.91730
= Slack Time                  0.98270
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.98270 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.39390 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.73980 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.14070 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.33480 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.38650 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.49210 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.53750 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.64300 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.69450 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.82250 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.87450 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  2.99660 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.04800 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.15600 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.21950 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.32070 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.36870 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.45000 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.59570 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.73480 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.90500 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.95460 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.05870 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.11100 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.21720 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.26980 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.37880 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.43250 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.54060 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.60660 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.69370 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.73840 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.84340 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.89450 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  5.00070 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.05250 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.16100 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.21300 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.32200 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.37470 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.47980 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.53150 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.63640 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.68720 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.79800 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.85010 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.95740 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  6.00790 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.11450 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.17510 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.26380 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.31000 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.39910 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.45100 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.52810 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.57600 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.68160 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.73790 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.86330 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.91510 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.98830 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.03490 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.09430 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.23960 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.33240 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.49060 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.77260 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.98070 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.02720 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.13090 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.40960 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.68780 | 
     | U5197                            | A1 v -> ZN ^          | NOR2_X1  | 0.14160 | 0.21180 | 7.91690 |  8.89960 | 
     |                                  | BUS_ADDR_OUTBUS[30] ^ |          | 0.14160 | 0.00040 | 7.91730 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   BUS_ADDR_OUTBUS[29]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                7.91250
= Slack Time                  0.98750
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.98750 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.39870 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30330 | 0.34590 | 0.75710 |  1.74460 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29700 | 0.40090 | 1.15800 |  2.14550 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04110 | 0.19410 | 1.35210 |  2.33960 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.06520 | 0.05170 | 1.40380 |  2.39130 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05410 | 0.10560 | 1.50940 |  2.49690 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05410 | 0.04540 | 1.55480 |  2.54230 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10550 | 1.66030 |  2.64780 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06120 | 0.05150 | 1.71180 |  2.69930 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12800 | 1.83980 |  2.82730 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.89180 |  2.87930 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.12210 | 2.01390 |  3.00140 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.06530 |  3.05280 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10800 | 2.17330 |  3.16080 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06350 | 2.23680 |  3.22430 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06210 | 0.10120 | 2.33800 |  3.32550 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03430 | 0.04800 | 2.38600 |  3.37350 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08130 | 2.46730 |  3.45480 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04440 | 0.14570 | 2.61300 |  3.60050 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13910 | 2.75210 |  3.73960 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06880 | 0.17020 | 2.92230 |  3.90980 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 2.97190 |  3.95940 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10410 | 3.07600 |  4.06350 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05230 | 3.12830 |  4.11580 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10620 | 3.23450 |  4.22200 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.28710 |  4.27460 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07740 | 0.10900 | 3.39610 |  4.38360 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02770 | 0.05370 | 3.44980 |  4.43730 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.55790 |  4.54540 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.62390 |  4.61140 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05340 | 0.08710 | 3.71100 |  4.69850 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02270 | 0.04470 | 3.75570 |  4.74320 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07590 | 0.10500 | 3.86070 |  4.84820 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05110 | 3.91180 |  4.89930 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07490 | 0.10620 | 4.01800 |  5.00550 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05180 | 4.06980 |  5.05730 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07700 | 0.10850 | 4.17830 |  5.16580 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05200 | 4.23030 |  5.21780 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.10900 | 4.33930 |  5.32680 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05270 | 4.39200 |  5.37950 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.49710 |  5.48460 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.54880 |  5.53630 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.65370 |  5.64120 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.70450 |  5.69200 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07950 | 0.11080 | 4.81530 |  5.80280 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05210 | 4.86740 |  5.85490 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10730 | 4.97470 |  5.96220 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05050 | 5.02520 |  6.01270 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.13180 |  6.11930 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.19240 |  6.17990 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05620 | 0.08870 | 5.28110 |  6.26860 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03570 | 0.04620 | 5.32730 |  6.31480 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05390 | 0.08910 | 5.41640 |  6.40390 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02580 | 0.05190 | 5.46830 |  6.45580 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07710 | 5.54540 |  6.53290 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04790 | 5.59330 |  6.58080 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10560 | 5.69890 |  6.68640 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05160 | 0.05630 | 5.75520 |  6.74270 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07920 | 0.12540 | 5.88060 |  6.86810 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.05180 | 5.93240 |  6.91990 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.00560 |  6.99310 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.05220 |  7.03970 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06840 | 0.05940 | 6.11160 |  7.09910 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14530 | 6.25690 |  7.24440 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06220 | 0.09280 | 6.34970 |  7.33720 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03210 | 0.15820 | 6.50790 |  7.49540 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28200 | 6.78990 |  7.77740 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 6.99800 |  7.98550 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03130 | 0.04650 | 7.04450 |  8.03200 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01940 | 0.10370 | 7.14820 |  8.13570 | 
     | U5674                            | A1 v -> ZN v          | OR3_X1   | 0.05400 | 0.27870 | 7.42690 |  8.41440 | 
     | \localbus/C756                   | A1 v -> ZN v          | OR2_X2   | 0.08560 | 0.27820 | 7.70510 |  8.69260 | 
     | U5201                            | A1 v -> ZN ^          | NOR2_X1  | 0.13730 | 0.20710 | 7.91220 |  8.89970 | 
     |                                  | BUS_ADDR_OUTBUS[29] ^ |          | 0.13730 | 0.00030 | 7.91250 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 

