{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554155272219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554155272219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 18:47:46 2019 " "Processing started: Mon Apr 01 18:47:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554155272219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554155272219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux2 -c mux2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux2 -c mux2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554155272219 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1554155273875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "Testbench/mux2_tb.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554155274031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554155274031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 1 1 " "Found 1 design units, including 1 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554155274047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554155274047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554155274047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554155274047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1554155274063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1554155274063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns mux2.sv(3) " "Verilog HDL Implicit Net warning at mux2.sv(3): created implicit net for \"ns\"" {  } { { "mux2.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1554155274063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2 " "Elaborating entity \"mux2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1554155274156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:t0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:t0\"" {  } { { "mux2.sv" "t0" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554155274172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor inversor:inv " "Elaborating entity \"inversor\" for hierarchy \"inversor:inv\"" {  } { { "mux2.sv" "inv" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1554155274172 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y y " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\" to the node \"y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1554155275063 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1 1554155275063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1554155275422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1554155276016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1554155276016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1554155276875 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1554155276875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1554155276875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1554155276875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554155277031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 18:47:57 2019 " "Processing ended: Mon Apr 01 18:47:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554155277031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554155277031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554155277031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554155277031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554155284391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554155284391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 18:47:58 2019 " "Processing started: Mon Apr 01 18:47:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554155284391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554155284391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mux2 -c mux2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mux2 -c mux2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554155284391 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1554155285344 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mux2 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design mux2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1554155285656 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1554155285797 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1554155285797 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1554155286062 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1554155286094 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1554155287547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1554155287547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1554155287547 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1554155287547 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 21 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554155287547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 23 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554155287547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 25 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554155287547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 27 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554155287547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 29 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1554155287547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1554155287547 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1554155287562 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y " "Pin y not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { y } } } { "mux2.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2.sv" 1 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 9 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554155288422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1 " "Pin d1 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { d1 } } } { "mux2.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2.sv" 1 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 7 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554155288422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0 " "Pin d0 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { d0 } } } { "mux2.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2.sv" 1 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 6 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554155288422 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s " "Pin s not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { s } } } { "mux2.sv" "" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2.sv" 1 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 0 { 0 ""} 0 8 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1554155288422 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1554155288422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mux2.sdc " "Synopsys Design Constraints File file not found: 'mux2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1554155288859 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1554155288859 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1554155288859 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1554155288859 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1554155288859 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1554155288859 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1554155288859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1554155288859 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1554155288859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1554155288859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1554155288875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1554155288875 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1554155288875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1554155288875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1554155288875 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1554155288875 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 3 1 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 3 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1554155288875 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1554155288875 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1554155288875 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554155288890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554155288890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554155288890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554155288890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554155288890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554155288890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554155288890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1554155288890 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1554155288890 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1554155288890 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1554155288906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1554155291328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1554155291390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1554155291390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1554155291625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1554155291625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1554155292453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1554155293953 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1554155293953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1554155294203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1554155294218 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1554155294218 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1554155294218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1554155294422 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1554155294671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1554155294828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1554155295312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554155299562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 18:48:19 2019 " "Processing ended: Mon Apr 01 18:48:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554155299562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554155299562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554155299562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554155299562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554155310296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554155310296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 18:48:21 2019 " "Processing started: Mon Apr 01 18:48:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554155310296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554155310296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mux2 -c mux2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mux2 -c mux2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554155310296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554155311202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554155311202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 18:48:21 2019 " "Processing started: Mon Apr 01 18:48:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554155311202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554155311202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mux2 -c mux2 " "Command: quartus_sta mux2 -c mux2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554155311202 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1554155311530 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1554155312108 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1554155312296 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1554155312296 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1554155313265 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1554155313327 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mux2.sdc " "Synopsys Design Constraints File file not found: 'mux2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1554155313765 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1554155313765 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1554155313765 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1554155313765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1554155313765 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1554155313765 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1554155313765 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1554155313858 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1554155313874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155313874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155313968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155313983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155314015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155314015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155314077 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1554155314124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1554155314202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554155314593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 18:48:34 2019 " "Processing ended: Mon Apr 01 18:48:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554155314593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554155314593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554155314593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554155314593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1554155315327 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1554155315515 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1554155315515 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1554155315515 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1554155315515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155315515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155315624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155315640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155315655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155315655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155315718 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1554155315733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1554155316124 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1554155316124 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1554155316124 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1554155316124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155316140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155316171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155316186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155316202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1554155316202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1554155317108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1554155317108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554155317390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 18:48:37 2019 " "Processing ended: Mon Apr 01 18:48:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554155317390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554155317390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554155317390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554155317390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554155327436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554155327436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 18:48:39 2019 " "Processing started: Mon Apr 01 18:48:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554155327436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554155327436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mux2 -c mux2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mux2 -c mux2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554155327436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_6_1200mv_85c_slow.vo C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/ simulation " "Generated file mux2_6_1200mv_85c_slow.vo in folder \"C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1554155329764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_6_1200mv_0c_slow.vo C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/ simulation " "Generated file mux2_6_1200mv_0c_slow.vo in folder \"C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1554155329842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_min_1200mv_0c_fast.vo C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/ simulation " "Generated file mux2_min_1200mv_0c_fast.vo in folder \"C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1554155329920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2.vo C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/ simulation " "Generated file mux2.vo in folder \"C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1554155329999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_6_1200mv_85c_v_slow.sdo C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/ simulation " "Generated file mux2_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1554155330061 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_6_1200mv_0c_v_slow.sdo C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/ simulation " "Generated file mux2_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1554155330124 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_min_1200mv_0c_v_fast.sdo C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/ simulation " "Generated file mux2_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1554155330202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_v.sdo C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/ simulation " "Generated file mux2_v.sdo in folder \"C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1554155330249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1554155330530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 18:48:50 2019 " "Processing ended: Mon Apr 01 18:48:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1554155330530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1554155330530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1554155330530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554155330530 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1554155331389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1554155332686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1554155332686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 18:48:51 2019 " "Processing started: Mon Apr 01 18:48:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1554155332686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1554155332686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/12.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui mux2 mux2 " "Command: quartus_sh -t c:/altera/12.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui mux2 mux2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1554155332686 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui mux2 mux2 " "Quartus(args): --block_on_gui mux2 mux2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1 1554155332686 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 0 1554155338201 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 0 1554155338420 ""}
{ "Warning" "0" "" "Warning: File mux2_run_msim_gate_verilog.do already exists - backing up current file as mux2_run_msim_gate_verilog.do.bak1" {  } {  } 0 0 "Warning: File mux2_run_msim_gate_verilog.do already exists - backing up current file as mux2_run_msim_gate_verilog.do.bak1" 0 0 "" 0 0 1554155338670 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Simulation/ModelSim/mux2_run_msim_gate_verilog.do" {  } { { "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Simulation/ModelSim/mux2_run_msim_gate_verilog.do" "0" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Simulation/ModelSim/mux2_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Simulation/ModelSim/mux2_run_msim_gate_verilog.do" 0 0 "" 0 0 1554155338701 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do mux2_run_msim_gate_verilog.do " {  } {  } 0 0 "ModelSim-Altera Info: # do mux2_run_msim_gate_verilog.do " 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\altera\\12.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\12.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "" 0 0 1554155406890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\12.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\12.1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{mux2.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{mux2.vo\}" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module mux2" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module mux2" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     mux2" {  } {  } 0 0 "ModelSim-Altera Info: #     mux2" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -sv -work work +incdir+C:/Users/thiag/Downloads/MIPS/Entrega\\ 1/Mux2/Mux2/Testbench \{C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -sv -work work +incdir+C:/Users/thiag/Downloads/MIPS/Entrega\\ 1/Mux2/Mux2/Testbench \{C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv\}" 0 0 "" 0 0 1554155406890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module mux2_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module mux2_tb" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     mux2_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     mux2_tb" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  mux2_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  mux2_tb" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps mux2_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps mux2_tb " 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading sv_std.std" {  } {  } 0 0 "ModelSim-Altera Info: # Loading sv_std.std" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.mux2_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.mux2_tb" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.mux2" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.mux2" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.1b Compiler 2012.04 Apr 27 2012" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.1b Compiler 2012.04 Apr 27 2012" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from mux2_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from mux2_v.sdo" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from mux2_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from mux2_v.sdo" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /mux2_tb File: C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /mux2_tb File: C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Iniciando Testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Iniciando Testbench" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| D0 \| D1 \| S \| Y \|" {  } {  } 0 0 "ModelSim-Altera Info: # \| D0 \| D1 \| S \| Y \|" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ---------------" {  } {  } 0 0 "ModelSim-Altera Info: # ---------------" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: input = 0" {  } {  } 0 0 "ModelSim-Altera Info: # Error: input = 0" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 0 OPCAO , output = x, (0 expected)" {  } {  } 0 0 "ModelSim-Altera Info: # 0 OPCAO , output = x, (0 expected)" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 0 \| 0 \| 0 \| x \| ERROR" {  } {  } 0 0 "ModelSim-Altera Info: # \| 0 \| 0 \| 0 \| x \| ERROR" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 0 \| 0 \| 0 \| 0 \| OK" {  } {  } 0 0 "ModelSim-Altera Info: # \| 0 \| 0 \| 0 \| 0 \| OK" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 1 \| 0 \| 0 \| 1 \| OK" {  } {  } 0 0 "ModelSim-Altera Info: # \| 1 \| 0 \| 0 \| 1 \| OK" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: input = 0" {  } {  } 0 0 "ModelSim-Altera Info: # Error: input = 0" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 0 OPCAO , output = 1, (0 expected)" {  } {  } 0 0 "ModelSim-Altera Info: # 0 OPCAO , output = 1, (0 expected)" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 0 \| 1 \| 0 \| 1 \| ERROR" {  } {  } 0 0 "ModelSim-Altera Info: # \| 0 \| 1 \| 0 \| 1 \| ERROR" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 1 \| 1 \| 0 \| 1 \| OK" {  } {  } 0 0 "ModelSim-Altera Info: # \| 1 \| 1 \| 0 \| 1 \| OK" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: input = 0" {  } {  } 0 0 "ModelSim-Altera Info: # Error: input = 0" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 1 OPCAO , output = 1, (0 expected)" {  } {  } 0 0 "ModelSim-Altera Info: # 1 OPCAO , output = 1, (0 expected)" 0 0 "" 0 0 1554155406905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 0 \| 0 \| 1 \| 1 \| ERROR" {  } {  } 0 0 "ModelSim-Altera Info: # \| 0 \| 0 \| 1 \| 1 \| ERROR" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 1 \| 0 \| 1 \| 0 \| OK" {  } {  } 0 0 "ModelSim-Altera Info: # \| 1 \| 0 \| 1 \| 0 \| OK" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 0 \| 1 \| 1 \| 1 \| OK" {  } {  } 0 0 "ModelSim-Altera Info: # \| 0 \| 1 \| 1 \| 1 \| OK" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \| 1 \| 1 \| 1 \| 1 \| OK" {  } {  } 0 0 "ModelSim-Altera Info: # \| 1 \| 1 \| 1 \| 1 \| OK" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Testes Efetuados  = 9" {  } {  } 0 0 "ModelSim-Altera Info: # Testes Efetuados  = 9" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Erros Encontrados = 3" {  } {  } 0 0 "ModelSim-Altera Info: # Erros Encontrados = 3" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module mux2_tb at C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv line 64" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module mux2_tb at C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv line 64" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Simulation Breakpoint: Break in Module mux2_tb at C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv line 64" {  } {  } 0 0 "ModelSim-Altera Info: # Simulation Breakpoint: Break in Module mux2_tb at C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/Testbench/mux2_tb.sv line 64" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./mux2_run_msim_gate_verilog.do PAUSED at line 17" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./mux2_run_msim_gate_verilog.do PAUSED at line 17" 0 0 "" 0 0 1554155406921 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "" 0 0 1554155407030 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2_nativelink_simulation.rpt" {  } { { "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2_nativelink_simulation.rpt" "0" { Text "C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/thiag/Downloads/MIPS/Entrega 1/Mux2/Mux2/mux2_nativelink_simulation.rpt" 0 0 "" 0 0 1554155407030 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1554155407608 ""}
