---
source: fud2/tests/tests.rs
description: emit calyx -> vcd through verilator
---
build-tool = fud2
rule get-rsrc
  command = $build-tool get-rsrc $out

# Calyx compiler
calyx-base = /test/calyx
calyx-exe = $calyx-base/target/debug/calyx
args = 
rule calyx
  command = $calyx-exe -l $calyx-base -b $backend $args $in > $out
rule calyx-pass
  command = $calyx-exe -l $calyx-base -p $pass $args $in > $out

# RTL simulation
python = python3
build json-dat.py: get-rsrc
rule hex-data
  command = $python json-dat.py --from-json $in $out
rule json-data
  command = $python json-dat.py --to-json $out $in
sim_data = /test/data.json
datadir = sim_data
build $datadir: hex-data $sim_data | json-dat.py
rule sim-run
  command = ./$bin +DATA=$datadir +CYCLE_LIMIT=$cycle-limit $args > $out
cycle-limit = 500000000

# Standalone Testbench Setup
build tb.sv: get-rsrc
rule create-blank-memories
  command = touch $out

# Verilator
verilator = verilator
cycle-limit = 500000000
rule verilator-compile
  command = $verilator $in tb.sv memories.sv --trace --binary --top-module TOP -fno-inline -Mdir $out-dir
rule cp
  command = cp $in $out

# build targets
build stdin.sv: calyx stdin
  backend = verilog
build memories.sv: create-blank-memories stdin.sv
build verilator-out/VTOP: verilator-compile stdin.sv | tb.sv memories.sv
  out-dir = verilator-out
build stdin.exe: cp verilator-out/VTOP
build sim.log stdin.vcd: sim-run stdin.exe $datadir
  bin = stdin.exe
  args = +NOTRACE=0 +OUT=stdin.vcd

default stdin.vcd
