set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y89}]
set_property SITE_PIPS {SLICE_X6Y89/SRUSEDMUX:0 SLICE_X6Y89/CEUSEDMUX:1 SLICE_X6Y89/A5FFMUX:IN_A SLICE_X6Y89/CLKINV:CLK_B SLICE_X6Y89/DFFMUX:O6 SLICE_X6Y89/CFFMUX:O6 SLICE_X6Y89/BFFMUX:O6 SLICE_X6Y89/AOUTMUX:A5Q SLICE_X6Y89/AFFMUX:O6} [get_sites {SLICE_X6Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y89}]
set_property SITE_PIPS {SLICE_X7Y89/SRUSEDMUX:0 SLICE_X7Y89/CEUSEDMUX:1 SLICE_X7Y89/CLKINV:CLK_B SLICE_X7Y89/DFFMUX:O6 SLICE_X7Y89/CFFMUX:O6 SLICE_X7Y89/BFFMUX:O6 SLICE_X7Y89/AFFMUX:O6} [get_sites {SLICE_X7Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y88}]
set_property SITE_PIPS {SLICE_X5Y88/SRUSEDMUX:0 SLICE_X5Y88/CEUSEDMUX:1 SLICE_X5Y88/CLKINV:CLK_B SLICE_X5Y88/DFFMUX:O6 SLICE_X5Y88/CFFMUX:O6 SLICE_X5Y88/BFFMUX:O6 SLICE_X5Y88/AFFMUX:O6} [get_sites {SLICE_X5Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y88}]
set_property SITE_PIPS {SLICE_X4Y88/SRUSEDMUX:0 SLICE_X4Y88/CEUSEDMUX:1 SLICE_X4Y88/CLKINV:CLK_B SLICE_X4Y88/CFFMUX:O6 SLICE_X4Y88/BFFMUX:O6 SLICE_X4Y88/AFFMUX:O6} [get_sites {SLICE_X4Y88}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y88}]
set_property SITE_PIPS {SLICE_X6Y88/SRUSEDMUX:0 SLICE_X6Y88/CEUSEDMUX:1 SLICE_X6Y88/CLKINV:CLK_B SLICE_X6Y88/DFFMUX:O6 SLICE_X6Y88/CFFMUX:O6 SLICE_X6Y88/BFFMUX:O6 SLICE_X6Y88/AFFMUX:O6} [get_sites {SLICE_X6Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y88}]
set_property SITE_PIPS {SLICE_X7Y88/SRUSEDMUX:0 SLICE_X7Y88/CEUSEDMUX:1 SLICE_X7Y88/CLKINV:CLK_B SLICE_X7Y88/DFFMUX:O6 SLICE_X7Y88/CFFMUX:O6 SLICE_X7Y88/BFFMUX:O6 SLICE_X7Y88/AFFMUX:O6} [get_sites {SLICE_X7Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y87}]
set_property SITE_PIPS {SLICE_X1Y87/DUSED:0 SLICE_X1Y87/CUSED:0 SLICE_X1Y87/BUSED:0 SLICE_X1Y87/AUSED:0 SLICE_X1Y87/SRUSEDMUX:IN SLICE_X1Y87/CEUSEDMUX:IN SLICE_X1Y87/CLKINV:CLK SLICE_X1Y87/DFFMUX:DX SLICE_X1Y87/CFFMUX:CX SLICE_X1Y87/BFFMUX:BX SLICE_X1Y87/AFFMUX:AX} [get_sites {SLICE_X1Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y87}]
set_property SITE_PIPS {SLICE_X0Y87/DUSED:0 SLICE_X0Y87/CUSED:0 SLICE_X0Y87/SRUSEDMUX:IN SLICE_X0Y87/B5FFMUX:IN_B SLICE_X0Y87/A5FFMUX:IN_B SLICE_X0Y87/CEUSEDMUX:IN SLICE_X0Y87/CLKINV:CLK SLICE_X0Y87/DFFMUX:DX SLICE_X0Y87/CFFMUX:CX SLICE_X0Y87/BOUTMUX:B5Q SLICE_X0Y87/BFFMUX:O6 SLICE_X0Y87/AOUTMUX:A5Q SLICE_X0Y87/AFFMUX:O6} [get_sites {SLICE_X0Y87}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y87}]
set_property SITE_PIPS {SLICE_X2Y87/DUSED:0 SLICE_X2Y87/CUSED:0 SLICE_X2Y87/BUSED:0 SLICE_X2Y87/AUSED:0 SLICE_X2Y87/SRUSEDMUX:IN SLICE_X2Y87/CEUSEDMUX:IN SLICE_X2Y87/CLKINV:CLK SLICE_X2Y87/DOUTMUX:O6 SLICE_X2Y87/BOUTMUX:O5 SLICE_X2Y87/BFFMUX:BX SLICE_X2Y87/AOUTMUX:O5 SLICE_X2Y87/AFFMUX:AX} [get_sites {SLICE_X2Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y87}]
set_property SITE_PIPS {SLICE_X3Y87/BUSED:0 SLICE_X3Y87/AUSED:0} [get_sites {SLICE_X3Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y87}]
set_property SITE_PIPS {SLICE_X4Y87/SRUSEDMUX:0 SLICE_X4Y87/CEUSEDMUX:1 SLICE_X4Y87/CLKINV:CLK SLICE_X4Y87/AFFMUX:AX} [get_sites {SLICE_X4Y87}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y87}]
set_property SITE_PIPS {SLICE_X6Y87/CUSED:0 SLICE_X6Y87/BUSED:0 SLICE_X6Y87/AUSED:0 SLICE_X6Y87/WEMUX:CE SLICE_X6Y87/CLKINV:CLK SLICE_X6Y87/CDI1MUX:DI SLICE_X6Y87/BDI1MUX:DI SLICE_X6Y87/ADI1MUX:BDI1 SLICE_X6Y87/COUTMUX:O5 SLICE_X6Y87/BOUTMUX:O5 SLICE_X6Y87/AOUTMUX:O5} [get_sites {SLICE_X6Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y87}]
set_property SITE_PIPS {SLICE_X7Y87/SRUSEDMUX:0 SLICE_X7Y87/CEUSEDMUX:1 SLICE_X7Y87/CLKINV:CLK_B SLICE_X7Y87/DFFMUX:O6 SLICE_X7Y87/CFFMUX:O6 SLICE_X7Y87/BFFMUX:O6 SLICE_X7Y87/AFFMUX:O6} [get_sites {SLICE_X7Y87}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y87}]
set_property SITE_PIPS {SLICE_X8Y87/CUSED:0 SLICE_X8Y87/SRUSEDMUX:0 SLICE_X8Y87/CEUSEDMUX:1 SLICE_X8Y87/A5FFMUX:IN_B SLICE_X8Y87/B5FFMUX:IN_B SLICE_X8Y87/CLKINV:CLK SLICE_X8Y87/COUTMUX:O5 SLICE_X8Y87/BOUTMUX:B5Q SLICE_X8Y87/BFFMUX:O6 SLICE_X8Y87/AOUTMUX:A5Q SLICE_X8Y87/AFFMUX:O6} [get_sites {SLICE_X8Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y87}]
set_property SITE_PIPS {SLICE_X9Y87/DUSED:0 SLICE_X9Y87/SRUSEDMUX:IN SLICE_X9Y87/A5FFMUX:IN_B SLICE_X9Y87/CEUSEDMUX:1 SLICE_X9Y87/CLKINV:CLK SLICE_X9Y87/CFFMUX:O6 SLICE_X9Y87/BFFMUX:O6 SLICE_X9Y87/AOUTMUX:A5Q SLICE_X9Y87/AFFMUX:O6} [get_sites {SLICE_X9Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y86}]
set_property SITE_PIPS {SLICE_X1Y86/DUSED:0 SLICE_X1Y86/CUSED:0 SLICE_X1Y86/BUSED:0 SLICE_X1Y86/AUSED:0 SLICE_X1Y86/SRUSEDMUX:IN SLICE_X1Y86/CEUSEDMUX:IN SLICE_X1Y86/CLKINV:CLK SLICE_X1Y86/DFFMUX:DX SLICE_X1Y86/CFFMUX:CX SLICE_X1Y86/BFFMUX:BX SLICE_X1Y86/AFFMUX:AX} [get_sites {SLICE_X1Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y86}]
set_property SITE_PIPS {SLICE_X0Y86/BUSED:0 SLICE_X0Y86/AUSED:0 SLICE_X0Y86/SRUSEDMUX:IN SLICE_X0Y86/CEUSEDMUX:IN SLICE_X0Y86/CLKINV:CLK SLICE_X0Y86/BFFMUX:BX SLICE_X0Y86/AFFMUX:AX} [get_sites {SLICE_X0Y86}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y86}]
set_property SITE_PIPS {SLICE_X2Y86/SRUSEDMUX:IN SLICE_X2Y86/CEUSEDMUX:IN SLICE_X2Y86/DCY0:DX SLICE_X2Y86/CLKINV:CLK SLICE_X2Y86/CCY0:CX SLICE_X2Y86/BCY0:BX SLICE_X2Y86/ACY0:AX SLICE_X2Y86/DOUTMUX:XOR SLICE_X2Y86/COUTMUX:XOR SLICE_X2Y86/BOUTMUX:XOR SLICE_X2Y86/BFFMUX:O5 SLICE_X2Y86/AOUTMUX:XOR SLICE_X2Y86/AFFMUX:O5} [get_sites {SLICE_X2Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y86}]
set_property SITE_PIPS {SLICE_X3Y86/SRUSEDMUX:0 SLICE_X3Y86/C5FFMUX:IN_A SLICE_X3Y86/CEUSEDMUX:IN SLICE_X3Y86/CLKINV:CLK SLICE_X3Y86/COUTMUX:C5Q SLICE_X3Y86/CFFMUX:O6 SLICE_X3Y86/BFFMUX:O6 SLICE_X3Y86/AFFMUX:O6} [get_sites {SLICE_X3Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y86}]
set_property SITE_PIPS {SLICE_X4Y86/SRUSEDMUX:IN SLICE_X4Y86/CEUSEDMUX:IN SLICE_X4Y86/CLKINV:CLK SLICE_X4Y86/BFFMUX:BX SLICE_X4Y86/AFFMUX:AX} [get_sites {SLICE_X4Y86}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y86}]
set_property SITE_PIPS {SLICE_X6Y86/SRUSEDMUX:0 SLICE_X6Y86/CEUSEDMUX:1 SLICE_X6Y86/CLKINV:CLK_B SLICE_X6Y86/DFFMUX:O6 SLICE_X6Y86/CFFMUX:O6 SLICE_X6Y86/BFFMUX:O6 SLICE_X6Y86/AFFMUX:O6} [get_sites {SLICE_X6Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y86}]
set_property SITE_PIPS {SLICE_X7Y86/DUSED:0 SLICE_X7Y86/CUSED:0 SLICE_X7Y86/BUSED:0 SLICE_X7Y86/AUSED:0 SLICE_X7Y86/SRUSEDMUX:0 SLICE_X7Y86/CEUSEDMUX:1 SLICE_X7Y86/CLKINV:CLK SLICE_X7Y86/DFFMUX:DX SLICE_X7Y86/COUTMUX:O6 SLICE_X7Y86/CFFMUX:CX SLICE_X7Y86/BFFMUX:BX SLICE_X7Y86/AOUTMUX:O5 SLICE_X7Y86/AFFMUX:AX} [get_sites {SLICE_X7Y86}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y86}]
set_property SITE_PIPS {SLICE_X8Y86/CUSED:0 SLICE_X8Y86/BUSED:0 SLICE_X8Y86/SRUSEDMUX:0 SLICE_X8Y86/CEUSEDMUX:1 SLICE_X8Y86/A5FFMUX:IN_B SLICE_X8Y86/CLKINV:CLK SLICE_X8Y86/COUTMUX:O6 SLICE_X8Y86/BOUTMUX:O5 SLICE_X8Y86/BFFMUX:BX SLICE_X8Y86/AOUTMUX:A5Q SLICE_X8Y86/AFFMUX:O6} [get_sites {SLICE_X8Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y86}]
set_property SITE_PIPS {SLICE_X9Y86/SRUSEDMUX:IN SLICE_X9Y86/CEUSEDMUX:1 SLICE_X9Y86/CLKINV:CLK SLICE_X9Y86/AFFMUX:O6} [get_sites {SLICE_X9Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y85}]
set_property SITE_PIPS {SLICE_X1Y85/SRUSEDMUX:IN SLICE_X1Y85/CEUSEDMUX:IN SLICE_X1Y85/CLKINV:CLK SLICE_X1Y85/DCY0:DX SLICE_X1Y85/CCY0:CX SLICE_X1Y85/BCY0:BX SLICE_X1Y85/ACY0:AX SLICE_X1Y85/DFFMUX:O5 SLICE_X1Y85/COUTMUX:XOR SLICE_X1Y85/CFFMUX:O5 SLICE_X1Y85/BOUTMUX:XOR SLICE_X1Y85/BFFMUX:O5 SLICE_X1Y85/AOUTMUX:XOR SLICE_X1Y85/AFFMUX:O5} [get_sites {SLICE_X1Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y85}]
set_property SITE_PIPS {SLICE_X0Y85/SRUSEDMUX:IN SLICE_X0Y85/CEUSEDMUX:IN SLICE_X0Y85/CLKINV:CLK SLICE_X0Y85/DCY0:DX SLICE_X0Y85/CCY0:CX SLICE_X0Y85/BCY0:O5 SLICE_X0Y85/ACY0:O5 SLICE_X0Y85/COUTMUX:CY SLICE_X0Y85/BFFMUX:BX SLICE_X0Y85/AFFMUX:AX} [get_sites {SLICE_X0Y85}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y85}]
set_property SITE_PIPS {SLICE_X2Y85/SRUSEDMUX:IN SLICE_X2Y85/CEUSEDMUX:IN SLICE_X2Y85/DCY0:DX SLICE_X2Y85/COUTUSED:0 SLICE_X2Y85/CLKINV:CLK SLICE_X2Y85/CCY0:CX SLICE_X2Y85/BCY0:BX SLICE_X2Y85/ACY0:AX SLICE_X2Y85/DOUTMUX:XOR SLICE_X2Y85/COUTMUX:XOR SLICE_X2Y85/CFFMUX:O5 SLICE_X2Y85/BOUTMUX:XOR SLICE_X2Y85/BFFMUX:O5 SLICE_X2Y85/AOUTMUX:XOR SLICE_X2Y85/AFFMUX:O5} [get_sites {SLICE_X2Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y85}]
set_property SITE_PIPS {SLICE_X3Y85/DUSED:0 SLICE_X3Y85/CUSED:0 SLICE_X3Y85/SRUSEDMUX:0 SLICE_X3Y85/CEUSEDMUX:IN SLICE_X3Y85/CLKINV:CLK SLICE_X3Y85/BFFMUX:O6 SLICE_X3Y85/AFFMUX:O6} [get_sites {SLICE_X3Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y85}]
set_property SITE_PIPS {SLICE_X4Y85/BUSED:0 SLICE_X4Y85/AUSED:0 SLICE_X4Y85/BOUTMUX:O5 SLICE_X4Y85/AOUTMUX:O5} [get_sites {SLICE_X4Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y85}]
set_property SITE_PIPS {SLICE_X7Y85/DUSED:0 SLICE_X7Y85/CUSED:0 SLICE_X7Y85/BUSED:0 SLICE_X7Y85/AUSED:0 SLICE_X7Y85/SRUSEDMUX:0 SLICE_X7Y85/CEUSEDMUX:1 SLICE_X7Y85/CLKINV:CLK SLICE_X7Y85/BFFMUX:BX SLICE_X7Y85/AFFMUX:O5} [get_sites {SLICE_X7Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y84}]
set_property SITE_PIPS {SLICE_X1Y84/SRUSEDMUX:IN SLICE_X1Y84/CEUSEDMUX:IN SLICE_X1Y84/COUTUSED:0 SLICE_X1Y84/CLKINV:CLK SLICE_X1Y84/DCY0:DX SLICE_X1Y84/CCY0:CX SLICE_X1Y84/BCY0:BX SLICE_X1Y84/ACY0:AX SLICE_X1Y84/DOUTMUX:XOR SLICE_X1Y84/DFFMUX:O5 SLICE_X1Y84/COUTMUX:XOR SLICE_X1Y84/CFFMUX:O5 SLICE_X1Y84/BOUTMUX:XOR SLICE_X1Y84/BFFMUX:O5 SLICE_X1Y84/AOUTMUX:XOR SLICE_X1Y84/AFFMUX:O5} [get_sites {SLICE_X1Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y84}]
set_property SITE_PIPS {SLICE_X0Y84/PRECYINIT:0 SLICE_X0Y84/SRUSEDMUX:IN SLICE_X0Y84/CEUSEDMUX:IN SLICE_X0Y84/COUTUSED:0 SLICE_X0Y84/CLKINV:CLK SLICE_X0Y84/DCY0:O5 SLICE_X0Y84/CCY0:O5 SLICE_X0Y84/BCY0:O5 SLICE_X0Y84/ACY0:O5 SLICE_X0Y84/CFFMUX:CX SLICE_X0Y84/BFFMUX:BX SLICE_X0Y84/AFFMUX:AX} [get_sites {SLICE_X0Y84}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y84}]
set_property SITE_PIPS {SLICE_X2Y84/PRECYINIT:0 SLICE_X2Y84/SRUSEDMUX:IN SLICE_X2Y84/CEUSEDMUX:IN SLICE_X2Y84/DCY0:DX SLICE_X2Y84/COUTUSED:0 SLICE_X2Y84/CLKINV:CLK SLICE_X2Y84/CCY0:CX SLICE_X2Y84/BCY0:BX SLICE_X2Y84/ACY0:AX SLICE_X2Y84/DOUTMUX:XOR SLICE_X2Y84/DFFMUX:O5 SLICE_X2Y84/COUTMUX:XOR SLICE_X2Y84/CFFMUX:O5 SLICE_X2Y84/BOUTMUX:XOR SLICE_X2Y84/BFFMUX:O5 SLICE_X2Y84/AOUTMUX:XOR SLICE_X2Y84/AFFMUX:O5} [get_sites {SLICE_X2Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y84}]
set_property SITE_PIPS {SLICE_X3Y84/DUSED:0 SLICE_X3Y84/CUSED:0 SLICE_X3Y84/BUSED:0 SLICE_X3Y84/SRUSEDMUX:0 SLICE_X3Y84/CEUSEDMUX:IN SLICE_X3Y84/CLKINV:CLK SLICE_X3Y84/AFFMUX:O6} [get_sites {SLICE_X3Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y84}]
set_property SITE_PIPS {SLICE_X4Y84/DUSED:0 SLICE_X4Y84/CUSED:0 SLICE_X4Y84/BUSED:0 SLICE_X4Y84/AUSED:0 SLICE_X4Y84/SRUSEDMUX:IN SLICE_X4Y84/CEUSEDMUX:IN SLICE_X4Y84/CLKINV:CLK SLICE_X4Y84/AOUTMUX:O5 SLICE_X4Y84/AFFMUX:AX} [get_sites {SLICE_X4Y84}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y84}]
set_property SITE_PIPS {SLICE_X6Y84/CUSED:0 SLICE_X6Y84/BUSED:0 SLICE_X6Y84/SRUSEDMUX:IN SLICE_X6Y84/CEUSEDMUX:1 SLICE_X6Y84/CLKINV:CLK SLICE_X6Y84/AFFMUX:O6} [get_sites {SLICE_X6Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y83}]
set_property SITE_PIPS {SLICE_X1Y83/PRECYINIT:AX SLICE_X1Y83/SRUSEDMUX:IN SLICE_X1Y83/CEUSEDMUX:IN SLICE_X1Y83/COUTUSED:0 SLICE_X1Y83/CLKINV:CLK SLICE_X1Y83/DCY0:DX SLICE_X1Y83/CCY0:CX SLICE_X1Y83/BCY0:BX SLICE_X1Y83/ACY0:O5 SLICE_X1Y83/DOUTMUX:XOR SLICE_X1Y83/DFFMUX:O5 SLICE_X1Y83/COUTMUX:XOR SLICE_X1Y83/CFFMUX:O5 SLICE_X1Y83/BOUTMUX:XOR SLICE_X1Y83/BFFMUX:O5 SLICE_X1Y83/AOUTMUX:XOR} [get_sites {SLICE_X1Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y83}]
set_property SITE_PIPS {SLICE_X0Y83/CUSED:0 SLICE_X0Y83/BUSED:0 SLICE_X0Y83/SRUSEDMUX:0 SLICE_X0Y83/CEUSEDMUX:IN SLICE_X0Y83/CLKINV:CLK SLICE_X0Y83/AFFMUX:O6} [get_sites {SLICE_X0Y83}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y83}]
set_property SITE_PIPS {SLICE_X2Y83/SRUSEDMUX:0 SLICE_X2Y83/CEUSEDMUX:IN SLICE_X2Y83/CLKINV:CLK SLICE_X2Y83/DFFMUX:O6 SLICE_X2Y83/CFFMUX:O6 SLICE_X2Y83/BFFMUX:O6 SLICE_X2Y83/AFFMUX:O6} [get_sites {SLICE_X2Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y83}]
set_property SITE_PIPS {SLICE_X3Y83/BUSED:0 SLICE_X3Y83/SRUSEDMUX:0 SLICE_X3Y83/CEUSEDMUX:IN SLICE_X3Y83/CLKINV:CLK SLICE_X3Y83/AFFMUX:O6} [get_sites {SLICE_X3Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y83}]
set_property SITE_PIPS {SLICE_X5Y83/SRUSEDMUX:IN SLICE_X5Y83/CEUSEDMUX:IN SLICE_X5Y83/CLKINV:CLK SLICE_X5Y83/AFFMUX:AX} [get_sites {SLICE_X5Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y83}]
set_property SITE_PIPS {SLICE_X4Y83/BUSED:0 SLICE_X4Y83/AUSED:0 SLICE_X4Y83/SRUSEDMUX:IN SLICE_X4Y83/CEUSEDMUX:IN SLICE_X4Y83/CLKINV:CLK SLICE_X4Y83/BFFMUX:BX SLICE_X4Y83/AFFMUX:AX} [get_sites {SLICE_X4Y83}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y83}]
set_property SITE_PIPS {SLICE_X6Y83/DUSED:0 SLICE_X6Y83/CUSED:0 SLICE_X6Y83/BUSED:0 SLICE_X6Y83/AUSED:0 SLICE_X6Y83/SRUSEDMUX:IN SLICE_X6Y83/CEUSEDMUX:1 SLICE_X6Y83/CLKINV:CLK SLICE_X6Y83/BOUTMUX:O5 SLICE_X6Y83/AFFMUX:O5} [get_sites {SLICE_X6Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y83}]
set_property SITE_PIPS {SLICE_X7Y83/AUSED:0} [get_sites {SLICE_X7Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y82}]
set_property SITE_PIPS {SLICE_X1Y82/AUSED:0 SLICE_X1Y82/SRUSEDMUX:IN SLICE_X1Y82/CEUSEDMUX:IN SLICE_X1Y82/CLKINV:CLK SLICE_X1Y82/CFFMUX:CX SLICE_X1Y82/BFFMUX:BX SLICE_X1Y82/AFFMUX:AX} [get_sites {SLICE_X1Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y82}]
set_property SITE_PIPS {SLICE_X0Y82/BUSED:0 SLICE_X0Y82/AUSED:0 SLICE_X0Y82/SRUSEDMUX:IN SLICE_X0Y82/CEUSEDMUX:IN SLICE_X0Y82/CLKINV:CLK SLICE_X0Y82/CFFMUX:CX SLICE_X0Y82/BFFMUX:BX SLICE_X0Y82/AFFMUX:AX} [get_sites {SLICE_X0Y82}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y82}]
set_property SITE_PIPS {SLICE_X2Y82/CUSED:0 SLICE_X2Y82/BUSED:0 SLICE_X2Y82/AUSED:0 SLICE_X2Y82/SRUSEDMUX:IN SLICE_X2Y82/CEUSEDMUX:IN SLICE_X2Y82/A5FFMUX:IN_B SLICE_X2Y82/B5FFMUX:IN_B SLICE_X2Y82/C5FFMUX:IN_B SLICE_X2Y82/CLKINV:CLK SLICE_X2Y82/DFFMUX:DX SLICE_X2Y82/COUTMUX:C5Q SLICE_X2Y82/CFFMUX:O5 SLICE_X2Y82/BOUTMUX:B5Q SLICE_X2Y82/BFFMUX:O5 SLICE_X2Y82/AOUTMUX:A5Q SLICE_X2Y82/AFFMUX:O5} [get_sites {SLICE_X2Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y82}]
set_property SITE_PIPS {SLICE_X3Y82/BUSED:0 SLICE_X3Y82/AUSED:0 SLICE_X3Y82/SRUSEDMUX:IN SLICE_X3Y82/CEUSEDMUX:IN SLICE_X3Y82/CLKINV:CLK SLICE_X3Y82/BOUTMUX:O6 SLICE_X3Y82/BFFMUX:BX SLICE_X3Y82/AFFMUX:AX} [get_sites {SLICE_X3Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y82}]
set_property SITE_PIPS {SLICE_X5Y82/SRUSEDMUX:IN SLICE_X5Y82/CEUSEDMUX:IN SLICE_X5Y82/CLKINV:CLK SLICE_X5Y82/AFFMUX:AX} [get_sites {SLICE_X5Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y82}]
set_property SITE_PIPS {SLICE_X4Y82/CUSED:0 SLICE_X4Y82/BUSED:0 SLICE_X4Y82/AUSED:0 SLICE_X4Y82/SRUSEDMUX:IN SLICE_X4Y82/CEUSEDMUX:IN SLICE_X4Y82/CLKINV:CLK SLICE_X4Y82/DFFMUX:DX SLICE_X4Y82/CFFMUX:CX SLICE_X4Y82/BFFMUX:BX SLICE_X4Y82/AFFMUX:AX} [get_sites {SLICE_X4Y82}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y82}]
set_property SITE_PIPS {SLICE_X6Y82/DUSED:0 SLICE_X6Y82/CUSED:0 SLICE_X6Y82/BUSED:0 SLICE_X6Y82/SRUSEDMUX:IN SLICE_X6Y82/CEUSEDMUX:1 SLICE_X6Y82/A5FFMUX:IN_B SLICE_X6Y82/CLKINV:CLK SLICE_X6Y82/BOUTMUX:O5 SLICE_X6Y82/AOUTMUX:A5Q SLICE_X6Y82/AFFMUX:O6} [get_sites {SLICE_X6Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y81}]
set_property SITE_PIPS {SLICE_X1Y81/CUSED:0 SLICE_X1Y81/BUSED:0 SLICE_X1Y81/AUSED:0 SLICE_X1Y81/SRUSEDMUX:IN SLICE_X1Y81/CEUSEDMUX:IN SLICE_X1Y81/CLKINV:CLK SLICE_X1Y81/CFFMUX:CX SLICE_X1Y81/BFFMUX:BX SLICE_X1Y81/AFFMUX:AX} [get_sites {SLICE_X1Y81}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y81}]
set_property SITE_PIPS {SLICE_X2Y81/DUSED:0 SLICE_X2Y81/CUSED:0 SLICE_X2Y81/BUSED:0 SLICE_X2Y81/AUSED:0 SLICE_X2Y81/SRUSEDMUX:IN SLICE_X2Y81/CEUSEDMUX:IN SLICE_X2Y81/CLKINV:CLK SLICE_X2Y81/DFFMUX:DX SLICE_X2Y81/CFFMUX:CX SLICE_X2Y81/BFFMUX:BX SLICE_X2Y81/AFFMUX:AX} [get_sites {SLICE_X2Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y81}]
set_property SITE_PIPS {SLICE_X3Y81/DUSED:0 SLICE_X3Y81/CUSED:0 SLICE_X3Y81/SRUSEDMUX:IN SLICE_X3Y81/B5FFMUX:IN_B SLICE_X3Y81/A5FFMUX:IN_B SLICE_X3Y81/CEUSEDMUX:IN SLICE_X3Y81/CLKINV:CLK SLICE_X3Y81/DFFMUX:DX SLICE_X3Y81/CFFMUX:CX SLICE_X3Y81/BOUTMUX:B5Q SLICE_X3Y81/BFFMUX:O6 SLICE_X3Y81/AOUTMUX:A5Q SLICE_X3Y81/AFFMUX:O6} [get_sites {SLICE_X3Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y81}]
set_property SITE_PIPS {SLICE_X4Y81/SRUSEDMUX:IN SLICE_X4Y81/CEUSEDMUX:IN SLICE_X4Y81/CLKINV:CLK SLICE_X4Y81/DFFMUX:DX SLICE_X4Y81/CFFMUX:CX SLICE_X4Y81/BFFMUX:BX SLICE_X4Y81/AFFMUX:AX} [get_sites {SLICE_X4Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y80}]
set_property SITE_PIPS {SLICE_X1Y80/SRUSEDMUX:IN SLICE_X1Y80/CEUSEDMUX:IN SLICE_X1Y80/CLKINV:CLK SLICE_X1Y80/AFFMUX:AX} [get_sites {SLICE_X1Y80}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y80}]
set_property SITE_PIPS {SLICE_X2Y80/CUSED:0 SLICE_X2Y80/BUSED:0 SLICE_X2Y80/AUSED:0 SLICE_X2Y80/SRUSEDMUX:IN SLICE_X2Y80/CEUSEDMUX:IN SLICE_X2Y80/CLKINV:CLK SLICE_X2Y80/DFFMUX:DX SLICE_X2Y80/CFFMUX:CX SLICE_X2Y80/BFFMUX:BX SLICE_X2Y80/AFFMUX:AX} [get_sites {SLICE_X2Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y80}]
set_property SITE_PIPS {SLICE_X3Y80/BUSED:0 SLICE_X3Y80/SRUSEDMUX:IN SLICE_X3Y80/A5FFMUX:IN_B SLICE_X3Y80/CEUSEDMUX:IN SLICE_X3Y80/CLKINV:CLK SLICE_X3Y80/DFFMUX:DX SLICE_X3Y80/CFFMUX:CX SLICE_X3Y80/BFFMUX:BX SLICE_X3Y80/AOUTMUX:A5Q SLICE_X3Y80/AFFMUX:O6} [get_sites {SLICE_X3Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X89Y67}]
set_property SITE_PIPS {SLICE_X89Y67/AUSED:0} [get_sites {SLICE_X89Y67}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X89Y63}]
set_property SITE_PIPS {SLICE_X89Y63/BUSED:0 SLICE_X89Y63/AUSED:0} [get_sites {SLICE_X89Y63}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X89Y59}]
set_property SITE_PIPS {SLICE_X89Y59/AUSED:0} [get_sites {SLICE_X89Y59}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X89Y55}]
set_property SITE_PIPS {SLICE_X89Y55/AUSED:0} [get_sites {SLICE_X89Y55}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {<const0>}]
set_property ROUTE { (  { INT_R_X5Y89/VCC_WIRE IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X3Y87/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y87/VCC_WIRE  { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y87/VCC_WIRE IMUX35 CLBLM_M_C6 }  )   (  { INT_R_X3Y86/VCC_WIRE  { IMUX34 CLBLM_L_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y86/VCC_WIRE IMUX5 CLBLM_L_A6 }  )   (  { INT_R_X7Y86/VCC_WIRE IMUX12 CLBLM_M_B6 }  )   (  { INT_L_X2Y85/VCC_WIRE  { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L42 CLBLL_L_D6 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X3Y85/VCC_WIRE  { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X4Y85/VCC_WIRE  { IMUX_L12 CLBLL_LL_B6 }  IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_R_X5Y85/VCC_WIRE IMUX5 CLBLM_L_A6 }  )   (  { INT_L_X2Y84/VCC_WIRE  { IMUX_L43 CLBLL_LL_D6 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L42 CLBLL_L_D6 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X3Y84/VCC_WIRE  { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X4Y84/VCC_WIRE IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_L_X2Y83/VCC_WIRE  { IMUX_L42 CLBLL_L_D6 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X5Y83/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X3Y82/VCC_WIRE  { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y82/VCC_WIRE IMUX12 CLBLM_M_B6 }  )  } [get_nets {<const1>}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NN2BEG0  { SR1BEG_S0 IMUX_L2 CLBLL_LL_A2 }  NR1BEG0 IMUX_L0 CLBLL_L_A3 }  IMUX_L1 CLBLL_LL_A3 }   [get_nets {data4[0]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NW2BEG0 IMUX_L7 CLBLL_LL_A1 }   { SW2BEG0 IMUX_L24 CLBLL_LL_B5 }  IMUX24 CLBLM_M_B5 }   [get_nets {data4[10]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SR1BEG2  { WL1BEG1 IMUX_L27 CLBLL_LL_B4 }  IMUX30 CLBLM_L_C5 }  IMUX35 CLBLM_M_C6 }   [get_nets {data4[11]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NL1BEG_N3 NL1BEG2 IMUX_L3 CLBLL_L_A2 }   [get_nets {data4[12]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NL1BEG0 IMUX_L16 CLBLL_L_B3 }   [get_nets {data4[13]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX1 CLBLM_M_A3 }   [get_nets {data4[14]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 IMUX_L2 CLBLL_LL_A2 }   [get_nets {data4[15]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 IMUX_L27 CLBLL_LL_B4 }   [get_nets {data4[16]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 NL1BEG1 IMUX_L34 CLBLL_L_C6 }   [get_nets {data4[17]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L0 CLBLL_L_A3 }   [get_nets {data4[18]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX_L27 CLBLL_LL_B4 }   [get_nets {data4[19]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NW2BEG0 IMUX_L8 CLBLL_LL_A5 }   { NR1BEG0 IMUX8 CLBLM_M_A5 }  NE2BEG0 IMUX_L17 CLBLL_LL_B3 }   [get_nets {data4[1]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN2BEG0 IMUX_L31 CLBLL_LL_C5 }   [get_nets {data4[20]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }   [get_nets {data4[21]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NR1BEG1 IMUX_L26 CLBLL_L_B4 }   [get_nets {data4[22]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L0 CLBLL_L_A3 }   [get_nets {data4[23]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 IMUX22 CLBLM_M_C3 }   [get_nets {data4[24]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 IMUX_L19 CLBLL_L_B2 }   [get_nets {data4[25]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 IMUX_L23 CLBLL_L_C3 }   [get_nets {data4[26]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 IMUX_L20 CLBLL_L_C2 }   [get_nets {data4[27]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 IMUX_L28 CLBLL_LL_C4 }   [get_nets {data4[28]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 ER1BEG3 IMUX39 CLBLM_L_D3 }   [get_nets {data4[29]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NL1BEG0 IMUX_L24 CLBLL_LL_B5 }   [get_nets {data4[30]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NR1BEG1 GFAN1 IMUX_L47 CLBLL_LL_D5 }   [get_nets {data4[31]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { WL1BEG_N3 IMUX_L7 CLBLL_LL_A1 }   { NL1BEG_N3 NW2BEG3 IMUX_L46 CLBLL_L_D5 }  IMUX1 CLBLM_M_A3 }   [get_nets {data4[9]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SR1BEG_S0 IMUX_L18 CLBLL_LL_B2 }   [get_nets {dma_bottom[10]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L17 CLBLL_LL_B3 }   [get_nets {dma_bottom[11]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 NL1BEG1 IMUX_L1 CLBLL_LL_A3 }   [get_nets {dma_bottom[1]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 NR1BEG3 IMUX_L15 CLBLL_LL_B1 }   [get_nets {dma_bottom[2]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NR1BEG0 IMUX_L24 CLBLL_LL_B5 }   [get_nets {dma_bottom[3]}]
set_property ROUTE  { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {dma_bottom[4]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 IMUX_L29 CLBLL_LL_C2 }   [get_nets {dma_bottom[5]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 IMUX_L38 CLBLL_LL_D3 }   [get_nets {dma_bottom[6]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NW2BEG0 EL1BEG_N3 IMUX_L45 CLBLL_LL_D2 }   [get_nets {dma_bottom[7]}]
set_property ROUTE  { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0 IMUX_L8 CLBLL_LL_A5 }   [get_nets {dma_bottom[8]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 FAN_ALT5 FAN_BOUNCE5 IMUX_L11 CLBLL_LL_A4 }   [get_nets {dma_bottom[9]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WR1BEG1 WW2BEG0  { IMUX_L17 CLBLL_LL_B3 }   { SW2BEG0  { IMUX25 CLBLM_L_B5 }   { FAN_ALT2 FAN_BOUNCE2 IMUX22 CLBLM_M_C3 }   { SL1BEG0  { IMUX17 CLBLM_M_B3 }   { IMUX33 CLBLM_L_C1 }   { FAN_ALT0 FAN_BOUNCE0 IMUX12 CLBLM_M_B6 }   { SL1BEG0  { IMUX25 CLBLM_L_B5 }   { IMUX8 CLBLM_M_A5 }  IMUX32 CLBLM_M_C1 }  IMUX41 CLBLM_L_D1 }   { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX3 CLBLM_L_A2 }  SR1BEG1  { IMUX11 CLBLM_M_A4 }  IMUX43 CLBLM_M_D6 }   { NL1BEG0  { IMUX_L8 CLBLL_LL_A5 }  FAN_ALT0 FAN_BOUNCE0 IMUX_L4 CLBLL_LL_A6 }   { NN2BEG1  { IMUX_L18 CLBLL_LL_B2 }   { NL1BEG0 NW2BEG0  { IMUX8 CLBLM_M_A5 }  IMUX16 CLBLM_L_B3 }  IMUX_L11 CLBLL_LL_A4 }  SR1BEG1  { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L12 CLBLL_LL_B6 }  IMUX_L4 CLBLL_LL_A6 }   [get_nets {dma_buffer_base_r[31]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SR1BEG_S0 IMUX26 CLBLM_L_B4 }   [get_nets {dma_buffer_base_r[31]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 SS2BEG0 SS2BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {dma_buffer_base_r[31]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX10 CLBLM_L_A4 }   [get_nets {dma_buffer_base_r[31]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NN6BEG0 NN2BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {dma_buffer_base_r[31]_i_6_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NN6BEG0 SR1BEG_S0 SR1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {dma_buffer_base_r[31]_i_7_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SR1BEG_S0 IMUX9 CLBLM_L_A5 }   [get_nets {dma_rd_pointer_o_r0[10]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX16 CLBLM_L_B3 }   [get_nets {dma_rd_pointer_o_r0[11]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 NL1BEG0 IMUX23 CLBLM_L_C3 }   [get_nets {dma_rd_pointer_o_r0[12]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SL1BEG2 IMUX4 CLBLM_M_A6 }   [get_nets {dma_rd_pointer_o_r0[1]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SL1BEG3 IMUX6 CLBLM_L_A1 }   [get_nets {dma_rd_pointer_o_r0[2]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SL1BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {dma_rd_pointer_o_r0[3]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 SR1BEG2 IMUX22 CLBLM_M_C3 }   [get_nets {dma_rd_pointer_o_r0[4]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 BYP_ALT2 BYP_BOUNCE2 IMUX6 CLBLM_L_A1 }   [get_nets {dma_rd_pointer_o_r0[5]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SS2BEG3 IMUX38 CLBLM_M_D3 }   [get_nets {dma_rd_pointer_o_r0[6]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SR1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {dma_rd_pointer_o_r0[7]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 IMUX19 CLBLM_L_B2 }   [get_nets {dma_rd_pointer_o_r0[8]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 IMUX20 CLBLM_L_C2 }   [get_nets {dma_rd_pointer_o_r0[9]}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15  { SL1BEG3 WL1BEG2  { NL1BEG2 FAN_ALT6 FAN6 CLBLM_L_CE }   { FAN_ALT1 FAN_BOUNCE1  { FAN_ALT6 FAN6 CLBLM_L_CE }  BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN7 CLBLM_M_CE }  WL1BEG1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  WR1BEG_S0  { NL1BEG_N3 NL1BEG2 FAN_ALT6 FAN6 CLBLM_L_CE }  BYP_ALT7 BYP_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {dma_rd_pointer_o_r[12]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {dma_rd_pointer_o_r_reg[12]_i_24_n_0}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {dma_rd_pointer_o_r_reg[12]_i_25_n_0}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 SE2BEG0  { ER1BEG1 IMUX_L43 CLBLL_LL_D6 }   { IMUX0 CLBLM_L_A3 }  SW2BEG0  { ER1BEG1  { IMUX43 CLBLM_M_D6 }   { IMUX11 CLBLM_M_A4 }   { IMUX12 CLBLM_M_B6 }   { BYP_ALT5 BYP_BOUNCE5 IMUX29 CLBLM_M_C2 }   { IMUX3 CLBLM_L_A2 }  NR1BEG1  { NN2BEG1  { IMUX33 CLBLM_L_C1 }   { IMUX25 CLBLM_L_B5 }  IMUX10 CLBLM_L_A4 }  NL1BEG0  { IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }  IMUX_L2 CLBLL_LL_A2 }   [get_nets {dma_rd_pointer_o_r_reg[12]_i_3_n_1}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {dma_rd_pointer_o_r_reg[12]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {dma_rd_pointer_o_r_reg[4]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {dma_rd_pointer_o_r_reg[8]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX8 CLBLM_M_A5 }   [get_nets {empty_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX7 CLBLM_M_A1 }   [get_nets {empty_i_3_n_0}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SE2BEG1 WL1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX18 CLBLM_M_B2 }   [get_nets {fifo_ack}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 FAN_ALT7 FAN_BOUNCE7 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {fifo_ack_r[0]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { IMUX23 CLBLM_L_C3 }   { SL1BEG3  { IMUX38 CLBLM_M_D3 }  IMUX15 CLBLM_M_B1 }   { NR1BEG3 IMUX39 CLBLM_L_D3 }  WR1BEG_S0 IMUX_L24 CLBLL_LL_B5 }   [get_nets {fifo_right_data[26]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { NE2BEG1 WR1BEG2 IMUX35 CLBLM_M_C6 }   { NW2BEG1 BYP_ALT4 BYP_BOUNCE4  { IMUX_L6 CLBLL_L_A1 }  IMUX_L22 CLBLL_LL_C3 }  BYP_ALT5 BYP_BOUNCE5  { IMUX37 CLBLM_L_D4 }  IMUX5 CLBLM_L_A6 }   [get_nets {fifo_right_data[27]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22  { BYP_ALT0 BYP_BOUNCE0 IMUX26 CLBLM_L_B4 }  NE2BEG0  { WR1BEG1 WR1BEG2  { IMUX_L36 CLBLL_L_D2 }  IMUX_L13 CLBLL_L_B6 }  NW2BEG0  { IMUX16 CLBLM_L_B3 }  IMUX32 CLBLM_M_C1 }   [get_nets {fifo_right_data[28]}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NN2BEG2  { IMUX43 CLBLM_M_D6 }   { IMUX21 CLBLM_L_C4 }   { SR1BEG2 BYP_ALT3 BYP_BOUNCE3  { IMUX7 CLBLM_M_A1 }  FAN_ALT3 FAN_BOUNCE3 IMUX3 CLBLM_L_A2 }  IMUX12 CLBLM_M_B6 }   [get_nets {fifo_right_data[29]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NR1BEG2  { IMUX13 CLBLM_L_B6 }   { IMUX12 CLBLM_M_B6 }   { NL1BEG1  { IMUX1 CLBLM_M_A3 }  IMUX42 CLBLM_L_D6 }  IMUX44 CLBLM_M_D4 }   [get_nets {fifo_right_data[30]}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { SL1BEG0  { IMUX8 CLBLM_M_A5 }  IMUX32 CLBLM_M_C1 }   { NR1BEG0 IMUX33 CLBLM_L_C1 }  NW2BEG0  { IMUX_L8 CLBLL_LL_A5 }   { NL1BEG_N3 IMUX_L30 CLBLL_L_C5 }  NE2BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {fifo_right_data[31]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 EE2BEG1 NR1BEG1  { IMUX2 CLBLM_M_A2 }  IMUX3 CLBLM_L_A2 }   [get_nets {full_i_2_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX14 CLBLM_L_B1 }   [get_nets {full_i_4_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }   [get_nets {full_i_5_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 BYP_ALT2 BYP_BOUNCE2 IMUX6 CLBLM_L_A1 }   [get_nets {full_i_6_n_0}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }   [get_nets {i2s_clk_i_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8  { <10>HCLK_LEAF_CLK_B_TOPL5  { <13>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }  <12>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <11>HCLK_LEAF_CLK_B_TOPL5  { <13>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <12>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <12>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <11>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <10>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <10>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <9>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <9>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <8>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <8>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }  <7>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  <12>HCLK_LEAF_CLK_B_TOPL5  { <13>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <13>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <12>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <12>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <11>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <11>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <10>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <10>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <9>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <9>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <8>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <8>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <7>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <7>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <6>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  <6>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   [get_nets {i2s_clk_i_IBUF_BUFG}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NN2BEG0 WR1BEG1 IMUX_L10 CLBLL_L_A4 }  EE2BEG0  { NE6BEG0 SL1BEG0  { IMUX41 CLBLM_L_D1 }   { IMUX33 CLBLM_L_C1 }  IMUX25 CLBLM_L_B5 }   { IMUX24 CLBLM_M_B5 }   { IMUX8 CLBLM_M_A5 }   { SL1BEG0  { SR1BEG1  { IMUX27 CLBLM_M_B4 }  IMUX28 CLBLM_M_C4 }   { IMUX32 CLBLM_M_C1 }  IMUX17 CLBLM_M_B3 }  BYP_ALT1 BYP_BOUNCE1 IMUX29 CLBLM_M_C2 }   [get_nets {i2s_register_0[0]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { IMUX44 CLBLM_M_D4 }  IMUX28 CLBLM_M_C4 }   [get_nets {i2s_register_0[31]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 NN2BEG2 NW2BEG2  { IMUX35 CLBLM_M_C6 }  IMUX43 CLBLM_M_D6 }   [get_nets {i2s_register_0[31]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3  { IMUX45 CLBLM_M_D2 }  IMUX29 CLBLM_M_C2 }   [get_nets {i2s_register_0[31]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN2BEG0 IMUX_L8 CLBLL_LL_A5 }   [get_nets {i2s_register_0__0[10]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NR1BEG1 IMUX34 CLBLM_L_C6 }   [get_nets {i2s_register_0__0[11]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 IMUX_L9 CLBLL_L_A5 }   [get_nets {i2s_register_0__0[12]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 IMUX_L26 CLBLL_L_B4 }   [get_nets {i2s_register_0__0[13]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX8 CLBLM_M_A5 }   [get_nets {i2s_register_0__0[14]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NE2BEG0 NW2BEG0 IMUX_L7 CLBLL_LL_A1 }   [get_nets {i2s_register_0__0[15]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX1 CLBLM_M_A3 }   [get_nets {i2s_register_0__0[16]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 IMUX_L21 CLBLL_L_C4 }   [get_nets {i2s_register_0__0[17]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 IMUX18 CLBLM_M_B2 }   [get_nets {i2s_register_0__0[18]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX27 CLBLM_M_B4 }   [get_nets {i2s_register_0__0[19]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L24 CLBLL_LL_B5 }   [get_nets {i2s_register_0__0[1]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 IMUX_L22 CLBLL_LL_C3 }   [get_nets {i2s_register_0__0[20]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 IMUX29 CLBLM_M_C2 }   [get_nets {i2s_register_0__0[21]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NN2BEG2 WR1BEG3 IMUX_L14 CLBLL_L_B1 }   [get_nets {i2s_register_0__0[22]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NW2BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {i2s_register_0__0[23]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX28 CLBLM_M_C4 }   [get_nets {i2s_register_0__0[24]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 IMUX23 CLBLM_L_C3 }   [get_nets {i2s_register_0__0[25]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 WW2BEG0 IMUX_L33 CLBLL_L_C1 }   [get_nets {i2s_register_0__0[26]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX37 CLBLM_L_D4 }   [get_nets {i2s_register_0__0[27]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX38 CLBLM_M_D3 }   [get_nets {i2s_register_0__0[28]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NR1BEG3 IMUX46 CLBLM_L_D5 }   [get_nets {i2s_register_0__0[29]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 IMUX_L1 CLBLL_LL_A3 }   [get_nets {i2s_register_0__0[2]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NW2BEG1 NE2BEG1 IMUX_L18 CLBLL_LL_B2 }   [get_nets {i2s_register_0__0[30]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 IMUX_L44 CLBLL_LL_D4 }   [get_nets {i2s_register_0__0[31]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NW2BEG2 BYP_ALT2 BYP_BOUNCE2 IMUX14 CLBLM_L_B1 }   [get_nets {i2s_register_0__0[3]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 IMUX14 CLBLM_L_B1 }   [get_nets {i2s_register_0__0[4]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 WL1BEG1 NN2BEG2 EL1BEG1 IMUX_L42 CLBLL_L_D6 }   [get_nets {i2s_register_0__0[5]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NR1BEG3 IMUX_L31 CLBLL_LL_C5 }   [get_nets {i2s_register_0__0[6]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 IMUX_L18 CLBLL_LL_B2 }   [get_nets {i2s_register_0__0[7]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NW2BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {i2s_register_0__0[8]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 SW2BEG3 ER1BEG_S0 IMUX_L41 CLBLL_L_D1 }   [get_nets {i2s_register_0__0[9]}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14  { SS2BEG2 SL1BEG2  { SE2BEG2  { SL1BEG2 SL1BEG2  { SL1BEG2 WL1BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }   { WL1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { SE2BEG2 WL1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { WL1BEG1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }   { SE2BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  WL1BEG1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }   [get_nets {i2s_register_0_we}]
set_property ROUTE  { CLBLM_M_D  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 SS2BEG1  { SW2BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }   { FAN_ALT7 FAN7 CLBLM_M_CE }  SE2BEG1  { SS2BEG1  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  SW2BEG1  { SW2BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }  SL1BEG1  { FAN_ALT6 FAN_L6 CLBLL_L_CE }  SW2BEG1  { SS2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  CLBLM_LOGIC_OUTS15  { SL1BEG3 FAN_ALT3 FAN_BOUNCE3 FAN_ALT7 FAN7 CLBLM_M_CE }   { WL1BEG2 FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT3 FAN_BOUNCE3 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {i2s_register_10}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NL1BEG_N3 NE2BEG3 NW2BEG3 IMUX_L6 CLBLL_L_A1 }   [get_nets {i2s_register_1[0]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NN2BEG1 IMUX_L2 CLBLL_LL_A2 }   [get_nets {i2s_register_1[10]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX33 CLBLM_L_C1 }   [get_nets {i2s_register_1[11]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L0 CLBLL_L_A3 }   [get_nets {i2s_register_1[12]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 IMUX_L19 CLBLL_L_B2 }   [get_nets {i2s_register_1[13]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX1 CLBLM_M_A3 }   [get_nets {i2s_register_1[14]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 IMUX_L1 CLBLL_LL_A3 }   [get_nets {i2s_register_1[15]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 ER1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {i2s_register_1[16]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 IMUX_L20 CLBLL_L_C2 }   [get_nets {i2s_register_1[17]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX24 CLBLM_M_B5 }   [get_nets {i2s_register_1[18]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 IMUX18 CLBLM_M_B2 }   [get_nets {i2s_register_1[19]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 IMUX_L18 CLBLL_LL_B2 }   [get_nets {i2s_register_1[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WW2BEG0 ER1BEG1 IMUX_L35 CLBLL_LL_C6 }   [get_nets {i2s_register_1[20]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX35 CLBLM_M_C6 }   [get_nets {i2s_register_1[21]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NW2BEG1 IMUX_L25 CLBLL_L_B5 }   [get_nets {i2s_register_1[22]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX0 CLBLM_L_A3 }   [get_nets {i2s_register_1[23]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 IMUX29 CLBLM_M_C2 }   [get_nets {i2s_register_1[24]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NR1BEG2 IMUX20 CLBLM_L_C2 }   [get_nets {i2s_register_1[25]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WW2BEG0 ER1BEG1 IMUX_L20 CLBLL_L_C2 }   [get_nets {i2s_register_1[26]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NR1BEG3 IMUX39 CLBLM_L_D3 }   [get_nets {i2s_register_1[27]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NW2BEG3 EL1BEG2 SL1BEG2 IMUX45 CLBLM_M_D2 }   [get_nets {i2s_register_1[28]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 IMUX37 CLBLM_L_D4 }   [get_nets {i2s_register_1[29]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NL1BEG1 IMUX_L2 CLBLL_LL_A2 }   [get_nets {i2s_register_1[2]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 NN2BEG2 IMUX_L27 CLBLL_LL_B4 }   [get_nets {i2s_register_1[30]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WW2BEG1 ER1BEG2 IMUX_L45 CLBLL_LL_D2 }   [get_nets {i2s_register_1[31]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX19 CLBLM_L_B2 }   [get_nets {i2s_register_1[3]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX13 CLBLM_L_B6 }   [get_nets {i2s_register_1[4]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 NN2BEG3 IMUX_L37 CLBLL_L_D4 }   [get_nets {i2s_register_1[5]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 IMUX_L22 CLBLL_LL_C3 }   [get_nets {i2s_register_1[6]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L24 CLBLL_LL_B5 }   [get_nets {i2s_register_1[7]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NR1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {i2s_register_1[8]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 IMUX_L39 CLBLL_L_D3 }   [get_nets {i2s_register_1[9]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NL1BEG_N3  { NW2BEG3 FAN_ALT1 FAN_BOUNCE1 IMUX_L18 CLBLL_LL_B2 }  NR1BEG3 FAN_ALT1 FAN_BOUNCE1  { IMUX18 CLBLM_M_B2 }  BYP_ALT4 BYP4 CLBLM_M_BX }  IMUX16 CLBLM_L_B3 }   [get_nets {i2s_register_4[2]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NW2BEG1 IMUX_L17 CLBLL_LL_B3 }  NL1BEG0  { IMUX16 CLBLM_L_B3 }  IMUX32 CLBLM_M_C1 }   [get_nets {i2s_register_4[3]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NL1BEG1  { WR1BEG2 IMUX_L28 CLBLL_LL_C4 }   { IMUX34 CLBLM_L_C6 }  FAN_ALT2 FAN_BOUNCE2 IMUX40 CLBLM_M_D1 }   [get_nets {i2s_register_4[4]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { WL1BEG_N3  { NN2BEG0 IMUX_L39 CLBLL_L_D3 }  IMUX_L31 CLBLL_LL_C5 }  IMUX8 CLBLM_M_A5 }   [get_nets {i2s_register_4[5]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { NE2BEG3 IMUX_L29 CLBLL_LL_C2 }   { NN2BEG3 IMUX15 CLBLM_M_B1 }  WR1BEG_S0 IMUX_L40 CLBLL_LL_D1 }   [get_nets {i2s_register_4[6]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3  { NL1BEG2 IMUX28 CLBLM_M_C4 }   { IMUX46 CLBLM_L_D5 }  WR1BEG_S0 IMUX_L47 CLBLL_LL_D5 }   [get_nets {i2s_register_4[7]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NL1BEG0 NR1BEG0 IMUX9 CLBLM_L_A5 }   { WL1BEG0 IMUX_L1 CLBLL_LL_A3 }  IMUX43 CLBLM_M_D6 }   [get_nets {i2s_register_4[8]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9  { SR1BEG2  { WL1BEG1  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  IMUX21 CLBLM_L_C4 }  SL1BEG1  { SW2BEG1  { SS2BEG1  { IMUX_L11 CLBLL_LL_A4 }   { FAN_ALT6 FAN_L6 CLBLL_L_CE }  ER1BEG2  { NE2BEG2  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  IMUX_L44 CLBLL_LL_D4 }  IMUX45 CLBLM_M_D2 }   { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   { SL1BEG1  { IMUX26 CLBLM_L_B4 }   { SL1BEG1  { SS2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }   { IMUX10 CLBLM_L_A4 }  SL1BEG1  { WL1BEG0 SR1BEG1  { SL1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }   { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   { IMUX10 CLBLM_L_A4 }   { IMUX35 CLBLM_M_C6 }   { IMUX18 CLBLM_M_B2 }  IMUX2 CLBLM_M_A2 }  IMUX3 CLBLM_L_A2 }   { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }   [get_nets {i2s_register_4_we}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 SL1BEG0 ER1BEG1  { SL1BEG1  { SL1BEG1  { SE2BEG1 ER1BEG2  { CTRL0 CLBLM_L_SR }  CTRL1 CLBLM_M_SR }   { SL1BEG1 ER1BEG2 CTRL_L0 CLBLL_L_SR }  ER1BEG2  { EL1BEG1 ER1BEG2 CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  ER1BEG2  { CTRL_L1 CLBLL_LL_SR }   { CTRL_L0 CLBLL_L_SR }  EL1BEG1  { SE2BEG1  { ER1BEG2 NR1BEG2  { NR1BEG2  { CTRL1 CLBLM_M_SR }  NR1BEG2  { NL1BEG1  { IMUX34 CLBLM_L_C6 }   { IMUX10 CLBLM_L_A4 }   { NL1BEG0  { EL1BEG_N3  { EL1BEG2 NR1BEG2  { CTRL0 CLBLM_L_SR }  NR1BEG2 CTRL0 CLBLM_L_SR }  ER1BEG_S0 IMUX1 CLBLM_M_A3 }  IMUX0 CLBLM_L_A3 }  IMUX41 CLBLM_L_D1 }  CTRL1 CLBLM_M_SR }  CTRL1 CLBLM_M_SR }  NR1BEG1 WR1BEG2  { CTRL0 CLBLM_L_SR }   { SR1BEG2  { CTRL0 CLBLM_L_SR }  CTRL1 CLBLM_M_SR }  CTRL1 CLBLM_M_SR }  ER1BEG2  { CTRL_L1 CLBLL_LL_SR }   { CTRL_L0 CLBLL_L_SR }  NR1BEG2  { NL1BEG1  { WR1BEG2 CTRL1 CLBLM_M_SR }  BYP_ALT4 BYP_BOUNCE4 CTRL_L1 CLBLL_LL_SR }   { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  ER1BEG2  { NR1BEG2  { CTRL_L1 CLBLL_LL_SR }   { CTRL_L0 CLBLL_L_SR }  NR1BEG2  { NR1BEG2  { EL1BEG1 ER1BEG2 CTRL_L1 CLBLL_LL_SR }   { NR1BEG2  { CTRL_L0 CLBLL_L_SR }  CTRL_L1 CLBLL_LL_SR }   { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   { CTRL_L0 CLBLL_L_SR }  NE2BEG2 NR1BEG2  { NR1BEG2  { NR1BEG2 CTRL1 CLBLM_M_SR }  CTRL1 CLBLM_M_SR }  CTRL1 CLBLM_M_SR }   [get_nets {i2s_rst_i_IBUF}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_1 CLK_HROW_BOT_R_CK_BUFG_CASCO2 CLK_BUFG_BUFGCTRL1_I0 }   [get_nets {i2s_sck_i_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL1_O CLK_BUFG_CK_GCLK1 CLK_BUFG_REBUF_R_CK_GCLK1_BOT CLK_HROW_CK_MUX_OUT_L9 CLK_HROW_CK_HCLK_OUT_L9 CLK_HROW_CK_BUFHCLK_L9  { <10>HCLK_LEAF_CLK_B_TOPL4 <13>GCLK_L_B10_EAST CLK1 CLBLM_M_CLK }  <11>HCLK_LEAF_CLK_B_TOPL4  { <15>GCLK_L_B10_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <14>GCLK_L_B10_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <14>GCLK_L_B10_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <13>GCLK_L_B10_EAST CLK0 CLBLM_L_CLK }   { <13>GCLK_L_B10_WEST CLK_L1 CLBLL_LL_CLK }  <12>GCLK_L_B10_EAST CLK1 CLBLM_M_CLK }   [get_nets {i2s_sck_i_IBUF_BUFG}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NW2BEG0 WR1BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {i2s_sd_o_OBUF}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0  { NE2BEG0  { NN2BEG0  { IMUX40 CLBLM_M_D1 }   { BYP_ALT0 BYP_BOUNCE0  { IMUX10 CLBLM_L_A4 }   { IMUX18 CLBLM_M_B2 }   { IMUX26 CLBLM_L_B4 }   { IMUX28 CLBLM_M_C4 }   { IMUX2 CLBLM_M_A2 }   { IMUX42 CLBLM_L_D6 }  IMUX20 CLBLM_L_C2 }  NR1BEG0  { IMUX40 CLBLM_M_D1 }   { IMUX33 CLBLM_L_C1 }   { IMUX8 CLBLM_M_A5 }   { NL1BEG_N3  { IMUX29 CLBLM_M_C2 }  IMUX5 CLBLM_L_A6 }   { IMUX41 CLBLM_L_D1 }   { IMUX25 CLBLM_L_B5 }  IMUX17 CLBLM_M_B3 }   { IMUX24 CLBLM_M_B5 }   { NR1BEG0  { IMUX41 CLBLM_L_D1 }   { IMUX0 CLBLM_L_A3 }  IMUX33 CLBLM_L_C1 }   { IMUX1 CLBLM_M_A3 }   { BYP_ALT0 BYP0 CLBLM_L_AX }  IMUX40 CLBLM_M_D1 }  NR1BEG0  { NN2BEG0  { IMUX_L0 CLBLL_L_A3 }   { BYP_ALT0 BYP_BOUNCE0  { IMUX_L26 CLBLL_L_B4 }   { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L42 CLBLL_L_D6 }  IMUX_L20 CLBLL_L_C2 }  EL1BEG_N3 IMUX14 CLBLM_L_B1 }  NR1BEG0  { EL1BEG_N3 IMUX29 CLBLM_M_C2 }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {i2s_ws_i_IBUF}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {i_i2s_to_wb_tx/fifo_ready_r_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 IMUX12 CLBLM_M_B6 }   [get_nets {i_i2s_to_wb_tx/fifo_ready_s}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NE2BEG0  { IMUX9 CLBLM_L_A5 }   { IMUX1 CLBLM_M_A3 }  IMUX32 CLBLM_M_C1 }   { NL1BEG_N3  { NR1BEG3 NE2BEG3 IMUX37 CLBLM_L_D4 }  NE2BEG3  { IMUX15 CLBLM_M_B1 }   { IMUX38 CLBLM_M_D3 }   { IMUX14 CLBLM_L_B1 }   { NL1BEG2  { IMUX11 CLBLM_M_A4 }   { IMUX3 CLBLM_L_A2 }   { IMUX35 CLBLM_M_C6 }   { IMUX27 CLBLM_M_B4 }   { IMUX19 CLBLM_L_B2 }   { IMUX44 CLBLM_M_D4 }  IMUX20 CLBLM_L_C2 }   { IMUX37 CLBLM_L_D4 }  IMUX23 CLBLM_L_C3 }   { ER1BEG1  { EE2BEG1  { BYP_ALT4 BYP4 CLBLM_M_BX }  IMUX27 CLBLM_M_B4 }   { SL1BEG1  { IMUX43 CLBLM_M_D6 }   { IMUX2 CLBLM_M_A2 }   { IMUX27 CLBLM_M_B4 }  BYP_ALT4 BYP_BOUNCE4 IMUX22 CLBLM_M_C3 }   { IMUX19 CLBLM_L_B2 }   { IMUX3 CLBLM_L_A2 }   { IMUX42 CLBLM_L_D6 }  IMUX20 CLBLM_L_C2 }  NR1BEG0  { IMUX_L32 CLBLL_LL_C1 }   { IMUX_L25 CLBLL_L_B5 }   { IMUX_L1 CLBLL_LL_A3 }   { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L9 CLBLL_L_A5 }   { IMUX_L41 CLBLL_L_D1 }  IMUX_L33 CLBLL_L_C1 }   [get_nets {i_i2s_to_wb_tx/i2s_ws_i_r_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { WW2BEG3  { WR1BEG1  { IMUX_L19 CLBLL_L_B2 }   { IMUX_L10 CLBLL_L_A4 }   { IMUX_L11 CLBLL_LL_A4 }   { IMUX_L34 CLBLL_L_C6 }  BYP_ALT1 BYP_BOUNCE1  { GFAN1 IMUX_L39 CLBLL_L_D3 }   { IMUX_L29 CLBLL_LL_C2 }  IMUX_L27 CLBLL_LL_B4 }   { IMUX24 CLBLM_M_B5 }   { IMUX39 CLBLM_L_D3 }   { NL1BEG_N3  { IMUX45 CLBLM_M_D2 }   { NR1BEG3  { IMUX47 CLBLM_M_D5 }   { IMUX46 CLBLM_L_D5 }   { IMUX31 CLBLM_M_C5 }   { IMUX30 CLBLM_L_C5 }   { IMUX15 CLBLM_M_B1 }   { IMUX6 CLBLM_L_A1 }   { IMUX7 CLBLM_M_A1 }  FAN_ALT3 FAN_BOUNCE3 IMUX13 CLBLM_L_B6 }   { IMUX22 CLBLM_M_C3 }   { FAN_ALT5 FAN_BOUNCE5 IMUX19 CLBLM_L_B2 }   { IMUX6 CLBLM_L_A1 }   { IMUX30 CLBLM_L_C5 }  IMUX46 CLBLM_L_D5 }   { SR1BEG_S0  { IMUX34 CLBLM_L_C6 }   { SR1BEG1  { IMUX12 CLBLM_M_B6 }   { IMUX44 CLBLM_M_D4 }   { IMUX4 CLBLM_M_A6 }  IMUX28 CLBLM_M_C4 }   { IMUX25 CLBLM_L_B5 }  IMUX9 CLBLM_L_A5 }  IMUX8 CLBLM_M_A5 }  IMUX15 CLBLM_M_B1 }   [get_nets {i_i2s_to_wb_tx/i2s_ws_i_r_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX9 CLBLM_L_A5 }   [get_nets {i_i2s_to_wb_tx/sd_r[0]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 EL1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {i_i2s_to_wb_tx/sd_r[10]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX16 CLBLM_L_B3 }   [get_nets {i_i2s_to_wb_tx/sd_r[11]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 BYP_ALT5 BYP_BOUNCE5 IMUX21 CLBLM_L_C4 }   [get_nets {i_i2s_to_wb_tx/sd_r[12]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX36 CLBLM_L_D2 }   [get_nets {i_i2s_to_wb_tx/sd_r[13]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 WL1BEG2 IMUX_L5 CLBLL_L_A6 }   [get_nets {i_i2s_to_wb_tx/sd_r[14]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L16 CLBLL_L_B3 }   [get_nets {i_i2s_to_wb_tx/sd_r[15]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NE2BEG1 IMUX18 CLBLM_M_B2 }   [get_nets {i_i2s_to_wb_tx/sd_r[16]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 IMUX2 CLBLM_M_A2 }   [get_nets {i_i2s_to_wb_tx/sd_r[17]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SR1BEG3 SS2BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {i_i2s_to_wb_tx/sd_r[18]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX17 CLBLM_M_B3 }   [get_nets {i_i2s_to_wb_tx/sd_r[19]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 SR1BEG1 SR1BEG2 IMUX21 CLBLM_L_C4 }   [get_nets {i_i2s_to_wb_tx/sd_r[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NR1BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {i_i2s_to_wb_tx/sd_r[20]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX16 CLBLM_L_B3 }   [get_nets {i_i2s_to_wb_tx/sd_r[21]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NR1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {i_i2s_to_wb_tx/sd_r[22]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX17 CLBLM_M_B3 }   [get_nets {i_i2s_to_wb_tx/sd_r[23]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SS2BEG1 IMUX35 CLBLM_M_C6 }   [get_nets {i_i2s_to_wb_tx/sd_r[24]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 IMUX45 CLBLM_M_D2 }   [get_nets {i_i2s_to_wb_tx/sd_r[25]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NN2BEG3 IMUX29 CLBLM_M_C2 }   [get_nets {i_i2s_to_wb_tx/sd_r[26]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NR1BEG2 IMUX28 CLBLM_M_C4 }   [get_nets {i_i2s_to_wb_tx/sd_r[27]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 IMUX45 CLBLM_M_D2 }   [get_nets {i_i2s_to_wb_tx/sd_r[28]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 SL1BEG3 IMUX47 CLBLM_M_D5 }   [get_nets {i_i2s_to_wb_tx/sd_r[29]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX36 CLBLM_L_D2 }   [get_nets {i_i2s_to_wb_tx/sd_r[2]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NW2BEG3 SR1BEG3 IMUX_L7 CLBLL_LL_A1 }   [get_nets {i_i2s_to_wb_tx/sd_r[30]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NN2BEG3 IMUX14 CLBLM_L_B1 }   [get_nets {i_i2s_to_wb_tx/sd_r[3]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 BYP_ALT5 BYP_BOUNCE5 IMUX23 CLBLM_L_C3 }   [get_nets {i_i2s_to_wb_tx/sd_r[4]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX36 CLBLM_L_D2 }   [get_nets {i_i2s_to_wb_tx/sd_r[5]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SW2BEG3 IMUX_L23 CLBLL_L_C3 }   [get_nets {i_i2s_to_wb_tx/sd_r[6]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 IMUX_L12 CLBLL_LL_B6 }   [get_nets {i_i2s_to_wb_tx/sd_r[7]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NL1BEG0 IMUX_L31 CLBLL_LL_C5 }   [get_nets {i_i2s_to_wb_tx/sd_r[8]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 IMUX_L37 CLBLL_L_D4 }   [get_nets {i_i2s_to_wb_tx/sd_r[9]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NR1BEG1  { IMUX26 CLBLM_L_B4 }   { IMUX42 CLBLM_L_D6 }  IMUX34 CLBLM_L_C6 }   [get_nets {i_i2s_to_wb_tx_if/fifo_ack_s}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WL1BEG_N3 WR1BEG1  { IMUX34 CLBLM_L_C6 }  SR1BEG1 SS2BEG1  { IMUX35 CLBLM_M_C6 }  SL1BEG1  { IMUX18 CLBLM_M_B2 }  IMUX35 CLBLM_M_C6 }   { NW2BEG0 EL1BEG_N3 IMUX22 CLBLM_M_C3 }  NR1BEG0  { IMUX32 CLBLM_M_C1 }  IMUX9 CLBLM_L_A5 }   [get_nets {i_i2s_to_wb_tx_if/fifo_empty}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {i_i2s_to_wb_tx_if/i2s_ws_i_r_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { FAN_ALT6 FAN_BOUNCE6  { IMUX41 CLBLM_L_D1 }  IMUX33 CLBLM_L_C1 }  IMUX19 CLBLM_L_B2 }   [get_nets {i_i2s_to_wb_tx_if/i2s_ws_i_s}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 SR1BEG3 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {i_i2s_to_wb_tx_if/i_i2s_to_wb_fifo_fsm/next_state[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX0 CLBLM_L_A3 }   { NL1BEG_N3  { IMUX14 CLBLM_L_B1 }   { IMUX22 CLBLM_M_C3 }   { IMUX30 CLBLM_L_C5 }  IMUX46 CLBLM_L_D5 }   { SR1BEG1 WW2BEG1  { IMUX36 CLBLM_L_D2 }  IMUX20 CLBLM_L_C2 }  IMUX8 CLBLM_M_A5 }   [get_nets {i_i2s_to_wb_tx_if/i_i2s_to_wb_fifo_fsm/state_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { WL1BEG0 WL1BEG_N3  { IMUX39 CLBLM_L_D3 }  IMUX23 CLBLM_L_C3 }   { BYP_ALT5 BYP_BOUNCE5  { IMUX37 CLBLM_L_D4 }   { IMUX21 CLBLM_L_C4 }  IMUX31 CLBLM_M_C5 }   { IMUX3 CLBLM_L_A2 }   { IMUX19 CLBLM_L_B2 }  IMUX11 CLBLM_M_A4 }   [get_nets {i_i2s_to_wb_tx_if/i_i2s_to_wb_fifo_fsm/state_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { FAN_ALT7 FAN_BOUNCE7  { IMUX10 CLBLM_L_A4 }  IMUX16 CLBLM_L_B3 }   { WR1BEG3 SW2BEG2  { IMUX14 CLBLM_L_B1 }   { IMUX37 CLBLM_L_D4 }  IMUX21 CLBLM_L_C4 }   { IMUX36 CLBLM_L_D2 }   { IMUX28 CLBLM_M_C4 }   { IMUX20 CLBLM_L_C2 }  IMUX4 CLBLM_M_A6 }   [get_nets {i_i2s_to_wb_tx_if/i_i2s_to_wb_fifo_fsm/state_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { IMUX29 CLBLM_M_C2 }   { BYP_ALT3 BYP_BOUNCE3  { IMUX39 CLBLM_L_D3 }   { IMUX23 CLBLM_L_C3 }  IMUX7 CLBLM_M_A1 }   { IMUX13 CLBLM_L_B6 }   { SL1BEG2 WW2BEG2  { IMUX13 CLBLM_L_B6 }   { IMUX46 CLBLM_L_D5 }  IMUX30 CLBLM_L_C5 }  IMUX5 CLBLM_L_A6 }   [get_nets {i_i2s_to_wb_tx_if/i_i2s_to_wb_fifo_fsm/state_reg_n_0_[3]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NL1BEG_N3 NN2BEG3 IMUX_L7 CLBLL_LL_A1 }  NR1BEG0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX_L8 CLBLL_LL_A5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NE2BEG0 IMUX0 CLBLM_L_A3 }  IMUX_L25 CLBLL_L_B5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[10]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NL1BEG_N3  { IMUX_L30 CLBLL_L_C5 }  NE2BEG3 IMUX14 CLBLM_L_B1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[11]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NW2BEG1  { EL1BEG0 IMUX1 CLBLM_M_A3 }  IMUX_L10 CLBLL_L_A4 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NL1BEG1  { WR1BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX_L19 CLBLL_L_B2 }  BYP_ALT5 BYP_L5 CLBLL_L_BX }  IMUX9 CLBLM_L_A5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { NW2BEG3 IMUX_L30 CLBLL_L_C5 }  NR1BEG3 IMUX15 CLBLM_M_B1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[3]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NL1BEG0 NL1BEG_N3  { EL1BEG2 IMUX28 CLBLM_M_C4 }   { BYP_ALT6 BYP_BOUNCE6 BYP_ALT7 BYP_L7 CLBLL_L_DX }  IMUX_L46 CLBLL_L_D5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[4]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 NL1BEG2  { NE2BEG2  { SE2BEG2 WL1BEG1 WL1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX5 CLBLM_L_A6 }  IMUX_L3 CLBLL_L_A2 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[5]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 NE2BEG2  { NW2BEG2 IMUX_L19 CLBLL_L_B2 }  IMUX44 CLBLM_M_D4 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[6]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NN2BEG0  { IMUX9 CLBLM_L_A5 }  WR1BEG1 WW2BEG0 ER1BEG1 ER1BEG2  { BYP_ALT2 BYP_L2 CLBLL_L_CX }  IMUX_L21 CLBLL_L_C4 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[7]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { WL1BEG_N3 NW2BEG0  { BYP_ALT7 BYP_L7 CLBLL_L_DX }  IMUX_L39 CLBLL_L_D3 }  NL1BEG_N3 NW2BEG3 IMUX13 CLBLM_L_B6 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[8]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3  { WR1BEG_S0 NL1BEG_N3 EE2BEG3 IMUX30 CLBLM_L_C5 }  FAN_ALT3 FAN_BOUNCE3 IMUX_L3 CLBLL_L_A2 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_buffer_base_r_reg_n_0_[9]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { WW2BEG2 ER1BEG3 EL1BEG2 IMUX43 CLBLM_M_D6 }  SW2BEG2  { BYP_ALT3 BYP_L3 CLBLL_LL_CX }  IMUX_L22 CLBLL_LL_C3 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/dma_rd_pointer_o_r_reg_n_0_[12]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { WW2BEG0  { ER1BEG1 ER1BEG2 IMUX6 CLBLM_L_A1 }   { IMUX26 CLBLM_L_B4 }   { SS2BEG0  { IMUX2 CLBLM_M_A2 }   { IMUX18 CLBLM_M_B2 }   { FAN_ALT4 FAN_BOUNCE4  { IMUX45 CLBLM_M_D2 }  IMUX5 CLBLM_L_A6 }   { SS2BEG0 IMUX32 CLBLM_M_C1 }  IMUX32 CLBLM_M_C1 }  IMUX42 CLBLM_L_D6 }   { BYP_ALT0 BYP_BOUNCE0 IMUX28 CLBLM_M_C4 }  IMUX24 CLBLM_M_B5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/fifo_full}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NE2BEG2 WR1BEG3  { SR1BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX3 CLBLM_L_A2 }  IMUX32 CLBLM_M_C1 }   { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/rd_ptr[0]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NR1BEG3  { NE2BEG3 SL1BEG3 WL1BEG2 IMUX29 CLBLM_M_C2 }  FAN_ALT1 FAN_BOUNCE1  { IMUX2 CLBLM_M_A2 }  IMUX18 CLBLM_M_B2 }  SR1BEG_S0 IMUX10 CLBLM_L_A4 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/rd_ptr[1]}]
set_property ROUTE  { CLBLM_L_C CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { EE2BEG0  { IMUX0 CLBLM_L_A3 }   { IMUX32 CLBLM_M_C1 }  IMUX17 CLBLM_M_B3 }  IMUX9 CLBLM_L_A5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/reading}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NN2BEG0 IMUX40 CLBLM_M_D1 }   { NL1BEG_N3  { IMUX21 CLBLM_L_C4 }  IMUX46 CLBLM_L_D5 }  IMUX0 CLBLM_L_A3 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/wr_ptr[0]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NR1BEG1 NL1BEG0 NL1BEG_N3 IMUX45 CLBLM_M_D2 }  FAN_ALT6 FAN_BOUNCE6 IMUX33 CLBLM_L_C1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/wr_ptr[1]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NE6BEG0 SL1BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/writing}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { SL1BEG3  { SS2BEG3 SR1BEG_S0 IMUX10 CLBLM_L_A4 }   { IMUX23 CLBLM_L_C3 }   { FAN_ALT3 FAN_BOUNCE3 IMUX19 CLBLM_L_B2 }  IMUX6 CLBLM_L_A1 }  EE2BEG3 IMUX31 CLBLM_M_C5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/writing0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { NR1BEG3 IMUX47 CLBLM_M_D5 }  SR1BEG_S0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_i2s_to_wb_dma_fsm/next_state[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { FAN_ALT4 FAN_BOUNCE4 IMUX29 CLBLM_M_C2 }   { SL1BEG0 IMUX17 CLBLM_M_B3 }  NL1BEG_N3  { IMUX22 CLBLM_M_C3 }  FAN_ALT1 FAN_BOUNCE1 IMUX18 CLBLM_M_B2 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_i2s_to_wb_dma_fsm/state[0]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { NN2BEG2  { IMUX27 CLBLM_M_B4 }   { IMUX4 CLBLM_M_A6 }  IMUX35 CLBLM_M_C6 }  NE2BEG2 WR1BEG3  { IMUX15 CLBLM_M_B1 }  SR1BEG3 IMUX31 CLBLM_M_C5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_i2s_to_wb_dma_fsm/state[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3 IMUX22 CLBLM_M_C3 }   { IMUX17 CLBLM_M_B3 }   { SW2BEG0 ER1BEG1 IMUX27 CLBLM_M_B4 }  IMUX1 CLBLM_M_A3 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_i2s_to_wb_dma_fsm/state[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NE6BEG0 NL1BEG_N3  { BYP_ALT3 BYP_BOUNCE3 IMUX15 CLBLM_M_B1 }  IMUX29 CLBLM_M_C2 }   { NR1BEG0  { IMUX24 CLBLM_M_B5 }   { BYP_ALT0 BYP_BOUNCE0 IMUX44 CLBLM_M_D4 }  IMUX9 CLBLM_L_A5 }  NL1BEG_N3 IMUX22 CLBLM_M_C3 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_i2s_to_wb_dma_fsm/state[3]}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15  { WR1BEG_S0 IMUX_L40 CLBLL_LL_D1 }  NL1BEG2  { NN2BEG2 FAN_ALT7 FAN_BOUNCE7 IMUX16 CLBLM_L_B3 }   { IMUX28 CLBLM_M_C4 }   { IMUX12 CLBLM_M_B6 }  IMUX11 CLBLM_M_A4 }   [get_nets {i_i2s_to_wb_tx_if/wbm_right_stb_o}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NE2BEG1 WR1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {mem_reg_0_3_30_31_i_1_n_0}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 WR1BEG1 SW2BEG0 IMUX25 CLBLM_L_B5 }   [get_nets {mem_reg_0_3_30_31_i_3_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2  { IMUX29 CLBLM_M_C2 }   { IMUX38 CLBLM_M_D3 }  SW2BEG2 ER1BEG3 IMUX47 CLBLM_M_D5 }   [get_nets {mem_reg_0_3_30_31_i_4_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { IMUX0 CLBLM_L_A3 }  IMUX40 CLBLM_M_D1 }   [get_nets {mem_reg_0_3_30_31_i_5_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { IMUX43 CLBLM_M_D6 }   { IMUX3 CLBLM_L_A2 }  SR1BEG2 IMUX45 CLBLM_M_D2 }   [get_nets {mem_reg_0_3_30_31_i_6_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8  { SL1BEG0 IMUX16 CLBLM_L_B3 }  BYP_ALT1 BYP_BOUNCE1 BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {rd_ptr[0]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { BYP_ALT3 BYP_BOUNCE3 BYP_ALT6 BYP_BOUNCE6 BYP_ALT7 BYP7 CLBLM_L_DX }  EE2BEG2  { IMUX5 CLBLM_L_A6 }  IMUX4 CLBLM_M_A6 }   [get_nets {rd_ptr[1]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX6 CLBLM_L_A1 }   [get_nets {state[0]_i_2__0_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14  { IMUX44 CLBLM_M_D4 }  NW2BEG2 EL1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {state[0]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 SL1BEG2  { SL1BEG2 FAN_ALT7 FAN_BOUNCE7  { IMUX40 CLBLM_M_D1 }  IMUX24 CLBLM_M_B5 }  IMUX28 CLBLM_M_C4 }   [get_nets {state[1]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { SL1BEG3  { IMUX38 CLBLM_M_D3 }   { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }   { NR1BEG3  { IMUX7 CLBLM_M_A1 }   { IMUX31 CLBLM_M_C5 }  IMUX15 CLBLM_M_B1 }   { IMUX31 CLBLM_M_C5 }  IMUX7 CLBLM_M_A1 }   [get_nets {state[3]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NW6BEG1 WL1BEG_N3 SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_ack_o_OBUF}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NL1BEG_N3 NL1BEG2 IMUX3 CLBLM_L_A2 }   [get_nets {wbs_addr_i_IBUF[0]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 WL1BEG_N3 WL1BEG2 IMUX6 CLBLM_L_A1 }   [get_nets {wbs_addr_i_IBUF[10]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 SW2BEG0 SW2BEG0 IMUX10 CLBLM_L_A4 }   [get_nets {wbs_addr_i_IBUF[11]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW2BEG0 WR1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {wbs_addr_i_IBUF[12]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 WW2BEG0 IMUX26 CLBLM_L_B4 }   [get_nets {wbs_addr_i_IBUF[13]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 WL1BEG_N3 WL1BEG2 IMUX14 CLBLM_L_B1 }   [get_nets {wbs_addr_i_IBUF[14]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 SW2BEG0 SW2BEG0 IMUX25 CLBLM_L_B5 }   [get_nets {wbs_addr_i_IBUF[15]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW2BEG0 WR1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {wbs_addr_i_IBUF[16]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 WW2BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {wbs_addr_i_IBUF[17]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 WL1BEG_N3 WL1BEG2 IMUX6 CLBLM_L_A1 }   [get_nets {wbs_addr_i_IBUF[18]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 SW2BEG0 SW2BEG0 IMUX10 CLBLM_L_A4 }   [get_nets {wbs_addr_i_IBUF[19]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NN6BEG0 NN6BEG0 WR1BEG1 WR1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {wbs_addr_i_IBUF[1]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WL1BEG2 WL1BEG1 WR1BEG3  { SR1BEG3  { WL1BEG2  { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }   { IMUX_L15 CLBLL_LL_B1 }   { SW2BEG3  { IMUX15 CLBLM_M_B1 }   { IMUX46 CLBLM_L_D5 }   { IMUX30 CLBLM_L_C5 }   { IMUX7 CLBLM_M_A1 }   { SL1BEG3  { IMUX22 CLBLM_M_C3 }   { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }   { IMUX31 CLBLM_M_C5 }   { IMUX47 CLBLM_M_D5 }  SS2BEG3 IMUX16 CLBLM_L_B3 }  FAN_ALT3 FAN_BOUNCE3  { IMUX_L29 CLBLL_LL_C2 }  IMUX_L11 CLBLL_LL_A4 }   { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L7 CLBLL_LL_A1 }  NN2BEG3  { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L7 CLBLL_LL_A1 }   { SR1BEG3 IMUX_L7 CLBLL_LL_A1 }  NR1BEG3 NW2BEG3  { IMUX14 CLBLM_L_B1 }  BYP_ALT3 BYP_BOUNCE3 IMUX7 CLBLM_M_A1 }   [get_nets {wbs_addr_i_IBUF[2]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WR1BEG1  { NN2BEG1  { IMUX_L11 CLBLL_LL_A4 }  NR1BEG1  { IMUX_L11 CLBLL_LL_A4 }   { NW2BEG1 NN2BEG1  { IMUX19 CLBLM_L_B2 }  IMUX2 CLBLM_M_A2 }   { FAN_ALT2 FAN_BOUNCE2 FAN_ALT3 FAN_BOUNCE3 IMUX_L27 CLBLL_LL_B4 }  NL1BEG0  { IMUX_L24 CLBLL_LL_B5 }  IMUX_L8 CLBLL_LL_A5 }   { WL1BEG_N3  { SR1BEG_S0  { IMUX17 CLBLM_M_B3 }   { IMUX26 CLBLM_L_B4 }  IMUX2 CLBLM_M_A2 }  IMUX31 CLBLM_M_C5 }   { NL1BEG0  { IMUX_L32 CLBLL_LL_C1 }  IMUX_L8 CLBLL_LL_A5 }  WR1BEG2  { IMUX36 CLBLM_L_D2 }   { IMUX12 CLBLM_M_B6 }   { NL1BEG1  { IMUX26 CLBLM_L_B4 }   { IMUX9 CLBLM_L_A5 }  EL1BEG0 IMUX_L17 CLBLL_LL_B3 }   { IMUX35 CLBLM_M_C6 }   { IMUX44 CLBLM_M_D4 }   { IMUX21 CLBLM_L_C4 }  IMUX4 CLBLM_M_A6 }   [get_nets {wbs_addr_i_IBUF[3]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW2BEG3 WW4BEG0 WW2BEG3  { WR1BEG1  { NL1BEG0  { IMUX_L8 CLBLL_LL_A5 }  NN2BEG0  { NN2BEG0 WR1BEG1  { IMUX11 CLBLM_M_A4 }  IMUX25 CLBLM_L_B5 }   { SR1BEG_S0  { IMUX_L2 CLBLL_LL_A2 }  SR1BEG1 IMUX_L12 CLBLL_LL_B6 }   { IMUX_L17 CLBLL_LL_B3 }  IMUX_L1 CLBLL_LL_A3 }   { SW2BEG0  { IMUX24 CLBLM_M_B5 }   { IMUX32 CLBLM_M_C1 }  IMUX40 CLBLM_M_D1 }  IMUX_L2 CLBLL_LL_A2 }  WW2BEG3  { SR1BEG_S0  { IMUX2 CLBLM_M_A2 }   { IMUX34 CLBLM_L_C6 }   { IMUX42 CLBLM_L_D6 }  SR1BEG1  { IMUX19 CLBLM_L_B2 }   { IMUX28 CLBLM_M_C4 }   { IMUX27 CLBLM_M_B4 }  IMUX4 CLBLM_M_A6 }   { NL1BEG_N3  { IMUX6 CLBLM_L_A1 }  EL1BEG2  { IMUX_L27 CLBLL_LL_B4 }  IMUX_L28 CLBLL_LL_C4 }  IMUX16 CLBLM_L_B3 }   [get_nets {wbs_addr_i_IBUF[4]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 WW2BEG0 IMUX10 CLBLM_L_A4 }   [get_nets {wbs_addr_i_IBUF[5]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 WL1BEG_N3 WL1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {wbs_addr_i_IBUF[6]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 SW2BEG0 SW2BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {wbs_addr_i_IBUF[7]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW2BEG0 WR1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {wbs_addr_i_IBUF[8]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 WW2BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {wbs_addr_i_IBUF[9]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 EE2BEG0  { IMUX32 CLBLM_M_C1 }   { IMUX40 CLBLM_M_D1 }  IMUX17 CLBLM_M_B3 }   [get_nets {wbs_cyc_i_IBUF}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN6BEG0 LV_L0 NN6BEG3 NL1BEG2 NL1BEG1  { NN2BEG1  { EL1BEG0 IMUX1 CLBLM_M_A3 }  IMUX_L10 CLBLL_L_A4 }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {wbs_data_i_IBUF[0]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 EL1BEG_N3 ER1BEG_S0  { NR1BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { BYP_ALT1 BYP_L1 CLBLL_LL_AX }  IMUX_L25 CLBLL_L_B5 }   [get_nets {wbs_data_i_IBUF[10]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 EE2BEG0  { EL1BEG_N3 IMUX15 CLBLM_M_B1 }   { ER1BEG1 IMUX11 CLBLM_M_A4 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {wbs_data_i_IBUF[11]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NW2BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NE2BEG0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }  NR1BEG0 BYP_ALT0  { BYP_L0 CLBLL_L_AX }  BYP_BOUNCE0 IMUX_L4 CLBLL_LL_A6 }   [get_nets {wbs_data_i_IBUF[12]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 EL1BEG_N3  { NR1BEG3 EL1BEG2  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  IMUX_L12 CLBLL_LL_B6 }  EL1BEG2 BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {wbs_data_i_IBUF[13]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NE6BEG0 NE2BEG0 NN6BEG0  { NN2BEG0 SR1BEG_S0 IMUX2 CLBLM_M_A2 }  NL1BEG_N3  { FAN_ALT5 FAN_BOUNCE5 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX5 CLBLM_L_A6 }   [get_nets {wbs_data_i_IBUF[14]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NE2BEG0 NE6BEG0  { NE2BEG0 SL1BEG0  { WW2BEG0 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  SE2BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {wbs_data_i_IBUF[15]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN6BEG0 NN6BEG0  { NN2BEG0  { NR1BEG0 NN2BEG0 IMUX_L16 CLBLL_L_B3 }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  NE2BEG0 NR1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {wbs_data_i_IBUF[16]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NW6BEG0 NN6BEG0 NN6BEG0 NE6BEG0 WR1BEG1  { NL1BEG0  { FAN_ALT0 FAN_BOUNCE0 BYP_ALT2 BYP_L2 CLBLL_L_CX }  FAN_ALT3 FAN_BOUNCE3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  SR1BEG1 BYP_ALT2 BYP_L2 CLBLL_L_CX }   [get_nets {wbs_data_i_IBUF[17]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NW6BEG0 NN2BEG0 NN6BEG0  { EL1BEG_N3  { NE2BEG3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP4 CLBLM_M_BX }  EL1BEG2 NR1BEG2 IMUX5 CLBLM_L_A6 }  NE2BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {wbs_data_i_IBUF[18]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 NN6BEG0 NN6BEG0 WR1BEG1  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX13 CLBLM_L_B6 }   { BYP_ALT4 BYP4 CLBLM_M_BX }  WR1BEG2 NN2BEG2 SR1BEG2 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {wbs_data_i_IBUF[19]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN6BEG0 LV_L0 NN6BEG3  { EE2BEG3 WR1BEG_S0 IMUX24 CLBLM_M_B5 }  NE2BEG3  { NE2BEG3 SL1BEG3 SR1BEG_S0 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  SL1BEG3 ER1BEG_S0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {wbs_data_i_IBUF[1]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NW6BEG0 NN2BEG0 NN6BEG0 EL1BEG_N3  { SL1BEG3  { ER1BEG_S0 BYP_ALT1 BYP1 CLBLM_M_AX }  SR1BEG_S0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {wbs_data_i_IBUF[20]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0  { NE2BEG0 IMUX32 CLBLM_M_C1 }  EL1BEG_N3  { BYP_ALT3 BYP3 CLBLM_M_CX }  FAN_ALT3 FAN_BOUNCE3 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {wbs_data_i_IBUF[21]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NE2BEG0  { NR1BEG0  { IMUX17 CLBLM_M_B3 }  WR1BEG1 IMUX_L19 CLBLL_L_B2 }  BYP_ALT0 BYP_BOUNCE0 IMUX28 CLBLM_M_C4 }   [get_nets {wbs_data_i_IBUF[22]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 NN6BEG0 NE2BEG0  { SE2BEG0 ER1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   { BYP_ALT0 BYP_L0 CLBLL_L_AX }  NE2BEG0 SL1BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {wbs_data_i_IBUF[23]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NR1BEG0 NL1BEG_N3 NE2BEG3  { EL1BEG2 NR1BEG2 WR1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT1 FAN_BOUNCE1 BYP_ALT2 BYP2 CLBLM_L_CX }  BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {wbs_data_i_IBUF[24]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 EL1BEG_N3  { EL1BEG2  { SE2BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }  BYP_ALT5 BYP_L5 CLBLL_L_BX }  EE2BEG3 BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {wbs_data_i_IBUF[25]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NE6BEG0 EL1BEG_N3  { ER1BEG_S0 SL1BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { IMUX7 CLBLM_M_A1 }  NE2BEG3 SL1BEG3 WW2BEG3 BYP_ALT7 BYP_L7 CLBLL_L_DX }   [get_nets {wbs_data_i_IBUF[26]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0  { EE2BEG0 NR1BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }  NL1BEG_N3  { EL1BEG2 NR1BEG2 BYP_ALT2 BYP_L2 CLBLL_L_CX }  EE2BEG3 BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {wbs_data_i_IBUF[27]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 EL1BEG_N3 NR1BEG3  { NN2BEG3 IMUX_L23 CLBLL_L_C3 }  EL1BEG2 BYP_ALT5  { BYP5 CLBLM_L_BX }  BYP_BOUNCE5 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {wbs_data_i_IBUF[28]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NW2BEG0 EL1BEG_N3  { SL1BEG3 ER1BEG_S0 IMUX32 CLBLM_M_C1 }   { IMUX_L23 CLBLL_L_C3 }  SE2BEG3 IMUX38 CLBLM_M_D3 }   [get_nets {wbs_data_i_IBUF[29]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN6BEG0 LV_L0 NN6BEG3 SR1BEG3 ER1BEG_S0  { NR1BEG0  { EE2BEG0 WR1BEG1 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  EL1BEG_N3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {wbs_data_i_IBUF[2]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN2BEG0 NL1BEG_N3 EL1BEG2 EL1BEG1  { NR1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  IMUX_L33 CLBLL_L_C1 }   [get_nets {wbs_data_i_IBUF[30]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NW6BEG0  { NE2BEG0  { EL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP4 CLBLM_M_BX }  SL1BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  EL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {wbs_data_i_IBUF[31]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NE6BEG0 NN2BEG0 NL1BEG_N3  { NW2BEG3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4  { BYP4 CLBLM_M_BX }  BYP_BOUNCE4 BYP_ALT5 BYP5 CLBLM_L_BX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {wbs_data_i_IBUF[3]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 LV_L0 NW6BEG3 EL1BEG2  { ER1BEG3 SS2BEG3  { SW2BEG3 ER1BEG_S0 BYP_ALT0 BYP0 CLBLM_L_AX }  BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {wbs_data_i_IBUF[4]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 LV_L0 NE6BEG3 NW2BEG3 EL1BEG2  { IMUX_L36 CLBLL_L_D2 }   { SE2BEG2 NR1BEG2 WR1BEG3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  SL1BEG2 IMUX_L36 CLBLL_L_D2 }   [get_nets {wbs_data_i_IBUF[5]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NN6BEG0 NE6BEG0 NE6BEG0 NL1BEG_N3  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { WR1BEG_S0 SW2BEG3 SE2BEG3 NE2BEG3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }  NW2BEG3 SW2BEG2 BYP_ALT2 BYP_L2 CLBLL_L_CX }   [get_nets {wbs_data_i_IBUF[6]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NE6BEG0 NL1BEG_N3 NN2BEG3  { NL1BEG2 EL1BEG1  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_L0 CLBLL_L_AX }  BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {wbs_data_i_IBUF[7]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 EL1BEG_N3  { NE2BEG3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   { ER1BEG_S0 SS2BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  NR1BEG3 IMUX15 CLBLM_M_B1 }   [get_nets {wbs_data_i_IBUF[8]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NL1BEG_N3 NE2BEG3  { NR1BEG3  { NN2BEG3 SR1BEG3 SR1BEG_S0 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  NR1BEG3 BYP_ALT7 BYP_L7 CLBLL_L_DX }  IMUX_L37 CLBLL_L_D4 }   [get_nets {wbs_data_i_IBUF[9]}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NN6BEG0 NW6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NW6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN2BEG0 BYP_ALT0 BYP_BOUNCE0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[10]}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NW6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN2BEG2 NL1BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[11]}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 LV_L0 NW6BEG3 NL1BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[12]}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 NN2BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[13]}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NW6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[14]}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NR1BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {wbs_data_o_OBUF[14]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NW6BEG0 LV_L0 NN6BEG3 NN6BEG3 SR1BEG3 SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[15]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 WR1BEG1 WR1BEG2 IMUX_L4 CLBLL_LL_A6 }   [get_nets {wbs_data_o_OBUF[15]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 NW6BEG1 NN6BEG1 NR1BEG1 NN2BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[16]}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NW6BEG0 EL1BEG_N3 IMUX_L15 CLBLL_LL_B1 }   [get_nets {wbs_data_o_OBUF[16]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 WR1BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[17]}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NN6BEG0 LV_L0 NN6BEG3 NN6BEG3 WR1BEG_S0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[18]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NW2BEG1 IMUX_L10 CLBLL_L_A4 }   [get_nets {wbs_data_o_OBUF[18]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 NN6BEG1 NN6BEG1 NN2BEG1 NN6BEG1 NN6BEG1 NW6BEG1 NN6BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[19]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NW2BEG1 IMUX_L17 CLBLL_LL_B3 }   [get_nets {wbs_data_o_OBUF[19]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 NN6BEG1 NW6BEG1 NW6BEG1 NN2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[1]}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 NN2BEG1 IMUX_L18 CLBLL_LL_B2 }   [get_nets {wbs_data_o_OBUF[1]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NW6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN2BEG2 NL1BEG1 NN2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[20]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NN6BEG1 NW6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NW6BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[21]}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NN2BEG2 IMUX27 CLBLM_M_B4 }   [get_nets {wbs_data_o_OBUF[21]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[22]}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NN6BEG0 NN6BEG0 LV_L0 NN6BEG3 NW6BEG3 WL1BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[23]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 WR1BEG1 IMUX_L3 CLBLL_L_A2 }   [get_nets {wbs_data_o_OBUF[23]_inst_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NN6BEG2 NN6BEG2 NN6BEG2 WW2BEG1 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 WW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[24]}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NR1BEG2 IMUX29 CLBLM_M_C2 }   [get_nets {wbs_data_o_OBUF[24]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 NN6BEG1 NN6BEG1 WW2BEG0 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[25]}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 WL1BEG1 IMUX_L26 CLBLL_L_B4 }   [get_nets {wbs_data_o_OBUF[25]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NW6BEG2 SW2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[26]}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 NW6BEG2 NN6BEG2 NE6BEG2 NN2BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 WR1BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[27]}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 WL1BEG2 IMUX_L21 CLBLL_L_C4 }   [get_nets {wbs_data_o_OBUF[27]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NW6BEG2 SW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[28]}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NR1BEG3 WR1BEG_S0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {wbs_data_o_OBUF[28]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12  { SW2BEG0  { SR1BEG1  { IMUX28 CLBLM_M_C4 }  IMUX11 CLBLM_M_A4 }  IMUX25 CLBLM_L_B5 }   { WW2BEG0  { SR1BEG1  { SL1BEG1  { IMUX_L10 CLBLL_L_A4 }   { SR1BEG2  { IMUX_L5 CLBLL_L_A6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L30 CLBLL_L_C5 }   { IMUX_L18 CLBLL_LL_B2 }  IMUX_L11 CLBLL_LL_A4 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L35 CLBLL_LL_C6 }  SE2BEG1 IMUX18 CLBLM_M_B2 }  ER1BEG1  { IMUX42 CLBLM_L_D6 }   { IMUX20 CLBLM_L_C2 }  IMUX19 CLBLM_L_B2 }   { IMUX_L32 CLBLL_LL_C1 }  IMUX_L24 CLBLL_LL_B5 }   [get_nets {wbs_data_o_OBUF[28]_inst_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 SL1BEG3  { WL1BEG2  { SR1BEG3  { WL1BEG2  { SR1BEG3  { SL1BEG3  { IMUX_L23 CLBLL_L_C3 }   { IMUX_L6 CLBLL_L_A1 }  IMUX_L14 CLBLL_L_B1 }   { SR1BEG_S0 IMUX_L9 CLBLL_L_A5 }   { IMUX_L7 CLBLL_LL_A1 }   { IMUX_L15 CLBLL_LL_B1 }  IMUX_L24 CLBLL_LL_B5 }  IMUX_L29 CLBLL_LL_C2 }   { SL1BEG3  { IMUX15 CLBLM_M_B1 }   { IMUX7 CLBLM_M_A1 }  IMUX31 CLBLM_M_C5 }  SR1BEG_S0 IMUX26 CLBLM_L_B4 }   { IMUX21 CLBLM_L_C4 }   { IMUX36 CLBLM_L_D2 }  IMUX13 CLBLM_L_B6 }   { IMUX_L22 CLBLL_LL_C3 }  IMUX_L15 CLBLL_LL_B1 }   [get_nets {wbs_data_o_OBUF[28]_inst_i_4_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NW6BEG3 NW6BEG3 NN6BEG3 NN6BEG3 NN6BEG3 NN6BEG3 NN6BEG3 NN6BEG3 SR1BEG3 BYP_ALT0 BYP_BOUNCE0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[29]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NN6BEG1 WW2BEG0 NN6BEG1 NN6BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[2]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 WR1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {wbs_data_o_OBUF[2]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 NW6BEG1 NN6BEG1 NN2BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[30]}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 NW6BEG3 NN6BEG3 NN6BEG3 NN6BEG3 NN6BEG3 NN6BEG3 NN6BEG3 NN2BEG3 NL1BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[31]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 WR1BEG1  { WR1BEG2  { NN2BEG2  { IMUX_L13 CLBLL_L_B6 }   { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L5 CLBLL_L_A6 }   { IMUX_L36 CLBLL_L_D2 }   { IMUX_L43 CLBLL_LL_D6 }  EE2BEG2 WR1BEG3  { IMUX6 CLBLM_L_A1 }  SR1BEG3 SL1BEG3  { WL1BEG2 NN2BEG3 IMUX_L30 CLBLL_L_C5 }  IMUX23 CLBLM_L_C3 }  NL1BEG1  { IMUX_L17 CLBLL_LL_B3 }   { FAN_ALT2 FAN_BOUNCE2 IMUX_L16 CLBLL_L_B3 }   { IMUX_L9 CLBLL_L_A5 }   { IMUX_L41 CLBLL_L_D1 }   { IMUX_L34 CLBLL_L_C6 }  IMUX_L1 CLBLL_LL_A3 }  IMUX41 CLBLM_L_D1 }   [get_nets {wbs_data_o_OBUF[31]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 WR1BEG2  { NL1BEG1  { WR1BEG2  { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L13 CLBLL_L_B6 }   { IMUX_L4 CLBLL_LL_A6 }  IMUX_L5 CLBLL_L_A6 }  NW2BEG1  { IMUX_L10 CLBLL_L_A4 }   { IMUX_L42 CLBLL_L_D6 }   { IMUX_L33 CLBLL_L_C1 }   { IMUX_L25 CLBLL_L_B5 }   { FAN_ALT2 FAN_BOUNCE2  { IMUX_L30 CLBLL_L_C5 }   { IMUX_L46 CLBLL_L_D5 }   { IMUX_L40 CLBLL_LL_D1 }  IMUX_L32 CLBLL_LL_C1 }  EL1BEG0 IMUX0 CLBLM_L_A3 }   { IMUX21 CLBLM_L_C4 }  IMUX36 CLBLM_L_D2 }   [get_nets {wbs_data_o_OBUF[31]_inst_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WL1BEG1  { NW2BEG2  { IMUX_L11 CLBLL_LL_A4 }   { IMUX_L36 CLBLL_L_D2 }   { IMUX_L19 CLBLL_L_B2 }  IMUX_L3 CLBLL_L_A2 }   { IMUX20 CLBLM_L_C2 }   { NN2BEG2  { IMUX5 CLBLM_L_A6 }  WR1BEG3  { SR1BEG3  { IMUX_L15 CLBLL_LL_B1 }  FAN_ALT3 FAN_BOUNCE3 IMUX_L21 CLBLL_L_C4 }   { IMUX_L29 CLBLL_LL_C2 }   { IMUX_L6 CLBLL_L_A1 }   { IMUX_L38 CLBLL_LL_D3 }   { IMUX_L37 CLBLL_L_D4 }   { IMUX_L23 CLBLL_L_C3 }  IMUX_L14 CLBLL_L_B1 }  IMUX42 CLBLM_L_D6 }   [get_nets {wbs_data_o_OBUF[31]_inst_i_4_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NN6BEG1 WW2BEG0 NN6BEG1 NN6BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[3]}]
set_property ROUTE  { CLBLM_L_B CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 NN2BEG3 IMUX14 CLBLM_L_B1 }   [get_nets {wbs_data_o_OBUF[3]_inst_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NN6BEG2 NN6BEG2 NW6BEG2 NN2BEG2 NL1BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[4]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NN6BEG1 SR1BEG1 SR1BEG2 IMUX30 CLBLM_L_C5 }   [get_nets {wbs_data_o_OBUF[4]_inst_i_2_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 NN6BEG3 NN6BEG3 NN6BEG3 WR1BEG_S0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[5]}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NN6BEG2 NW6BEG2 NW6BEG2 NN6BEG2 NR1BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[6]}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NN2BEG2 IMUX_L28 CLBLL_LL_C4 }   [get_nets {wbs_data_o_OBUF[6]_inst_i_2_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NN6BEG3 NW6BEG3 NN6BEG3 NN6BEG3 WR1BEG_S0 BYP_ALT0 BYP_BOUNCE0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[7]}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 NW2BEG1 IMUX41 CLBLM_L_D1 }   [get_nets {wbs_data_o_OBUF[7]_inst_i_2_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NN6BEG0 NW6BEG0 NN6BEG0 NW6BEG0 NE2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {wbs_data_o_OBUF[8]}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 NN6BEG3 NN6BEG3 NN6BEG3 NW6BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {wbs_data_o_OBUF[9]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 ER1BEG1 EE2BEG1  { BYP_ALT5 BYP_BOUNCE5  { IMUX31 CLBLM_M_C5 }  IMUX47 CLBLM_M_D5 }  IMUX18 CLBLM_M_B2 }   [get_nets {wbs_stb_i_IBUF}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 EE2BEG3  { IMUX38 CLBLM_M_D3 }   { IMUX22 CLBLM_M_C3 }  IMUX15 CLBLM_M_B1 }   [get_nets {wbs_we_i_IBUF}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 EL1BEG1 NE2BEG1  { IMUX11 CLBLM_M_A4 }   { IMUX10 CLBLM_L_A4 }  SL1BEG1 WW2BEG1 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {wr_ptr[1]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NL1BEG2 NN2BEG2  { NL1BEG1 EE2BEG1 IMUX35 CLBLM_M_C6 }   { FAN_ALT5 FAN_BOUNCE5 IMUX3 CLBLM_L_A2 }   { IMUX13 CLBLM_L_B6 }  IMUX20 CLBLM_L_C2 }   [get_nets {wr_ptr[1]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WL1BEG0 WL1BEG_N3  { IMUX30 CLBLM_L_C5 }  SR1BEG_S0  { IMUX9 CLBLM_L_A5 }  IMUX26 CLBLM_L_B4 }   [get_nets {wr_ptr[1]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX43 CLBLM_M_D6 }   [get_nets {wr_ptr[1]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NE2BEG2 WR1BEG3  { SR1BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX3 CLBLM_L_A2 }  IMUX32 CLBLM_M_C1 }   { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRA0}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NR1BEG3  { NE2BEG3 SL1BEG3 WL1BEG2 IMUX29 CLBLM_M_C2 }  FAN_ALT1 FAN_BOUNCE1  { IMUX2 CLBLM_M_A2 }  IMUX18 CLBLM_M_B2 }  SR1BEG_S0 IMUX10 CLBLM_L_A4 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRA1}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRA2}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRA3}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRA4}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NE2BEG2 WR1BEG3  { SR1BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX3 CLBLM_L_A2 }  IMUX32 CLBLM_M_C1 }   { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRB0}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NR1BEG3  { NE2BEG3 SL1BEG3 WL1BEG2 IMUX29 CLBLM_M_C2 }  FAN_ALT1 FAN_BOUNCE1  { IMUX2 CLBLM_M_A2 }  IMUX18 CLBLM_M_B2 }  SR1BEG_S0 IMUX10 CLBLM_L_A4 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRB1}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRB2}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRB3}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRB4}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NE2BEG2 WR1BEG3  { SR1BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX3 CLBLM_L_A2 }  IMUX32 CLBLM_M_C1 }   { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRC0}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NR1BEG3  { NE2BEG3 SL1BEG3 WL1BEG2 IMUX29 CLBLM_M_C2 }  FAN_ALT1 FAN_BOUNCE1  { IMUX2 CLBLM_M_A2 }  IMUX18 CLBLM_M_B2 }  SR1BEG_S0 IMUX10 CLBLM_L_A4 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRC1}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRC2}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRC3}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRC4}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NN2BEG0 IMUX40 CLBLM_M_D1 }   { NL1BEG_N3  { IMUX21 CLBLM_L_C4 }  IMUX46 CLBLM_L_D5 }  IMUX0 CLBLM_L_A3 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRD0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NR1BEG1 NL1BEG0 NL1BEG_N3 IMUX45 CLBLM_M_D2 }  FAN_ALT6 FAN_BOUNCE6 IMUX33 CLBLM_L_C1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRD1}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRD2}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRD3}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/ADDRD4}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DIA0}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DIA1}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DIB0}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DIB1}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DIC0}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DIC1}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DID0}]
set_property ROUTE { (  { INT_L_X0Y91/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y92/GND_WIRE GFAN0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_R_X5Y87/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }   { FAN_ALT3 FAN3 CLBLM_M_DI }   { IMUX47 CLBLM_M_D5 }   { IMUX44 CLBLM_M_D4 }   { IMUX38 CLBLM_M_D3 }   { BYP_ALT3 BYP3 CLBLM_M_CX }   { IMUX31 CLBLM_M_C5 }   { IMUX28 CLBLM_M_C4 }  IMUX22 CLBLM_M_C3 }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }   { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_R_X3Y86/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y85/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y84/GND_WIRE GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y84/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_L_X2Y83/GND_WIRE GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  )  } [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DID1}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NR1BEG2  { IMUX13 CLBLM_L_B6 }   { IMUX12 CLBLM_M_B6 }   { NL1BEG1  { IMUX1 CLBLM_M_A3 }  IMUX42 CLBLM_L_D6 }  IMUX44 CLBLM_M_D4 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DOA0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { SL1BEG0  { IMUX8 CLBLM_M_A5 }  IMUX32 CLBLM_M_C1 }   { NR1BEG0 IMUX33 CLBLM_L_C1 }  NW2BEG0  { IMUX_L8 CLBLL_LL_A5 }   { NL1BEG_N3 IMUX_L30 CLBLL_L_C5 }  NE2BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DOA1}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { IMUX23 CLBLM_L_C3 }   { SL1BEG3  { IMUX38 CLBLM_M_D3 }  IMUX15 CLBLM_M_B1 }   { NR1BEG3 IMUX39 CLBLM_L_D3 }  WR1BEG_S0 IMUX_L24 CLBLL_LL_B5 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DOB0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { NE2BEG1 WR1BEG2 IMUX35 CLBLM_M_C6 }   { NW2BEG1 BYP_ALT4 BYP_BOUNCE4  { IMUX_L6 CLBLL_L_A1 }  IMUX_L22 CLBLL_LL_C3 }  BYP_ALT5 BYP_BOUNCE5  { IMUX37 CLBLM_L_D4 }  IMUX5 CLBLM_L_A6 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DOB1}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22  { BYP_ALT0 BYP_BOUNCE0 IMUX26 CLBLM_L_B4 }  NE2BEG0  { WR1BEG1 WR1BEG2  { IMUX_L36 CLBLL_L_D2 }  IMUX_L13 CLBLL_L_B6 }  NW2BEG0  { IMUX16 CLBLM_L_B3 }  IMUX32 CLBLM_M_C1 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DOC0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NN2BEG2  { IMUX43 CLBLM_M_D6 }   { IMUX21 CLBLM_L_C4 }   { SR1BEG2 BYP_ALT3 BYP_BOUNCE3  { IMUX7 CLBLM_M_A1 }  FAN_ALT3 FAN_BOUNCE3 IMUX3 CLBLM_L_A2 }  IMUX12 CLBLM_M_B6 }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/DOC1}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8  { <10>HCLK_LEAF_CLK_B_TOPL5  { <13>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }  <12>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <11>HCLK_LEAF_CLK_B_TOPL5  { <13>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <12>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <12>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <11>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <10>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <10>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <9>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <9>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <8>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <8>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }  <7>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  <12>HCLK_LEAF_CLK_B_TOPL5  { <13>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <13>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <12>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <12>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <11>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <11>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <10>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <10>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <9>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <9>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <8>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <8>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <7>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <7>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <6>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  <6>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/WCLK}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NE2BEG1 WR1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {i_i2s_to_wb_tx_if/i_tx_dma_right/i_fifo/mem_reg_0_3_30_31/WE}]
