[
    {
        "BriefDescription": "Nonzero segbase 1 bubble",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.BUBBLE",
        "SampleAfterValue": "200000",
        "UMask": "0x97"
    },
    {
        "BriefDescription": "Nonzero segbase load 1 bubble",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.LD_BUBBLE",
        "SampleAfterValue": "200000",
        "UMask": "0x91"
    },
    {
        "BriefDescription": "Load splits",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.LD_SPLIT",
        "SampleAfterValue": "200000",
        "UMask": "0x9"
    },
    {
        "BriefDescription": "Load splits (At Retirement)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.LD_SPLIT.AR",
        "SampleAfterValue": "200000",
        "UMask": "0x89"
    },
    {
        "BriefDescription": "Nonzero segbase ld-op-st 1 bubble",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.RMW_BUBBLE",
        "SampleAfterValue": "200000",
        "UMask": "0x94"
    },
    {
        "BriefDescription": "ld-op-st splits",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.RMW_SPLIT",
        "SampleAfterValue": "200000",
        "UMask": "0x8c"
    },
    {
        "BriefDescription": "Memory references that cross an 8-byte boundary.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.SPLIT",
        "SampleAfterValue": "200000",
        "UMask": "0xf"
    },
    {
        "BriefDescription": "Memory references that cross an 8-byte boundary (At Retirement)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.SPLIT.AR",
        "SampleAfterValue": "200000",
        "UMask": "0x8f"
    },
    {
        "BriefDescription": "Nonzero segbase store 1 bubble",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.ST_BUBBLE",
        "SampleAfterValue": "200000",
        "UMask": "0x92"
    },
    {
        "BriefDescription": "Store splits",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.ST_SPLIT",
        "SampleAfterValue": "200000",
        "UMask": "0xa"
    },
    {
        "BriefDescription": "Store splits (Ar Retirement)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x5",
        "EventName": "MISALIGN_MEM_REF.ST_SPLIT.AR",
        "SampleAfterValue": "200000",
        "UMask": "0x8a"
    },
    {
        "BriefDescription": "L1 hardware prefetch request",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x7",
        "EventName": "PREFETCH.HW_PREFETCH",
        "SampleAfterValue": "2000000",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x7",
        "EventName": "PREFETCH.PREFETCHNTA",
        "SampleAfterValue": "200000",
        "UMask": "0x88"
    },
    {
        "BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x7",
        "EventName": "PREFETCH.PREFETCHT0",
        "SampleAfterValue": "200000",
        "UMask": "0x81"
    },
    {
        "BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT1 instructions executed.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x7",
        "EventName": "PREFETCH.PREFETCHT1",
        "SampleAfterValue": "200000",
        "UMask": "0x82"
    },
    {
        "BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT2 instructions executed.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x7",
        "EventName": "PREFETCH.PREFETCHT2",
        "SampleAfterValue": "200000",
        "UMask": "0x84"
    },
    {
        "BriefDescription": "Any Software prefetch",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x7",
        "EventName": "PREFETCH.SOFTWARE_PREFETCH",
        "SampleAfterValue": "200000",
        "UMask": "0xf"
    },
    {
        "BriefDescription": "Any Software prefetch",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x7",
        "EventName": "PREFETCH.SOFTWARE_PREFETCH.AR",
        "SampleAfterValue": "200000",
        "UMask": "0x8f"
    },
    {
        "BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x7",
        "EventName": "PREFETCH.SW_L2",
        "SampleAfterValue": "200000",
        "UMask": "0x86"
    }
]
