// Seed: 1871051113
module module_0 (
    output supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wire id_4,
    input supply1 id_5
);
  logic id_7;
  ;
  wire id_8[-1  &  -1 : -1], id_9;
  wire id_10;
  ;
  wire id_11;
  assign id_0 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3,
    output tri id_4
);
  parameter [(  -1  ) : -1] id_6 = (-1);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_4,
      id_2
  );
endmodule
