$date
	Tue May  9 12:38:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_dmem $end
$scope module uut $end
$var wire 16 ! addr [15:0] $end
$var wire 16 " readdata [15:0] $end
$var wire 1 # write_enable $end
$var wire 16 $ writedata [15:0] $end
$var wire 1 % clk $end
$upscope $end
$upscope $end
$scope module tb_dmem $end
$scope module uut1 $end
$var wire 1 & ENABLE $end
$var reg 1 % CLOCK $end
$var reg 1 ' start_clock $end
$var real 1 ( clock_off $end
$var real 1 ) clock_on $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r5 )
r5 (
0'
x&
0%
bx $
x#
bx "
bx !
$end
#100
1'
1&
#150
1%
#200
0%
#250
1%
#300
0%
#350
1%
#400
0%
#450
1%
#460
b1111111111111111 $
#500
0%
#550
1%
#600
0%
#650
1%
#700
0%
#710
b0 !
#750
1%
#800
0%
#850
1%
#860
1#
#900
0%
#950
b1111111111111111 "
1%
#1000
0%
#1050
1%
#1060
0#
#1100
0%
#1150
1%
#1200
0%
#1250
1%
#1300
0%
#1310
b1 !
#1350
1%
#1400
0%
#1450
1%
#1500
0%
#1550
1%
#1600
0%
#1620
b11111111 $
#1650
1%
#1700
0%
#1750
1%
#1800
0%
#1820
1#
#1850
b11111111 "
1%
#1900
0%
#1950
1%
#2000
0%
#2020
0#
#2050
1%
#2100
0%
#2150
1%
#2200
0%
#2250
1%
#2270
b10 !
#2300
0%
#2350
1%
#2400
0%
#2450
1%
#2500
0%
#2550
1%
#2580
b0 $
#2600
0%
#2650
1%
#2700
0%
#2750
1%
#2780
1#
#2800
0%
#2850
b0 "
1%
#2900
0%
#2950
1%
#2980
0#
#3000
0%
#3050
1%
#3100
0%
#3150
1%
#3180
