Loading db file '/afs/ece/class/ece341/setup/Artisan/typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : hw_svm
Version: Z-2007.03-SP5
Date   : Tue Nov  4 13:41:29 2014
****************************************


Library(s) Used:

    typical (File: /afs/ece/class/ece341/setup/Artisan/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 269.2005 uW   (85%)
  Net Switching Power  =  47.2272 uW   (15%)
                         ---------
Total Dynamic Power    = 316.4277 uW  (100%)

Cell Leakage Power     =   4.2382 nW

1
