;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* LM35 */
LM35__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
LM35__0__MASK EQU 0x02
LM35__0__PC EQU CYREG_IO_PC_PRT15_PC1
LM35__0__PORT EQU 15
LM35__0__SHIFT EQU 1
LM35__AG EQU CYREG_PRT15_AG
LM35__AMUX EQU CYREG_PRT15_AMUX
LM35__BIE EQU CYREG_PRT15_BIE
LM35__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LM35__BYP EQU CYREG_PRT15_BYP
LM35__CTL EQU CYREG_PRT15_CTL
LM35__DM0 EQU CYREG_PRT15_DM0
LM35__DM1 EQU CYREG_PRT15_DM1
LM35__DM2 EQU CYREG_PRT15_DM2
LM35__DR EQU CYREG_PRT15_DR
LM35__INP_DIS EQU CYREG_PRT15_INP_DIS
LM35__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LM35__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LM35__LCD_EN EQU CYREG_PRT15_LCD_EN
LM35__MASK EQU 0x02
LM35__PORT EQU 15
LM35__PRT EQU CYREG_PRT15_PRT
LM35__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LM35__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LM35__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LM35__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LM35__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LM35__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LM35__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LM35__PS EQU CYREG_PRT15_PS
LM35__SHIFT EQU 1
LM35__SLW EQU CYREG_PRT15_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

/* SLED1 */
SLED1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SLED1__0__MASK EQU 0x10
SLED1__0__PC EQU CYREG_PRT12_PC4
SLED1__0__PORT EQU 12
SLED1__0__SHIFT EQU 4
SLED1__AG EQU CYREG_PRT12_AG
SLED1__BIE EQU CYREG_PRT12_BIE
SLED1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SLED1__BYP EQU CYREG_PRT12_BYP
SLED1__DM0 EQU CYREG_PRT12_DM0
SLED1__DM1 EQU CYREG_PRT12_DM1
SLED1__DM2 EQU CYREG_PRT12_DM2
SLED1__DR EQU CYREG_PRT12_DR
SLED1__INP_DIS EQU CYREG_PRT12_INP_DIS
SLED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SLED1__MASK EQU 0x10
SLED1__PORT EQU 12
SLED1__PRT EQU CYREG_PRT12_PRT
SLED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SLED1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SLED1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SLED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SLED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SLED1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SLED1__PS EQU CYREG_PRT12_PS
SLED1__SHIFT EQU 4
SLED1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SLED1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SLED1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SLED1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SLED1__SLW EQU CYREG_PRT12_SLW

/* SLED2 */
SLED2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SLED2__0__MASK EQU 0x10
SLED2__0__PC EQU CYREG_PRT1_PC4
SLED2__0__PORT EQU 1
SLED2__0__SHIFT EQU 4
SLED2__AG EQU CYREG_PRT1_AG
SLED2__AMUX EQU CYREG_PRT1_AMUX
SLED2__BIE EQU CYREG_PRT1_BIE
SLED2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SLED2__BYP EQU CYREG_PRT1_BYP
SLED2__CTL EQU CYREG_PRT1_CTL
SLED2__DM0 EQU CYREG_PRT1_DM0
SLED2__DM1 EQU CYREG_PRT1_DM1
SLED2__DM2 EQU CYREG_PRT1_DM2
SLED2__DR EQU CYREG_PRT1_DR
SLED2__INP_DIS EQU CYREG_PRT1_INP_DIS
SLED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SLED2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SLED2__LCD_EN EQU CYREG_PRT1_LCD_EN
SLED2__MASK EQU 0x10
SLED2__PORT EQU 1
SLED2__PRT EQU CYREG_PRT1_PRT
SLED2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SLED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SLED2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SLED2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SLED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SLED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SLED2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SLED2__PS EQU CYREG_PRT1_PS
SLED2__SHIFT EQU 4
SLED2__SLW EQU CYREG_PRT1_SLW

/* isrRx */
isrRx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrRx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrRx__INTC_MASK EQU 0x02
isrRx__INTC_NUMBER EQU 1
isrRx__INTC_PRIOR_NUM EQU 7
isrRx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isrRx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrRx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Display1 */
Display1_Com__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Display1_Com__0__MASK EQU 0x01
Display1_Com__0__PC EQU CYREG_PRT0_PC0
Display1_Com__0__PORT EQU 0
Display1_Com__0__SHIFT EQU 0
Display1_Com__AG EQU CYREG_PRT0_AG
Display1_Com__AMUX EQU CYREG_PRT0_AMUX
Display1_Com__BIE EQU CYREG_PRT0_BIE
Display1_Com__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Display1_Com__BYP EQU CYREG_PRT0_BYP
Display1_Com__CTL EQU CYREG_PRT0_CTL
Display1_Com__DM0 EQU CYREG_PRT0_DM0
Display1_Com__DM1 EQU CYREG_PRT0_DM1
Display1_Com__DM2 EQU CYREG_PRT0_DM2
Display1_Com__DR EQU CYREG_PRT0_DR
Display1_Com__INP_DIS EQU CYREG_PRT0_INP_DIS
Display1_Com__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Display1_Com__LCD_COM_MASK__0 EQU 0x01
Display1_Com__LCD_COM_MASK__1 EQU 0x00
Display1_Com__LCD_COM_MASK__12 EQU 0x00
Display1_Com__LCD_COM_MASK__15 EQU 0x00
Display1_Com__LCD_COM_MASK__2 EQU 0x00
Display1_Com__LCD_COM_MASK__3 EQU 0x00
Display1_Com__LCD_COM_MASK__4 EQU 0x00
Display1_Com__LCD_COM_MASK__5 EQU 0x00
Display1_Com__LCD_COM_MASK__6 EQU 0x00
Display1_Com__LCD_COM_PIN__0 EQU 0
Display1_Com__LCD_COM_PORT__0 EQU 0
Display1_Com__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Display1_Com__LCD_EN EQU CYREG_PRT0_LCD_EN
Display1_Com__LCD_SEG_MASK__0 EQU 0x00
Display1_Com__LCD_SEG_MASK__1 EQU 0x00
Display1_Com__LCD_SEG_MASK__12 EQU 0x00
Display1_Com__LCD_SEG_MASK__15 EQU 0x00
Display1_Com__LCD_SEG_MASK__2 EQU 0x00
Display1_Com__LCD_SEG_MASK__3 EQU 0x00
Display1_Com__LCD_SEG_MASK__4 EQU 0x00
Display1_Com__LCD_SEG_MASK__5 EQU 0x00
Display1_Com__LCD_SEG_MASK__6 EQU 0x00
Display1_Com__MASK EQU 0x01
Display1_Com__PORT EQU 0
Display1_Com__PRT EQU CYREG_PRT0_PRT
Display1_Com__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Display1_Com__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Display1_Com__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Display1_Com__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Display1_Com__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Display1_Com__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Display1_Com__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Display1_Com__PS EQU CYREG_PRT0_PS
Display1_Com__SHIFT EQU 0
Display1_Com__SLW EQU CYREG_PRT0_SLW
Display1_GCom__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Display1_GCom__0__MASK EQU 0x01
Display1_GCom__0__PC EQU CYREG_PRT3_PC0
Display1_GCom__0__PORT EQU 3
Display1_GCom__0__SHIFT EQU 0
Display1_GCom__AG EQU CYREG_PRT3_AG
Display1_GCom__AMUX EQU CYREG_PRT3_AMUX
Display1_GCom__BIE EQU CYREG_PRT3_BIE
Display1_GCom__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Display1_GCom__BYP EQU CYREG_PRT3_BYP
Display1_GCom__CTL EQU CYREG_PRT3_CTL
Display1_GCom__DM0 EQU CYREG_PRT3_DM0
Display1_GCom__DM1 EQU CYREG_PRT3_DM1
Display1_GCom__DM2 EQU CYREG_PRT3_DM2
Display1_GCom__DR EQU CYREG_PRT3_DR
Display1_GCom__INP_DIS EQU CYREG_PRT3_INP_DIS
Display1_GCom__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Display1_GCom__LCD_COM_MASK__0 EQU 0x00
Display1_GCom__LCD_COM_MASK__1 EQU 0x00
Display1_GCom__LCD_COM_MASK__12 EQU 0x00
Display1_GCom__LCD_COM_MASK__15 EQU 0x00
Display1_GCom__LCD_COM_MASK__2 EQU 0x00
Display1_GCom__LCD_COM_MASK__3 EQU 0x01
Display1_GCom__LCD_COM_MASK__4 EQU 0x00
Display1_GCom__LCD_COM_MASK__5 EQU 0x00
Display1_GCom__LCD_COM_MASK__6 EQU 0x00
Display1_GCom__LCD_COM_PIN__0 EQU 0
Display1_GCom__LCD_COM_PORT__0 EQU 3
Display1_GCom__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Display1_GCom__LCD_EN EQU CYREG_PRT3_LCD_EN
Display1_GCom__LCD_SEG_MASK__0 EQU 0x00
Display1_GCom__LCD_SEG_MASK__1 EQU 0x00
Display1_GCom__LCD_SEG_MASK__12 EQU 0x00
Display1_GCom__LCD_SEG_MASK__15 EQU 0x00
Display1_GCom__LCD_SEG_MASK__2 EQU 0x00
Display1_GCom__LCD_SEG_MASK__3 EQU 0x00
Display1_GCom__LCD_SEG_MASK__4 EQU 0x00
Display1_GCom__LCD_SEG_MASK__5 EQU 0x00
Display1_GCom__LCD_SEG_MASK__6 EQU 0x00
Display1_GCom__MASK EQU 0x01
Display1_GCom__PORT EQU 3
Display1_GCom__PRT EQU CYREG_PRT3_PRT
Display1_GCom__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Display1_GCom__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Display1_GCom__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Display1_GCom__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Display1_GCom__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Display1_GCom__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Display1_GCom__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Display1_GCom__PS EQU CYREG_PRT3_PS
Display1_GCom__SHIFT EQU 0
Display1_GCom__SLW EQU CYREG_PRT3_SLW
Display1_InClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Display1_InClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Display1_InClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Display1_InClock__CFG2_SRC_SEL_MASK EQU 0x07
Display1_InClock__INDEX EQU 0x02
Display1_InClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Display1_InClock__PM_ACT_MSK EQU 0x04
Display1_InClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Display1_InClock__PM_STBY_MSK EQU 0x04
Display1_Lcd_Dma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Display1_Lcd_Dma__DRQ_NUMBER EQU 0
Display1_Lcd_Dma__NUMBEROF_TDS EQU 0
Display1_Lcd_Dma__PRIORITY EQU 2
Display1_Lcd_Dma__TERMIN_EN EQU 0
Display1_Lcd_Dma__TERMIN_SEL EQU 0
Display1_Lcd_Dma__TERMOUT0_EN EQU 1
Display1_Lcd_Dma__TERMOUT0_SEL EQU 0
Display1_Lcd_Dma__TERMOUT1_EN EQU 0
Display1_Lcd_Dma__TERMOUT1_SEL EQU 0
Display1_LCD_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Display1_LCD_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Display1_LCD_ISR__INTC_MASK EQU 0x01
Display1_LCD_ISR__INTC_NUMBER EQU 0
Display1_LCD_ISR__INTC_PRIOR_NUM EQU 7
Display1_LCD_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Display1_LCD_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Display1_LCD_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Display1_Seg__0__AG EQU CYREG_PRT0_AG
Display1_Seg__0__AMUX EQU CYREG_PRT0_AMUX
Display1_Seg__0__BIE EQU CYREG_PRT0_BIE
Display1_Seg__0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Display1_Seg__0__BYP EQU CYREG_PRT0_BYP
Display1_Seg__0__CTL EQU CYREG_PRT0_CTL
Display1_Seg__0__DM0 EQU CYREG_PRT0_DM0
Display1_Seg__0__DM1 EQU CYREG_PRT0_DM1
Display1_Seg__0__DM2 EQU CYREG_PRT0_DM2
Display1_Seg__0__DR EQU CYREG_PRT0_DR
Display1_Seg__0__INP_DIS EQU CYREG_PRT0_INP_DIS
Display1_Seg__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Display1_Seg__0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Display1_Seg__0__LCD_EN EQU CYREG_PRT0_LCD_EN
Display1_Seg__0__MASK EQU 0x02
Display1_Seg__0__PC EQU CYREG_PRT0_PC1
Display1_Seg__0__PORT EQU 0
Display1_Seg__0__PRT EQU CYREG_PRT0_PRT
Display1_Seg__0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Display1_Seg__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Display1_Seg__0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Display1_Seg__0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Display1_Seg__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Display1_Seg__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Display1_Seg__0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Display1_Seg__0__PS EQU CYREG_PRT0_PS
Display1_Seg__0__SHIFT EQU 1
Display1_Seg__0__SLW EQU CYREG_PRT0_SLW
Display1_Seg__1__AG EQU CYREG_PRT0_AG
Display1_Seg__1__AMUX EQU CYREG_PRT0_AMUX
Display1_Seg__1__BIE EQU CYREG_PRT0_BIE
Display1_Seg__1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Display1_Seg__1__BYP EQU CYREG_PRT0_BYP
Display1_Seg__1__CTL EQU CYREG_PRT0_CTL
Display1_Seg__1__DM0 EQU CYREG_PRT0_DM0
Display1_Seg__1__DM1 EQU CYREG_PRT0_DM1
Display1_Seg__1__DM2 EQU CYREG_PRT0_DM2
Display1_Seg__1__DR EQU CYREG_PRT0_DR
Display1_Seg__1__INP_DIS EQU CYREG_PRT0_INP_DIS
Display1_Seg__1__INTTYPE EQU CYREG_PICU0_INTTYPE2
Display1_Seg__1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Display1_Seg__1__LCD_EN EQU CYREG_PRT0_LCD_EN
Display1_Seg__1__MASK EQU 0x04
Display1_Seg__1__PC EQU CYREG_PRT0_PC2
Display1_Seg__1__PORT EQU 0
Display1_Seg__1__PRT EQU CYREG_PRT0_PRT
Display1_Seg__1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Display1_Seg__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Display1_Seg__1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Display1_Seg__1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Display1_Seg__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Display1_Seg__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Display1_Seg__1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Display1_Seg__1__PS EQU CYREG_PRT0_PS
Display1_Seg__1__SHIFT EQU 2
Display1_Seg__1__SLW EQU CYREG_PRT0_SLW
Display1_Seg__10__AG EQU CYREG_PRT2_AG
Display1_Seg__10__AMUX EQU CYREG_PRT2_AMUX
Display1_Seg__10__BIE EQU CYREG_PRT2_BIE
Display1_Seg__10__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Display1_Seg__10__BYP EQU CYREG_PRT2_BYP
Display1_Seg__10__CTL EQU CYREG_PRT2_CTL
Display1_Seg__10__DM0 EQU CYREG_PRT2_DM0
Display1_Seg__10__DM1 EQU CYREG_PRT2_DM1
Display1_Seg__10__DM2 EQU CYREG_PRT2_DM2
Display1_Seg__10__DR EQU CYREG_PRT2_DR
Display1_Seg__10__INP_DIS EQU CYREG_PRT2_INP_DIS
Display1_Seg__10__INTTYPE EQU CYREG_PICU2_INTTYPE5
Display1_Seg__10__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Display1_Seg__10__LCD_EN EQU CYREG_PRT2_LCD_EN
Display1_Seg__10__MASK EQU 0x20
Display1_Seg__10__PC EQU CYREG_PRT2_PC5
Display1_Seg__10__PORT EQU 2
Display1_Seg__10__PRT EQU CYREG_PRT2_PRT
Display1_Seg__10__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Display1_Seg__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Display1_Seg__10__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Display1_Seg__10__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Display1_Seg__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Display1_Seg__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Display1_Seg__10__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Display1_Seg__10__PS EQU CYREG_PRT2_PS
Display1_Seg__10__SHIFT EQU 5
Display1_Seg__10__SLW EQU CYREG_PRT2_SLW
Display1_Seg__11__AG EQU CYREG_PRT2_AG
Display1_Seg__11__AMUX EQU CYREG_PRT2_AMUX
Display1_Seg__11__BIE EQU CYREG_PRT2_BIE
Display1_Seg__11__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Display1_Seg__11__BYP EQU CYREG_PRT2_BYP
Display1_Seg__11__CTL EQU CYREG_PRT2_CTL
Display1_Seg__11__DM0 EQU CYREG_PRT2_DM0
Display1_Seg__11__DM1 EQU CYREG_PRT2_DM1
Display1_Seg__11__DM2 EQU CYREG_PRT2_DM2
Display1_Seg__11__DR EQU CYREG_PRT2_DR
Display1_Seg__11__INP_DIS EQU CYREG_PRT2_INP_DIS
Display1_Seg__11__INTTYPE EQU CYREG_PICU2_INTTYPE4
Display1_Seg__11__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Display1_Seg__11__LCD_EN EQU CYREG_PRT2_LCD_EN
Display1_Seg__11__MASK EQU 0x10
Display1_Seg__11__PC EQU CYREG_PRT2_PC4
Display1_Seg__11__PORT EQU 2
Display1_Seg__11__PRT EQU CYREG_PRT2_PRT
Display1_Seg__11__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Display1_Seg__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Display1_Seg__11__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Display1_Seg__11__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Display1_Seg__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Display1_Seg__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Display1_Seg__11__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Display1_Seg__11__PS EQU CYREG_PRT2_PS
Display1_Seg__11__SHIFT EQU 4
Display1_Seg__11__SLW EQU CYREG_PRT2_SLW
Display1_Seg__12__AG EQU CYREG_PRT3_AG
Display1_Seg__12__AMUX EQU CYREG_PRT3_AMUX
Display1_Seg__12__BIE EQU CYREG_PRT3_BIE
Display1_Seg__12__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Display1_Seg__12__BYP EQU CYREG_PRT3_BYP
Display1_Seg__12__CTL EQU CYREG_PRT3_CTL
Display1_Seg__12__DM0 EQU CYREG_PRT3_DM0
Display1_Seg__12__DM1 EQU CYREG_PRT3_DM1
Display1_Seg__12__DM2 EQU CYREG_PRT3_DM2
Display1_Seg__12__DR EQU CYREG_PRT3_DR
Display1_Seg__12__INP_DIS EQU CYREG_PRT3_INP_DIS
Display1_Seg__12__INTTYPE EQU CYREG_PICU3_INTTYPE3
Display1_Seg__12__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Display1_Seg__12__LCD_EN EQU CYREG_PRT3_LCD_EN
Display1_Seg__12__MASK EQU 0x08
Display1_Seg__12__PC EQU CYREG_PRT3_PC3
Display1_Seg__12__PORT EQU 3
Display1_Seg__12__PRT EQU CYREG_PRT3_PRT
Display1_Seg__12__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Display1_Seg__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Display1_Seg__12__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Display1_Seg__12__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Display1_Seg__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Display1_Seg__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Display1_Seg__12__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Display1_Seg__12__PS EQU CYREG_PRT3_PS
Display1_Seg__12__SHIFT EQU 3
Display1_Seg__12__SLW EQU CYREG_PRT3_SLW
Display1_Seg__13__AG EQU CYREG_PRT3_AG
Display1_Seg__13__AMUX EQU CYREG_PRT3_AMUX
Display1_Seg__13__BIE EQU CYREG_PRT3_BIE
Display1_Seg__13__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Display1_Seg__13__BYP EQU CYREG_PRT3_BYP
Display1_Seg__13__CTL EQU CYREG_PRT3_CTL
Display1_Seg__13__DM0 EQU CYREG_PRT3_DM0
Display1_Seg__13__DM1 EQU CYREG_PRT3_DM1
Display1_Seg__13__DM2 EQU CYREG_PRT3_DM2
Display1_Seg__13__DR EQU CYREG_PRT3_DR
Display1_Seg__13__INP_DIS EQU CYREG_PRT3_INP_DIS
Display1_Seg__13__INTTYPE EQU CYREG_PICU3_INTTYPE4
Display1_Seg__13__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Display1_Seg__13__LCD_EN EQU CYREG_PRT3_LCD_EN
Display1_Seg__13__MASK EQU 0x10
Display1_Seg__13__PC EQU CYREG_PRT3_PC4
Display1_Seg__13__PORT EQU 3
Display1_Seg__13__PRT EQU CYREG_PRT3_PRT
Display1_Seg__13__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Display1_Seg__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Display1_Seg__13__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Display1_Seg__13__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Display1_Seg__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Display1_Seg__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Display1_Seg__13__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Display1_Seg__13__PS EQU CYREG_PRT3_PS
Display1_Seg__13__SHIFT EQU 4
Display1_Seg__13__SLW EQU CYREG_PRT3_SLW
Display1_Seg__2__AG EQU CYREG_PRT0_AG
Display1_Seg__2__AMUX EQU CYREG_PRT0_AMUX
Display1_Seg__2__BIE EQU CYREG_PRT0_BIE
Display1_Seg__2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Display1_Seg__2__BYP EQU CYREG_PRT0_BYP
Display1_Seg__2__CTL EQU CYREG_PRT0_CTL
Display1_Seg__2__DM0 EQU CYREG_PRT0_DM0
Display1_Seg__2__DM1 EQU CYREG_PRT0_DM1
Display1_Seg__2__DM2 EQU CYREG_PRT0_DM2
Display1_Seg__2__DR EQU CYREG_PRT0_DR
Display1_Seg__2__INP_DIS EQU CYREG_PRT0_INP_DIS
Display1_Seg__2__INTTYPE EQU CYREG_PICU0_INTTYPE3
Display1_Seg__2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Display1_Seg__2__LCD_EN EQU CYREG_PRT0_LCD_EN
Display1_Seg__2__MASK EQU 0x08
Display1_Seg__2__PC EQU CYREG_PRT0_PC3
Display1_Seg__2__PORT EQU 0
Display1_Seg__2__PRT EQU CYREG_PRT0_PRT
Display1_Seg__2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Display1_Seg__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Display1_Seg__2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Display1_Seg__2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Display1_Seg__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Display1_Seg__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Display1_Seg__2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Display1_Seg__2__PS EQU CYREG_PRT0_PS
Display1_Seg__2__SHIFT EQU 3
Display1_Seg__2__SLW EQU CYREG_PRT0_SLW
Display1_Seg__3__AG EQU CYREG_PRT0_AG
Display1_Seg__3__AMUX EQU CYREG_PRT0_AMUX
Display1_Seg__3__BIE EQU CYREG_PRT0_BIE
Display1_Seg__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Display1_Seg__3__BYP EQU CYREG_PRT0_BYP
Display1_Seg__3__CTL EQU CYREG_PRT0_CTL
Display1_Seg__3__DM0 EQU CYREG_PRT0_DM0
Display1_Seg__3__DM1 EQU CYREG_PRT0_DM1
Display1_Seg__3__DM2 EQU CYREG_PRT0_DM2
Display1_Seg__3__DR EQU CYREG_PRT0_DR
Display1_Seg__3__INP_DIS EQU CYREG_PRT0_INP_DIS
Display1_Seg__3__INTTYPE EQU CYREG_PICU0_INTTYPE4
Display1_Seg__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Display1_Seg__3__LCD_EN EQU CYREG_PRT0_LCD_EN
Display1_Seg__3__MASK EQU 0x10
Display1_Seg__3__PC EQU CYREG_PRT0_PC4
Display1_Seg__3__PORT EQU 0
Display1_Seg__3__PRT EQU CYREG_PRT0_PRT
Display1_Seg__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Display1_Seg__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Display1_Seg__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Display1_Seg__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Display1_Seg__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Display1_Seg__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Display1_Seg__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Display1_Seg__3__PS EQU CYREG_PRT0_PS
Display1_Seg__3__SHIFT EQU 4
Display1_Seg__3__SLW EQU CYREG_PRT0_SLW
Display1_Seg__4__AG EQU CYREG_PRT0_AG
Display1_Seg__4__AMUX EQU CYREG_PRT0_AMUX
Display1_Seg__4__BIE EQU CYREG_PRT0_BIE
Display1_Seg__4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Display1_Seg__4__BYP EQU CYREG_PRT0_BYP
Display1_Seg__4__CTL EQU CYREG_PRT0_CTL
Display1_Seg__4__DM0 EQU CYREG_PRT0_DM0
Display1_Seg__4__DM1 EQU CYREG_PRT0_DM1
Display1_Seg__4__DM2 EQU CYREG_PRT0_DM2
Display1_Seg__4__DR EQU CYREG_PRT0_DR
Display1_Seg__4__INP_DIS EQU CYREG_PRT0_INP_DIS
Display1_Seg__4__INTTYPE EQU CYREG_PICU0_INTTYPE5
Display1_Seg__4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Display1_Seg__4__LCD_EN EQU CYREG_PRT0_LCD_EN
Display1_Seg__4__MASK EQU 0x20
Display1_Seg__4__PC EQU CYREG_PRT0_PC5
Display1_Seg__4__PORT EQU 0
Display1_Seg__4__PRT EQU CYREG_PRT0_PRT
Display1_Seg__4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Display1_Seg__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Display1_Seg__4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Display1_Seg__4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Display1_Seg__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Display1_Seg__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Display1_Seg__4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Display1_Seg__4__PS EQU CYREG_PRT0_PS
Display1_Seg__4__SHIFT EQU 5
Display1_Seg__4__SLW EQU CYREG_PRT0_SLW
Display1_Seg__5__AG EQU CYREG_PRT0_AG
Display1_Seg__5__AMUX EQU CYREG_PRT0_AMUX
Display1_Seg__5__BIE EQU CYREG_PRT0_BIE
Display1_Seg__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Display1_Seg__5__BYP EQU CYREG_PRT0_BYP
Display1_Seg__5__CTL EQU CYREG_PRT0_CTL
Display1_Seg__5__DM0 EQU CYREG_PRT0_DM0
Display1_Seg__5__DM1 EQU CYREG_PRT0_DM1
Display1_Seg__5__DM2 EQU CYREG_PRT0_DM2
Display1_Seg__5__DR EQU CYREG_PRT0_DR
Display1_Seg__5__INP_DIS EQU CYREG_PRT0_INP_DIS
Display1_Seg__5__INTTYPE EQU CYREG_PICU0_INTTYPE7
Display1_Seg__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Display1_Seg__5__LCD_EN EQU CYREG_PRT0_LCD_EN
Display1_Seg__5__MASK EQU 0x80
Display1_Seg__5__PC EQU CYREG_PRT0_PC7
Display1_Seg__5__PORT EQU 0
Display1_Seg__5__PRT EQU CYREG_PRT0_PRT
Display1_Seg__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Display1_Seg__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Display1_Seg__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Display1_Seg__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Display1_Seg__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Display1_Seg__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Display1_Seg__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Display1_Seg__5__PS EQU CYREG_PRT0_PS
Display1_Seg__5__SHIFT EQU 7
Display1_Seg__5__SLW EQU CYREG_PRT0_SLW
Display1_Seg__6__AG EQU CYREG_PRT0_AG
Display1_Seg__6__AMUX EQU CYREG_PRT0_AMUX
Display1_Seg__6__BIE EQU CYREG_PRT0_BIE
Display1_Seg__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Display1_Seg__6__BYP EQU CYREG_PRT0_BYP
Display1_Seg__6__CTL EQU CYREG_PRT0_CTL
Display1_Seg__6__DM0 EQU CYREG_PRT0_DM0
Display1_Seg__6__DM1 EQU CYREG_PRT0_DM1
Display1_Seg__6__DM2 EQU CYREG_PRT0_DM2
Display1_Seg__6__DR EQU CYREG_PRT0_DR
Display1_Seg__6__INP_DIS EQU CYREG_PRT0_INP_DIS
Display1_Seg__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
Display1_Seg__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Display1_Seg__6__LCD_EN EQU CYREG_PRT0_LCD_EN
Display1_Seg__6__MASK EQU 0x40
Display1_Seg__6__PC EQU CYREG_PRT0_PC6
Display1_Seg__6__PORT EQU 0
Display1_Seg__6__PRT EQU CYREG_PRT0_PRT
Display1_Seg__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Display1_Seg__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Display1_Seg__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Display1_Seg__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Display1_Seg__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Display1_Seg__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Display1_Seg__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Display1_Seg__6__PS EQU CYREG_PRT0_PS
Display1_Seg__6__SHIFT EQU 6
Display1_Seg__6__SLW EQU CYREG_PRT0_SLW
Display1_Seg__7__AG EQU CYREG_PRT3_AG
Display1_Seg__7__AMUX EQU CYREG_PRT3_AMUX
Display1_Seg__7__BIE EQU CYREG_PRT3_BIE
Display1_Seg__7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Display1_Seg__7__BYP EQU CYREG_PRT3_BYP
Display1_Seg__7__CTL EQU CYREG_PRT3_CTL
Display1_Seg__7__DM0 EQU CYREG_PRT3_DM0
Display1_Seg__7__DM1 EQU CYREG_PRT3_DM1
Display1_Seg__7__DM2 EQU CYREG_PRT3_DM2
Display1_Seg__7__DR EQU CYREG_PRT3_DR
Display1_Seg__7__INP_DIS EQU CYREG_PRT3_INP_DIS
Display1_Seg__7__INTTYPE EQU CYREG_PICU3_INTTYPE1
Display1_Seg__7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Display1_Seg__7__LCD_EN EQU CYREG_PRT3_LCD_EN
Display1_Seg__7__MASK EQU 0x02
Display1_Seg__7__PC EQU CYREG_PRT3_PC1
Display1_Seg__7__PORT EQU 3
Display1_Seg__7__PRT EQU CYREG_PRT3_PRT
Display1_Seg__7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Display1_Seg__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Display1_Seg__7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Display1_Seg__7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Display1_Seg__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Display1_Seg__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Display1_Seg__7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Display1_Seg__7__PS EQU CYREG_PRT3_PS
Display1_Seg__7__SHIFT EQU 1
Display1_Seg__7__SLW EQU CYREG_PRT3_SLW
Display1_Seg__8__AG EQU CYREG_PRT3_AG
Display1_Seg__8__AMUX EQU CYREG_PRT3_AMUX
Display1_Seg__8__BIE EQU CYREG_PRT3_BIE
Display1_Seg__8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Display1_Seg__8__BYP EQU CYREG_PRT3_BYP
Display1_Seg__8__CTL EQU CYREG_PRT3_CTL
Display1_Seg__8__DM0 EQU CYREG_PRT3_DM0
Display1_Seg__8__DM1 EQU CYREG_PRT3_DM1
Display1_Seg__8__DM2 EQU CYREG_PRT3_DM2
Display1_Seg__8__DR EQU CYREG_PRT3_DR
Display1_Seg__8__INP_DIS EQU CYREG_PRT3_INP_DIS
Display1_Seg__8__INTTYPE EQU CYREG_PICU3_INTTYPE2
Display1_Seg__8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Display1_Seg__8__LCD_EN EQU CYREG_PRT3_LCD_EN
Display1_Seg__8__MASK EQU 0x04
Display1_Seg__8__PC EQU CYREG_PRT3_PC2
Display1_Seg__8__PORT EQU 3
Display1_Seg__8__PRT EQU CYREG_PRT3_PRT
Display1_Seg__8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Display1_Seg__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Display1_Seg__8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Display1_Seg__8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Display1_Seg__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Display1_Seg__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Display1_Seg__8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Display1_Seg__8__PS EQU CYREG_PRT3_PS
Display1_Seg__8__SHIFT EQU 2
Display1_Seg__8__SLW EQU CYREG_PRT3_SLW
Display1_Seg__9__AG EQU CYREG_PRT2_AG
Display1_Seg__9__AMUX EQU CYREG_PRT2_AMUX
Display1_Seg__9__BIE EQU CYREG_PRT2_BIE
Display1_Seg__9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Display1_Seg__9__BYP EQU CYREG_PRT2_BYP
Display1_Seg__9__CTL EQU CYREG_PRT2_CTL
Display1_Seg__9__DM0 EQU CYREG_PRT2_DM0
Display1_Seg__9__DM1 EQU CYREG_PRT2_DM1
Display1_Seg__9__DM2 EQU CYREG_PRT2_DM2
Display1_Seg__9__DR EQU CYREG_PRT2_DR
Display1_Seg__9__INP_DIS EQU CYREG_PRT2_INP_DIS
Display1_Seg__9__INTTYPE EQU CYREG_PICU2_INTTYPE7
Display1_Seg__9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Display1_Seg__9__LCD_EN EQU CYREG_PRT2_LCD_EN
Display1_Seg__9__MASK EQU 0x80
Display1_Seg__9__PC EQU CYREG_PRT2_PC7
Display1_Seg__9__PORT EQU 2
Display1_Seg__9__PRT EQU CYREG_PRT2_PRT
Display1_Seg__9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Display1_Seg__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Display1_Seg__9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Display1_Seg__9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Display1_Seg__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Display1_Seg__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Display1_Seg__9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Display1_Seg__9__PS EQU CYREG_PRT2_PS
Display1_Seg__9__SHIFT EQU 7
Display1_Seg__9__SLW EQU CYREG_PRT2_SLW
Display1_Seg__LCD_COM_MASK__0 EQU 0x00
Display1_Seg__LCD_COM_MASK__1 EQU 0x00
Display1_Seg__LCD_COM_MASK__12 EQU 0x00
Display1_Seg__LCD_COM_MASK__15 EQU 0x00
Display1_Seg__LCD_COM_MASK__2 EQU 0x00
Display1_Seg__LCD_COM_MASK__3 EQU 0x00
Display1_Seg__LCD_COM_MASK__4 EQU 0x00
Display1_Seg__LCD_COM_MASK__5 EQU 0x00
Display1_Seg__LCD_COM_MASK__6 EQU 0x00
Display1_Seg__LCD_SEG_MASK__0 EQU 0xFE
Display1_Seg__LCD_SEG_MASK__1 EQU 0x00
Display1_Seg__LCD_SEG_MASK__12 EQU 0x00
Display1_Seg__LCD_SEG_MASK__15 EQU 0x00
Display1_Seg__LCD_SEG_MASK__2 EQU 0xB0
Display1_Seg__LCD_SEG_MASK__3 EQU 0x1E
Display1_Seg__LCD_SEG_MASK__4 EQU 0x00
Display1_Seg__LCD_SEG_MASK__5 EQU 0x00
Display1_Seg__LCD_SEG_MASK__6 EQU 0x00
Display1_Seg__LCD_SEG_PIN__0 EQU 1
Display1_Seg__LCD_SEG_PIN__1 EQU 2
Display1_Seg__LCD_SEG_PIN__10 EQU 5
Display1_Seg__LCD_SEG_PIN__11 EQU 4
Display1_Seg__LCD_SEG_PIN__12 EQU 3
Display1_Seg__LCD_SEG_PIN__13 EQU 4
Display1_Seg__LCD_SEG_PIN__2 EQU 3
Display1_Seg__LCD_SEG_PIN__3 EQU 4
Display1_Seg__LCD_SEG_PIN__4 EQU 5
Display1_Seg__LCD_SEG_PIN__5 EQU 7
Display1_Seg__LCD_SEG_PIN__6 EQU 6
Display1_Seg__LCD_SEG_PIN__7 EQU 1
Display1_Seg__LCD_SEG_PIN__8 EQU 2
Display1_Seg__LCD_SEG_PIN__9 EQU 7
Display1_Seg__LCD_SEG_PORT__0 EQU 0
Display1_Seg__LCD_SEG_PORT__1 EQU 0
Display1_Seg__LCD_SEG_PORT__10 EQU 2
Display1_Seg__LCD_SEG_PORT__11 EQU 2
Display1_Seg__LCD_SEG_PORT__12 EQU 3
Display1_Seg__LCD_SEG_PORT__13 EQU 3
Display1_Seg__LCD_SEG_PORT__2 EQU 0
Display1_Seg__LCD_SEG_PORT__3 EQU 0
Display1_Seg__LCD_SEG_PORT__4 EQU 0
Display1_Seg__LCD_SEG_PORT__5 EQU 0
Display1_Seg__LCD_SEG_PORT__6 EQU 0
Display1_Seg__LCD_SEG_PORT__7 EQU 3
Display1_Seg__LCD_SEG_PORT__8 EQU 3
Display1_Seg__LCD_SEG_PORT__9 EQU 2

/* Pulsador */
Pulsador__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pulsador__0__MASK EQU 0x40
Pulsador__0__PC EQU CYREG_PRT1_PC6
Pulsador__0__PORT EQU 1
Pulsador__0__SHIFT EQU 6
Pulsador__AG EQU CYREG_PRT1_AG
Pulsador__AMUX EQU CYREG_PRT1_AMUX
Pulsador__BIE EQU CYREG_PRT1_BIE
Pulsador__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pulsador__BYP EQU CYREG_PRT1_BYP
Pulsador__CTL EQU CYREG_PRT1_CTL
Pulsador__DM0 EQU CYREG_PRT1_DM0
Pulsador__DM1 EQU CYREG_PRT1_DM1
Pulsador__DM2 EQU CYREG_PRT1_DM2
Pulsador__DR EQU CYREG_PRT1_DR
Pulsador__INP_DIS EQU CYREG_PRT1_INP_DIS
Pulsador__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pulsador__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pulsador__LCD_EN EQU CYREG_PRT1_LCD_EN
Pulsador__MASK EQU 0x40
Pulsador__PORT EQU 1
Pulsador__PRT EQU CYREG_PRT1_PRT
Pulsador__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pulsador__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pulsador__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pulsador__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pulsador__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pulsador__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pulsador__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pulsador__PS EQU CYREG_PRT1_PS
Pulsador__SHIFT EQU 6
Pulsador__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000002
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
