
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010257                       # Number of seconds simulated
sim_ticks                                 10257260850                       # Number of ticks simulated
final_tick                                10257260850                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90822                       # Simulator instruction rate (inst/s)
host_op_rate                                    90822                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14552254                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692784                       # Number of bytes of host memory used
host_seconds                                   704.86                       # Real time elapsed on the host
sim_insts                                    64016852                       # Number of instructions simulated
sim_ops                                      64016852                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        129024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        875392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        609920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        531520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        522496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        571904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        516032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        526528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        560256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        564608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        518784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        527552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        531648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        549440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        517568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        529216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        548544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9147840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       129024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5623232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5623232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           8305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           8164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           8936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           8063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           8227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           8754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data           8822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           8243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           8585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              142935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         87863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87863                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12578797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         85343642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1241657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         59462269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           112311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         51818903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            31197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         50939135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            12479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         55756016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            24958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         50308948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            31197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         51332223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            12479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         54620430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst            12479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         55044715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         50577245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         51432055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst             6239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         51831381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           124790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         53565958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst             6239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         50458695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            12479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         51594281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            68634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         53478605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             891840437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12578797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1241657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       112311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        31197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        12479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        24958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        31197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        12479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst        12479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst         6239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       124790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst         6239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        12479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        68634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14275936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       548219655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            548219655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       548219655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12578797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        85343642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1241657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        59462269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          112311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        51818903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           31197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        50939135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           12479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        55756016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           24958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        50308948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           31197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        51332223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           12479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        54620430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst           12479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        55044715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        50577245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        51432055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst            6239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        51831381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          124790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        53565958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst            6239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        50458695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           12479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        51594281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           68634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        53478605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1440060092                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                332769                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167503                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5300                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233419                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210746                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.286566                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79661                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               82                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1712                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              982                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            730                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          231                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1176032                       # DTB read hits
system.cpu00.dtb.read_misses                     7883                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1183915                       # DTB read accesses
system.cpu00.dtb.write_hits                    352555                       # DTB write hits
system.cpu00.dtb.write_misses                   58921                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                411476                       # DTB write accesses
system.cpu00.dtb.data_hits                    1528587                       # DTB hits
system.cpu00.dtb.data_misses                    66804                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1595391                       # DTB accesses
system.cpu00.itb.fetch_hits                    767476                       # ITB hits
system.cpu00.itb.fetch_misses                     168                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767644                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1713                       # Number of system calls
system.cpu00.numCycles                        8515930                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            90863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7375678                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    332769                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291389                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8179064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48450                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6921                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767476                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2541                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8301244                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.888503                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.247341                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6949389     83.72%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35540      0.43%     84.14% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258542      3.11%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  29694      0.36%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 269183      3.24%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49370      0.59%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89274      1.08%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  87270      1.05%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 532982      6.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8301244                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039076                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.866104                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 258728                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7178263                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  334504                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507171                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22578                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81637                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1706                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6492670                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7002                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22578                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 381269                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3131712                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        94103                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641143                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4030439                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6326722                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2620                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2088883                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1647731                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               259489                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5427611                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9150772                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5132527                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4017993                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3930945                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1496666                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2287                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1946                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3385018                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1197991                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532674                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          371105                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         201285                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6223109                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3188                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5920979                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            6758                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       787935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          485                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8301244                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.713264                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.206418                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4828713     58.17%     58.17% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2246559     27.06%     85.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            713644      8.60%     93.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            217020      2.61%     96.44% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            114160      1.38%     97.82% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             64771      0.78%     98.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             44268      0.53%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             26903      0.32%     99.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45206      0.54%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8301244                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4510     10.01%     10.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     10.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     10.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     10.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     10.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     10.01% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.28%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     28.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                25268     56.07%     84.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                7053     15.65%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1752545     29.60%     29.60% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.60% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.60% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713574     28.94%     58.54% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.54% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.54% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.40%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1188551     20.07%     93.01% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            413674      6.99%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5920979                       # Type of FU issued
system.cpu00.iq.rate                         0.695283                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     45068                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007612                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14463275                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5243463                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2866596                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731753                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2863976                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861637                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3096009                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870038                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9552                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595232                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          505                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320546                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          258                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       100675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22578                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                992627                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              820308                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6292464                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1224                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1197991                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532674                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1863                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44214                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              670453                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          505                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1485                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2941                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4426                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5911979                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1183932                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            9000                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66167                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1595448                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287756                       # Number of branches executed
system.cpu00.iew.exec_stores                   411516                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.694226                       # Inst execution rate
system.cpu00.iew.wb_sent                      5797244                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5728233                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4523811                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5918124                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.672649                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764399                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1878026                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3653                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8053176                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.546857                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.299852                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5831054     72.41%     72.41% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1332860     16.55%     88.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       495158      6.15%     95.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140243      1.74%     96.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20497      0.25%     97.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80838      1.00%     98.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12105      0.15%     98.26% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22148      0.28%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118273      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8053176                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4403933                       # Number of instructions committed
system.cpu00.commit.committedOps              4403933                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814887                       # Number of memory references committed
system.cpu00.commit.loads                      602759                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   242003                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784564                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58284      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         964049     21.89%     23.21% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.90%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603899     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212129      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4403933                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118273                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13976609                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12812086                       # The number of ROB writes
system.cpu00.timesIdled                          1475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        214686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     318921                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4345649                       # Number of Instructions Simulated
system.cpu00.committedOps                     4345649                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.959645                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.959645                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.510296                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.510296                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4540362                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2260374                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016757                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836037                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3011                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2493                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69154                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.788167                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1133166                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69218                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.370973                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        86665167                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.788167                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996690                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996690                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2646210                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2646210                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       996450                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        996450                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134418                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134418                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          973                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          973                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1232                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1130868                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1130868                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1130868                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1130868                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        78527                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        78527                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76465                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76465                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          322                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       154992                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       154992                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       154992                       # number of overall misses
system.cpu00.dcache.overall_misses::total       154992                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6909360615                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6909360615                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10859500328                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10859500328                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3890511                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3890511                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        99846                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        99846                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17768860943                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17768860943                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17768860943                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17768860943                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1074977                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1074977                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1285860                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1285860                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1285860                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1285860                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.073050                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.073050                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.362594                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.362594                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.248649                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.248649                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.120536                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.120536                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.120536                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.120536                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 87987.069607                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 87987.069607                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 142019.228771                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 142019.228771                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 12082.332298                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 12082.332298                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7680.461538                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7680.461538                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 114643.729631                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 114643.729631                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 114643.729631                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 114643.729631                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       357822                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           10924                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            17                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    32.755584                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    10.470588                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61071                       # number of writebacks
system.cpu00.dcache.writebacks::total           61071                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        48418                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        48418                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37290                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37290                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        85708                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        85708                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        85708                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        85708                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30109                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30109                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39175                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39175                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69284                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69284                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69284                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69284                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2662817355                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2662817355                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4835678679                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4835678679                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1812321                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1812321                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        84753                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        84753                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7498496034                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7498496034                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7498496034                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7498496034                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028009                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028009                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185767                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185767                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053881                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053881                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053881                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053881                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 88439.249228                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 88439.249228                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 123437.873108                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 123437.873108                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  9796.329730                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9796.329730                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6519.461538                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6519.461538                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 108228.393771                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 108228.393771                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 108228.393771                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 108228.393771                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7177                       # number of replacements
system.cpu00.icache.tags.tagsinuse         507.051579                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            758739                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7689                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.678502                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       527492223                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   507.051579                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990335                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990335                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1542641                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1542641                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       758739                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        758739                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       758739                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         758739                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       758739                       # number of overall hits
system.cpu00.icache.overall_hits::total        758739                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8737                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8737                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8737                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8737                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8737                       # number of overall misses
system.cpu00.icache.overall_misses::total         8737                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    685406799                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    685406799                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    685406799                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    685406799                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    685406799                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    685406799                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767476                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767476                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767476                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767476                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767476                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767476                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011384                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011384                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011384                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011384                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011384                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011384                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 78448.758041                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 78448.758041                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 78448.758041                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 78448.758041                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 78448.758041                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 78448.758041                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          980                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              43                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    22.790698                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7177                       # number of writebacks
system.cpu00.icache.writebacks::total            7177                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1047                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1047                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1047                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1047                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1047                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1047                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7690                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7690                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7690                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7690                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7690                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7690                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    495745839                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    495745839                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    495745839                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    495745839                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    495745839                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    495745839                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.010020                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.010020                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.010020                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.010020                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.010020                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.010020                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 64466.298960                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 64466.298960                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 64466.298960                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 64466.298960                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 64466.298960                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 64466.298960                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236935                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103805                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             540                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167843                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162586                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.867906                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66323                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1059107                       # DTB read hits
system.cpu01.dtb.read_misses                     6489                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1065596                       # DTB read accesses
system.cpu01.dtb.write_hits                    261111                       # DTB write hits
system.cpu01.dtb.write_misses                   57122                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                318233                       # DTB write accesses
system.cpu01.dtb.data_hits                    1320218                       # DTB hits
system.cpu01.dtb.data_misses                    63611                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1383829                       # DTB accesses
system.cpu01.itb.fetch_hits                    674284                       # ITB hits
system.cpu01.itb.fetch_misses                      58                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674342                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7918835                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6635207                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236935                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228910                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7792641                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36929                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        68024                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2778                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674284                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 296                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7896683                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.840252                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.196167                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6685149     84.66%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23427      0.30%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 242097      3.07%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16767      0.21%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249704      3.16%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40670      0.52%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78643      1.00%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78547      0.99%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 481679      6.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7896683                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.029920                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.837902                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182578                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6888558                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  254247                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              485062                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18214                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66355                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 258                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5825886                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 988                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18214                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 293975                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3213548                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17490                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550391                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3735041                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5680169                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 247                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2105573                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1555009                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                47999                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035881                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8371123                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355524                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644111                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391770                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              218                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          206                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3276872                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085498                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429604                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353490                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147131                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               230                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5383648                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5514                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       721482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7896683                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.681761                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.142604                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4594795     58.19%     58.19% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2206888     27.95%     86.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            675440      8.55%     94.69% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            187069      2.37%     97.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             88791      1.12%     98.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             50796      0.64%     98.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             33340      0.42%     99.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             21023      0.27%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38541      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7896683                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  6130     19.04%     19.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     19.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     19.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     19.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     19.04% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8211     25.50%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     44.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17142     53.24%     97.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 716      2.22%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1435813     26.67%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709402     31.75%     58.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.83%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1067334     19.83%     94.08% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            318947      5.92%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5383648                       # Type of FU issued
system.cpu01.iq.rate                         0.679854                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     32199                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005981                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12980385                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4562925                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2361301                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721307                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858097                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856528                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2551083                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864760                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2778                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566808                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299750                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        83203                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18214                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1161481                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              718474                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667597                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              86                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085498                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429604                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              198                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44156                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              568439                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          290                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                339                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5380934                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1065596                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2714                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         995                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1383829                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213321                       # Number of branches executed
system.cpu01.iew.exec_stores                   318233                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.679511                       # Inst execution rate
system.cpu01.iew.wb_sent                      5282078                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5217829                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4282303                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5579675                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.658914                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767483                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1753056                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             290                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7599302                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.514892                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.203968                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5493207     72.29%     72.29% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1303672     17.16%     89.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       477061      6.28%     95.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132441      1.74%     97.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9605      0.13%     97.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        74056      0.97%     98.56% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2347      0.03%     98.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20382      0.27%     98.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86531      1.14%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7599302                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912821                       # Number of instructions committed
system.cpu01.commit.committedOps              3912821                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648544                       # Number of memory references committed
system.cpu01.commit.loads                      518690                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177433                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356069                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65891                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          581      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702507     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518713     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129855      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912821                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86531                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12946338                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11561086                       # The number of ROB writes
system.cpu01.timesIdled                           188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         22152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     916015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912244                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912244                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.024116                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.024116                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.494043                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.494043                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3837887                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1913517                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   328                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51760                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.455822                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            996321                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51823                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.225460                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       561270357                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.455822                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.944622                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.944622                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2271578                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2271578                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       908274                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        908274                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        87966                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        87966                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data       996240                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         996240                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       996240                       # number of overall hits
system.cpu01.dcache.overall_hits::total        996240                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        71657                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        71657                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        41861                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        41861                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       113518                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       113518                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       113518                       # number of overall misses
system.cpu01.dcache.overall_misses::total       113518                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   9123905421                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   9123905421                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5605247545                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5605247545                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        58050                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        58050                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        38313                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  14729152966                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  14729152966                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  14729152966                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  14729152966                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       979931                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       979931                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1109758                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1109758                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1109758                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1109758                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.073125                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.073125                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.322437                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.322437                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.102291                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.102291                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.102291                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.102291                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 127327.482605                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 127327.482605                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 133901.424835                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 133901.424835                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         6450                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         6450                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9578.250000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9578.250000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 129751.695467                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 129751.695467                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 129751.695467                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 129751.695467                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       205739                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7054                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    29.166289                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     9.428571                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47303                       # number of writebacks
system.cpu01.dcache.writebacks::total           47303                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        51684                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        51684                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         9871                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         9871                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        61555                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        61555                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        61555                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        61555                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        19973                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        19973                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        31990                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        31990                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        51963                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        51963                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        51963                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        51963                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2646603990                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2646603990                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3829922477                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3829922477                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        37152                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        37152                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6476526467                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6476526467                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6476526467                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6476526467                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020382                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020382                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246405                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246405                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046824                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046824                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046824                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046824                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 132509.086767                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 132509.086767                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 119722.490685                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 119722.490685                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8417.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8417.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 124637.270115                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 124637.270115                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 124637.270115                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 124637.270115                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         337.567750                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673678                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1400.577963                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   337.567750                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.659312                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.659312                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1349049                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1349049                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673678                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673678                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673678                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673678                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673678                       # number of overall hits
system.cpu01.icache.overall_hits::total        673678                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          606                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          606                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          606                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          606                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          606                       # number of overall misses
system.cpu01.icache.overall_misses::total          606                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     71492058                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     71492058                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     71492058                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     71492058                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     71492058                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     71492058                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674284                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674284                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674284                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674284                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674284                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674284                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000899                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000899                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000899                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000899                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000899                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000899                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 117973.693069                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 117973.693069                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 117973.693069                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 117973.693069                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 117973.693069                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 117973.693069                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          125                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          125                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          125                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          481                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          481                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     50595219                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     50595219                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     50595219                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     50595219                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     50595219                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     50595219                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 105187.565489                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 105187.565489                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 105187.565489                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 105187.565489                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 105187.565489                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 105187.565489                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240468                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107550                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             476                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170383                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164138                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.334728                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66242                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1099028                       # DTB read hits
system.cpu02.dtb.read_misses                     6885                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1105913                       # DTB read accesses
system.cpu02.dtb.write_hits                    263154                       # DTB write hits
system.cpu02.dtb.write_misses                   55754                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                318908                       # DTB write accesses
system.cpu02.dtb.data_hits                    1362182                       # DTB hits
system.cpu02.dtb.data_misses                    62639                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1424821                       # DTB accesses
system.cpu02.itb.fetch_hits                    676479                       # ITB hits
system.cpu02.itb.fetch_misses                      63                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676542                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7848791                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11842                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6663716                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240468                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230380                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7743417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36559                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        71720                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1842                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676479                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 214                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7847131                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.849191                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.205477                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6629102     84.48%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23792      0.30%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243257      3.10%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  19129      0.24%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250144      3.19%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40572      0.52%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  78688      1.00%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  79117      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483330      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7847131                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030638                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.849012                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 182039                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6831747                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  253524                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              490050                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18051                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66217                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 238                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5860246                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 960                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18051                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 294886                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3107638                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        11204                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  553026                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3790606                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5716739                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  47                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2095860                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1606746                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                68347                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062633                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8417551                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4400759                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016788                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679853                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382780                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              170                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3297613                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097560                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433598                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          352858                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         171745                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702421                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               172                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5441202                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5252                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       733598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7847131                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.693400                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.145134                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4521359     57.62%     57.62% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2206950     28.12%     85.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            683408      8.71%     94.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            196483      2.50%     96.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             99538      1.27%     98.22% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             51239      0.65%     98.88% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             31314      0.40%     99.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             18964      0.24%     99.52% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             37876      0.48%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7847131                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2232      6.46%      6.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      6.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      6.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      6.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.46% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     23.82%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     30.28% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23230     67.24%     97.52% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 856      2.48%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1450792     26.66%     26.66% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.66% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710968     31.44%     58.11% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.11% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.11% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.66%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.77% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1107583     20.36%     94.13% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            319544      5.87%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5441202                       # Type of FU issued
system.cpu02.iq.rate                         0.693254                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     34547                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006349                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13044324                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585233                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2386898                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725010                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860195                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858355                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2609125                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866620                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3028                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       562948                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297792                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       116887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18051                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                979680                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              808652                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703469                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              91                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097560                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433598                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              154                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44259                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              658803                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           47                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          237                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                284                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5438594                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1105913                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2608                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         876                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1424821                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 217004                       # Number of branches executed
system.cpu02.iew.exec_stores                   318908                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.692921                       # Inst execution rate
system.cpu02.iew.wb_sent                      5308498                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5245253                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4293605                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5585134                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.668288                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.768756                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1741000                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           125                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             248                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7547813                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.524689                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.222943                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5434146     72.00%     72.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1304692     17.29%     89.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       477327      6.32%     95.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       131036      1.74%     97.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        11192      0.15%     97.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        74514      0.99%     98.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4464      0.06%     98.54% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19861      0.26%     98.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        90581      1.20%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7547813                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960251                       # Number of instructions committed
system.cpu02.commit.committedOps              3960251                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670418                       # Number of memory references committed
system.cpu02.commit.loads                      534612                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181206                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1403036                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65804                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          430      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726599     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534626     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135807      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960251                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               90581                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   12927876                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11630073                       # The number of ROB writes
system.cpu02.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     986059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959825                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959825                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.982106                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.982106                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.504514                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.504514                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3898957                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1932338                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835707                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   195                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53938                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.300159                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1009304                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           53999                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.691161                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       570684906                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.300159                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.942190                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.942190                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2302372                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2302372                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       918046                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        918046                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91210                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91210                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1009256                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1009256                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1009256                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1009256                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        70247                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        70247                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44578                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44578                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       114825                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       114825                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       114825                       # number of overall misses
system.cpu02.dcache.overall_misses::total       114825                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   6862661712                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   6862661712                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   6026753623                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   6026753623                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        27864                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        27864                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        27864                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  12889415335                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  12889415335                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  12889415335                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  12889415335                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       988293                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       988293                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135788                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135788                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1124081                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1124081                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1124081                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1124081                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.071079                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.071079                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.328291                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.328291                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.102150                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.102150                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.102150                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.102150                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 97693.306647                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 97693.306647                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 135195.693459                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 135195.693459                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 112252.691792                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 112252.691792                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 112252.691792                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 112252.691792                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       246933                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          292                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8341                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    29.604724                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    36.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        50765                       # number of writebacks
system.cpu02.dcache.writebacks::total           50765                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        48264                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        48264                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        12411                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        12411                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        60675                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        60675                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        60675                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        60675                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21983                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21983                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32167                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32167                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54150                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54150                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54150                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54150                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2588966145                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2588966145                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3900829088                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3900829088                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6489795233                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6489795233                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6489795233                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6489795233                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022243                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022243                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236891                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236891                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.048173                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.048173                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.048173                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.048173                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 117771.284402                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 117771.284402                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 121268.041409                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 121268.041409                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 119848.480757                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 119848.480757                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 119848.480757                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 119848.480757                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              48                       # number of replacements
system.cpu02.icache.tags.tagsinuse         319.577409                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            676008                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             414                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1632.869565                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   319.577409                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.624175                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.624175                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353372                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353372                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       676008                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        676008                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       676008                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         676008                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       676008                       # number of overall hits
system.cpu02.icache.overall_hits::total        676008                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          471                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          471                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          471                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          471                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          471                       # number of overall misses
system.cpu02.icache.overall_misses::total          471                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     15351903                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     15351903                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     15351903                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     15351903                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     15351903                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     15351903                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676479                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676479                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676479                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676479                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676479                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676479                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000696                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000696                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000696                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000696                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000696                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000696                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 32594.273885                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 32594.273885                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 32594.273885                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 32594.273885                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 32594.273885                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 32594.273885                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     1.333333                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           48                       # number of writebacks
system.cpu02.icache.writebacks::total              48                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           57                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           57                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           57                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          414                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          414                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          414                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          414                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          414                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          414                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     12010545                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     12010545                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     12010545                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     12010545                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     12010545                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     12010545                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000612                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000612                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000612                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 29010.978261                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 29010.978261                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 29010.978261                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 29010.978261                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 29010.978261                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 29010.978261                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239484                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106470                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             524                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169908                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163943                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.489277                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66265                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1065637                       # DTB read hits
system.cpu03.dtb.read_misses                     7448                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1073085                       # DTB read accesses
system.cpu03.dtb.write_hits                    259768                       # DTB write hits
system.cpu03.dtb.write_misses                   56845                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                316613                       # DTB write accesses
system.cpu03.dtb.data_hits                    1325405                       # DTB hits
system.cpu03.dtb.data_misses                    64293                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1389698                       # DTB accesses
system.cpu03.itb.fetch_hits                    677799                       # ITB hits
system.cpu03.itb.fetch_misses                      74                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677873                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7808630                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6677768                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239484                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230209                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7704984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37179                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        70222                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2289                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677799                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 236                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7807198                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.855335                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.213312                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6587845     84.38%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  23986      0.31%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 243494      3.12%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  18651      0.24%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248962      3.19%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  40831      0.52%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  78358      1.00%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  79878      1.02%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 485193      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7807198                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030669                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.855178                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 182149                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6792395                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  254893                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              489190                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18349                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66255                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5863427                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1045                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18349                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 295314                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3071783                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        10773                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553158                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3787599                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5715947                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2088777                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1602670                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                70115                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062470                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8420151                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4403271                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016875                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1403853                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3298853                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096034                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433858                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          355786                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         159674                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5402537                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5187                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       750874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7807198                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.691994                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.139967                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4488932     57.50%     57.50% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2208069     28.28%     85.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            685379      8.78%     94.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            194897      2.50%     97.06% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             92557      1.19%     98.24% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             49652      0.64%     98.88% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             31102      0.40%     99.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             18961      0.24%     99.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             37649      0.48%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7807198                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  2306      8.39%      8.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      8.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      8.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      8.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      8.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      8.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     29.96%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     38.36% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16293     59.31%     97.67% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 640      2.33%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1447114     26.79%     26.79% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.79% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711021     31.67%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.78%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.23% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1074752     19.89%     94.13% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            317323      5.87%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5402537                       # Type of FU issued
system.cpu03.iq.rate                         0.691867                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     27469                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005084                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         12919776                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4610937                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2375193                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725152                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860328                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858430                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2563310                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866692                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2812                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571521                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302067                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        87045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18349                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                970703                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              785090                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702750                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              98                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096034                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433858                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                43993                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              635554                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          286                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                343                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5399865                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1073085                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2672                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         863                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1389698                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215627                       # Number of branches executed
system.cpu03.iew.exec_stores                   316613                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.691525                       # Inst execution rate
system.cpu03.iew.wb_sent                      5298578                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5233623                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4286715                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5582363                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.670236                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.767903                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1763641                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7506309                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.523959                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.216074                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5396393     71.89%     71.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1305147     17.39%     89.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       476673      6.35%     95.63% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       130951      1.74%     97.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        10734      0.14%     97.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        74794      1.00%     98.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4365      0.06%     98.57% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19462      0.26%     98.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        87790      1.17%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7506309                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               87790                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12881078                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11623921                       # The number of ROB writes
system.cpu03.timesIdled                            60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1026220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.985628                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.985628                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.503619                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.503619                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3858244                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1924953                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835751                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   333                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           52019                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.151776                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1008494                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52081                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.363952                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       590201316                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.151776                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.939872                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.939872                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2283647                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2283647                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       919410                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        919410                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89019                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89019                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           17                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1008429                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1008429                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1008429                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1008429                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        64492                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        64492                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42748                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42748                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            7                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       107240                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       107240                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       107240                       # number of overall misses
system.cpu03.dcache.overall_misses::total       107240                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   6608602404                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   6608602404                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5822250029                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5822250029                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        44118                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        44118                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  12430852433                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  12430852433                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  12430852433                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  12430852433                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       983902                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       983902                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1115669                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1115669                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1115669                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1115669                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.065547                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.065547                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.324421                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.324421                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.096122                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.096122                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.096122                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.096122                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 102471.661663                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 102471.661663                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 136199.355034                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 136199.355034                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6302.571429                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6302.571429                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 115916.192027                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 115916.192027                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 115916.192027                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 115916.192027                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       200810                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          264                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6775                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    29.639852                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    18.857143                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        48970                       # number of writebacks
system.cpu03.dcache.writebacks::total           48970                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        44198                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        44198                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10815                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10815                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        55013                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        55013                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        55013                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        55013                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20294                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20294                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31933                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31933                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52227                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52227                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52227                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52227                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2406381480                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2406381480                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3783489820                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3783489820                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6189871300                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6189871300                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6189871300                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6189871300                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020626                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020626                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242344                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242344                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046812                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046812                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046812                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046812                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 118576.006701                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 118576.006701                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 118482.128832                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 118482.128832                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5141.571429                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5141.571429                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 118518.607234                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 118518.607234                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 118518.607234                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 118518.607234                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              84                       # number of replacements
system.cpu03.icache.tags.tagsinuse         327.896262                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677290                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1488.549451                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   327.896262                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.640422                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.640422                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356053                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356053                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677290                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677290                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677290                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677290                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677290                       # number of overall hits
system.cpu03.icache.overall_hits::total        677290                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          509                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          509                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          509                       # number of overall misses
system.cpu03.icache.overall_misses::total          509                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     10176165                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     10176165                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     10176165                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     10176165                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     10176165                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     10176165                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677799                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677799                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677799                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677799                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677799                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677799                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000751                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000751                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000751                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000751                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000751                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000751                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 19992.465619                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 19992.465619                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 19992.465619                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 19992.465619                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 19992.465619                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 19992.465619                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu03.icache.writebacks::total              84                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           54                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           54                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           54                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          455                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          455                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          455                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      8571663                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      8571663                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      8571663                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      8571663                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      8571663                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      8571663                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 18838.819780                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 18838.819780                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 18838.819780                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 18838.819780                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 18838.819780                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 18838.819780                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245120                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111940                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             481                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             172650                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166470                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           96.420504                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66366                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1187819                       # DTB read hits
system.cpu04.dtb.read_misses                     6635                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1194454                       # DTB read accesses
system.cpu04.dtb.write_hits                    271585                       # DTB write hits
system.cpu04.dtb.write_misses                   56659                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                328244                       # DTB write accesses
system.cpu04.dtb.data_hits                    1459404                       # DTB hits
system.cpu04.dtb.data_misses                    63294                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1522698                       # DTB accesses
system.cpu04.itb.fetch_hits                    681119                       # ITB hits
system.cpu04.itb.fetch_misses                      74                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681193                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7962709                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6720755                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245120                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232836                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7860811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36661                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        69486                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2097                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681119                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 202                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7961420                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.844165                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.199802                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6732723     84.57%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24868      0.31%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 243997      3.06%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  20334      0.26%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 251405      3.16%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41586      0.52%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79023      0.99%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80669      1.01%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 486815      6.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7961420                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030783                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.844029                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 183218                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6940225                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  255551                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              494829                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18111                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66327                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 230                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5915747                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 911                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18111                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 297655                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3176962                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         9715                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557917                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3831574                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5771648                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 216                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2105233                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1635021                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                69714                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5104102                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8491439                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4474531                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016904                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716969                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1387133                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              206                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          193                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3329235                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115740                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440703                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358736                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         136506                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               204                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5572793                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5208                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       722847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7961420                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.699975                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.157469                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4585652     57.60%     57.60% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2227064     27.97%     85.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            694737      8.73%     94.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            195036      2.45%     96.75% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            110717      1.39%     98.14% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             57267      0.72%     98.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             33200      0.42%     99.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             19232      0.24%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             38515      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7961420                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3338      6.42%      6.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      6.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      6.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      6.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      6.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      6.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8233     15.83%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     22.25% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39588     76.12%     98.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 845      1.62%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1483149     26.61%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712093     30.72%     57.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.29%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.63% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1196219     21.47%     94.10% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            328993      5.90%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5572793                       # Type of FU issued
system.cpu04.iq.rate                         0.699861                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     52004                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009332                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13436888                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645647                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2448560                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727330                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861411                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859509                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2757011                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867782                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2843                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564739                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298745                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       187397                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18111                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1039073                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              810616                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5759018                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             110                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115740                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440703                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              187                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44635                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              660056                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          240                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                302                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5569964                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1194454                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2829                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         883                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1522698                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221461                       # Number of branches executed
system.cpu04.iew.exec_stores                   328244                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.699506                       # Inst execution rate
system.cpu04.iew.wb_sent                      5371981                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5308069                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4334987                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5627556                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.666616                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770314                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1747073                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             262                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7663445                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.523223                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.223675                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5530908     72.17%     72.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1313931     17.15%     89.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       480211      6.27%     95.58% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       131870      1.72%     97.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        11932      0.16%     97.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        77480      1.01%     98.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6422      0.08%     98.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19459      0.25%     98.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        91232      1.19%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7663445                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009692                       # Number of instructions committed
system.cpu04.commit.committedOps              4009692                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692959                       # Number of memory references committed
system.cpu04.commit.loads                      551001                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185337                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452391                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65822                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752405     18.76%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551015     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141958      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009692                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               91232                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13097604                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11741995                       # The number of ROB writes
system.cpu04.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     872141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009269                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009269                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.986075                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.986075                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.503506                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.503506                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4053808                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1980098                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835788                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   178                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58137                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.096325                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1024347                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58199                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.600766                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       747625950                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.096325                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.939005                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.939005                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2359699                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2359699                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       930337                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        930337                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        93962                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        93962                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           16                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1024299                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1024299                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1024299                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1024299                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        78373                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        78373                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        47980                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        47980                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       126353                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       126353                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       126353                       # number of overall misses
system.cpu04.dcache.overall_misses::total       126353                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   7582438755                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   7582438755                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6635844412                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6635844412                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        20898                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  14218283167                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  14218283167                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  14218283167                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  14218283167                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1008710                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1008710                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1150652                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1150652                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1150652                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1150652                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.077696                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.077696                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.338025                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.338025                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.109810                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.109810                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.109810                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.109810                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 96748.098899                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 96748.098899                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 138304.385411                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 138304.385411                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 112528.259456                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 112528.259456                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 112528.259456                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 112528.259456                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       269710                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          391                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11444                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.567808                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    35.545455                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        54485                       # number of writebacks
system.cpu04.dcache.writebacks::total           54485                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        52799                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        52799                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15210                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15210                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        68009                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        68009                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        68009                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        68009                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25574                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25574                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32770                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32770                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58344                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58344                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58344                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58344                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2714491143                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2714491143                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   3971366803                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   3971366803                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6685857946                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6685857946                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6685857946                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6685857946                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025353                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025353                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230869                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230869                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050705                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050705                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050705                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050705                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 106142.611363                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 106142.611363                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 121189.099878                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 121189.099878                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 114593.753359                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 114593.753359                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 114593.753359                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 114593.753359                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              46                       # number of replacements
system.cpu04.icache.tags.tagsinuse         304.651645                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680681                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1714.561713                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   304.651645                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.595023                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.595023                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362635                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362635                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680681                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680681                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680681                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680681                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680681                       # number of overall hits
system.cpu04.icache.overall_hits::total        680681                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          438                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          438                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          438                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          438                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          438                       # number of overall misses
system.cpu04.icache.overall_misses::total          438                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      8881650                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      8881650                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      8881650                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      8881650                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      8881650                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      8881650                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681119                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681119                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681119                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681119                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681119                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681119                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000643                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000643                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000643                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000643                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000643                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000643                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 20277.739726                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 20277.739726                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 20277.739726                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 20277.739726                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 20277.739726                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 20277.739726                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu04.icache.writebacks::total              46                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           41                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           41                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           41                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          397                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          397                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          397                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      7163370                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      7163370                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      7163370                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      7163370                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      7163370                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      7163370                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 18043.753149                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 18043.753149                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 18043.753149                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 18043.753149                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 18043.753149                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 18043.753149                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239734                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106756                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             526                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170157                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164209                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.504405                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66255                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1069962                       # DTB read hits
system.cpu05.dtb.read_misses                     6849                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1076811                       # DTB read accesses
system.cpu05.dtb.write_hits                    262342                       # DTB write hits
system.cpu05.dtb.write_misses                   58345                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                320687                       # DTB write accesses
system.cpu05.dtb.data_hits                    1332304                       # DTB hits
system.cpu05.dtb.data_misses                    65194                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1397498                       # DTB accesses
system.cpu05.itb.fetch_hits                    678897                       # ITB hits
system.cpu05.itb.fetch_misses                      73                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                678970                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7804193                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6690996                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239734                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230465                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7701959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37373                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        68756                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2155                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  678897                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 236                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7803024                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.857488                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.215944                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6581374     84.34%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  24340      0.31%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 243957      3.13%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18524      0.24%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248856      3.19%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41064      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  78400      1.00%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80046      1.03%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 486463      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7803024                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030719                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.857359                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 182845                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6788011                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  255295                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              489671                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18446                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66240                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 248                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5870529                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1014                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18446                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 295944                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3057543                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        10865                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554062                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3797408                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5724898                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  28                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2084018                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1615634                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                67106                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069496                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8433965                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4417022                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016938                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410821                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3300295                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099072                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435563                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          361134                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177429                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5711144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5418700                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5455                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       740815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7803024                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.694436                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.138589                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4471358     57.30%     57.30% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2213740     28.37%     85.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            693656      8.89%     94.56% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            195645      2.51%     97.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             93086      1.19%     98.26% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             49223      0.63%     98.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             29717      0.38%     99.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             18840      0.24%     99.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             37759      0.48%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7803024                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  2131      8.02%      8.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      8.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      8.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      8.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      8.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      8.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     30.97%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     38.99% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15669     58.96%     97.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 546      2.05%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1455291     26.86%     26.86% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.86% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.86% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711038     31.58%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.73%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1078597     19.91%     94.07% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            321435      5.93%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5418700                       # Type of FU issued
system.cpu05.iq.rate                         0.694332                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     26577                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.004905                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         12947235                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4629708                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2391656                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725221                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860353                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858465                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2578546                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866727                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2892                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574553                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303772                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        85588                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18446                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                965448                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              776637                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712165                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             117                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099072                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435563                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                43979                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              626989                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          287                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                339                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5415874                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1076811                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2826                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         850                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1397498                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215796                       # Number of branches executed
system.cpu05.iew.exec_stores                   320687                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.693970                       # Inst execution rate
system.cpu05.iew.wb_sent                      5315935                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5250121                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4299701                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5599321                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.672731                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.767897                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1776293                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             286                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7501925                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.524273                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.215659                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5390399     71.85%     71.85% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1306920     17.42%     89.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       476648      6.35%     95.63% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       131026      1.75%     97.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        10757      0.14%     97.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        74967      1.00%     98.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4304      0.06%     98.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19153      0.26%     98.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        87751      1.17%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7501925                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               87751                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12888240                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11651026                       # The number of ROB writes
system.cpu05.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1030657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.984468                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.984468                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.503913                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.503913                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3883700                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1938423                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835794                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   309                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52140                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.921038                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1013824                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52202                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.421172                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       628189236                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.921038                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.936266                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.936266                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2294998                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2294998                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       925074                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        925074                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88686                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88686                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1013760                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1013760                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1013760                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1013760                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        64449                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        64449                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        43081                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        43081                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       107530                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       107530                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       107530                       # number of overall misses
system.cpu05.dcache.overall_misses::total       107530                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   6449085648                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   6449085648                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   6013645943                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   6013645943                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        19737                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37152                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37152                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  12462731591                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  12462731591                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  12462731591                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  12462731591                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       989523                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       989523                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1121290                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1121290                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1121290                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1121290                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.065131                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.065131                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.326948                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.326948                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.095898                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.095898                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.095898                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.095898                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 100064.945119                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 100064.945119                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 139589.283977                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 139589.283977                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         6192                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 115900.042695                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 115900.042695                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 115900.042695                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 115900.042695                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       191759                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          289                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6551                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    29.271714                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    22.230769                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        49237                       # number of writebacks
system.cpu05.dcache.writebacks::total           49237                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        44015                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        44015                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11179                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11179                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        55194                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        55194                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        55194                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        55194                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20434                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20434                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31902                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31902                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52336                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52336                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52336                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52336                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2387548899                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2387548899                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3772159516                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3772159516                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6159708415                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6159708415                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6159708415                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6159708415                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020650                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020650                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242109                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242109                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046675                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046675                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046675                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046675                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 116841.974112                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 116841.974112                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 118242.101310                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 118242.101310                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         5031                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 117695.437462                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 117695.437462                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 117695.437462                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 117695.437462                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              83                       # number of replacements
system.cpu05.icache.tags.tagsinuse         325.707742                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678394                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             453                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1497.558499                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   325.707742                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.636148                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.636148                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          367                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358247                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358247                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678394                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678394                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678394                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678394                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678394                       # number of overall hits
system.cpu05.icache.overall_hits::total        678394                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          503                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          503                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          503                       # number of overall misses
system.cpu05.icache.overall_misses::total          503                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     10592964                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     10592964                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     10592964                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     10592964                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     10592964                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     10592964                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       678897                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       678897                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       678897                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       678897                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       678897                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       678897                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000741                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000741                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 21059.570577                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 21059.570577                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 21059.570577                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 21059.570577                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 21059.570577                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 21059.570577                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu05.icache.writebacks::total              83                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           50                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           50                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           50                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          453                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          453                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          453                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      8446275                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      8446275                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      8446275                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      8446275                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      8446275                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      8446275                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 18645.198675                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 18645.198675                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 18645.198675                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 18645.198675                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 18645.198675                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 18645.198675                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243429                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110437                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             471                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172723                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165979                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.095482                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66283                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1120487                       # DTB read hits
system.cpu06.dtb.read_misses                     6977                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1127464                       # DTB read accesses
system.cpu06.dtb.write_hits                    267773                       # DTB write hits
system.cpu06.dtb.write_misses                   57384                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                325157                       # DTB write accesses
system.cpu06.dtb.data_hits                    1388260                       # DTB hits
system.cpu06.dtb.data_misses                    64361                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1452621                       # DTB accesses
system.cpu06.itb.fetch_hits                    681500                       # ITB hits
system.cpu06.itb.fetch_misses                      76                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681576                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7890044                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6721313                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243429                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232262                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7784723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37019                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        72088                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2077                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681500                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 195                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7888414                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.852049                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.209408                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6660689     84.44%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  24669      0.31%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244226      3.10%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  19773      0.25%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 250120      3.17%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  41518      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  79029      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  80491      1.02%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487899      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7888414                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030853                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.851873                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 182893                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6865601                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  257233                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              492308                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18291                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66248                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5907250                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 909                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18291                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 297025                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3104973                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         8602                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557692                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3829743                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5761916                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2093165                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1648494                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                63130                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096774                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8480850                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4463845                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695309                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401465                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              173                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          160                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3316189                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111388                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439638                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361859                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         155497                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5748051                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5496514                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5445                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       732780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7888414                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.696783                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.148015                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4534930     57.49%     57.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2218915     28.13%     85.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            695252      8.81%     94.43% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            196998      2.50%     96.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             99892      1.27%     98.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             53141      0.67%     98.87% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             32110      0.41%     99.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             19240      0.24%     99.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             37936      0.48%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7888414                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  2572      7.15%      7.15% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      7.15% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      7.15% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      7.15% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      7.15% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      7.15% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8233     22.89%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     30.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                24403     67.84%     97.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 765      2.13%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1476929     26.87%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712114     31.15%     58.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.51%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1129273     20.55%     94.07% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            325847      5.93%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5496514                       # Type of FU issued
system.cpu06.iq.rate                         0.696639                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     35973                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006545                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13195451                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4653603                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2432089                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727409                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861498                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859546                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2664661                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867822                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2806                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570645                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301790                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       124646                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18291                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                981067                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              805723                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5749102                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              92                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111388                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439638                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              156                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44704                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              655366                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          243                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                300                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5493702                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1127464                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2812                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         878                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1452621                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219633                       # Number of branches executed
system.cpu06.iew.exec_stores                   325157                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.696283                       # Inst execution rate
system.cpu06.iew.wb_sent                      5356636                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5291635                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4325709                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5623399                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.670672                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769234                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1764311                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             253                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7585559                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.524921                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.223832                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5463783     72.03%     72.03% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1308232     17.25%     89.28% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       478919      6.31%     95.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       131551      1.73%     97.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        10981      0.14%     97.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        75803      1.00%     98.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6359      0.08%     98.55% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19441      0.26%     98.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        90490      1.19%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7585559                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981823                       # Number of instructions committed
system.cpu06.commit.committedOps              3981823                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678591                       # Number of memory references committed
system.cpu06.commit.loads                      540743                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183247                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424512                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65804                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          414      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738878     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540757     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981823                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               90490                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13007515                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11723007                       # The number of ROB writes
system.cpu06.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     944806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981413                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981413                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.981720                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.981720                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.504612                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.504612                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3973847                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1968851                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   172                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54704                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.855286                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1024339                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54766                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.703922                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       775708218                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.855286                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.935239                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.935239                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2335024                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2335024                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       931752                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        931752                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92542                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92542                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1024294                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1024294                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1024294                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1024294                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        70452                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        70452                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45290                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45290                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       115742                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       115742                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       115742                       # number of overall misses
system.cpu06.dcache.overall_misses::total       115742                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   6769071180                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   6769071180                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6593463768                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6593463768                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        18576                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        23220                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  13362534948                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  13362534948                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  13362534948                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  13362534948                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1002204                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1002204                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1140036                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1140036                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1140036                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1140036                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.070297                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.070297                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.328588                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.328588                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.101525                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.101525                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.101525                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.101525                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 96080.610629                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 96080.610629                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 145583.214131                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 145583.214131                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         9288                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         7740                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         7740                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 115451.045843                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 115451.045843                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 115451.045843                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 115451.045843                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       214755                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          238                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8173                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.276153                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    29.750000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        51458                       # number of writebacks
system.cpu06.dcache.writebacks::total           51458                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        47727                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        47727                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13116                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13116                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        60843                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        60843                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        60843                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        60843                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22725                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22725                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32174                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32174                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54899                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54899                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54899                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54899                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2538161946                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2538161946                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3870969626                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3870969626                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        19737                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        19737                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6409131572                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6409131572                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6409131572                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6409131572                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022675                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022675                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233429                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233429                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.048155                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.048155                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.048155                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.048155                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 111690.294653                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 111690.294653                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 120313.595636                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 120313.595636                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         6579                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         6579                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 116744.049473                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 116744.049473                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 116744.049473                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 116744.049473                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              46                       # number of replacements
system.cpu06.icache.tags.tagsinuse         304.442270                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            681061                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1711.208543                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   304.442270                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.594614                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.594614                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363398                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363398                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       681061                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        681061                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       681061                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         681061                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       681061                       # number of overall hits
system.cpu06.icache.overall_hits::total        681061                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          439                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          439                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          439                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          439                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          439                       # number of overall misses
system.cpu06.icache.overall_misses::total          439                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     10051938                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     10051938                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     10051938                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     10051938                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     10051938                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     10051938                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681500                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681500                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681500                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681500                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681500                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681500                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000644                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000644                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000644                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000644                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000644                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000644                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 22897.353075                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 22897.353075                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 22897.353075                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 22897.353075                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 22897.353075                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 22897.353075                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu06.icache.writebacks::total              46                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           41                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           41                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           41                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          398                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          398                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          398                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      7943562                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      7943562                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      7943562                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      7943562                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      7943562                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      7943562                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000584                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000584                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000584                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 19958.698492                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 19958.698492                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 19958.698492                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 19958.698492                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 19958.698492                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 19958.698492                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242471                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109479                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172330                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165837                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.232229                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66249                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1078758                       # DTB read hits
system.cpu07.dtb.read_misses                     7440                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1086198                       # DTB read accesses
system.cpu07.dtb.write_hits                    263727                       # DTB write hits
system.cpu07.dtb.write_misses                   57700                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                321427                       # DTB write accesses
system.cpu07.dtb.data_hits                    1342485                       # DTB hits
system.cpu07.dtb.data_misses                    65140                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1407625                       # DTB accesses
system.cpu07.itb.fetch_hits                    683378                       # ITB hits
system.cpu07.itb.fetch_misses                      85                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683463                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7923905                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6740156                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242471                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232087                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7822196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37731                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        68209                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2467                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683378                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 234                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7923084                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.850699                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.208450                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6692381     84.47%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  25203      0.32%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 244580      3.09%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  19626      0.25%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 249760      3.15%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  41758      0.53%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  78812      0.99%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  81499      1.03%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 489465      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7923084                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.030600                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.850610                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 183830                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6902080                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  258170                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              492171                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18624                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66276                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5913051                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1034                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18624                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 297610                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3155979                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        10101                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  558824                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3813737                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5764860                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2099753                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1637815                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                49869                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5099368                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8489188                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4472182                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674094                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1425274                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          148                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3312437                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1110950                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440564                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362878                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155860                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5750795                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5446666                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5114                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1796763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       760200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7923084                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.687443                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.142494                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4585003     57.87%     57.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2221695     28.04%     85.91% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            689499      8.70%     94.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            192483      2.43%     97.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             91298      1.15%     98.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             51810      0.65%     98.85% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             33253      0.42%     99.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             19580      0.25%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             38463      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7923084                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  4134     14.38%     14.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     14.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     14.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     28.64%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     43.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                15622     54.34%     97.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 762      2.65%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1472046     27.03%     27.03% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.03% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712142     31.43%     58.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.65%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.11% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1087978     19.98%     94.09% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            322149      5.91%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5446666                       # Type of FU issued
system.cpu07.iq.rate                         0.687371                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     28751                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.005279                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13122804                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4686238                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2417181                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727477                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861558                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859588                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2607557                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867856                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2770                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580283                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306726                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        86365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18624                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               1066754                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              766275                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5751842                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             126                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1110950                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440564                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44067                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              616627                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          296                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                354                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5443822                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1086198                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2844                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         877                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1407625                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218345                       # Number of branches executed
system.cpu07.iew.exec_stores                   321427                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.687013                       # Inst execution rate
system.cpu07.iew.wb_sent                      5342591                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5276769                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4317816                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5621324                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.665930                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.768114                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1790738                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             287                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7620640                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.518936                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.211492                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5501732     72.20%     72.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1309404     17.18%     89.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       478548      6.28%     95.66% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       131772      1.73%     97.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         9946      0.13%     97.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        76265      1.00%     98.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6384      0.08%     98.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19315      0.25%     98.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        87274      1.15%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7620640                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954626                       # Number of instructions committed
system.cpu07.commit.committedOps              3954626                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664505                       # Number of memory references committed
system.cpu07.commit.loads                      530667                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181272                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397308                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65794                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725747     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530687     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133838      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954626                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               87274                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   13041142                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11724942                       # The number of ROB writes
system.cpu07.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     910945                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954202                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954202                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.003920                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.003920                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.499022                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.499022                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3919670                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1958728                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   325                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52549                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.698096                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1017366                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52611                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.337515                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       666314154                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.698096                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.932783                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.932783                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2315516                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2315516                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       925706                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        925706                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        91596                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        91596                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1017302                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1017302                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1017302                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1017302                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        71822                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        71822                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        42218                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        42218                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       114040                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       114040                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       114040                       # number of overall misses
system.cpu07.dcache.overall_misses::total       114040                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   7796676924                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   7796676924                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5655819361                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5655819361                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37152                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37152                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  13452496285                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  13452496285                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  13452496285                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  13452496285                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       997528                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       997528                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1131342                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1131342                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1131342                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1131342                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.072000                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.072000                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.315498                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.315498                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.100801                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.100801                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.100801                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.100801                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 108555.552950                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 108555.552950                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 133967.013146                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 133967.013146                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         8127                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         6192                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 117962.962864                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 117962.962864                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 117962.962864                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 117962.962864                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       187252                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6431                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    29.117089                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    18.266667                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        48721                       # number of writebacks
system.cpu07.dcache.writebacks::total           48721                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        50972                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        50972                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        10318                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        10318                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        61290                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        61290                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        61290                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        61290                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20850                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20850                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31900                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31900                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52750                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52750                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52750                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52750                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2535885225                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2535885225                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3774450520                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3774450520                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6310335745                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6310335745                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6310335745                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6310335745                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020902                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020902                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238391                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238391                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046626                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046626                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046626                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046626                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 121625.190647                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 121625.190647                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 118321.332915                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 118321.332915                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         5031                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 119627.217915                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 119627.217915                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 119627.217915                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 119627.217915                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              86                       # number of replacements
system.cpu07.icache.tags.tagsinuse         326.340472                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            682871                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1490.984716                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   326.340472                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.637384                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.637384                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367214                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367214                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       682871                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        682871                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       682871                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         682871                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       682871                       # number of overall hits
system.cpu07.icache.overall_hits::total        682871                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          507                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          507                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          507                       # number of overall misses
system.cpu07.icache.overall_misses::total          507                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      8887455                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      8887455                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      8887455                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      8887455                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      8887455                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      8887455                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683378                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683378                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683378                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683378                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683378                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683378                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000742                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000742                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000742                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000742                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000742                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000742                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 17529.497041                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 17529.497041                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 17529.497041                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 17529.497041                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 17529.497041                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 17529.497041                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu07.icache.writebacks::total              86                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           49                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           49                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           49                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          458                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          458                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          458                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      7385121                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      7385121                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      7385121                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      7385121                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      7385121                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      7385121                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000670                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000670                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 16124.718341                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 16124.718341                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 16124.718341                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 16124.718341                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 16124.718341                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 16124.718341                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250608                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117302                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             483                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             178138                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169766                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.300273                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66426                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            53                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             53                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1244107                       # DTB read hits
system.cpu08.dtb.read_misses                     7007                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1251114                       # DTB read accesses
system.cpu08.dtb.write_hits                    278947                       # DTB write hits
system.cpu08.dtb.write_misses                   57889                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                336836                       # DTB write accesses
system.cpu08.dtb.data_hits                    1523054                       # DTB hits
system.cpu08.dtb.data_misses                    64896                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1587950                       # DTB accesses
system.cpu08.itb.fetch_hits                    689713                       # ITB hits
system.cpu08.itb.fetch_misses                      69                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689782                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        7939381                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            11151                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6819336                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250608                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236192                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7837310                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37309                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        69124                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1986                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689713                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 204                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          7938257                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.859047                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.217783                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6693231     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  26217      0.33%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 245868      3.10%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  20796      0.26%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252299      3.18%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42356      0.53%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79771      1.00%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82359      1.04%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495360      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            7938257                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031565                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.858925                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 185372                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6903711                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  263141                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              498474                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18435                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66358                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 228                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5999052                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 884                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18435                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 301567                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3111285                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        10476                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567407                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3859963                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5851778                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 346                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2104638                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1675540                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                63111                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5165332                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8603382                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4586330                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017048                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754264                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1411068                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              235                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3352874                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141857                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451886                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362194                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177425                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837676                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               228                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5676360                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5404                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1778951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       741134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      7938257                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.715064                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.176948                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4540275     57.19%     57.19% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2222961     28.00%     85.20% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            697168      8.78%     93.98% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            202206      2.55%     96.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            119289      1.50%     98.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             62067      0.78%     98.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             34641      0.44%     99.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             20092      0.25%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             39558      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       7938257                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1956      3.24%      3.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      3.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      3.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      3.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      3.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8235     13.66%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     16.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                48476     80.40%     97.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1629      2.70%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1520229     26.78%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713181     30.18%     56.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     56.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     56.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     15.02%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.98% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1253005     22.07%     94.05% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            337582      5.95%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5676360                       # Type of FU issued
system.cpu08.iq.rate                         0.714963                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     60296                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.010622                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13627103                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754358                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2515812                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729574                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862577                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860629                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2867747                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868905                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2915                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574428                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303761                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       221356                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18435                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                987950                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              802298                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838798                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              92                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141857                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451886                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              211                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44801                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              651640                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           64                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          243                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                307                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5673357                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1251114                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            3003                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         894                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1587950                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226333                       # Number of branches executed
system.cpu08.iew.exec_stores                   336836                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.714584                       # Inst execution rate
system.cpu08.iew.wb_sent                      5441944                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5376441                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4379512                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5682651                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.677186                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.770681                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1775625                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             264                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7636876                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.531551                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.238968                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5491846     71.91%     71.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1318496     17.26%     89.18% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       482281      6.32%     95.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       131627      1.72%     97.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        12972      0.17%     97.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        76782      1.01%     98.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8671      0.11%     98.50% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19979      0.26%     98.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        94222      1.23%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7636876                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059392                       # Number of instructions committed
system.cpu08.commit.committedOps              4059392                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715554                       # Number of memory references committed
system.cpu08.commit.loads                      567429                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189522                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501977                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65856                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778396     19.18%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567443     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148125      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059392                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               94222                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13142423                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11902262                       # The number of ROB writes
system.cpu08.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     895469                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058953                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058953                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.956017                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.956017                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.511243                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.511243                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4183049                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2033536                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835872                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   182                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62541                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.614643                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1047632                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62602                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.734801                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       823649391                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.614643                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931479                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931479                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2423534                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2423534                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       950865                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        950865                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96724                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96724                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1047589                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1047589                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1047589                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1047589                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        81395                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        81395                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51385                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51385                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       132780                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       132780                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       132780                       # number of overall misses
system.cpu08.dcache.overall_misses::total       132780                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   6799264146                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   6799264146                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   6960734516                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   6960734516                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        17415                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        17415                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  13759998662                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  13759998662                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  13759998662                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  13759998662                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1032260                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1032260                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148109                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148109                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1180369                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1180369                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1180369                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1180369                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.078851                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.078851                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.346940                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.346940                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.112490                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.112490                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.112490                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.112490                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 83534.174654                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 83534.174654                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 135462.382329                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 135462.382329                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  8707.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  8707.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 103630.054692                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 103630.054692                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 103630.054692                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 103630.054692                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       271839                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          275                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14800                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.367500                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    22.916667                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        58742                       # number of writebacks
system.cpu08.dcache.writebacks::total           58742                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        51769                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        51769                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18266                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18266                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        70035                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        70035                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        70035                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        70035                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29626                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29626                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33119                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33119                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62745                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62745                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62745                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62745                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2677762908                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2677762908                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4006916123                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4006916123                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6684679031                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6684679031                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6684679031                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6684679031                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028700                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028700                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223612                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223612                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.053157                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.053157                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.053157                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.053157                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 90385.570377                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 90385.570377                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 120985.419940                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 120985.419940                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 106537.238521                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 106537.238521                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 106537.238521                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 106537.238521                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         302.354620                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689268                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1736.191436                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   302.354620                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.590536                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.590536                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379823                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379823                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689268                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689268                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689268                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689268                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689268                       # number of overall hits
system.cpu08.icache.overall_hits::total        689268                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          445                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          445                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          445                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          445                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          445                       # number of overall misses
system.cpu08.icache.overall_misses::total          445                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      9011682                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      9011682                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      9011682                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      9011682                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      9011682                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      9011682                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689713                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689713                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689713                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689713                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689713                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689713                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000645                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000645                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000645                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000645                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000645                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000645                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 20250.970787                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 20250.970787                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 20250.970787                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 20250.970787                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 20250.970787                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 20250.970787                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           48                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           48                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           48                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          397                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          397                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          397                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      7168014                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      7168014                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      7168014                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      7168014                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      7168014                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      7168014                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000576                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000576                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 18055.450882                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 18055.450882                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 18055.450882                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 18055.450882                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 18055.450882                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 18055.450882                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239557                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106550                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             529                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169961                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163976                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.478604                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66259                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1067220                       # DTB read hits
system.cpu09.dtb.read_misses                     6572                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1073792                       # DTB read accesses
system.cpu09.dtb.write_hits                    261470                       # DTB write hits
system.cpu09.dtb.write_misses                   57185                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                318655                       # DTB write accesses
system.cpu09.dtb.data_hits                    1328690                       # DTB hits
system.cpu09.dtb.data_misses                    63757                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1392447                       # DTB accesses
system.cpu09.itb.fetch_hits                    677828                       # ITB hits
system.cpu09.itb.fetch_misses                      70                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677898                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7803493                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6675322                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239557                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230236                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7701936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37151                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        68571                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2129                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677828                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 227                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7802475                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.855539                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.213375                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6583524     84.38%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23834      0.31%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243319      3.12%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18677      0.24%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249188      3.19%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40863      0.52%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78696      1.01%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79416      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484958      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7802475                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030699                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.855427                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 181965                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6789866                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254703                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              489036                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18334                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66248                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5860736                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1016                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18334                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 294995                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3076306                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        10310                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  553086                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3780873                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5714373                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2085546                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1616420                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                50636                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5061121                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417971                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400969                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4016997                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658737                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1402384                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3297577                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095523                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433772                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360790                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         156409                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5408411                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5400                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       738779                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7802475                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.693166                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.137547                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4476182     57.37%     57.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2211385     28.34%     85.71% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            690632      8.85%     94.56% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            196303      2.52%     97.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             93032      1.19%     98.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             48691      0.62%     98.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             29977      0.38%     99.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             18776      0.24%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37497      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7802475                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2176      8.24%      8.24% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      8.24% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      8.24% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      8.24% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      8.24% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     31.18%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.42% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15281     57.88%     97.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 713      2.70%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1449972     26.81%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711077     31.64%     58.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.76%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.21% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1075663     19.89%     94.10% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            319348      5.90%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5408411                       # Type of FU issued
system.cpu09.iq.rate                         0.693076                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     26402                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.004882                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12925767                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4608307                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2381857                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725332                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860424                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858518                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2568026                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866783                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2744                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570998                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301981                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        86511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18334                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                973958                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              786327                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701558                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             107                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095523                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433772                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44043                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              636671                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          286                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                338                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5405555                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1073792                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2856                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         874                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1392447                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215606                       # Number of branches executed
system.cpu09.iew.exec_stores                   318655                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.692710                       # Inst execution rate
system.cpu09.iew.wb_sent                      5304778                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5240375                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4292546                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5588742                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.671542                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.768070                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1765893                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             288                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7502928                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.524213                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.215713                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5392004     71.87%     71.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306151     17.41%     89.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476582      6.35%     95.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131071      1.75%     97.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10771      0.14%     97.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75073      1.00%     98.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4343      0.06%     98.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19369      0.26%     98.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87564      1.17%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7502928                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933130                       # Number of instructions committed
system.cpu09.commit.committedOps              3933130                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656316                       # Number of memory references committed
system.cpu09.commit.loads                      524525                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179229                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375806                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65796                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713460     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524545     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933130                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87564                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12880621                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11628998                       # The number of ROB writes
system.cpu09.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1031357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932706                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932706                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.984255                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.984255                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.503967                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.503967                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3867834                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1929948                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835837                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   299                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52393                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.456010                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1010956                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52455                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.272824                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       703612440                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.456010                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.929000                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.929000                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2288213                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2288213                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       920768                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        920768                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        90126                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        90126                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1010894                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1010894                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1010894                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1010894                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        65238                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        65238                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        41641                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41641                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       106879                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       106879                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       106879                       # number of overall misses
system.cpu09.dcache.overall_misses::total       106879                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   6517945719                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   6517945719                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5636590854                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5636590854                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        30186                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        30186                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        35991                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12154536573                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12154536573                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12154536573                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12154536573                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       986006                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       986006                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1117773                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1117773                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1117773                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1117773                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.066164                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.066164                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.316020                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.316020                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.095618                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.095618                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.095618                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.095618                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 99910.262715                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 99910.262715                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 135361.563219                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 135361.563219                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        10062                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        10062                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  5998.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  5998.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 113722.401716                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 113722.401716                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 113722.401716                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 113722.401716                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       197972                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          120                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6649                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    29.774703                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           20                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49368                       # number of writebacks
system.cpu09.dcache.writebacks::total           49368                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        44638                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        44638                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         9656                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         9656                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        54294                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        54294                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        54294                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        54294                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20600                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20600                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31985                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31985                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52585                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52585                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52585                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52585                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2411012709                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2411012709                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3800894451                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3800894451                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6211907160                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6211907160                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6211907160                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6211907160                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020892                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020892                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242739                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242739                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047044                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047044                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047044                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047044                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 117039.451893                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 117039.451893                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 118833.654869                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 118833.654869                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  4837.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  4837.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 118130.781782                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 118130.781782                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 118130.781782                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 118130.781782                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              85                       # number of replacements
system.cpu09.icache.tags.tagsinuse         324.133291                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677323                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             456                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1485.357456                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   324.133291                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.633073                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.633073                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1356112                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1356112                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677323                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677323                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677323                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677323                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677323                       # number of overall hits
system.cpu09.icache.overall_hits::total        677323                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          505                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          505                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          505                       # number of overall misses
system.cpu09.icache.overall_misses::total          505                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      8801541                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      8801541                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      8801541                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      8801541                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      8801541                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      8801541                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677828                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677828                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677828                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677828                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677828                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677828                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000745                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000745                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000745                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000745                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000745                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000745                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 17428.794059                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 17428.794059                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 17428.794059                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 17428.794059                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 17428.794059                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 17428.794059                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu09.icache.writebacks::total              85                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           49                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           49                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           49                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          456                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          456                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          456                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      7367706                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      7367706                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      7367706                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      7367706                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      7367706                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      7367706                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000673                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000673                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000673                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000673                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 16157.250000                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 16157.250000                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 16157.250000                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 16157.250000                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 16157.250000                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 16157.250000                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243441                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110508                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             468                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172762                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                166017                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.095785                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66257                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            53                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             53                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1109625                       # DTB read hits
system.cpu10.dtb.read_misses                     6764                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1116389                       # DTB read accesses
system.cpu10.dtb.write_hits                    267583                       # DTB write hits
system.cpu10.dtb.write_misses                   57606                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                325189                       # DTB write accesses
system.cpu10.dtb.data_hits                    1377208                       # DTB hits
system.cpu10.dtb.data_misses                    64370                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1441578                       # DTB accesses
system.cpu10.itb.fetch_hits                    681576                       # ITB hits
system.cpu10.itb.fetch_misses                      78                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681654                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7847778                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10775                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6723550                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243441                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232274                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7744060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37045                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        71352                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2157                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681576                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 199                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7846898                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.856842                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.214811                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6619031     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24468      0.31%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244420      3.11%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19371      0.25%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 250604      3.19%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  41253      0.53%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78972      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80616      1.03%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 488163      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7846898                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.031020                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.856746                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 183003                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6824667                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  256756                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              492815                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18305                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66233                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 228                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5908785                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 901                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18305                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 297258                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3065567                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         9078                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557523                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3827815                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5763082                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2095989                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1639784                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                73586                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5097686                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8482688                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4465605                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017079                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695367                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402319                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              168                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          154                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3318367                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111853                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439918                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          363016                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         146813                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5749593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5484675                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5700                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       737554                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7846898                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.698961                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.146885                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4495981     57.30%     57.30% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2217313     28.26%     85.55% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            696377      8.87%     94.43% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            198022      2.52%     96.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             98445      1.25%     98.21% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             51932      0.66%     98.87% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             32174      0.41%     99.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             19174      0.24%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             37480      0.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7846898                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1845      5.64%      5.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8234     25.18%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     30.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21790     66.64%     97.46% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 829      2.54%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1476054     26.91%     26.91% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.91% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.91% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712159     31.22%     58.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.13% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.54%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1118194     20.39%     94.06% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            325905      5.94%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5484675                       # Type of FU issued
system.cpu10.iq.rate                         0.698883                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     32698                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.005962                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13127113                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4656530                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2430893                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727533                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861583                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859606                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2649485                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867884                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2950                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571104                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302070                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       113407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18305                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                956607                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              792658                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5750618                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              91                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111853                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439918                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44330                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              642643                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          236                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                290                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5481841                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1116389                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2834                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         856                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1441578                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219698                       # Number of branches executed
system.cpu10.iew.exec_stores                   325189                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.698521                       # Inst execution rate
system.cpu10.iew.wb_sent                      5355502                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5290499                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4324016                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5621858                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.674140                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769144                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1765399                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             251                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7544632                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.527777                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.225665                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5421648     71.86%     71.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1309728     17.36%     89.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       478453      6.34%     95.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       131162      1.74%     97.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        11481      0.15%     97.45% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        76396      1.01%     98.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6375      0.08%     98.55% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19499      0.26%     98.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        89890      1.19%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7544632                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981887                       # Number of instructions committed
system.cpu10.commit.committedOps              3981887                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678597                       # Number of memory references committed
system.cpu10.commit.loads                      540749                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183253                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424536                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65805                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738896     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540763     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981887                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               89890                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   12968093                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11725460                       # The number of ROB writes
system.cpu10.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     987072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981476                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981476                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.971073                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.971073                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.507338                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.507338                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3960849                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1967699                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   178                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54194                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.371161                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1027358                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54255                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.935729                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       722327760                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.371161                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.927674                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.927674                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2334513                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2334513                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       933462                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        933462                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        93853                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        93853                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1027315                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1027315                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1027315                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1027315                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        68740                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        68740                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        43979                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        43979                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       112719                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       112719                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       112719                       # number of overall misses
system.cpu10.dcache.overall_misses::total       112719                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   6398012097                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   6398012097                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   5990150279                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   5990150279                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        19737                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  12388162376                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  12388162376                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  12388162376                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  12388162376                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1002202                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1002202                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1140034                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1140034                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1140034                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1140034                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.068589                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.068589                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.319077                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.319077                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.098873                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.098873                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.098873                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.098873                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 93075.532397                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 93075.532397                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 136204.785898                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 136204.785898                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 109903.054285                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 109903.054285                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 109903.054285                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 109903.054285                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       222975                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7849                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    28.408077                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    14.500000                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        50772                       # number of writebacks
system.cpu10.dcache.writebacks::total           50772                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        46513                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        46513                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11815                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11815                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        58328                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        58328                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        58328                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        58328                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22227                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22227                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32164                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32164                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54391                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54391                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54391                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54391                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2487882519                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2487882519                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3862731269                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3862731269                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6350613788                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6350613788                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6350613788                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6350613788                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022178                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022178                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233357                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233357                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047710                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047710                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047710                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047710                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 111930.648266                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 111930.648266                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 120094.865968                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 120094.865968                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 116758.540714                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 116758.540714                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 116758.540714                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 116758.540714                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              47                       # number of replacements
system.cpu10.icache.tags.tagsinuse         300.280072                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681130                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1715.692695                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   300.280072                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.586485                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.586485                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363549                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363549                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681130                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681130                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681130                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681130                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681130                       # number of overall hits
system.cpu10.icache.overall_hits::total        681130                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          446                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          446                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          446                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          446                       # number of overall misses
system.cpu10.icache.overall_misses::total          446                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      8243100                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8243100                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      8243100                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8243100                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      8243100                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8243100                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681576                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681576                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681576                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681576                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681576                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681576                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000654                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000654                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000654                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000654                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000654                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 18482.286996                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 18482.286996                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 18482.286996                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 18482.286996                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 18482.286996                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 18482.286996                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu10.icache.writebacks::total              47                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           49                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           49                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           49                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          397                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          397                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          397                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      6430779                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      6430779                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      6430779                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      6430779                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      6430779                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      6430779                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000582                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000582                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 16198.435768                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 16198.435768                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 16198.435768                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 16198.435768                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 16198.435768                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 16198.435768                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241852                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108826                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171705                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165249                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.240063                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66271                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            85                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1077958                       # DTB read hits
system.cpu11.dtb.read_misses                     7435                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1085393                       # DTB read accesses
system.cpu11.dtb.write_hits                    265096                       # DTB write hits
system.cpu11.dtb.write_misses                   58016                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                323112                       # DTB write accesses
system.cpu11.dtb.data_hits                    1343054                       # DTB hits
system.cpu11.dtb.data_misses                    65451                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1408505                       # DTB accesses
system.cpu11.itb.fetch_hits                    681182                       # ITB hits
system.cpu11.itb.fetch_misses                      80                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681262                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7839608                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11480                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6712302                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241852                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231521                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7733715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37351                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        72494                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2451                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681182                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 230                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7838850                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.856287                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.214338                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6612961     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24539      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244257      3.12%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19478      0.25%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249644      3.18%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41310      0.53%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  78793      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  80013      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487855      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7838850                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.030850                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.856204                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183141                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6816692                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  257373                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              490714                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18436                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66273                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5893975                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1011                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18436                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 296680                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3087347                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10674                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556820                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3796399                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5746044                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  67                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2090912                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1612188                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                66129                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084604                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8460718                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4443649                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410444                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              165                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3305276                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104865                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437342                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360234                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         153418                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5731926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5442926                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5205                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1777823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       738262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7838850                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.694353                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.145888                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4508967     57.52%     57.52% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2212055     28.22%     85.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            684818      8.74%     94.48% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            196492      2.51%     96.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             95664      1.22%     98.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             51709      0.66%     98.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31411      0.40%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19780      0.25%     99.52% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             37954      0.48%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7838850                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2885     10.12%     10.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     10.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     10.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     10.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     10.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     10.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     28.87%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16844     59.07%     98.06% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 554      1.94%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1467471     26.96%     26.96% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.96% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.96% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712143     31.46%     58.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.66%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1087110     19.97%     94.05% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            323839      5.95%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5442926                       # Type of FU issued
system.cpu11.iq.rate                         0.694285                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28517                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005239                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         13030923                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648449                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2412912                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727501                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861541                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859594                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2603571                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867868                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2918                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574190                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303503                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        87215                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18436                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                991662                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              776885                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5732991                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             135                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104865                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437342                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44047                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              627149                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          288                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                351                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5440143                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1085393                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2783                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         890                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1408505                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217927                       # Number of branches executed
system.cpu11.iew.exec_stores                   323112                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.693930                       # Inst execution rate
system.cpu11.iew.wb_sent                      5338660                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5272506                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4312700                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5613824                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.672547                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768229                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1773090                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             289                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7534399                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.524886                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.219853                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5419738     71.93%     71.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305717     17.33%     89.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       477919      6.34%     95.61% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131151      1.74%     97.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10423      0.14%     97.49% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74817      0.99%     98.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6532      0.09%     98.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        20091      0.27%     98.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        88011      1.17%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7534399                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               88011                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12939023                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11687519                       # The number of ROB writes
system.cpu11.timesIdled                            60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     995242                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.982564                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.982564                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.504397                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.504397                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3913884                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1953893                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   317                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52233                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.226251                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1020451                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52295                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.513357                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       741226518                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.226251                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.925410                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.925410                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2311912                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2311912                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       929234                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        929234                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91155                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91155                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           25                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1020389                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1020389                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1020389                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1020389                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        66648                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        66648                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        42660                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        42660                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       109308                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       109308                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       109308                       # number of overall misses
system.cpu11.dcache.overall_misses::total       109308                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6827727222                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6827727222                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5689409256                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5689409256                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        35991                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12517136478                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12517136478                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12517136478                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12517136478                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       995882                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       995882                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1129697                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1129697                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1129697                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1129697                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.066924                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.066924                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.318798                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.318798                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.096759                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.096759                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.096759                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.096759                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 102444.592816                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 102444.592816                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 133366.367932                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 133366.367932                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 11029.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 11029.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  5998.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  5998.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 114512.537765                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 114512.537765                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 114512.537765                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 114512.537765                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       198383                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6601                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    30.053477                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    19.615385                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        48836                       # number of writebacks
system.cpu11.dcache.writebacks::total           48836                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        46093                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        46093                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10781                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10781                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        56874                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        56874                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        56874                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        56874                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20555                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20555                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31879                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31879                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52434                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52434                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52434                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52434                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2448074151                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2448074151                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3757002769                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3757002769                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6205076920                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6205076920                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6205076920                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6205076920                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020640                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020640                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238232                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238232                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046414                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046414                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046414                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046414                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 119098.718122                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 119098.718122                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 117851.964271                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 117851.964271                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  4837.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  4837.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 118340.712515                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 118340.712515                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 118340.712515                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 118340.712515                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              84                       # number of replacements
system.cpu11.icache.tags.tagsinuse         320.552032                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680675                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             454                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1499.284141                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   320.552032                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.626078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.626078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362818                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362818                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680675                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680675                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680675                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680675                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680675                       # number of overall hits
system.cpu11.icache.overall_hits::total        680675                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          507                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          507                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          507                       # number of overall misses
system.cpu11.icache.overall_misses::total          507                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      8369649                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      8369649                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      8369649                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      8369649                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      8369649                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      8369649                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681182                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681182                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681182                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681182                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681182                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681182                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000744                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000744                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000744                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 16508.183432                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 16508.183432                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 16508.183432                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 16508.183432                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 16508.183432                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 16508.183432                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu11.icache.writebacks::total              84                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           53                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           53                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           53                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          454                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          454                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          454                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      7044948                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7044948                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      7044948                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7044948                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      7044948                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7044948                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000666                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000666                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000666                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 15517.506608                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 15517.506608                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 15517.506608                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 15517.506608                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 15517.506608                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 15517.506608                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248643                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115250                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             591                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176668                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168399                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.319469                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66414                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1200069                       # DTB read hits
system.cpu12.dtb.read_misses                     6895                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1206964                       # DTB read accesses
system.cpu12.dtb.write_hits                    276314                       # DTB write hits
system.cpu12.dtb.write_misses                   58091                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                334405                       # DTB write accesses
system.cpu12.dtb.data_hits                    1476383                       # DTB hits
system.cpu12.dtb.data_misses                    64986                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1541369                       # DTB accesses
system.cpu12.itb.fetch_hits                    686512                       # ITB hits
system.cpu12.itb.fetch_misses                      76                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686588                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7919780                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6778305                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248643                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234815                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7814703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37323                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        69854                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1964                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686512                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 263                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7917009                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.856170                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.214301                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6679163     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25409      0.32%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245388      3.10%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20586      0.26%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251313      3.17%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  41829      0.53%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79514      1.00%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81575      1.03%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 492232      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7917009                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031395                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.855870                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 185112                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6886849                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260578                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              496209                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18407                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66422                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 265                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5962150                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1063                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18407                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300763                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3101897                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11172                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  563078                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3851838                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815730                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 119                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2098589                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1659771                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                70240                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5136985                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8552433                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4535271                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017157                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733337                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403648                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              227                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          209                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3341393                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128748                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446280                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          363802                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190486                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               239                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5614903                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5185                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       728085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7917009                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.709220                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.166069                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4531900     57.24%     57.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2224269     28.09%     85.34% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            695485      8.78%     94.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            200723      2.54%     96.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            114712      1.45%     98.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             57958      0.73%     98.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             33525      0.42%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             19789      0.25%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             38648      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7917009                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2362      4.62%      4.62% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      4.62% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      4.62% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      4.62% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8236     16.11%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     20.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                39792     77.84%     98.57% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 730      1.43%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1505462     26.81%     26.81% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713205     30.51%     57.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852365     15.18%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1208719     21.53%     94.03% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            335142      5.97%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5614903                       # Type of FU issued
system.cpu12.iq.rate                         0.708972                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51120                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009104                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13473415                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4708787                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2488180                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729705                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862696                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860684                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2797049                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868970                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2847                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571330                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302125                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       185635                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18407                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                992331                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              786399                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5802727                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             116                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128748                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446280                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              204                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44669                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              635730                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          329                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                403                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5611994                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1206964                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2909                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         962                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1541369                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224285                       # Number of branches executed
system.cpu12.iew.exec_stores                   334405                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.708605                       # Inst execution rate
system.cpu12.iew.wb_sent                      5414532                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5348864                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4360604                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5660202                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.675380                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770397                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1768172                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             337                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7615861                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.529501                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.233503                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5479259     71.95%     71.95% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1314182     17.26%     89.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       480965      6.32%     95.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       131756      1.73%     97.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        12053      0.16%     97.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        77029      1.01%     98.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8551      0.11%     98.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        19964      0.26%     98.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        92102      1.21%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7615861                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032607                       # Number of instructions committed
system.cpu12.commit.committedOps              4032607                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701573                       # Number of memory references committed
system.cpu12.commit.loads                      557418                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187615                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475114                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65852                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765506     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557440     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144155      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032607                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               92102                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13090616                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11832832                       # The number of ROB writes
system.cpu12.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          2771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     915070                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032129                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032129                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.964168                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.964168                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.509121                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.509121                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4111394                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2010859                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016095                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   371                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58260                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.133501                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1042507                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58322                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.875021                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       762707340                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.133501                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.923961                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.923961                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2391290                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2391290                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       946635                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        946635                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95803                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95803                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           27                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1042438                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1042438                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1042438                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1042438                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        75593                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        75593                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48325                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48325                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            4                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       123918                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       123918                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       123918                       # number of overall misses
system.cpu12.dcache.overall_misses::total       123918                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   6812480970                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   6812480970                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6684496508                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6684496508                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        31347                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        31347                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        42957                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        42957                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  13496977478                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  13496977478                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  13496977478                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  13496977478                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1022228                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1022228                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1166356                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1166356                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1166356                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1166356                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.073949                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.073949                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.335292                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.335292                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.129032                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.129032                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.106244                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.106244                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.106244                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.106244                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 90120.526636                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 90120.526636                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 138323.776679                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 138323.776679                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  7836.750000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  7836.750000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6136.714286                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6136.714286                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 108918.619393                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 108918.619393                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 108918.619393                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 108918.619393                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       262636                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          264                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11400                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.038246                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    18.857143                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54334                       # number of writebacks
system.cpu12.dcache.writebacks::total           54334                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        49970                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        49970                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15462                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15462                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        65432                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        65432                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        65432                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        65432                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25623                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25623                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32863                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32863                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58486                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58486                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58486                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58486                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2629289997                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2629289997                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   3954939222                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   3954939222                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6584229219                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6584229219                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6584229219                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6584229219                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025066                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025066                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.228013                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.228013                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050144                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050144                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050144                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050144                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 102614.447840                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 102614.447840                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 120346.262423                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 120346.262423                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 112577.868533                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 112577.868533                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 112577.868533                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 112577.868533                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             105                       # number of replacements
system.cpu12.icache.tags.tagsinuse         337.974554                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            685958                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             491                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1397.063136                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   337.974554                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.660107                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.660107                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373515                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373515                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       685958                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        685958                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       685958                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         685958                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       685958                       # number of overall hits
system.cpu12.icache.overall_hits::total        685958                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          554                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          554                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          554                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          554                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          554                       # number of overall misses
system.cpu12.icache.overall_misses::total          554                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     15722262                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     15722262                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     15722262                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     15722262                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     15722262                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     15722262                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686512                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686512                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686512                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686512                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686512                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686512                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000807                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000807                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000807                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000807                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000807                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000807                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 28379.534296                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 28379.534296                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 28379.534296                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 28379.534296                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 28379.534296                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 28379.534296                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          105                       # number of writebacks
system.cpu12.icache.writebacks::total             105                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           63                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           63                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           63                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          491                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          491                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          491                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     11795760                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     11795760                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     11795760                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     11795760                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     11795760                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     11795760                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000715                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000715                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000715                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000715                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000715                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 24023.951120                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 24023.951120                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 24023.951120                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 24023.951120                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 24023.951120                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 24023.951120                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240640                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107850                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             462                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170576                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164456                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.412156                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66193                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1071241                       # DTB read hits
system.cpu13.dtb.read_misses                     6772                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1078013                       # DTB read accesses
system.cpu13.dtb.write_hits                    264717                       # DTB write hits
system.cpu13.dtb.write_misses                   57648                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                322365                       # DTB write accesses
system.cpu13.dtb.data_hits                    1335958                       # DTB hits
system.cpu13.dtb.data_misses                    64420                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1400378                       # DTB accesses
system.cpu13.itb.fetch_hits                    677933                       # ITB hits
system.cpu13.itb.fetch_misses                      76                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678009                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7798935                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677341                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240640                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230649                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7696112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36795                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        70606                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2117                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  677933                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 209                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7797823                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.856308                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.213722                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6577390     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24339      0.31%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243827      3.13%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19189      0.25%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249399      3.20%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  40732      0.52%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78855      1.01%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79341      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484751      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7797823                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030855                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.856186                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 182057                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6782302                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  253862                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              490814                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18182                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66179                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868245                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 905                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18182                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295432                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3050698                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         9804                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553580                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3799521                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5724067                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 161                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2083955                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1615737                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                69797                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067314                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427980                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410896                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017080                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393733                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              145                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          131                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3305303                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098045                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433882                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          355998                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         164724                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               146                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5426549                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5098                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       724898                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7797823                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.695906                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.143596                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4470068     57.32%     57.32% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2210377     28.35%     85.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            689426      8.84%     94.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            196559      2.52%     97.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             93388      1.20%     98.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             49663      0.64%     98.87% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             31032      0.40%     99.27% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             18896      0.24%     99.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38414      0.49%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7797823                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2191      8.00%      8.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      8.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      8.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      8.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      8.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      8.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8234     30.08%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.08% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16318     59.61%     97.69% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 633      2.31%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1459248     26.89%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712132     31.55%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.71%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1079772     19.90%     94.05% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            323034      5.95%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5426549                       # Type of FU issued
system.cpu13.iq.rate                         0.695806                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27376                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005045                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12955873                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606313                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2400331                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727522                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861559                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859601                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2586044                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867877                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3029                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567568                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300148                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        84741                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18182                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                957597                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              778553                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711475                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             142                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098045                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433882                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44092                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              628873                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          240                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                292                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5423854                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1078013                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2695                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         836                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1400378                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217254                       # Number of branches executed
system.cpu13.iew.exec_stores                   322365                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.695461                       # Inst execution rate
system.cpu13.iew.wb_sent                      5324965                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5259932                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4302209                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5596543                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.674442                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.768726                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1755328                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             247                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7497680                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.527345                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.221967                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5383010     71.80%     71.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306120     17.42%     89.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477381      6.37%     95.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131230      1.75%     97.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10536      0.14%     97.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75336      1.00%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6341      0.08%     98.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19388      0.26%     98.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88338      1.18%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7497680                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88338                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12886092                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11647892                       # The number of ROB writes
system.cpu13.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1035915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.972681                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.972681                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.506924                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.506924                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3891267                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1942605                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016043                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   140                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52233                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.020539                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1018267                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52295                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.471594                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       918226773                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.020539                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.922196                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.922196                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2302970                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2302970                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       927508                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        927508                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90715                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90715                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1018223                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1018223                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1018223                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1018223                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        64031                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        64031                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        43003                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        43003                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       107034                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       107034                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       107034                       # number of overall misses
system.cpu13.dcache.overall_misses::total       107034                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6294166452                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6294166452                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6035175882                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6035175882                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        22059                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12329342334                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12329342334                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12329342334                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12329342334                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       991539                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       991539                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1125257                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1125257                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1125257                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1125257                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.064577                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.064577                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.321595                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.321595                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.095120                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.095120                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.095120                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.095120                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 98298.737362                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 98298.737362                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 140343.136107                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 140343.136107                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         7353                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 115190.895734                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 115190.895734                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 115190.895734                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 115190.895734                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       196714                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          304                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6781                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    29.009586                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    25.333333                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49074                       # number of writebacks
system.cpu13.dcache.writebacks::total           49074                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        43548                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        43548                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11083                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11083                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        54631                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        54631                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        54631                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        54631                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20483                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20483                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31920                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31920                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52403                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52403                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52403                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52403                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2395752525                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2395752525                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3799006281                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3799006281                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6194758806                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6194758806                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6194758806                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6194758806                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020658                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020658                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238711                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238711                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046570                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046570                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046570                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046570                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 116962.970512                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 116962.970512                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 119016.487500                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 119016.487500                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 118213.819934                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 118213.819934                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 118213.819934                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 118213.819934                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              47                       # number of replacements
system.cpu13.icache.tags.tagsinuse         302.008435                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677489                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1697.967419                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   302.008435                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.589860                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.589860                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356265                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356265                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677489                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677489                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677489                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677489                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677489                       # number of overall hits
system.cpu13.icache.overall_hits::total        677489                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          444                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          444                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          444                       # number of overall misses
system.cpu13.icache.overall_misses::total          444                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      7367706                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      7367706                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      7367706                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      7367706                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      7367706                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      7367706                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       677933                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       677933                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       677933                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       677933                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       677933                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       677933                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000655                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000655                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000655                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000655                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000655                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000655                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 16593.932432                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 16593.932432                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 16593.932432                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 16593.932432                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 16593.932432                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 16593.932432                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu13.icache.writebacks::total              47                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           45                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           45                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           45                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          399                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          399                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      6330933                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      6330933                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      6330933                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      6330933                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      6330933                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      6330933                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000589                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000589                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000589                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000589                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst        15867                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total        15867                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst        15867                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total        15867                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst        15867                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total        15867                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245454                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112361                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             537                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174143                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166502                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.612227                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66307                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            94                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             93                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1119899                       # DTB read hits
system.cpu14.dtb.read_misses                     6851                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1126750                       # DTB read accesses
system.cpu14.dtb.write_hits                    268457                       # DTB write hits
system.cpu14.dtb.write_misses                   56107                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                324564                       # DTB write accesses
system.cpu14.dtb.data_hits                    1388356                       # DTB hits
system.cpu14.dtb.data_misses                    62958                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1451314                       # DTB accesses
system.cpu14.itb.fetch_hits                    681589                       # ITB hits
system.cpu14.itb.fetch_misses                      79                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681668                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7873486                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6718851                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245454                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232810                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7769451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36815                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        70968                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2372                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681589                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 228                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7872331                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.853477                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.210058                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6643463     84.39%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  24859      0.32%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244723      3.11%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20838      0.26%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 251000      3.19%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41074      0.52%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79254      1.01%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  79822      1.01%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 487298      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7872331                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031175                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.853351                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 184048                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6848533                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  255593                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              495024                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18165                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66297                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5912317                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1025                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18165                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298516                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3109703                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         9810                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  558124                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3807045                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5768236                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 122                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2091090                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1627627                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                62342                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099898                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8485032                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4467884                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017143                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711361                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388537                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              184                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          170                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3327369                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112227                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438944                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359821                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         148866                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5754113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               192                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5500137                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5284                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       732121                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7872331                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.698667                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.149209                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4517847     57.39%     57.39% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2219077     28.19%     85.58% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            694197      8.82%     94.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            198481      2.52%     96.92% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            101302      1.29%     98.20% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             52028      0.66%     98.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             32044      0.41%     99.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19229      0.24%     99.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38126      0.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7872331                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  2127      5.93%      5.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      5.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      5.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      5.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      5.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      5.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8236     22.98%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     28.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24875     69.39%     98.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 609      1.70%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1480724     26.92%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713225     31.15%     58.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.50%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1128507     20.52%     94.09% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            325306      5.91%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5500137                       # Type of FU issued
system.cpu14.iq.rate                         0.698564                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     35847                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006517                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13183989                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4642106                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2437179                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729747                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862732                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860705                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2666988                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868992                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2735                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565132                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298944                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       123062                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18165                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                977548                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              814257                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755201                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              92                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112227                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438944                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              166                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44431                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              664067                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          291                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                353                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5497295                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1126750                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2842                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         896                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1451314                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221618                       # Number of branches executed
system.cpu14.iew.exec_stores                   324564                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.698203                       # Inst execution rate
system.cpu14.iew.wb_sent                      5361497                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5297884                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4323405                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5616928                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.672877                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.769710                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1748461                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             295                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7572675                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.528781                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.229161                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5444317     71.89%     71.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1310875     17.31%     89.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       479589      6.33%     95.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131075      1.73%     97.27% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11423      0.15%     97.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77017      1.02%     98.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8555      0.11%     98.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19690      0.26%     98.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        90134      1.19%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7572675                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004287                       # Number of instructions committed
system.cpu14.commit.committedOps              4004287                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687095                       # Number of memory references committed
system.cpu14.commit.loads                      547095                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185446                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446856                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65821                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          447      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751701     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547115     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       140000      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004287                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               90134                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   13003837                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11734165                       # The number of ROB writes
system.cpu14.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     961364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003844                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003844                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.966482                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.966482                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.508522                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.508522                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3974289                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1970659                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016099                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   293                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55039                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.902442                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1029237                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55101                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.679098                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       797436333                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.902442                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.920351                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.920351                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2341990                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2341990                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       933789                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        933789                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95385                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95385                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           24                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1029174                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1029174                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1029174                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1029174                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        69574                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        69574                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44591                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44591                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       114165                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       114165                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       114165                       # number of overall misses
system.cpu14.dcache.overall_misses::total       114165                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   6496610022                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   6496610022                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6592244776                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6592244776                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        24381                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        30186                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        30186                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13088854798                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13088854798                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13088854798                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13088854798                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1003363                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1003363                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139976                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139976                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1143339                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1143339                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1143339                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1143339                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.069341                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.069341                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.318562                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.318562                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.099852                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.099852                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.099852                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.099852                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 93376.980222                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 93376.980222                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 147838.011617                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 147838.011617                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  6037.200000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  6037.200000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 114648.577042                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 114648.577042                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 114648.577042                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 114648.577042                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       220703                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           86                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8295                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.606751                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     7.818182                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        51013                       # number of writebacks
system.cpu14.dcache.writebacks::total           51013                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        46542                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        46542                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12393                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12393                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        58935                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        58935                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        58935                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        58935                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23032                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23032                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32198                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32198                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55230                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55230                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55230                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55230                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2530130148                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2530130148                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3891448661                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3891448661                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6421578809                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6421578809                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6421578809                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6421578809                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022955                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022955                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.230025                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.230025                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048306                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048306                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048306                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048306                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 109852.819903                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 109852.819903                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 120859.949717                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 120859.949717                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  4876.200000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  4876.200000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 116269.759352                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 116269.759352                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 116269.759352                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 116269.759352                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              85                       # number of replacements
system.cpu14.icache.tags.tagsinuse         323.188578                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            681084                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             460                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1480.617391                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   323.188578                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.631228                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.631228                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363638                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363638                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       681084                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        681084                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       681084                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         681084                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       681084                       # number of overall hits
system.cpu14.icache.overall_hits::total        681084                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          505                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          505                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          505                       # number of overall misses
system.cpu14.icache.overall_misses::total          505                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      9084825                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      9084825                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      9084825                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      9084825                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      9084825                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      9084825                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681589                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681589                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681589                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681589                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681589                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681589                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000741                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000741                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 17989.752475                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 17989.752475                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 17989.752475                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 17989.752475                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 17989.752475                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 17989.752475                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu14.icache.writebacks::total              85                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           45                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           45                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           45                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          460                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          460                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          460                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      7471035                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      7471035                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      7471035                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      7471035                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      7471035                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      7471035                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000675                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000675                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000675                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 16241.380435                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 16241.380435                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 16241.380435                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 16241.380435                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 16241.380435                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 16241.380435                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252451                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118944                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             552                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179335                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170176                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.892798                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66499                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1107779                       # DTB read hits
system.cpu15.dtb.read_misses                     6707                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1114486                       # DTB read accesses
system.cpu15.dtb.write_hits                    273737                       # DTB write hits
system.cpu15.dtb.write_misses                   57178                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                330915                       # DTB write accesses
system.cpu15.dtb.data_hits                    1381516                       # DTB hits
system.cpu15.dtb.data_misses                    63885                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1445401                       # DTB accesses
system.cpu15.itb.fetch_hits                    689274                       # ITB hits
system.cpu15.itb.fetch_misses                      70                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689344                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7875403                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11501                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6800837                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252451                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236676                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7768776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 36991                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        72856                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2120                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689274                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 238                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7873783                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.863732                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.222866                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6633175     84.24%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24726      0.31%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245500      3.12%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21034      0.27%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250706      3.18%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41540      0.53%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79557      1.01%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86217      1.09%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491328      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7873783                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.032056                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.863554                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 184778                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6838106                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  263275                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496513                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18255                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66425                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5990264                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 944                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18255                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 300738                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3058017                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        15129                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  566228                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3842560                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5844755                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  51                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2085813                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1637545                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                90068                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5151780                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8581599                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4564432                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017162                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757034                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1394746                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              255                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          242                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3342153                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131150                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444266                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364066                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         180130                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5830743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               260                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5547264                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5391                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1758819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       730791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7873783                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.704523                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.164251                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4510406     57.28%     57.28% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2220600     28.20%     85.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            697071      8.85%     94.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            200867      2.55%     96.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             95718      1.22%     98.11% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             51504      0.65%     98.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             34388      0.44%     99.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             22631      0.29%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             40598      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7873783                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2539      9.05%      9.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      9.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      9.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      9.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8238     29.37%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     38.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16625     59.28%     97.70% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 644      2.30%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1529487     27.57%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717468     30.96%     58.53% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.53% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.53% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.37%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.90% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1116256     20.12%     94.02% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            331666      5.98%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5547264                       # Type of FU issued
system.cpu15.iq.rate                         0.704378                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     28046                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005056                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13263533                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4722838                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2510969                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738215                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867053                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864949                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2702079                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873227                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2951                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567599                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300131                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        90247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18255                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                953977                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              790378                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5831949                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             119                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131150                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444266                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              233                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                44001                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              640809                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           73                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          299                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                372                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5544381                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1114486                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2883                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         946                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1445401                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228216                       # Number of branches executed
system.cpu15.iew.exec_stores                   330915                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.704012                       # Inst execution rate
system.cpu15.iew.wb_sent                      5440454                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5375918                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4371231                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5673132                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.682621                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.770515                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1756282                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             312                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7571265                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.537911                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.247610                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5427759     71.69%     71.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314509     17.36%     89.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480500      6.35%     95.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133039      1.76%     97.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11492      0.15%     97.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79535      1.05%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10870      0.14%     98.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19313      0.26%     98.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        94248      1.24%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7571265                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072664                       # Number of instructions committed
system.cpu15.commit.committedOps              4072664                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707686                       # Number of memory references committed
system.cpu15.commit.loads                      563551                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191703                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515131                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65873                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          484      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795319     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563571     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144135      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072664                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               94248                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13073445                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11887541                       # The number of ROB writes
system.cpu15.timesIdled                            52                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     959447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072184                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072184                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.933951                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.933951                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.517076                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.517076                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4042607                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2024143                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016137                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835954                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   347                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54383                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.883137                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1050704                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54445                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.298448                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       815967054                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.883137                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.920049                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.920049                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2389077                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2389077                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       955209                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        955209                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95432                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95432                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           24                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1050641                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1050641                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1050641                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1050641                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        67873                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        67873                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48679                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48679                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       116552                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       116552                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       116552                       # number of overall misses
system.cpu15.dcache.overall_misses::total       116552                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6225551352                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6225551352                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7463706590                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7463706590                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  13689257942                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  13689257942                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  13689257942                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  13689257942                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1023082                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1023082                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144111                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144111                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1167193                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1167193                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1167193                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1167193                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.066342                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.066342                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.337788                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.337788                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.099857                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.099857                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.099857                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.099857                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 91723.532951                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 91723.532951                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 153324.977711                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 153324.977711                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         5418                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         5418                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 117451.935119                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 117451.935119                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 117451.935119                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 117451.935119                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       197075                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7167                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.497558                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51143                       # number of writebacks
system.cpu15.dcache.writebacks::total           51143                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        45604                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        45604                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16338                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16338                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        61942                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        61942                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        61942                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        61942                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22269                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22269                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32341                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32341                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54610                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54610                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54610                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54610                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2397152691                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2397152691                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3924382544                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3924382544                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6321535235                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6321535235                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6321535235                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6321535235                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021767                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021767                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224417                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224417                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046787                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046787                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046787                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046787                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 107645.277785                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 107645.277785                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 121343.883739                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 121343.883739                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 115757.832540                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 115757.832540                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 115757.832540                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 115757.832540                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              85                       # number of replacements
system.cpu15.icache.tags.tagsinuse         320.355949                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688766                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1507.146608                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   320.355949                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.625695                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.625695                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379005                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379005                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688766                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688766                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688766                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688766                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688766                       # number of overall hits
system.cpu15.icache.overall_hits::total        688766                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          508                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          508                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          508                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          508                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          508                       # number of overall misses
system.cpu15.icache.overall_misses::total          508                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     11477646                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     11477646                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     11477646                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     11477646                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     11477646                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     11477646                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689274                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689274                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689274                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689274                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689274                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689274                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000737                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000737                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000737                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000737                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000737                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000737                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 22593.791339                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 22593.791339                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 22593.791339                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 22593.791339                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 22593.791339                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 22593.791339                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu15.icache.writebacks::total              85                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           51                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           51                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           51                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          457                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          457                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          457                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      8996589                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      8996589                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      8996589                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      8996589                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      8996589                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      8996589                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000663                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000663                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000663                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 19686.190372                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 19686.190372                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 19686.190372                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 19686.190372                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 19686.190372                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 19686.190372                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    127835                       # number of replacements
system.l2.tags.tagsinuse                 12656.340323                       # Cycle average of tags in use
system.l2.tags.total_refs                     1114756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    143869                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.748410                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6046922214                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10994.862931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      471.074005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      189.667854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       50.569012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      103.598691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.105780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       40.400347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.657549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       73.268906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.029050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       70.685721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.019417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       64.904511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.116609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       50.762748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.418504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      125.060374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.045881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       75.000906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       54.425941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       65.327792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.008332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       50.330147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.268491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       45.692128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.002098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       31.035231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.030486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       42.725021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.194156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       51.051703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.671073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.028752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.011576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.006323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.002466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.004472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.004314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.003961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.003098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.007633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.004578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.003322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.003987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.003072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.002789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.001894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.002608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.003116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.772482                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14940077                       # Number of tag accesses
system.l2.tags.data_accesses                 14940077                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       825107                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           825107                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6571                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6571                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            26176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            26146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            26143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26423                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            26141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            26182                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            26061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            26090                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            26074                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            26070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            26136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            26029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                421556                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           433                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11772                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        19335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        17677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        22449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        17909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        19995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        17591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        26851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        18059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        19569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        17890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        20173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            320493                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5667                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55241                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 273                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42223                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               45481                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 436                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               43820                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 385                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               48872                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 433                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               44050                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 376                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               46177                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               43652                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               53349                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 444                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               44259                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               45659                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 440                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43765                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 460                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               49378                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 390                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               43960                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 445                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               46309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45854                       # number of demand (read+write) hits
system.l2.demand_hits::total                   753821                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5667                       # number of overall hits
system.l2.overall_hits::cpu00.data              55241                       # number of overall hits
system.l2.overall_hits::cpu01.inst                273                       # number of overall hits
system.l2.overall_hits::cpu01.data              42223                       # number of overall hits
system.l2.overall_hits::cpu02.inst                379                       # number of overall hits
system.l2.overall_hits::cpu02.data              45481                       # number of overall hits
system.l2.overall_hits::cpu03.inst                436                       # number of overall hits
system.l2.overall_hits::cpu03.data              43820                       # number of overall hits
system.l2.overall_hits::cpu04.inst                385                       # number of overall hits
system.l2.overall_hits::cpu04.data              48872                       # number of overall hits
system.l2.overall_hits::cpu05.inst                433                       # number of overall hits
system.l2.overall_hits::cpu05.data              44050                       # number of overall hits
system.l2.overall_hits::cpu06.inst                376                       # number of overall hits
system.l2.overall_hits::cpu06.data              46177                       # number of overall hits
system.l2.overall_hits::cpu07.inst                443                       # number of overall hits
system.l2.overall_hits::cpu07.data              43652                       # number of overall hits
system.l2.overall_hits::cpu08.inst                380                       # number of overall hits
system.l2.overall_hits::cpu08.data              53349                       # number of overall hits
system.l2.overall_hits::cpu09.inst                444                       # number of overall hits
system.l2.overall_hits::cpu09.data              44259                       # number of overall hits
system.l2.overall_hits::cpu10.inst                383                       # number of overall hits
system.l2.overall_hits::cpu10.data              45659                       # number of overall hits
system.l2.overall_hits::cpu11.inst                440                       # number of overall hits
system.l2.overall_hits::cpu11.data              43765                       # number of overall hits
system.l2.overall_hits::cpu12.inst                460                       # number of overall hits
system.l2.overall_hits::cpu12.data              49378                       # number of overall hits
system.l2.overall_hits::cpu13.inst                390                       # number of overall hits
system.l2.overall_hits::cpu13.data              43960                       # number of overall hits
system.l2.overall_hits::cpu14.inst                445                       # number of overall hits
system.l2.overall_hits::cpu14.data              46309                       # number of overall hits
system.l2.overall_hits::cpu15.inst                438                       # number of overall hits
system.l2.overall_hits::cpu15.data              45854                       # number of overall hits
system.l2.overall_hits::total                  753821                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5690                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           5890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           5883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           5953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           5933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98872                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2485                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3846                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         2427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         2524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         2725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         2433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         2350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         3041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         2376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         2299                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41932                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2023                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13703                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               208                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9536                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              8317                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              8175                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              8943                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              8070                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              8233                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              8760                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              8829                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              8252                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8320                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              8591                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8274                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8574                       # number of demand (read+write) misses
system.l2.demand_misses::total                 143289                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2023                       # number of overall misses
system.l2.overall_misses::cpu00.data            13703                       # number of overall misses
system.l2.overall_misses::cpu01.inst              208                       # number of overall misses
system.l2.overall_misses::cpu01.data             9536                       # number of overall misses
system.l2.overall_misses::cpu02.inst               35                       # number of overall misses
system.l2.overall_misses::cpu02.data             8317                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data             8175                       # number of overall misses
system.l2.overall_misses::cpu04.inst               12                       # number of overall misses
system.l2.overall_misses::cpu04.data             8943                       # number of overall misses
system.l2.overall_misses::cpu05.inst               20                       # number of overall misses
system.l2.overall_misses::cpu05.data             8070                       # number of overall misses
system.l2.overall_misses::cpu06.inst               22                       # number of overall misses
system.l2.overall_misses::cpu06.data             8233                       # number of overall misses
system.l2.overall_misses::cpu07.inst               15                       # number of overall misses
system.l2.overall_misses::cpu07.data             8760                       # number of overall misses
system.l2.overall_misses::cpu08.inst               17                       # number of overall misses
system.l2.overall_misses::cpu08.data             8829                       # number of overall misses
system.l2.overall_misses::cpu09.inst               12                       # number of overall misses
system.l2.overall_misses::cpu09.data             8116                       # number of overall misses
system.l2.overall_misses::cpu10.inst               14                       # number of overall misses
system.l2.overall_misses::cpu10.data             8252                       # number of overall misses
system.l2.overall_misses::cpu11.inst               14                       # number of overall misses
system.l2.overall_misses::cpu11.data             8320                       # number of overall misses
system.l2.overall_misses::cpu12.inst               31                       # number of overall misses
system.l2.overall_misses::cpu12.data             8591                       # number of overall misses
system.l2.overall_misses::cpu13.inst                9                       # number of overall misses
system.l2.overall_misses::cpu13.data             8111                       # number of overall misses
system.l2.overall_misses::cpu14.inst               15                       # number of overall misses
system.l2.overall_misses::cpu14.data             8274                       # number of overall misses
system.l2.overall_misses::cpu15.inst               19                       # number of overall misses
system.l2.overall_misses::cpu15.data             8574                       # number of overall misses
system.l2.overall_misses::total                143289                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        35991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        34830                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        34830                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       438858                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2267217827                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1247113229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1290828424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1238534817                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1363330746                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1235766917                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1289696276                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1253449368                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1414282604                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1241867063                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1305236440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1245190240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1360568592                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1253430213                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1300891742                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1358403374                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21665807872                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    441486504                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     45037647                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      6592158                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      3241512                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      1985310                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      3292596                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3311172                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      2246535                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      2240062                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      1956285                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      1858761                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      1764720                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      5964057                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      1172610                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      1748928                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      3389885                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    527288742                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    730808051                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    841079588                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    531009171                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    551956183                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    595928566                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    532281208                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    514296094                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    665582187                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    520266346                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    535824061                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    502896510                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    576993439                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    521719440                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    520473887                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    512023619                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    520373211                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9173511561                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    441486504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   2998025878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     45037647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2088192817                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      6592158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   1821837595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      3241512                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   1790491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1985310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   1959259312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3292596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   1768048125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3311172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   1803992370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      2246535                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   1919031555                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      2240062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   1934548950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1956285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1777691124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1858761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   1808132950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      1764720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1822183679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      5964057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1882288032                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1172610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1773904100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      1748928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1812915361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      3389885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1878776585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31366608175                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    441486504                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   2998025878                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     45037647                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2088192817                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      6592158                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   1821837595                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      3241512                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   1790491000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1985310                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   1959259312                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3292596                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   1768048125                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3311172                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   1803992370                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      2246535                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   1919031555                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      2240062                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   1934548950                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1956285                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1777691124                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1858761                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   1808132950                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      1764720                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1822183679                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      5964057                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1882288032                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1172610                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1773904100                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      1748928                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1812915361                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      3389885                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1878776585                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31366608175                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       825107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       825107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6571                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6571                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               33                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        39009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31867                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        29935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        19893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        29227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7690                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           68944                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51759                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             414                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53798                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           51995                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57815                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           52120                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54410                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52412                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           62178                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52375                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53911                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             454                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52085                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           57969                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52071                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54583                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54428                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               897110                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7690                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          68944                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51759                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            414                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53798                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          51995                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57815                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          52120                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54410                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52412                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          62178                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52375                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53911                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            454                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52085                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          57969                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52071                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54583                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54428                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              897110                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.848485                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.265708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.178560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.183856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.177738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.190497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.177387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.183471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.179956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.195836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.177833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.185782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.178875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.189502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.180214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.185007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.192273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.189982                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.432432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.084541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.041758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.030227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.044150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.055276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.032751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.042821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.026316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.035264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.030837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.063136                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.022556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.032609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.041575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.174300                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.111508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.193334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.111525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.124944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.108247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.119605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.105169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.147392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.081295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.119417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.105131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.129851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.094568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.117415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.103980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.107103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115698                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263069                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.198756                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.432432                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.184238                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.084541                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.154597                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.041758                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.157227                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.030227                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.154683                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.044150                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.154835                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.055276                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.151314                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.032751                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.167137                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.042821                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.141996                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.026316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.154959                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.035264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.153067                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.030837                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.159739                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.063136                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.148200                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.022556                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.155768                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.032609                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.151586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.041575                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.157529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159723                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263069                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.198756                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.432432                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.184238                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.084541                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.154597                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.041758                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.157227                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.030227                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.154683                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.044150                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.154835                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.055276                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.151314                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.032751                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.167137                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.042821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.141996                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.026316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.154959                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.035264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.153067                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.030837                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.159739                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.063136                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.148200                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.022556                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.155768                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.032609                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.151586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.041575                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.157529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159723                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  8707.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data 17995.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15673.500000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218737.851134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 219176.314411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 219155.929372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 219170.910812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 219255.507559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 219224.218024                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 219224.252252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 219172.821822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 219166.682783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 219140.120522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 219256.919200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 219223.633803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 219234.384789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218710.558890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 219263.735378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 219238.762750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 219129.863581                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 218233.565991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 216527.149038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 188347.371429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 170605.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 165442.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 164629.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 150507.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst       149769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 131768.352941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 163023.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 132768.642857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 126051.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 192388.935484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst       130290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 116595.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst       178415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 212188.628571                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218935.905033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 218689.440458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 218792.406675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 218683.115293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 218689.382018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 218775.671188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 218849.401702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 218869.512331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 218967.317340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 218793.001633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 218745.763375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 218558.120833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 218750.289308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 218686.507143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 218720.042290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218828.095458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 218771.142826                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 218233.565991                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218786.096329                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 216527.149038                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 218979.951447                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 188347.371429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 219049.849104                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 170605.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 219020.305810                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 165442.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 219083.004808                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 164629.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 219088.986989                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 150507.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 219117.256164                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst       149769                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 219067.529110                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 131768.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 219113.030921                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 163023.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 219035.377526                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 132768.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 219114.511634                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 126051.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 219012.461418                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 192388.935484                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 219099.992085                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       130290                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 218703.501418                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 116595.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 219109.905850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       178415                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219124.864124                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 218904.508895                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 218233.565991                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218786.096329                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 216527.149038                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 218979.951447                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 188347.371429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 219049.849104                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 170605.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 219020.305810                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 165442.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 219083.004808                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 164629.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 219088.986989                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 150507.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 219117.256164                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst       149769                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 219067.529110                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 131768.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 219113.030921                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 163023.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 219035.377526                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 132768.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 219114.511634                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 126051.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 219012.461418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 192388.935484                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 219099.992085                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       130290                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 218703.501418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 116595.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 219109.905850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       178415                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219124.864124                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 218904.508895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              62109                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1099                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7007                       # number of cycles access was blocked
system.l2.blocked::no_targets                      12                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.863850                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    91.583333                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                87863                       # number of writebacks
system.l2.writebacks::total                     87863                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu00.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu03.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           197                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           88                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 287                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                287                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         2273                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2273                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         5890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         5883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         5953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5680                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         5933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98870                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2288                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         2419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         2516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         2718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         2428                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         2346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         3039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         2371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         2292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2379                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2375                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41844                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         8309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         8166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         8936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         8065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         8229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         8758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         8824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         8245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         8585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            143002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         8309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         8166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         8936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         8065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         8229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         8758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         8824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         8245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         8585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           143002                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        13867                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        27333                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        13506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        25144                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        26156                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        25282                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        12512                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        24608                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        24270                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        24188                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        26214                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        27846                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        26342                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        24634                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        26006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        12300                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       360208                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13047                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        13435                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        26482                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2224554897                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1223729332                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1266654153                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1215234866                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1337811475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1212622587                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1265580421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1229970288                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1387785913                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1218648762                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1280799223                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1221895196                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1335105955                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1229911216                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1276571881                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1332994326                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21259870491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    432237636                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42713296                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3870038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      1072955                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       431184                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       856867                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1091227                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       439225                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       428921                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst       215111                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4289632                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       217748                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       431811                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2377762                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    490673413                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    716722086                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    824767544                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    519827255                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    540648735                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    583804067                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    521639539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    503924637                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    652694749                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    509602918                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    524971687                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    492416345                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    565218980                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    511111641                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    509900446                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    501783519                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    510301794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8989335942                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    432237636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   2941276983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42713296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   2048496876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3870038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   1786481408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1072955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   1755883601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       431184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   1921615542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       856867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   1734262126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1091227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   1769505058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       439225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   1882665037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       428921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   1897388831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1743620449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   1773215568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       215111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1787114176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4289632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1846217596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       217748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1739811662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       431811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1778355400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2377762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1843296120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30739879846                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    432237636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   2941276983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42713296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   2048496876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3870038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   1786481408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1072955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   1755883601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       431184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   1921615542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       856867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   1734262126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1091227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   1769505058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       439225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   1882665037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       428921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   1897388831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1743620449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   1773215568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       215111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1787114176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4289632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1846217596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       217748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1739811662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       431811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1778355400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2377762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1843296120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30739879846                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.265682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.178560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.183856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.177706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.190497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.177387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.183471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.179956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.195836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.177833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.185782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.178875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.189502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.180214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.185007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.192273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.189978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.262159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.043478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.010989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.005038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.008830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.012563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.005038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.002203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.040733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.002506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.004348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.024070                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.111408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.193133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.111157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.124548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.107969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.119359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.104990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.147295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.081124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.119124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.104811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.129408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.094330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.117119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.103758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.106968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115456                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.262159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.198697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.184161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.154448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.010989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.157054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.005038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.154562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.008830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.154739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.012563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.151241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.167099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.005038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.141915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.154845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.152937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.002203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.159566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.040733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.148096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.002506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.155653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.004348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.151494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.024070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.157474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159403                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.262159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.198697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.184161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.154448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.010989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.157054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.005038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.154562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.008830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.154739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.012563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.151241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.167099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.005038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.141915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.154845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.152937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.002203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.159566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.040733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.148096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.002506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.155653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.004348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.151494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.024070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.157474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159403                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        13867                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13666.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        13506                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        12572                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        13078                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        12641                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        12512                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        12304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        12135                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12094                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        13107                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        13923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        13171                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        12317                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13003                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        12300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12864.571429                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13047                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        13435                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13241                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214642.502605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 215066.666432                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 215051.638879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 215085.816991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 215151.411225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 215118.429484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 215125.007819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 215067.369820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 215060.578491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 215043.014293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 215151.893667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 215122.393662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 215131.478408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 214606.738091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 215164.652115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 215137.883473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215028.527268                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214403.589286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214639.678392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215002.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       214591                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       215592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214216.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 218245.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 219612.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214460.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       215111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214481.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst       217748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215905.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 216160.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214455.163024                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214909.171214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214671.406559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214893.449773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214884.234897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 214791.783297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214843.302718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214801.635550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214772.869036                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214931.639814                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214888.124028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214841.337260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214830.475105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214843.060530                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214785.360573                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214804.588613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214863.913263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214829.747204                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214403.589286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214707.422659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214639.678392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214907.351658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215002.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 215005.585269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       214591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 215023.708180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       215592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 215042.025739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214216.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 215035.601488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 218245.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 215032.817839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 219612.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214965.178922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214460.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 215025.932797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 214996.356227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 215065.563129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       215111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 215029.981470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214481.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 215051.554572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst       217748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214659.057619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215905.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 215062.933849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 216160.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 215061.967098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214961.188277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214403.589286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214707.422659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214639.678392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214907.351658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215002.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 215005.585269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       214591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 215023.708180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       215592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 215042.025739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214216.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 215035.601488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 218245.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 215032.817839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 219612.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214965.178922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214460.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 215025.932797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 214996.356227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 215065.563129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       215111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 215029.981470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214481.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 215051.554572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst       217748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214659.057619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215905.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 215062.933849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 216160.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 215061.967098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214961.188277                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              44131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        87863                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37890                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              440                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             75                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98806                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44132                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       412140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 412140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14771008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14771008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              421                       # Total snoops (count)
system.membus.snoop_fanout::samples            312073                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  312073    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              312073                       # Request fanout histogram
system.membus.reqLayer0.occupancy           784539238                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          714670000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1803466                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17852                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4357                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          451                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            380795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8256                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100357                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522140                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14257                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       366539                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       164006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       157705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       187455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       156751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       174713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       156706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       164851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2694291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       951424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8320512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6339200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6691264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6460864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7186624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6485952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6774656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6471424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7737920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6510720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6698816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6458240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7186496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6472896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6757504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6756352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110750208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134079                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1034649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081135                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.848162                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1014588     98.06%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10039      0.97%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1631      0.16%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1077      0.10%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    834      0.08%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    796      0.08%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    691      0.07%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    587      0.06%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    567      0.05%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    540      0.05%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   491      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   485      0.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   474      0.05%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   467      0.05%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   465      0.04%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   739      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   178      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1034649                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4032311141                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27131397                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         243768806                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1709604                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         182754325                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1465366                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190241050                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1614881                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183385467                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1401557                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         204985069                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1607233                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183810685                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1407047                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192787604                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1613712                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185285264                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1405149                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        220333625                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1609126                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        184629607                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1403550                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        191072512                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1609046                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184233184                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1729680                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        205387537                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1405923                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184049979                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1626478                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        193983881                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1611158                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        191846824                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
