<section id="nano-tech" class="wow fadeInUp">
  <div class="container">
   <div class="section-header">
      <h2>New Age Nano-Electronics and Tools/ Flows/ Methodologies</h2>
    </div>
      <div class="card shadow">
                <ul class="list-group list-group-flush">
                    <li class="list-group-item"><h4><b>Electronic Design Automation:</b></h4>ML Based EDA, Simulation Tools for Design Verification, SPICE Simulation, Logic/Physical Synthesis, EDA for Sub 10nm, Physical Design, Physical Verification Tools, Post Tapeout Toolset, DFT/DFD Tools, ATPG, Static Timing and Timing Exceptions, Mixed Signal Simulations, Transistor Level Tools, EDA on Cloud</li>
                    <li class="list-group-item"><h4><b>Design in New Age Nano-Electronics:</b></h4>Emerging Logic and Memory Technologies, Device Nanoelectronics, 2.5D and 3D TSV, 3D Integration, Interaction with Design for Manufacturing, Reliability and Test, Device Nanoelectronics, Silicon Technology Advancements, FinFET, Beyond FinFET, Transistor Level Performance Improvements, Device Microelectronics, Beyond Silicon, PVT Optimization, Design Optimization Corners, Yield Improvement, Post Tapeout Methodology</li>
                </ul>
            </div>
            <br><br>
  </div>
</section>
