{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665498968649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665498968653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 09:36:08 2022 " "Processing started: Tue Oct 11 09:36:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665498968653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665498968653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab06 -c Lab06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab06 -c Lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665498968653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665498969073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665498969073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab06 " "Found entity 1: Lab06" {  } { { "Lab06.bdf" "" { Schematic "U:/CPRE281/Lab 06/Lab06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665498974727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665498974727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "U:/CPRE281/Lab 06/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665498974816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665498974816 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c0 bcd_converter.v(10) " "Verilog HDL error at bcd_converter.v(10): object \"c0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bcd_converter.v" "" { Text "U:/CPRE281/Lab 06/bcd_converter.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1665498974816 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s3 bcd_converter.v(10) " "Verilog HDL error at bcd_converter.v(10): object \"s3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bcd_converter.v" "" { Text "U:/CPRE281/Lab 06/bcd_converter.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1665498974816 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s2 bcd_converter.v(10) " "Verilog HDL error at bcd_converter.v(10): object \"s2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bcd_converter.v" "" { Text "U:/CPRE281/Lab 06/bcd_converter.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1665498974817 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665498975047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 11 09:36:15 2022 " "Processing ended: Tue Oct 11 09:36:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665498975047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665498975047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665498975047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665498975047 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665498975922 ""}
