Fitter report for Computer
Thu Jun 18 16:33:06 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. Dual Purpose and Dedicated Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Pad To Core Delay Chain Fanout
 17. Control Signals
 18. Global & Other Fast Signals
 19. Non-Global High Fan-Out Signals
 20. Fitter RAM Summary
 21. |Computer|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ALTSYNCRAM
 22. |Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ALTSYNCRAM
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing
 35. Advanced Data - General
 36. Advanced Data - Placement Preparation
 37. Advanced Data - Placement
 38. Advanced Data - Routing
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Thu Jun 18 16:33:06 2020    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; Computer                                 ;
; Top-level Entity Name              ; Computer                                 ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C80F484C6                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 815 / 81,264 ( 1 % )                     ;
;     Total combinational functions  ; 719 / 81,264 ( < 1 % )                   ;
;     Dedicated logic registers      ; 270 / 81,264 ( < 1 % )                   ;
; Total registers                    ; 270                                      ;
; Total pins                         ; 172 / 296 ( 58 % )                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 1,050,112 / 2,810,880 ( 37 % )           ;
; Embedded Multiplier 9-bit elements ; 0 / 488 ( 0 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP3C80F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths        ; All Paths                             ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Enable Beneficial Skew Optimization                                ; Off                                   ; On                                    ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                      ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Multi-Corner Timing                                       ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                               ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                  ; Off                                   ; Off                                   ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  44.9%      ;
;     3-4 processors         ;  34.1%      ;
+----------------------------+-------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; RST1     ; Incomplete set of assignments ;
; d0[15]   ; Incomplete set of assignments ;
; d0[14]   ; Incomplete set of assignments ;
; d0[13]   ; Incomplete set of assignments ;
; d0[12]   ; Incomplete set of assignments ;
; d0[11]   ; Incomplete set of assignments ;
; d0[10]   ; Incomplete set of assignments ;
; d0[9]    ; Incomplete set of assignments ;
; d0[8]    ; Incomplete set of assignments ;
; d0[7]    ; Incomplete set of assignments ;
; d0[6]    ; Incomplete set of assignments ;
; d0[5]    ; Incomplete set of assignments ;
; d0[4]    ; Incomplete set of assignments ;
; d0[3]    ; Incomplete set of assignments ;
; d0[2]    ; Incomplete set of assignments ;
; d0[1]    ; Incomplete set of assignments ;
; d0[0]    ; Incomplete set of assignments ;
; SWB      ; Incomplete set of assignments ;
; SWA      ; Incomplete set of assignments ;
; STEP     ; Incomplete set of assignments ;
; CLK1     ; Incomplete set of assignments ;
; LED_B    ; Incomplete set of assignments ;
; M[24]    ; Incomplete set of assignments ;
; M[23]    ; Incomplete set of assignments ;
; M[22]    ; Incomplete set of assignments ;
; M[21]    ; Incomplete set of assignments ;
; M[20]    ; Incomplete set of assignments ;
; M[19]    ; Incomplete set of assignments ;
; M[18]    ; Incomplete set of assignments ;
; M[17]    ; Incomplete set of assignments ;
; M[16]    ; Incomplete set of assignments ;
; M[15]    ; Incomplete set of assignments ;
; M[14]    ; Incomplete set of assignments ;
; M[13]    ; Incomplete set of assignments ;
; M[12]    ; Incomplete set of assignments ;
; M[11]    ; Incomplete set of assignments ;
; M[10]    ; Incomplete set of assignments ;
; M[9]     ; Incomplete set of assignments ;
; M[8]     ; Incomplete set of assignments ;
; M[7]     ; Incomplete set of assignments ;
; M[6]     ; Incomplete set of assignments ;
; M[5]     ; Incomplete set of assignments ;
; M[4]     ; Incomplete set of assignments ;
; M[3]     ; Incomplete set of assignments ;
; M[2]     ; Incomplete set of assignments ;
; M[1]     ; Incomplete set of assignments ;
; uaddr[6] ; Incomplete set of assignments ;
; uaddr[5] ; Incomplete set of assignments ;
; uaddr[4] ; Incomplete set of assignments ;
; uaddr[3] ; Incomplete set of assignments ;
; uaddr[2] ; Incomplete set of assignments ;
; uaddr[1] ; Incomplete set of assignments ;
; SE[6]    ; Incomplete set of assignments ;
; SE[5]    ; Incomplete set of assignments ;
; SE[4]    ; Incomplete set of assignments ;
; SE[3]    ; Incomplete set of assignments ;
; SE[2]    ; Incomplete set of assignments ;
; SE[1]    ; Incomplete set of assignments ;
; T3       ; Incomplete set of assignments ;
; bus[15]  ; Incomplete set of assignments ;
; bus[14]  ; Incomplete set of assignments ;
; bus[13]  ; Incomplete set of assignments ;
; bus[12]  ; Incomplete set of assignments ;
; bus[11]  ; Incomplete set of assignments ;
; bus[10]  ; Incomplete set of assignments ;
; bus[9]   ; Incomplete set of assignments ;
; bus[8]   ; Incomplete set of assignments ;
; bus[7]   ; Incomplete set of assignments ;
; bus[6]   ; Incomplete set of assignments ;
; bus[5]   ; Incomplete set of assignments ;
; bus[4]   ; Incomplete set of assignments ;
; bus[3]   ; Incomplete set of assignments ;
; bus[2]   ; Incomplete set of assignments ;
; bus[1]   ; Incomplete set of assignments ;
; bus[0]   ; Incomplete set of assignments ;
; SP_B     ; Incomplete set of assignments ;
; Ans[15]  ; Incomplete set of assignments ;
; Ans[14]  ; Incomplete set of assignments ;
; Ans[13]  ; Incomplete set of assignments ;
; Ans[12]  ; Incomplete set of assignments ;
; Ans[11]  ; Incomplete set of assignments ;
; Ans[10]  ; Incomplete set of assignments ;
; Ans[9]   ; Incomplete set of assignments ;
; Ans[8]   ; Incomplete set of assignments ;
; Ans[7]   ; Incomplete set of assignments ;
; Ans[6]   ; Incomplete set of assignments ;
; Ans[5]   ; Incomplete set of assignments ;
; Ans[4]   ; Incomplete set of assignments ;
; Ans[3]   ; Incomplete set of assignments ;
; Ans[2]   ; Incomplete set of assignments ;
; Ans[1]   ; Incomplete set of assignments ;
; Ans[0]   ; Incomplete set of assignments ;
; LDSP     ; Incomplete set of assignments ;
; LDAR     ; Incomplete set of assignments ;
; PC_B     ; Incomplete set of assignments ;
; PC[15]   ; Incomplete set of assignments ;
; PC[14]   ; Incomplete set of assignments ;
; PC[13]   ; Incomplete set of assignments ;
; PC[12]   ; Incomplete set of assignments ;
; PC[11]   ; Incomplete set of assignments ;
; PC[10]   ; Incomplete set of assignments ;
; PC[9]    ; Incomplete set of assignments ;
; PC[8]    ; Incomplete set of assignments ;
; PC[7]    ; Incomplete set of assignments ;
; PC[6]    ; Incomplete set of assignments ;
; PC[5]    ; Incomplete set of assignments ;
; PC[4]    ; Incomplete set of assignments ;
; PC[3]    ; Incomplete set of assignments ;
; PC[2]    ; Incomplete set of assignments ;
; PC[1]    ; Incomplete set of assignments ;
; PC[0]    ; Incomplete set of assignments ;
; LDPC     ; Incomplete set of assignments ;
; I[15]    ; Incomplete set of assignments ;
; I[14]    ; Incomplete set of assignments ;
; I[13]    ; Incomplete set of assignments ;
; I[12]    ; Incomplete set of assignments ;
; I[11]    ; Incomplete set of assignments ;
; I[10]    ; Incomplete set of assignments ;
; I[9]     ; Incomplete set of assignments ;
; I[8]     ; Incomplete set of assignments ;
; I[7]     ; Incomplete set of assignments ;
; I[6]     ; Incomplete set of assignments ;
; I[5]     ; Incomplete set of assignments ;
; I[4]     ; Incomplete set of assignments ;
; I[3]     ; Incomplete set of assignments ;
; I[2]     ; Incomplete set of assignments ;
; I[1]     ; Incomplete set of assignments ;
; I[0]     ; Incomplete set of assignments ;
; SEL[2]   ; Incomplete set of assignments ;
; SEL[1]   ; Incomplete set of assignments ;
; SEL[0]   ; Incomplete set of assignments ;
; RAM_B    ; Incomplete set of assignments ;
; RI_B     ; Incomplete set of assignments ;
; RD_B     ; Incomplete set of assignments ;
; RS_B     ; Incomplete set of assignments ;
; SW_B     ; Incomplete set of assignments ;
; P[4]     ; Incomplete set of assignments ;
; P[3]     ; Incomplete set of assignments ;
; P[2]     ; Incomplete set of assignments ;
; P[1]     ; Incomplete set of assignments ;
; in[15]   ; Incomplete set of assignments ;
; in[14]   ; Incomplete set of assignments ;
; in[13]   ; Incomplete set of assignments ;
; in[12]   ; Incomplete set of assignments ;
; in[11]   ; Incomplete set of assignments ;
; in[10]   ; Incomplete set of assignments ;
; in[9]    ; Incomplete set of assignments ;
; in[8]    ; Incomplete set of assignments ;
; in[7]    ; Incomplete set of assignments ;
; in[6]    ; Incomplete set of assignments ;
; in[5]    ; Incomplete set of assignments ;
; in[4]    ; Incomplete set of assignments ;
; in[3]    ; Incomplete set of assignments ;
; in[2]    ; Incomplete set of assignments ;
; in[1]    ; Incomplete set of assignments ;
; in[0]    ; Incomplete set of assignments ;
; led[15]  ; Incomplete set of assignments ;
; led[14]  ; Incomplete set of assignments ;
; led[13]  ; Incomplete set of assignments ;
; led[12]  ; Incomplete set of assignments ;
; led[11]  ; Incomplete set of assignments ;
; led[10]  ; Incomplete set of assignments ;
; led[9]   ; Incomplete set of assignments ;
; led[8]   ; Incomplete set of assignments ;
; led[7]   ; Incomplete set of assignments ;
; led[6]   ; Incomplete set of assignments ;
; led[5]   ; Incomplete set of assignments ;
; led[4]   ; Incomplete set of assignments ;
; led[3]   ; Incomplete set of assignments ;
; led[2]   ; Incomplete set of assignments ;
; led[1]   ; Incomplete set of assignments ;
; led[0]   ; Incomplete set of assignments ;
+----------+-------------------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/02 onedrive/OneDrive - hrbeu.edu.cn/04 大三下/21 模型机/2017061124杨贝宁/16位模型机/COMPUTER/Computer.pin.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Total logic elements                        ; 815 / 81,264 ( 1 % )                                                                ;
;     -- Combinational with no register       ; 545                                                                                 ;
;     -- Register only                        ; 96                                                                                  ;
;     -- Combinational with a register        ; 174                                                                                 ;
;                                             ;                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 474                                                                                 ;
;     -- 3 input functions                    ; 175                                                                                 ;
;     -- <=2 input functions                  ; 70                                                                                  ;
;     -- Register only                        ; 96                                                                                  ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 704                                                                                 ;
;     -- arithmetic mode                      ; 15                                                                                  ;
;                                             ;                                                                                     ;
; Total registers*                            ; 270 / 82,669 ( < 1 % )                                                              ;
;     -- Dedicated logic registers            ; 270 / 81,264 ( < 1 % )                                                              ;
;     -- I/O registers                        ; 0 / 1,405 ( 0 % )                                                                   ;
;                                             ;                                                                                     ;
; Total LABs:  partially or completely used   ; 70 / 5,079 ( 1 % )                                                                  ;
; User inserted logic elements                ; 0                                                                                   ;
; Virtual pins                                ; 0                                                                                   ;
; I/O pins                                    ; 172 / 296 ( 58 % )                                                                  ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )                                                                      ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                                                       ;
; Global signals                              ; 20                                                                                  ;
; M9Ks                                        ; 130 / 305 ( 43 % )                                                                  ;
; Total block memory bits                     ; 1,050,112 / 2,810,880 ( 37 % )                                                      ;
; Total block memory implementation bits      ; 1,198,080 / 2,810,880 ( 43 % )                                                      ;
; Embedded Multiplier 9-bit elements          ; 0 / 488 ( 0 % )                                                                     ;
; PLLs                                        ; 0 / 4 ( 0 % )                                                                       ;
; Global clocks                               ; 20 / 20 ( 100 % )                                                                   ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                       ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                       ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%                                                                        ;
; Peak interconnect usage (total/H/V)         ; 17% / 17% / 18%                                                                     ;
; Maximum fan-out node                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|q_a[0] ;
; Maximum fan-out                             ; 215                                                                                 ;
; Highest non-global fan-out signal           ; 273_2:inst21|23                                                                     ;
; Highest non-global fan-out                  ; 129                                                                                 ;
; Total fan-out                               ; 5715                                                                                ;
; Average fan-out                             ; 3.63                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK1   ; AA14  ; 4        ; 53           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; RST1   ; G22   ; 6        ; 94           ; 31           ; 7            ; 51                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; STEP   ; M20   ; 5        ; 94           ; 29           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SWA    ; C15   ; 7        ; 62           ; 62           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; SWB    ; V13   ; 4        ; 62           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[0]  ; A4    ; 8        ; 23           ; 62           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[10] ; R17   ; 5        ; 94           ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[11] ; C6    ; 8        ; 23           ; 62           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[12] ; V9    ; 3        ; 31           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[13] ; T15   ; 4        ; 71           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[14] ; R20   ; 5        ; 94           ; 16           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[15] ; G21   ; 6        ; 94           ; 31           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[1]  ; AA18  ; 4        ; 73           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[2]  ; R2    ; 2        ; 0            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[3]  ; F10   ; 8        ; 25           ; 62           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[4]  ; AB17  ; 4        ; 73           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[5]  ; A3    ; 8        ; 18           ; 62           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[6]  ; N1    ; 2        ; 0            ; 26           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[7]  ; P1    ; 2        ; 0            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[8]  ; D19   ; 7        ; 85           ; 62           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; d0[9]  ; F20   ; 6        ; 94           ; 49           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Ans[0]   ; B6    ; 8        ; 34           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[10]  ; A18   ; 7        ; 73           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[11]  ; AA15  ; 4        ; 58           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[12]  ; A19   ; 7        ; 78           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[13]  ; N18   ; 5        ; 94           ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[14]  ; L6    ; 2        ; 0            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[15]  ; B13   ; 7        ; 51           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[1]   ; M4    ; 2        ; 0            ; 28           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[2]   ; B3    ; 8        ; 18           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[3]   ; Y10   ; 3        ; 47           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[4]   ; M5    ; 2        ; 0            ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[5]   ; U10   ; 3        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[6]   ; A13   ; 7        ; 51           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[7]   ; AB8   ; 3        ; 36           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[8]   ; H1    ; 1        ; 0            ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; Ans[9]   ; AA8   ; 3        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[0]     ; M1    ; 2        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[10]    ; H18   ; 6        ; 94           ; 47           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[11]    ; Y13   ; 4        ; 58           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[12]    ; F19   ; 6        ; 94           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[13]    ; W13   ; 4        ; 58           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[14]    ; B20   ; 7        ; 83           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[15]    ; H20   ; 6        ; 94           ; 45           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[1]     ; A9    ; 8        ; 43           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[2]     ; W10   ; 3        ; 45           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[3]     ; D10   ; 8        ; 45           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[4]     ; B10   ; 8        ; 45           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[5]     ; B9    ; 8        ; 43           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[6]     ; C10   ; 8        ; 40           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[7]     ; A10   ; 8        ; 45           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[8]     ; V11   ; 3        ; 45           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; I[9]     ; B18   ; 7        ; 73           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; LDAR     ; M2    ; 2        ; 0            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; LDPC     ; A16   ; 7        ; 67           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; LDSP     ; AA16  ; 4        ; 62           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; LED_B    ; AB15  ; 4        ; 58           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[10]    ; L21   ; 6        ; 94           ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[11]    ; L22   ; 6        ; 94           ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[12]    ; C17   ; 7        ; 78           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[13]    ; C13   ; 7        ; 60           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[14]    ; A8    ; 8        ; 36           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[15]    ; B8    ; 8        ; 36           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[16]    ; A17   ; 7        ; 69           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[17]    ; B16   ; 7        ; 67           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[18]    ; M22   ; 5        ; 94           ; 28           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[19]    ; M16   ; 5        ; 94           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[1]     ; H2    ; 1        ; 0            ; 42           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[20]    ; E13   ; 7        ; 53           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[21]    ; AB13  ; 4        ; 51           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[22]    ; F11   ; 7        ; 49           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[23]    ; V12   ; 4        ; 56           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[24]    ; AB14  ; 4        ; 56           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[2]     ; V14   ; 4        ; 67           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[3]     ; N21   ; 5        ; 94           ; 28           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[4]     ; R21   ; 5        ; 94           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[5]     ; U14   ; 4        ; 67           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[6]     ; B17   ; 7        ; 67           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[7]     ; A14   ; 7        ; 53           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[8]     ; B14   ; 7        ; 53           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; M[9]     ; K18   ; 6        ; 94           ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[0]    ; C7    ; 8        ; 29           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[10]   ; B15   ; 7        ; 60           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[11]   ; J1    ; 1        ; 0            ; 37           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[12]   ; E8    ; 8        ; 27           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[13]   ; D15   ; 7        ; 73           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[14]   ; J22   ; 6        ; 94           ; 38           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[15]   ; D8    ; 8        ; 27           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[1]    ; C8    ; 8        ; 29           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[2]    ; J2    ; 1        ; 0            ; 38           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[3]    ; A15   ; 7        ; 60           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[4]    ; A5    ; 8        ; 27           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[5]    ; J3    ; 1        ; 0            ; 38           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[6]    ; E15   ; 7        ; 71           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[7]    ; K21   ; 6        ; 94           ; 38           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[8]    ; E9    ; 8        ; 31           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC[9]    ; B5    ; 8        ; 25           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; PC_B     ; E12   ; 7        ; 49           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; P[1]     ; R22   ; 5        ; 94           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; P[2]     ; K19   ; 6        ; 94           ; 36           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; P[3]     ; P20   ; 5        ; 94           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; P[4]     ; J19   ; 6        ; 94           ; 44           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; RAM_B    ; N2    ; 2        ; 0            ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; RD_B     ; Y14   ; 4        ; 60           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; RI_B     ; D21   ; 6        ; 94           ; 49           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; RS_B     ; J4    ; 1        ; 0            ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SEL[0]   ; AB10  ; 3        ; 47           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SEL[1]   ; M19   ; 5        ; 94           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SEL[2]   ; AA13  ; 4        ; 51           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SE[1]    ; F21   ; 6        ; 94           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SE[2]    ; H21   ; 6        ; 94           ; 40           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SE[3]    ; AB16  ; 4        ; 62           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SE[4]    ; H19   ; 6        ; 94           ; 45           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SE[5]    ; E14   ; 7        ; 62           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SE[6]    ; B19   ; 7        ; 78           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SP_B     ; E11   ; 7        ; 49           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; SW_B     ; E22   ; 6        ; 94           ; 47           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; T3       ; M6    ; 2        ; 0            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[0]   ; N5    ; 2        ; 0            ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[10]  ; V21   ; 5        ; 94           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[11]  ; G18   ; 6        ; 94           ; 50           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[12]  ; P22   ; 5        ; 94           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[13]  ; R18   ; 5        ; 94           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[14]  ; V15   ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[15]  ; H3    ; 1        ; 0            ; 50           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[1]   ; E21   ; 6        ; 94           ; 47           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[2]   ; H17   ; 6        ; 94           ; 50           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[3]   ; U22   ; 5        ; 94           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[4]   ; R4    ; 2        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[5]   ; R19   ; 5        ; 94           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[6]   ; A20   ; 7        ; 83           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[7]   ; B7    ; 8        ; 34           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[8]   ; D6    ; 8        ; 18           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; bus[9]   ; U21   ; 5        ; 94           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[0]    ; B4    ; 8        ; 23           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[10]   ; T19   ; 5        ; 94           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[11]   ; D7    ; 8        ; 23           ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[12]   ; V10   ; 3        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[13]   ; W15   ; 4        ; 71           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[14]   ; V22   ; 5        ; 94           ; 16           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[15]   ; M21   ; 5        ; 94           ; 30           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[1]    ; AA17  ; 4        ; 73           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[2]    ; R1    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[3]    ; F8    ; 8        ; 20           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[4]    ; AB18  ; 4        ; 73           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[5]    ; E7    ; 8        ; 16           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[6]    ; M3    ; 2        ; 0            ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[7]    ; P2    ; 2        ; 0            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[8]    ; C19   ; 7        ; 85           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; in[9]    ; D22   ; 6        ; 94           ; 49           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[0]   ; J20   ; 6        ; 94           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[10]  ; C22   ; 6        ; 94           ; 53           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[11]  ; U15   ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[12]  ; N22   ; 5        ; 94           ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[13]  ; N19   ; 5        ; 94           ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[14]  ; U12   ; 4        ; 60           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[15]  ; P21   ; 5        ; 94           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[1]   ; A7    ; 8        ; 34           ; 62           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[2]   ; AA10  ; 3        ; 47           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[3]   ; A6    ; 8        ; 34           ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[4]   ; U11   ; 3        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[5]   ; AB9   ; 3        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[6]   ; Y15   ; 4        ; 60           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[7]   ; AA9   ; 3        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[8]   ; D13   ; 7        ; 60           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; led[9]   ; N20   ; 5        ; 94           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; uaddr[1] ; H22   ; 6        ; 94           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; uaddr[2] ; F22   ; 6        ; 94           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; uaddr[3] ; J18   ; 6        ; 94           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; uaddr[4] ; F13   ; 7        ; 62           ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; uaddr[5] ; J21   ; 6        ; 94           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; uaddr[6] ; W14   ; 4        ; 62           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                       ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; K1       ; DATA0                                    ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                      ; -                         ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R23n, DEV_OE                      ; Use as general purpose IO ; led[12]                 ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R23p, DEV_CLRn                    ; Use as general purpose IO ; M[3]                    ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                                ; -                         ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R20n, INIT_DONE                   ; Use as general purpose IO ; M[11]                   ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R20p, CRC_ERROR                   ; Use as general purpose IO ; M[10]                   ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R19n, nCEO                        ; Use as programming pin    ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R19p, CLKUSR                      ; Use as general purpose IO ; PC[7]                   ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R11n, nWE                         ; Use as regular IO         ; SW_B                    ; Dual Purpose Pin          ;
; E21      ; DIFFIO_R11p, nOE                         ; Use as regular IO         ; bus[1]                  ; Dual Purpose Pin          ;
; F20      ; DIFFIO_R9n, nAVD                         ; Use as regular IO         ; d0[9]                   ; Dual Purpose Pin          ;
; F19      ; DIFFIO_R9n, nAVD                         ; -                         ; I[12]                   ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R8n, PADD23                       ; Use as regular IO         ; bus[11]                 ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T39p, PADD0                       ; Use as regular IO         ; I[9]                    ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T36n, PADD1                       ; Use as regular IO         ; M[16]                   ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T36p, PADD2                       ; Use as regular IO         ; M[6]                    ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T33n, PADD3                       ; Use as regular IO         ; SE[5]                   ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T33p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO         ; uaddr[4]                ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T32n, PADD5                       ; Use as regular IO         ; PC[3]                   ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T32p, PADD6                       ; Use as regular IO         ; PC[10]                  ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T31n, PADD7                       ; Use as regular IO         ; M[13]                   ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T31p, PADD8                       ; Use as regular IO         ; led[8]                  ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T27n, PADD9                       ; Use as regular IO         ; M[7]                    ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T27p, PADD10                      ; Use as regular IO         ; M[8]                    ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T26n, PADD11                      ; Use as regular IO         ; Ans[6]                  ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T26p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO         ; Ans[15]                 ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T25n, PADD13                      ; Use as regular IO         ; SP_B                    ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T25p, PADD14                      ; Use as regular IO         ; M[22]                   ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T23p, PADD15                      ; Use as regular IO         ; I[4]                    ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T22n, PADD16                      ; Use as regular IO         ; I[1]                    ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T22p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO         ; I[5]                    ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T19n, DATA2                       ; Use as regular IO         ; M[14]                   ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T19p, DATA3                       ; Use as regular IO         ; M[15]                   ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T18n, PADD18                      ; Use as regular IO         ; led[1]                  ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T18p, DATA4                       ; Use as regular IO         ; bus[7]                  ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T17n, PADD19                      ; Use as regular IO         ; led[3]                  ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T17p, DATA15                      ; Use as regular IO         ; Ans[0]                  ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T15n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO         ; PC[1]                   ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T15p, DATA13                      ; Use as regular IO         ; PC[0]                   ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T13p, DATA5                       ; Use as regular IO         ; PC[4]                   ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T12p, DATA6                       ; Use as regular IO         ; d0[3]                   ; Dual Purpose Pin          ;
; C6       ; DIFFIO_T11n, DATA7                       ; Use as regular IO         ; d0[11]                  ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T10p, DATA8                       ; Use as regular IO         ; in[0]                   ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T9n, DATA9                        ; Use as regular IO         ; in[3]                   ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T7n, DATA10                       ; Use as regular IO         ; d0[5]                   ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T7p, DATA11                       ; Use as regular IO         ; Ans[2]                  ; Dual Purpose Pin          ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 32 ( 34 % ) ; 2.5V          ; --           ;
; 2        ; 15 / 38 ( 39 % ) ; 2.5V          ; --           ;
; 3        ; 13 / 36 ( 36 % ) ; 2.5V          ; --           ;
; 4        ; 26 / 40 ( 65 % ) ; 2.5V          ; --           ;
; 5        ; 24 / 39 ( 62 % ) ; 2.5V          ; --           ;
; 6        ; 29 / 35 ( 83 % ) ; 2.5V          ; --           ;
; 7        ; 30 / 38 ( 79 % ) ; 2.5V          ; --           ;
; 8        ; 29 / 38 ( 76 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 422        ; 8        ; d0[5]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 416        ; 8        ; d0[0]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 410        ; 8        ; PC[4]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 401        ; 8        ; led[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 399        ; 8        ; led[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 397        ; 8        ; M[14]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 390        ; 8        ; I[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 388        ; 8        ; I[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 384        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 382        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 377        ; 7        ; Ans[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 375        ; 7        ; M[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 363        ; 7        ; PC[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 356        ; 7        ; LDPC                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 354        ; 7        ; M[16]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 348        ; 7        ; Ans[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 346        ; 7        ; Ans[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 339        ; 7        ; bus[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 144        ; 3        ; Ans[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 146        ; 3        ; led[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 158        ; 3        ; led[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 160        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 162        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 166        ; 4        ; SEL[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 171        ; 4        ; CLK1                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 177        ; 4        ; Ans[11]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 183        ; 4        ; LDSP                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 198        ; 4        ; in[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 200        ; 4        ; d0[1]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA19     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 118        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 145        ; 3        ; Ans[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 147        ; 3        ; led[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 159        ; 3        ; SEL[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 161        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 163        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 167        ; 4        ; M[21]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 172        ; 4        ; M[24]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 178        ; 4        ; LED_B                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 184        ; 4        ; SE[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 199        ; 4        ; d0[4]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 197        ; 4        ; in[4]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 423        ; 8        ; Ans[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 417        ; 8        ; in[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 411        ; 8        ; PC[9]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 402        ; 8        ; Ans[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 400        ; 8        ; bus[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 398        ; 8        ; M[15]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 391        ; 8        ; I[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 389        ; 8        ; I[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 385        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 383        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 378        ; 7        ; Ans[15]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 376        ; 7        ; M[8]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 364        ; 7        ; PC[10]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 357        ; 7        ; M[17]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 355        ; 7        ; M[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 349        ; 7        ; I[9]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 345        ; 7        ; SE[6]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 340        ; 7        ; I[14]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B21      ; 315        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 314        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 432        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 433        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 414        ; 8        ; d0[11]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 406        ; 8        ; PC[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 405        ; 8        ; PC[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 394        ; 8        ; I[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 365        ; 7        ; M[13]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 360        ; 7        ; SWA                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 344        ; 7        ; M[12]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 332        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 337        ; 7        ; in[8]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ; 316        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 313        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 312        ; 6        ; led[10]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 425        ; 8        ; bus[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 415        ; 8        ; in[11]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 407        ; 8        ; PC[15]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 386        ; 8        ; I[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 366        ; 7        ; led[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 350        ; 7        ; PC[13]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 334        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 333        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 338        ; 7        ; d0[8]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D20      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 305        ; 6        ; RI_B                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 304        ; 6        ; in[9]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 438        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 437        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 426        ; 8        ; in[5]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 408        ; 8        ; PC[12]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 403        ; 8        ; PC[8]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E11      ; 380        ; 7        ; SP_B                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 379        ; 7        ; PC_B                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 374        ; 7        ; M[20]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 361        ; 7        ; SE[5]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 351        ; 7        ; PC[6]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 327        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 301        ; 6        ; bus[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 300        ; 6        ; SW_B                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 434        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 418        ; 8        ; in[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 436        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 413        ; 8        ; d0[3]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 381        ; 7        ; M[22]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 362        ; 7        ; uaddr[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 330        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 328        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 307        ; 6        ; I[12]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F20      ; 306        ; 6        ; d0[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 294        ; 6        ; SE[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 293        ; 6        ; uaddr[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 53         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 52         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 435        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G18      ; 308        ; 6        ; bus[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 273        ; 6        ; d0[15]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 272        ; 6        ; RST1                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 30         ; 1        ; Ans[8]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 29         ; 1        ; M[1]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 15         ; 1        ; bus[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H17      ; 309        ; 6        ; bus[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ; 302        ; 6        ; I[10]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 299        ; 6        ; SE[4]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H20      ; 298        ; 6        ; I[15]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 288        ; 6        ; SE[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 287        ; 6        ; uaddr[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 40         ; 1        ; PC[11]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 39         ; 1        ; PC[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 36         ; 1        ; PC[5]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 27         ; 1        ; RS_B                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J18      ; 290        ; 6        ; uaddr[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ; 296        ; 6        ; P[4]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 295        ; 6        ; led[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 286        ; 6        ; uaddr[5]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 285        ; 6        ; PC[14]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 45         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 44         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 46         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ; 289        ; 6        ; M[9]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 282        ; 6        ; P[2]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 278        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 284        ; 6        ; PC[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 283        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 49         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 48         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 51         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 50         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 47         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 56         ; 2        ; Ans[14]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 277        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 276        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 280        ; 6        ; M[10]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 279        ; 6        ; M[11]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 60         ; 2        ; I[0]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 59         ; 2        ; LDAR                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 62         ; 2        ; in[6]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 61         ; 2        ; Ans[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 66         ; 2        ; Ans[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 57         ; 2        ; T3                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 269        ; 5        ; M[19]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 275        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 274        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 268        ; 5        ; SEL[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 267        ; 5        ; STEP                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 266        ; 5        ; in[15]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 265        ; 5        ; M[18]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 64         ; 2        ; d0[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 63         ; 2        ; RAM_B                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 72         ; 2        ; bus[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N6       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 262        ; 5        ; Ans[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 260        ; 5        ; led[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 258        ; 5        ; led[9]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 264        ; 5        ; M[3]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 263        ; 5        ; led[12]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 68         ; 2        ; d0[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 67         ; 2        ; in[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 251        ; 5        ; P[3]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 255        ; 5        ; led[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 254        ; 5        ; bus[12]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 70         ; 2        ; in[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 69         ; 2        ; d0[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 81         ; 2        ; bus[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R5       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R16      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 237        ; 5        ; d0[10]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 245        ; 5        ; bus[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 246        ; 5        ; bus[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 241        ; 5        ; d0[14]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 250        ; 5        ; M[4]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 249        ; 5        ; P[1]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 55         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 54         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ; 196        ; 4        ; d0[13]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 223        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 224        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 236        ; 5        ; in[10]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 235        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 271        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 270        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U9       ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 143        ; 3        ; Ans[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ; 154        ; 3        ; led[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U12      ; 179        ; 4        ; led[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ; 190        ; 4        ; M[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 191        ; 4        ; led[11]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 230        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 229        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 244        ; 5        ; bus[9]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 243        ; 5        ; bus[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V8       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 139        ; 3        ; d0[12]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 140        ; 3        ; in[12]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 155        ; 3        ; I[8]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 173        ; 4        ; M[23]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 185        ; 4        ; SWB                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 189        ; 4        ; M[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 192        ; 4        ; bus[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 240        ; 5        ; bus[10]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 239        ; 5        ; in[14]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 156        ; 3        ; I[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 175        ; 4        ; I[13]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 186        ; 4        ; uaddr[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 193        ; 4        ; in[13]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 226        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 225        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 234        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 233        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 157        ; 3        ; Ans[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 176        ; 4        ; I[11]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 181        ; 4        ; RD_B                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 182        ; 4        ; led[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 228        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 227        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.0-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                         ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |Computer                                 ; 815 (8)     ; 270 (0)                   ; 0 (0)         ; 1050112     ; 130  ; 0            ; 0       ; 0         ; 172  ; 0            ; 545 (8)      ; 96 (0)            ; 174 (0)          ; |Computer                                                                                                                   ; work         ;
;    |273_2:inst16|                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |Computer|273_2:inst16                                                                                                      ; work         ;
;    |273_2:inst19|                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |Computer|273_2:inst19                                                                                                      ; work         ;
;    |273_2:inst21|                         ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 16 (16)           ; 11 (11)          ; |Computer|273_2:inst21                                                                                                      ; work         ;
;    |273_2:inst24|                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 6 (6)            ; |Computer|273_2:inst24                                                                                                      ; work         ;
;    |273_2:inst30|                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 9 (9)            ; |Computer|273_2:inst30                                                                                                      ; work         ;
;    |273_2:inst32|                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 6 (6)            ; |Computer|273_2:inst32                                                                                                      ; work         ;
;    |74148:inst44|                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Computer|74148:inst44                                                                                                      ; work         ;
;    |ALU16:inst25|                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 16 (0)           ; |Computer|ALU16:inst25                                                                                                      ; work         ;
;       |74181:inst1|                       ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 4 (4)            ; |Computer|ALU16:inst25|74181:inst1                                                                                          ; work         ;
;       |74181:inst3|                       ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 3 (3)            ; |Computer|ALU16:inst25|74181:inst3                                                                                          ; work         ;
;       |74181:inst4|                       ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 6 (6)            ; |Computer|ALU16:inst25|74181:inst4                                                                                          ; work         ;
;       |74181:inst|                        ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 3 (3)            ; |Computer|ALU16:inst25|74181:inst                                                                                           ; work         ;
;    |decode2_4:inst3|                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Computer|decode2_4:inst3                                                                                                   ; work         ;
;    |decodea:inst22|                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Computer|decodea:inst22                                                                                                    ; work         ;
;    |decodeb:inst23|                       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Computer|decodeb:inst23                                                                                                    ; work         ;
;    |decodec:inst2|                        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |Computer|decodec:inst2                                                                                                     ; work         ;
;    |ldr0_2:inst4|                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Computer|ldr0_2:inst4                                                                                                      ; work         ;
;    |lpm_counter0:inst7|                   ; 81 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 16 (0)           ; |Computer|lpm_counter0:inst7                                                                                                ; work         ;
;       |lpm_counter:lpm_counter_component| ; 81 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 16 (0)           ; |Computer|lpm_counter0:inst7|lpm_counter:lpm_counter_component                                                              ; work         ;
;          |cntr_h6j:auto_generated|        ; 81 (81)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 16 (16)          ; |Computer|lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_h6j:auto_generated                                      ; work         ;
;    |lpm_mux1:inst15|                      ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |Computer|lpm_mux1:inst15                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|         ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |Computer|lpm_mux1:inst15|lpm_mux:lpm_mux_component                                                                         ; work         ;
;          |mux_78e:auto_generated|         ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 0 (0)             ; 0 (0)            ; |Computer|lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated                                                  ; work         ;
;    |lpm_mux1:inst28|                      ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 22 (0)           ; |Computer|lpm_mux1:inst28                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|         ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 22 (0)           ; |Computer|lpm_mux1:inst28|lpm_mux:lpm_mux_component                                                                         ; work         ;
;          |mux_78e:auto_generated|         ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 22 (22)          ; |Computer|lpm_mux1:inst28|lpm_mux:lpm_mux_component|mux_78e:auto_generated                                                  ; work         ;
;    |lpm_mux1:inst29|                      ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 32 (0)           ; |Computer|lpm_mux1:inst29                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|         ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 32 (0)           ; |Computer|lpm_mux1:inst29|lpm_mux:lpm_mux_component                                                                         ; work         ;
;          |mux_78e:auto_generated|         ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 32 (32)          ; |Computer|lpm_mux1:inst29|lpm_mux:lpm_mux_component|mux_78e:auto_generated                                                  ; work         ;
;    |lpm_mux1:inst31|                      ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 0 (0)             ; 44 (0)           ; |Computer|lpm_mux1:inst31                                                                                                   ; work         ;
;       |lpm_mux:lpm_mux_component|         ; 80 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 0 (0)             ; 44 (0)           ; |Computer|lpm_mux1:inst31|lpm_mux:lpm_mux_component                                                                         ; work         ;
;          |mux_78e:auto_generated|         ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 44 (44)          ; |Computer|lpm_mux1:inst31|lpm_mux:lpm_mux_component|mux_78e:auto_generated                                                  ; work         ;
;    |lpm_ram_dq0:InstructionsRAM|          ; 97 (0)      ; 3 (0)                     ; 0 (0)         ; 1048576     ; 128  ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 1 (0)             ; 3 (0)            ; |Computer|lpm_ram_dq0:InstructionsRAM                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 97 (0)      ; 3 (0)                     ; 0 (0)         ; 1048576     ; 128  ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 1 (0)             ; 3 (0)            ; |Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component                                                       ; work         ;
;          |altsyncram_jad1:auto_generated| ; 97 (3)      ; 3 (3)                     ; 0 (0)         ; 1048576     ; 128  ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 1 (1)             ; 3 (0)            ; |Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated                        ; work         ;
;             |decode_b7a:rden_decode|      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode ; work         ;
;             |decode_ira:decode3|          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3     ; work         ;
;             |mux_hnb:mux2|                ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (77)      ; 0 (0)             ; 3 (3)            ; |Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|mux_hnb:mux2           ; work         ;
;    |lpm_rom0:inst|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Computer|lpm_rom0:inst                                                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Computer|lpm_rom0:inst|altsyncram:altsyncram_component                                                                     ; work         ;
;          |altsyncram_t741:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Computer|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated                                      ; work         ;
;    |reg_3:inst6|                          ; 136 (8)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 36 (0)            ; 93 (1)           ; |Computer|reg_3:inst6                                                                                                       ; work         ;
;       |273_2:inst10|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 13 (13)          ; |Computer|reg_3:inst6|273_2:inst10                                                                                          ; work         ;
;       |273_2:inst11|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 11 (11)          ; |Computer|reg_3:inst6|273_2:inst11                                                                                          ; work         ;
;       |273_2:inst20|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |Computer|reg_3:inst6|273_2:inst20                                                                                          ; work         ;
;       |273_2:inst21|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 13 (13)          ; |Computer|reg_3:inst6|273_2:inst21                                                                                          ; work         ;
;       |273_2:inst22|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 9 (9)            ; |Computer|reg_3:inst6|273_2:inst22                                                                                          ; work         ;
;       |273_2:inst23|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 9 (9)            ; |Computer|reg_3:inst6|273_2:inst23                                                                                          ; work         ;
;       |273_2:inst8|                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; |Computer|reg_3:inst6|273_2:inst8                                                                                           ; work         ;
;       |273_2:inst9|                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |Computer|reg_3:inst6|273_2:inst9                                                                                           ; work         ;
;    |sheft:inst18|                         ; 53 (53)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 16 (16)          ; |Computer|sheft:inst18                                                                                                      ; work         ;
;    |t4:timing|                            ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |Computer|t4:timing                                                                                                         ; work         ;
;    |uARReg:inst9|                         ; 24 (24)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 6 (6)            ; |Computer|uARReg:inst9                                                                                                      ; work         ;
;    |uControl2:inst1|                      ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 1 (1)            ; |Computer|uControl2:inst1                                                                                                   ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; RST1     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; d0[15]   ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; d0[14]   ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; d0[13]   ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; d0[12]   ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; d0[11]   ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; d0[10]   ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; d0[9]    ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; d0[8]    ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; d0[7]    ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; d0[6]    ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; d0[5]    ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; d0[4]    ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; d0[3]    ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; d0[2]    ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; d0[1]    ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; d0[0]    ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SWB      ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SWA      ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; STEP     ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; CLK1     ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; LED_B    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[24]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[23]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[22]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[21]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[20]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[19]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[18]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uaddr[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uaddr[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uaddr[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uaddr[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uaddr[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uaddr[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SE[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SE[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SE[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SE[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SE[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SE[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T3       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bus[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SP_B     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Ans[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LDSP     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LDAR     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_B     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LDPC     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_B    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RI_B     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RD_B     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RS_B     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW_B     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                              ;
+-------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------+-------------------+---------+
; RST1                                                                          ;                   ;         ;
; d0[15]                                                                        ;                   ;         ;
; d0[14]                                                                        ;                   ;         ;
;      - in[14]~output                                                          ; 1                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~694 ; 1                 ; 6       ;
; d0[13]                                                                        ;                   ;         ;
;      - in[13]~output                                                          ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~699 ; 0                 ; 6       ;
; d0[12]                                                                        ;                   ;         ;
;      - in[12]~output                                                          ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~704 ; 0                 ; 6       ;
; d0[11]                                                                        ;                   ;         ;
;      - in[11]~output                                                          ; 1                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~709 ; 1                 ; 6       ;
; d0[10]                                                                        ;                   ;         ;
;      - in[10]~output                                                          ; 1                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~714 ; 1                 ; 6       ;
; d0[9]                                                                         ;                   ;         ;
;      - in[9]~output                                                           ; 1                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~719 ; 1                 ; 6       ;
; d0[8]                                                                         ;                   ;         ;
;      - in[8]~output                                                           ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~724 ; 0                 ; 6       ;
; d0[7]                                                                         ;                   ;         ;
;      - in[7]~output                                                           ; 1                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~729 ; 1                 ; 6       ;
; d0[6]                                                                         ;                   ;         ;
;      - in[6]~output                                                           ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~734 ; 0                 ; 6       ;
; d0[5]                                                                         ;                   ;         ;
;      - in[5]~output                                                           ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~739 ; 0                 ; 6       ;
; d0[4]                                                                         ;                   ;         ;
;      - in[4]~output                                                           ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~744 ; 0                 ; 6       ;
; d0[3]                                                                         ;                   ;         ;
;      - in[3]~output                                                           ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~749 ; 0                 ; 6       ;
; d0[2]                                                                         ;                   ;         ;
;      - in[2]~output                                                           ; 1                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~754 ; 1                 ; 6       ;
; d0[1]                                                                         ;                   ;         ;
;      - in[1]~output                                                           ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~759 ; 0                 ; 6       ;
; d0[0]                                                                         ;                   ;         ;
;      - in[0]~output                                                           ; 0                 ; 6       ;
;      - lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_78e:auto_generated|_~764 ; 0                 ; 6       ;
; SWB                                                                           ;                   ;         ;
;      - uControl2:inst1|res[2]~403                                             ; 0                 ; 6       ;
;      - uControl2:inst1|res[1]~405                                             ; 0                 ; 6       ;
; SWA                                                                           ;                   ;         ;
;      - uControl2:inst1|res[1]~405                                             ; 1                 ; 6       ;
; STEP                                                                          ;                   ;         ;
;      - t4:timing|inst                                                         ; 0                 ; 6       ;
;      - t4:timing|inst3                                                        ; 0                 ; 6       ;
;      - t4:timing|inst2                                                        ; 0                 ; 6       ;
;      - t4:timing|inst1                                                        ; 0                 ; 6       ;
;      - t4:timing|inst4                                                        ; 0                 ; 6       ;
; CLK1                                                                          ;                   ;         ;
;      - t4:timing|inst13                                                       ; 0                 ; 0       ;
+-------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                               ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; STEP                                                                                                                               ; PIN_M20            ; 5       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; decodeb:inst23|inst~2                                                                                                              ; LCCOMB_X53_Y35_N28 ; 17      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; decodec:inst2|inst~2                                                                                                               ; LCCOMB_X54_Y37_N14 ; 6       ; Latch enable ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; inst11                                                                                                                             ; LCCOMB_X54_Y33_N26 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; inst12                                                                                                                             ; LCCOMB_X54_Y33_N14 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; inst13                                                                                                                             ; LCCOMB_X54_Y33_N20 ; 4       ; Clock        ; no     ; --                   ; --               ; --                        ;
; inst13                                                                                                                             ; LCCOMB_X54_Y33_N20 ; 13      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; inst14                                                                                                                             ; LCCOMB_X54_Y33_N24 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; inst20                                                                                                                             ; LCCOMB_X54_Y33_N30 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; inst27                                                                                                                             ; LCCOMB_X54_Y35_N26 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; inst33                                                                                                                             ; LCCOMB_X54_Y33_N22 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_h6j:auto_generated|safe_q[15]~33                                         ; LCCOMB_X52_Y38_N30 ; 16      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode|w_anode911w[3]   ; LCCOMB_X58_Y32_N20 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode|w_anode929w[3]~2 ; LCCOMB_X58_Y32_N4  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode|w_anode940w[3]~2 ; LCCOMB_X58_Y32_N30 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode|w_anode951w[3]~1 ; LCCOMB_X56_Y35_N30 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode|w_anode962w[3]~2 ; LCCOMB_X56_Y35_N16 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode|w_anode973w[3]~1 ; LCCOMB_X58_Y32_N26 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode|w_anode984w[3]~1 ; LCCOMB_X54_Y32_N4  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_b7a:rden_decode|w_anode995w[3]~0 ; LCCOMB_X58_Y32_N22 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3|w_anode823w[3]       ; LCCOMB_X59_Y35_N16 ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3|w_anode840w[3]       ; LCCOMB_X56_Y35_N26 ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3|w_anode850w[3]       ; LCCOMB_X56_Y35_N12 ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3|w_anode860w[3]       ; LCCOMB_X58_Y32_N18 ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3|w_anode870w[3]       ; LCCOMB_X56_Y35_N18 ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3|w_anode880w[3]       ; LCCOMB_X56_Y35_N4  ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3|w_anode890w[3]       ; LCCOMB_X58_Y32_N24 ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|decode_ira:decode3|w_anode900w[3]       ; LCCOMB_X58_Y32_N8  ; 16      ; Write enable ; no     ; --                   ; --               ; --                        ;
; reg_3:inst6|inst                                                                                                                   ; LCCOMB_X48_Y33_N6  ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; reg_3:inst6|inst1                                                                                                                  ; LCCOMB_X48_Y33_N14 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; reg_3:inst6|inst12                                                                                                                 ; LCCOMB_X48_Y33_N0  ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; reg_3:inst6|inst13                                                                                                                 ; LCCOMB_X48_Y33_N22 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; reg_3:inst6|inst14                                                                                                                 ; LCCOMB_X48_Y33_N28 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; reg_3:inst6|inst18                                                                                                                 ; LCCOMB_X48_Y33_N24 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; reg_3:inst6|inst6                                                                                                                  ; LCCOMB_X48_Y33_N20 ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; reg_3:inst6|inst7                                                                                                                  ; LCCOMB_X48_Y33_N8  ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; sheft:inst18|process_0~1                                                                                                           ; LCCOMB_X49_Y32_N30 ; 16      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; t4:timing|inst                                                                                                                     ; FF_X54_Y33_N3      ; 4       ; Clock        ; no     ; --                   ; --               ; --                        ;
; t4:timing|inst                                                                                                                     ; FF_X54_Y33_N3      ; 1       ; Clock        ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; t4:timing|inst1                                                                                                                    ; FF_X93_Y31_N17     ; 137     ; Clock        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; t4:timing|inst13                                                                                                                   ; LCCOMB_X54_Y33_N10 ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; t4:timing|inst13                                                                                                                   ; LCCOMB_X54_Y33_N10 ; 4       ; Clock        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; t4:timing|inst2                                                                                                                    ; FF_X54_Y33_N13     ; 16      ; Clock        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; uARReg:inst9|inst40~clear_lut                                                                                                      ; LCCOMB_X54_Y38_N28 ; 1       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; uARReg:inst9|inst41~clear_lut                                                                                                      ; LCCOMB_X54_Y36_N18 ; 1       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; uARReg:inst9|inst42~clear_lut                                                                                                      ; LCCOMB_X54_Y35_N22 ; 1       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; uARReg:inst9|inst43~clear_lut                                                                                                      ; LCCOMB_X54_Y35_N24 ; 1       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; uARReg:inst9|inst44~clear_lut                                                                                                      ; LCCOMB_X54_Y37_N30 ; 1       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; uARReg:inst9|inst45~clear_lut                                                                                                      ; LCCOMB_X54_Y37_N8  ; 1       ; Async. clear ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                      ;
+----------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                 ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; decodec:inst2|inst~2 ; LCCOMB_X54_Y37_N14 ; 6       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; inst11               ; LCCOMB_X54_Y33_N26 ; 16      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; inst12               ; LCCOMB_X54_Y33_N14 ; 16      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; inst13               ; LCCOMB_X54_Y33_N20 ; 13      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; inst14               ; LCCOMB_X54_Y33_N24 ; 16      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; inst20               ; LCCOMB_X54_Y33_N30 ; 16      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; inst27               ; LCCOMB_X54_Y35_N26 ; 16      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; inst33               ; LCCOMB_X54_Y33_N22 ; 16      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; reg_3:inst6|inst     ; LCCOMB_X48_Y33_N6  ; 16      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; reg_3:inst6|inst1    ; LCCOMB_X48_Y33_N14 ; 16      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; reg_3:inst6|inst12   ; LCCOMB_X48_Y33_N0  ; 16      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; reg_3:inst6|inst13   ; LCCOMB_X48_Y33_N22 ; 16      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; reg_3:inst6|inst14   ; LCCOMB_X48_Y33_N28 ; 16      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; reg_3:inst6|inst18   ; LCCOMB_X48_Y33_N24 ; 16      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; reg_3:inst6|inst6    ; LCCOMB_X48_Y33_N20 ; 16      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; reg_3:inst6|inst7    ; LCCOMB_X48_Y33_N8  ; 16      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; t4:timing|inst       ; FF_X54_Y33_N3      ; 1       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; t4:timing|inst1      ; FF_X93_Y31_N17     ; 137     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; t4:timing|inst13     ; LCCOMB_X54_Y33_N10 ; 4       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; t4:timing|inst2      ; FF_X54_Y33_N13     ; 16      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+----------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------+---------+
; 273_2:inst21|19                                                                                             ; 129     ;
; 273_2:inst21|18                                                                                             ; 129     ;
; 273_2:inst21|17                                                                                             ; 129     ;
; 273_2:inst21|16                                                                                             ; 129     ;
; 273_2:inst21|15                                                                                             ; 129     ;
; 273_2:inst21|14                                                                                             ; 129     ;
; 273_2:inst21|13                                                                                             ; 129     ;
; 273_2:inst21|12                                                                                             ; 129     ;
; 273_2:inst21|27                                                                                             ; 129     ;
; 273_2:inst21|26                                                                                             ; 129     ;
; 273_2:inst21|25                                                                                             ; 129     ;
; 273_2:inst21|24                                                                                             ; 129     ;
; 273_2:inst21|23                                                                                             ; 129     ;
; 273_2:inst30|13                                                                                             ; 57      ;
; 273_2:inst30|12                                                                                             ; 57      ;
; RST1~input                                                                                                  ; 51      ;
; 273_2:inst30|16                                                                                             ; 49      ;
; 273_2:inst30|15                                                                                             ; 49      ;
; 273_2:inst30|19                                                                                             ; 49      ;
; 273_2:inst30|18                                                                                             ; 49      ;
; 74148:inst44|8~1                                                                                            ; 49      ;
; 74148:inst44|109~1                                                                                          ; 49      ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|address_reg_a[0] ; 48      ;
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|address_reg_a[1] ; 48      ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|q_a[20]                        ; 37      ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|q_a[21]                        ; 37      ;
; inst26                                                                                                      ; 33      ;
; 273_2:inst21|19~0                                                                                           ; 26      ;
; 273_2:inst21|18~0                                                                                           ; 26      ;
; 273_2:inst21|17~0                                                                                           ; 26      ;
; 273_2:inst21|16~0                                                                                           ; 26      ;
; 273_2:inst21|15~0                                                                                           ; 26      ;
; 273_2:inst21|14~0                                                                                           ; 26      ;
; 273_2:inst21|13~0                                                                                           ; 26      ;
; 273_2:inst21|12~0                                                                                           ; 26      ;
; 273_2:inst21|27~0                                                                                           ; 26      ;
; 273_2:inst21|26~0                                                                                           ; 26      ;
; 273_2:inst21|25~0                                                                                           ; 26      ;
; 273_2:inst21|24~0                                                                                           ; 26      ;
; 273_2:inst21|23~0                                                                                           ; 26      ;
; 273_2:inst21|22~0                                                                                           ; 26      ;
; 273_2:inst21|21~0                                                                                           ; 26      ;
; 273_2:inst21|20~0                                                                                           ; 26      ;
; 273_2:inst30|27                                                                                             ; 25      ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|q_a[19]                        ; 21      ;
; 273_2:inst21|22                                                                                             ; 18      ;
; 273_2:inst21|21                                                                                             ; 18      ;
; 273_2:inst21|20                                                                                             ; 18      ;
; decodeb:inst23|inst~2                                                                                       ; 17      ;
; decodeb:inst23|inst~1                                                                                       ; 17      ;
+-------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                  ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 65536        ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 65536                       ; 16                          ; --                          ; --                          ; 1048576             ; 128  ; code.hex    ; M9K_X33_Y34_N0, M9K_X55_Y50_N0, M9K_X15_Y33_N0, M9K_X33_Y35_N0, M9K_X33_Y38_N0, M9K_X33_Y37_N0, M9K_X55_Y34_N0, M9K_X55_Y45_N0, M9K_X55_Y29_N0, M9K_X55_Y14_N0, M9K_X33_Y18_N0, M9K_X75_Y16_N0, M9K_X33_Y31_N0, M9K_X55_Y21_N0, M9K_X55_Y24_N0, M9K_X75_Y17_N0, M9K_X55_Y32_N0, M9K_X55_Y20_N0, M9K_X55_Y38_N0, M9K_X87_Y28_N0, M9K_X55_Y48_N0, M9K_X55_Y31_N0, M9K_X75_Y18_N0, M9K_X55_Y18_N0, M9K_X75_Y31_N0, M9K_X55_Y41_N0, M9K_X55_Y42_N0, M9K_X87_Y30_N0, M9K_X33_Y40_N0, M9K_X33_Y45_N0, M9K_X55_Y23_N0, M9K_X75_Y33_N0, M9K_X87_Y34_N0, M9K_X55_Y51_N0, M9K_X15_Y34_N0, M9K_X87_Y21_N0, M9K_X33_Y48_N0, M9K_X15_Y35_N0, M9K_X55_Y30_N0, M9K_X87_Y31_N0, M9K_X87_Y32_N0, M9K_X75_Y32_N0, M9K_X33_Y30_N0, M9K_X55_Y16_N0, M9K_X33_Y33_N0, M9K_X75_Y37_N0, M9K_X87_Y33_N0, M9K_X33_Y29_N0, M9K_X75_Y30_N0, M9K_X75_Y22_N0, M9K_X75_Y25_N0, M9K_X75_Y29_N0, M9K_X75_Y23_N0, M9K_X75_Y21_N0, M9K_X75_Y26_N0, M9K_X75_Y20_N0, M9K_X33_Y32_N0, M9K_X55_Y49_N0, M9K_X33_Y39_N0, M9K_X55_Y44_N0, M9K_X55_Y47_N0, M9K_X15_Y36_N0, M9K_X55_Y33_N0, M9K_X33_Y46_N0, M9K_X55_Y43_N0, M9K_X55_Y39_N0, M9K_X33_Y42_N0, M9K_X33_Y36_N0, M9K_X33_Y43_N0, M9K_X33_Y41_N0, M9K_X55_Y36_N0, M9K_X55_Y40_N0, M9K_X75_Y45_N0, M9K_X75_Y41_N0, M9K_X75_Y46_N0, M9K_X75_Y36_N0, M9K_X87_Y38_N0, M9K_X75_Y42_N0, M9K_X75_Y38_N0, M9K_X75_Y34_N0, M9K_X75_Y27_N0, M9K_X75_Y48_N0, M9K_X75_Y19_N0, M9K_X87_Y29_N0, M9K_X87_Y27_N0, M9K_X75_Y24_N0, M9K_X55_Y19_N0, M9K_X87_Y24_N0, M9K_X15_Y32_N0, M9K_X75_Y15_N0, M9K_X33_Y25_N0, M9K_X33_Y16_N0, M9K_X33_Y22_N0, M9K_X33_Y20_N0, M9K_X55_Y15_N0, M9K_X33_Y19_N0, M9K_X75_Y28_N0, M9K_X55_Y17_N0, M9K_X33_Y26_N0, M9K_X33_Y17_N0, M9K_X33_Y27_N0, M9K_X33_Y21_N0, M9K_X87_Y26_N0, M9K_X33_Y28_N0, M9K_X87_Y36_N0, M9K_X55_Y52_N0, M9K_X33_Y47_N0, M9K_X55_Y46_N0, M9K_X87_Y22_N0, M9K_X33_Y44_N0, M9K_X87_Y37_N0, M9K_X87_Y35_N0, M9K_X75_Y44_N0, M9K_X75_Y40_N0, M9K_X75_Y47_N0, M9K_X75_Y43_N0, M9K_X87_Y40_N0, M9K_X75_Y39_N0, M9K_X87_Y39_N0, M9K_X75_Y35_N0, M9K_X15_Y31_N0, M9K_X55_Y22_N0, M9K_X33_Y23_N0, M9K_X55_Y25_N0, M9K_X33_Y24_N0, M9K_X55_Y27_N0, M9K_X55_Y26_N0, M9K_X55_Y28_N0 ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ALTSYNCRAM               ; AUTO ; ROM         ; Single Clock ; 64           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1536    ; 64                          ; 24                          ; --                          ; --                          ; 1536                ; 2    ; complex.hex ; M9K_X55_Y37_N0, M9K_X55_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------------------------------------------------+
; |Computer|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------------------------------------+
; |Computer|lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 3,508 / 238,469 ( 1 % ) ;
; C16 interconnects          ; 396 / 7,238 ( 5 % )     ;
; C4 interconnects           ; 2,172 / 146,424 ( 1 % ) ;
; Direct links               ; 204 / 238,469 ( < 1 % ) ;
; Global clocks              ; 20 / 20 ( 100 % )       ;
; Local interconnects        ; 536 / 81,264 ( < 1 % )  ;
; R24 interconnects          ; 501 / 7,153 ( 7 % )     ;
; R4 interconnects           ; 2,237 / 201,722 ( 1 % ) ;
+----------------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.64) ; Number of LABs  (Total = 70) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 9                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 5                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 3                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 2                            ;
; 12                                          ; 2                            ;
; 13                                          ; 3                            ;
; 14                                          ; 2                            ;
; 15                                          ; 4                            ;
; 16                                          ; 35                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.99) ; Number of LABs  (Total = 70) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 5                            ;
; 1 Clock                            ; 17                           ;
; 1 Sync. load                       ; 7                            ;
; 2 Clocks                           ; 40                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.29) ; Number of LABs  (Total = 70) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 4                            ;
; 2                                            ; 5                            ;
; 3                                            ; 2                            ;
; 4                                            ; 0                            ;
; 5                                            ; 5                            ;
; 6                                            ; 2                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 2                            ;
; 15                                           ; 3                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 4                            ;
; 19                                           ; 2                            ;
; 20                                           ; 5                            ;
; 21                                           ; 5                            ;
; 22                                           ; 7                            ;
; 23                                           ; 5                            ;
; 24                                           ; 4                            ;
; 25                                           ; 1                            ;
; 26                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.01) ; Number of LABs  (Total = 70) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 12                           ;
; 2                                               ; 4                            ;
; 3                                               ; 4                            ;
; 4                                               ; 2                            ;
; 5                                               ; 0                            ;
; 6                                               ; 7                            ;
; 7                                               ; 3                            ;
; 8                                               ; 7                            ;
; 9                                               ; 9                            ;
; 10                                              ; 1                            ;
; 11                                              ; 3                            ;
; 12                                              ; 1                            ;
; 13                                              ; 2                            ;
; 14                                              ; 5                            ;
; 15                                              ; 2                            ;
; 16                                              ; 2                            ;
; 17                                              ; 2                            ;
; 18                                              ; 2                            ;
; 19                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 16.73) ; Number of LABs  (Total = 70) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 5                            ;
; 3                                            ; 3                            ;
; 4                                            ; 4                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 3                            ;
; 12                                           ; 7                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 3                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 4                            ;
; 23                                           ; 4                            ;
; 24                                           ; 2                            ;
; 25                                           ; 2                            ;
; 26                                           ; 3                            ;
; 27                                           ; 5                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
; 33                                           ; 2                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 172       ; 0            ; 0            ; 172       ; 172       ; 0            ; 151          ; 0            ; 0            ; 21           ; 0            ; 151          ; 21           ; 0            ; 0            ; 0            ; 151          ; 0            ; 0            ; 0            ; 0            ; 0            ; 172       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 172          ; 172          ; 172          ; 172          ; 172          ; 0         ; 172          ; 172          ; 0         ; 0         ; 172          ; 21           ; 172          ; 172          ; 151          ; 172          ; 21           ; 151          ; 172          ; 172          ; 172          ; 21           ; 172          ; 172          ; 172          ; 172          ; 172          ; 0         ; 172          ; 172          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED_B              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uaddr[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uaddr[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uaddr[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uaddr[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uaddr[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uaddr[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SE[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SE[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SE[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SE[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SE[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SE[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T3                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bus[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SP_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Ans[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LDSP               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LDAR               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LDPC               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_B              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RI_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RD_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RS_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW_B               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST1               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; d0[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SWB                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SWA                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STEP               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK1               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                              ; Destination Clock(s)                                                                                                                              ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; t4:timing|inst                                                                                                                               ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0,t4:timing|inst,CLK1                 ; 1.77209           ;
; t4:timing|inst                                                                                                                               ; t4:timing|inst,CLK1,lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0                 ; 2.51849           ;
; t4:timing|inst                                                                                                                               ; t4:timing|inst,t4:timing|inst2,lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0      ; 1.83749           ;
; t4:timing|inst,CLK1                                                                                                                          ; t4:timing|inst,CLK1,lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0                 ; 9.07669           ;
; t4:timing|inst,t4:timing|inst2,lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 ; t4:timing|inst,t4:timing|inst2,CLK1,lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 ; 1.65631           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                  ;
+------------------------------------------------------------------+-------------------------------------+
; Name                                                             ; Value                               ;
+------------------------------------------------------------------+-------------------------------------+
; Mid Wire Use - Fit Attempt 1                                     ; 1                                   ;
; Mid Slack - Fit Attempt 1                                        ; -13560                              ;
; Internal Atom Count - Fit Attempt 1                              ; 990                                 ;
; LE/ALM Count - Fit Attempt 1                                     ; 775                                 ;
; LAB Count - Fit Attempt 1                                        ; 65                                  ;
; Outputs per Lab - Fit Attempt 1                                  ; 9.000                               ;
; Inputs per LAB - Fit Attempt 1                                   ; 16.754                              ;
; Global Inputs per LAB - Fit Attempt 1                            ; 1.477                               ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:54;1:11                           ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:50;1:8;2:7                        ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:50;1:8;2:7                        ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:62;1:3                            ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:8;1:16;2:40;3:1                   ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:55;1:7;2:3                        ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:54;1:11                           ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:8;1:16;2:41                       ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:8;1:49;2:8                        ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:30;1:35                           ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:65                                ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:65                                ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:18;2:11;3:4;4:10;5:11;6:7;7:3 ;
; LEs in Chains - Fit Attempt 1                                    ; 16                                  ;
; LEs in Long Chains - Fit Attempt 1                               ; 0                                   ;
; LABs with Chains - Fit Attempt 1                                 ; 1                                   ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 0                                   ;
; Time - Fit Attempt 1                                             ; 3                                   ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.563                               ;
+------------------------------------------------------------------+-------------------------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Early Wire Use - Fit Attempt 1      ; 1      ;
; Early Slack - Fit Attempt 1         ; -9685  ;
; Mid Wire Use - Fit Attempt 1        ; 2      ;
; Mid Slack - Fit Attempt 1           ; -10262 ;
; Mid Wire Use - Fit Attempt 1        ; 2      ;
; Mid Slack - Fit Attempt 1           ; -10753 ;
; Late Wire Use - Fit Attempt 1       ; 2      ;
; Late Slack - Fit Attempt 1          ; -10714 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000  ;
; Time - Fit Attempt 1                ; 89     ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 8.594  ;
+-------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -10958      ;
; Early Wire Use - Fit Attempt 1      ; 2           ;
; Peak Regional Wire - Fit Attempt 1  ; 16          ;
; Mid Slack - Fit Attempt 1           ; -11669      ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Slack - Fit Attempt 1          ; -11765      ;
; Late Wire Use - Fit Attempt 1       ; 2           ;
; Time - Fit Attempt 1                ; 32          ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 6.438       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Jun 18 16:30:08 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Computer -c Computer
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP3C80F484C6 for design "Computer"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C16F484C6 is compatible
    Info: Device EP3C40F484C6 is compatible
    Info: Device EP3C55F484C6 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info: Pin ~ALTERA_DCLK~ is reserved at location K2
    Info: Pin ~ALTERA_DATA0~ is reserved at location K1
    Info: Pin ~ALTERA_nCEO~ is reserved at location K22
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 172 pins of 172 total pins
    Info: Pin LED_B not assigned to an exact location on the device
    Info: Pin M[24] not assigned to an exact location on the device
    Info: Pin M[23] not assigned to an exact location on the device
    Info: Pin M[22] not assigned to an exact location on the device
    Info: Pin M[21] not assigned to an exact location on the device
    Info: Pin M[20] not assigned to an exact location on the device
    Info: Pin M[19] not assigned to an exact location on the device
    Info: Pin M[18] not assigned to an exact location on the device
    Info: Pin M[17] not assigned to an exact location on the device
    Info: Pin M[16] not assigned to an exact location on the device
    Info: Pin M[15] not assigned to an exact location on the device
    Info: Pin M[14] not assigned to an exact location on the device
    Info: Pin M[13] not assigned to an exact location on the device
    Info: Pin M[12] not assigned to an exact location on the device
    Info: Pin M[11] not assigned to an exact location on the device
    Info: Pin M[10] not assigned to an exact location on the device
    Info: Pin M[9] not assigned to an exact location on the device
    Info: Pin M[8] not assigned to an exact location on the device
    Info: Pin M[7] not assigned to an exact location on the device
    Info: Pin M[6] not assigned to an exact location on the device
    Info: Pin M[5] not assigned to an exact location on the device
    Info: Pin M[4] not assigned to an exact location on the device
    Info: Pin M[3] not assigned to an exact location on the device
    Info: Pin M[2] not assigned to an exact location on the device
    Info: Pin M[1] not assigned to an exact location on the device
    Info: Pin uaddr[6] not assigned to an exact location on the device
    Info: Pin uaddr[5] not assigned to an exact location on the device
    Info: Pin uaddr[4] not assigned to an exact location on the device
    Info: Pin uaddr[3] not assigned to an exact location on the device
    Info: Pin uaddr[2] not assigned to an exact location on the device
    Info: Pin uaddr[1] not assigned to an exact location on the device
    Info: Pin SE[6] not assigned to an exact location on the device
    Info: Pin SE[5] not assigned to an exact location on the device
    Info: Pin SE[4] not assigned to an exact location on the device
    Info: Pin SE[3] not assigned to an exact location on the device
    Info: Pin SE[2] not assigned to an exact location on the device
    Info: Pin SE[1] not assigned to an exact location on the device
    Info: Pin T3 not assigned to an exact location on the device
    Info: Pin bus[15] not assigned to an exact location on the device
    Info: Pin bus[14] not assigned to an exact location on the device
    Info: Pin bus[13] not assigned to an exact location on the device
    Info: Pin bus[12] not assigned to an exact location on the device
    Info: Pin bus[11] not assigned to an exact location on the device
    Info: Pin bus[10] not assigned to an exact location on the device
    Info: Pin bus[9] not assigned to an exact location on the device
    Info: Pin bus[8] not assigned to an exact location on the device
    Info: Pin bus[7] not assigned to an exact location on the device
    Info: Pin bus[6] not assigned to an exact location on the device
    Info: Pin bus[5] not assigned to an exact location on the device
    Info: Pin bus[4] not assigned to an exact location on the device
    Info: Pin bus[3] not assigned to an exact location on the device
    Info: Pin bus[2] not assigned to an exact location on the device
    Info: Pin bus[1] not assigned to an exact location on the device
    Info: Pin bus[0] not assigned to an exact location on the device
    Info: Pin SP_B not assigned to an exact location on the device
    Info: Pin Ans[15] not assigned to an exact location on the device
    Info: Pin Ans[14] not assigned to an exact location on the device
    Info: Pin Ans[13] not assigned to an exact location on the device
    Info: Pin Ans[12] not assigned to an exact location on the device
    Info: Pin Ans[11] not assigned to an exact location on the device
    Info: Pin Ans[10] not assigned to an exact location on the device
    Info: Pin Ans[9] not assigned to an exact location on the device
    Info: Pin Ans[8] not assigned to an exact location on the device
    Info: Pin Ans[7] not assigned to an exact location on the device
    Info: Pin Ans[6] not assigned to an exact location on the device
    Info: Pin Ans[5] not assigned to an exact location on the device
    Info: Pin Ans[4] not assigned to an exact location on the device
    Info: Pin Ans[3] not assigned to an exact location on the device
    Info: Pin Ans[2] not assigned to an exact location on the device
    Info: Pin Ans[1] not assigned to an exact location on the device
    Info: Pin Ans[0] not assigned to an exact location on the device
    Info: Pin LDSP not assigned to an exact location on the device
    Info: Pin LDAR not assigned to an exact location on the device
    Info: Pin PC_B not assigned to an exact location on the device
    Info: Pin PC[15] not assigned to an exact location on the device
    Info: Pin PC[14] not assigned to an exact location on the device
    Info: Pin PC[13] not assigned to an exact location on the device
    Info: Pin PC[12] not assigned to an exact location on the device
    Info: Pin PC[11] not assigned to an exact location on the device
    Info: Pin PC[10] not assigned to an exact location on the device
    Info: Pin PC[9] not assigned to an exact location on the device
    Info: Pin PC[8] not assigned to an exact location on the device
    Info: Pin PC[7] not assigned to an exact location on the device
    Info: Pin PC[6] not assigned to an exact location on the device
    Info: Pin PC[5] not assigned to an exact location on the device
    Info: Pin PC[4] not assigned to an exact location on the device
    Info: Pin PC[3] not assigned to an exact location on the device
    Info: Pin PC[2] not assigned to an exact location on the device
    Info: Pin PC[1] not assigned to an exact location on the device
    Info: Pin PC[0] not assigned to an exact location on the device
    Info: Pin LDPC not assigned to an exact location on the device
    Info: Pin I[15] not assigned to an exact location on the device
    Info: Pin I[14] not assigned to an exact location on the device
    Info: Pin I[13] not assigned to an exact location on the device
    Info: Pin I[12] not assigned to an exact location on the device
    Info: Pin I[11] not assigned to an exact location on the device
    Info: Pin I[10] not assigned to an exact location on the device
    Info: Pin I[9] not assigned to an exact location on the device
    Info: Pin I[8] not assigned to an exact location on the device
    Info: Pin I[7] not assigned to an exact location on the device
    Info: Pin I[6] not assigned to an exact location on the device
    Info: Pin I[5] not assigned to an exact location on the device
    Info: Pin I[4] not assigned to an exact location on the device
    Info: Pin I[3] not assigned to an exact location on the device
    Info: Pin I[2] not assigned to an exact location on the device
    Info: Pin I[1] not assigned to an exact location on the device
    Info: Pin I[0] not assigned to an exact location on the device
    Info: Pin SEL[2] not assigned to an exact location on the device
    Info: Pin SEL[1] not assigned to an exact location on the device
    Info: Pin SEL[0] not assigned to an exact location on the device
    Info: Pin RAM_B not assigned to an exact location on the device
    Info: Pin RI_B not assigned to an exact location on the device
    Info: Pin RD_B not assigned to an exact location on the device
    Info: Pin RS_B not assigned to an exact location on the device
    Info: Pin SW_B not assigned to an exact location on the device
    Info: Pin P[4] not assigned to an exact location on the device
    Info: Pin P[3] not assigned to an exact location on the device
    Info: Pin P[2] not assigned to an exact location on the device
    Info: Pin P[1] not assigned to an exact location on the device
    Info: Pin in[15] not assigned to an exact location on the device
    Info: Pin in[14] not assigned to an exact location on the device
    Info: Pin in[13] not assigned to an exact location on the device
    Info: Pin in[12] not assigned to an exact location on the device
    Info: Pin in[11] not assigned to an exact location on the device
    Info: Pin in[10] not assigned to an exact location on the device
    Info: Pin in[9] not assigned to an exact location on the device
    Info: Pin in[8] not assigned to an exact location on the device
    Info: Pin in[7] not assigned to an exact location on the device
    Info: Pin in[6] not assigned to an exact location on the device
    Info: Pin in[5] not assigned to an exact location on the device
    Info: Pin in[4] not assigned to an exact location on the device
    Info: Pin in[3] not assigned to an exact location on the device
    Info: Pin in[2] not assigned to an exact location on the device
    Info: Pin in[1] not assigned to an exact location on the device
    Info: Pin in[0] not assigned to an exact location on the device
    Info: Pin led[15] not assigned to an exact location on the device
    Info: Pin led[14] not assigned to an exact location on the device
    Info: Pin led[13] not assigned to an exact location on the device
    Info: Pin led[12] not assigned to an exact location on the device
    Info: Pin led[11] not assigned to an exact location on the device
    Info: Pin led[10] not assigned to an exact location on the device
    Info: Pin led[9] not assigned to an exact location on the device
    Info: Pin led[8] not assigned to an exact location on the device
    Info: Pin led[7] not assigned to an exact location on the device
    Info: Pin led[6] not assigned to an exact location on the device
    Info: Pin led[5] not assigned to an exact location on the device
    Info: Pin led[4] not assigned to an exact location on the device
    Info: Pin led[3] not assigned to an exact location on the device
    Info: Pin led[2] not assigned to an exact location on the device
    Info: Pin led[1] not assigned to an exact location on the device
    Info: Pin led[0] not assigned to an exact location on the device
    Info: Pin RST1 not assigned to an exact location on the device
    Info: Pin d0[15] not assigned to an exact location on the device
    Info: Pin d0[14] not assigned to an exact location on the device
    Info: Pin d0[13] not assigned to an exact location on the device
    Info: Pin d0[12] not assigned to an exact location on the device
    Info: Pin d0[11] not assigned to an exact location on the device
    Info: Pin d0[10] not assigned to an exact location on the device
    Info: Pin d0[9] not assigned to an exact location on the device
    Info: Pin d0[8] not assigned to an exact location on the device
    Info: Pin d0[7] not assigned to an exact location on the device
    Info: Pin d0[6] not assigned to an exact location on the device
    Info: Pin d0[5] not assigned to an exact location on the device
    Info: Pin d0[4] not assigned to an exact location on the device
    Info: Pin d0[3] not assigned to an exact location on the device
    Info: Pin d0[2] not assigned to an exact location on the device
    Info: Pin d0[1] not assigned to an exact location on the device
    Info: Pin d0[0] not assigned to an exact location on the device
    Info: Pin SWB not assigned to an exact location on the device
    Info: Pin SWA not assigned to an exact location on the device
    Info: Pin STEP not assigned to an exact location on the device
    Info: Pin CLK1 not assigned to an exact location on the device
Info: Fitter is using the TimeQuest Timing Analyzer
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst9|inst40~latch|combout" is a latch
    Warning: Node "inst1|res[1]|combout" is a latch
    Warning: Node "inst9|inst41~latch|combout" is a latch
    Warning: Node "inst1|res[2]|combout" is a latch
    Warning: Node "inst9|inst42~latch|combout" is a latch
    Warning: Node "inst1|res[3]|combout" is a latch
    Warning: Node "inst9|inst43~latch|combout" is a latch
    Warning: Node "inst9|inst44~latch|combout" is a latch
    Warning: Node "inst1|res[5]|combout" is a latch
    Warning: Node "inst9|inst45~latch|combout" is a latch
    Warning: Node "inst1|res[6]|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[12]~19|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[14]~17|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[15]~16|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[10]~21|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[13]~18|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[11]~20|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[0]~31|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[1]~30|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[2]~29|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[3]~28|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[4]~27|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[5]~26|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[6]~25|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[7]~24|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[8]~23|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[9]~22|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'Computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design.
Warning: Found combinational loop of 4 nodes
    Warning: Node "inst1|res[4]|combout"
    Warning: Node "inst1|res[4]~407|datac"
    Warning: Node "inst1|res[4]~407|combout"
    Warning: Node "inst1|res[4]|datab"
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a12|portadataout[0]
    Info: From: lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a15|portadataout[0]
    Info: From: lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a6|portadataout[0]
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst1 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst1 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst2 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst2 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0 (Fall) (setup and hold)
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a default timing requirement
Info: Found 7 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    1.000         CLK1
    Info:    1.000 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a6~porta_address_reg0
    Info:    1.000 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0
    Info:    1.000 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a15~porta_address_reg0
    Info:    1.000 t4:timing|inst
    Info:    1.000 t4:timing|inst1
    Info:    1.000 t4:timing|inst2
Info: Automatically promoted node t4:timing|inst1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node t4:timing|inst2
        Info: Destination node t4:timing|inst12~0
Info: Automatically promoted node t4:timing|inst 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a7
        Info: Destination node lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a8
        Info: Destination node lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a13
        Info: Destination node lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a14
        Info: Destination node lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a16
        Info: Destination node t4:timing|inst1
        Info: Destination node t4:timing|inst12~0
Info: Automatically promoted node inst11 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst12 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst14 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst20 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst27 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst33 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg_3:inst6|inst 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg_3:inst6|inst1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg_3:inst6|inst12 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg_3:inst6|inst13 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg_3:inst6|inst14 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg_3:inst6|inst18 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg_3:inst6|inst6 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg_3:inst6|inst7 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node t4:timing|inst2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node T3~output
        Info: Destination node t4:timing|inst3
        Info: Destination node t4:timing|inst12~0
        Info: Destination node inst33
        Info: Destination node inst12
        Info: Destination node inst11
        Info: Destination node inst13
Info: Automatically promoted node inst13 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node 273_2:inst30|13
        Info: Destination node 273_2:inst30|12
        Info: Destination node 273_2:inst30|27
Info: Automatically promoted node decodec:inst2|inst~2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node P[3]~output
Info: Automatically promoted node t4:timing|inst13 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node t4:timing|inst3
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 172 (unused VREF, 2.5V VCCIO, 21 input, 151 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:09
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:03
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:01:27
Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -10.691
    Info: -setup
    Info: -npaths 1
Info: Path #1: Setup slack is -10.691 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : 273_2:inst16|19
    Info: To Node      : lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a79~porta_datain_reg0
    Info: Launch Clock : lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a12~porta_address_reg0 (INVERTED)
    Info: Latch Clock  : t4:timing|inst1
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.500      0.500           launch edge time
    Info:      6.976      6.476  F        clock network delay
    Info:      7.175      0.199     uTco  273_2:inst16|19
    Info:      7.175      0.000 FF  CELL  inst16|19|q
    Info:      7.145     -0.030 FF    IC  inst25|inst1|43~0|dataa
    Info:      7.512      0.367 FF  CELL  inst25|inst1|43~0|combout
    Info:      7.572      0.060 FF    IC  inst25|inst1|78~0|datac
    Info:      7.794      0.222 FR  CELL  inst25|inst1|78~0|combout
    Info:      7.721     -0.073 RR    IC  inst25|inst1|78~1|dataa
    Info:      8.062      0.341 RR  CELL  inst25|inst1|78~1|combout
    Info:      7.989     -0.073 RR    IC  inst25|inst1|78~2|dataa
    Info:      8.276      0.287 RR  CELL  inst25|inst1|78~2|combout
    Info:      8.796      0.520 RR    IC  inst25|inst|78~1|datac
    Info:      9.039      0.243 RR  CELL  inst25|inst|78~1|combout
    Info:      9.099      0.060 RR    IC  inst25|inst|78~2|datac
    Info:      9.342      0.243 RR  CELL  inst25|inst|78~2|combout
    Info:      9.515      0.173 RR    IC  inst25|inst|78~3|datad
    Info:      9.645      0.130 RR  CELL  inst25|inst|78~3|combout
    Info:      9.705      0.060 RR    IC  inst25|inst3|78~1|datac
    Info:      9.948      0.243 RR  CELL  inst25|inst3|78~1|combout
    Info:     10.008      0.060 RR    IC  inst25|inst3|78~2|datac
    Info:     10.251      0.243 RR  CELL  inst25|inst3|78~2|combout
    Info:     10.424      0.173 RR    IC  inst25|inst3|78~3|datad
    Info:     10.554      0.130 RR  CELL  inst25|inst3|78~3|combout
    Info:     10.476     -0.078 RR    IC  inst25|inst4|74~1|datab
    Info:     10.831      0.355 RR  CELL  inst25|inst4|74~1|combout
    Info:     10.753     -0.078 RR    IC  inst25|inst4|77~0|datab
    Info:     11.133      0.380 RF  CELL  inst25|inst4|77~0|combout
    Info:     11.496      0.363 FF    IC  inst25|inst4|77~3|datab
    Info:     11.846      0.350 FR  CELL  inst25|inst4|77~3|combout
    Info:     11.773     -0.073 RR    IC  inst15|lpm_mux_component|auto_generated|_~689|dataa
    Info:     12.149      0.376 RF  CELL  inst15|lpm_mux_component|auto_generated|_~689|combout
    Info:     12.076     -0.073 FF    IC  inst15|lpm_mux_component|auto_generated|_~692|dataa
    Info:     12.384      0.308 FF  CELL  inst15|lpm_mux_component|auto_generated|_~692|combout
    Info:     12.306     -0.078 FF    IC  inst21|20~0|datab
    Info:     12.675      0.369 FF  CELL  inst21|20~0|combout
    Info:     14.108      1.433 FF    IC  InstructionsRAM|altsyncram_component|auto_generated|ram_block1a79|portadatain[0]
    Info:     14.185      0.077 FF  CELL  lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a79~porta_datain_reg0
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.446      2.446  R        clock network delay
    Info:      3.494      0.048     uTsu  lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a79~porta_datain_reg0
    Info: 
    Info: Data Arrival Time  :    14.185
    Info: Data Required Time :     3.494
    Info: Slack              :   -10.691 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Fitter routing operations beginning
Info: Average interconnect usage is 2% of the available device resources
    Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:32
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Generated suppressed messages file C:/02 onedrive/OneDrive - hrbeu.edu.cn/04 大三下/21 模型机/2017061124杨贝宁/16位模型机/COMPUTER/Computer.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 136 warnings
    Info: Peak virtual memory: 391 megabytes
    Info: Processing ended: Thu Jun 18 16:33:08 2020
    Info: Elapsed time: 00:03:00
    Info: Total CPU time (on all processors): 00:02:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/02 onedrive/OneDrive - hrbeu.edu.cn/04 大三下/21 模型机/2017061124杨贝宁/16位模型机/COMPUTER/Computer.fit.smsg.


