// Seed: 93630566
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input uwire id_5
);
  logic id_7;
  ;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    output wor id_3,
    input supply1 id_4
    , id_9,
    input tri id_5,
    input wand id_6,
    output wire id_7
);
  wire [(  -1  ) : 1] id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_6,
      id_1
  );
endmodule
