#ifndef __PAGE_ARM64_H_INCLUDE__
#define __PAGE_ARM64_H_INCLUDE__

#include <target/const.h>
#include <target/barrier.h>
#include <target/console.h>
#include <target/mem.h>
#include <asm/vmsa.h>

#define USER_ASID_BIT	48
#define USER_ASID_FLAG	(UL(1) << USER_ASID_BIT)
#define TTBR_ASID_MASK	(UL(0xffff) << 48)

/*===========================================================================
 * sdfirm specific definitions
 *===========================================================================*/
 /* Acronym translations between sdfirm and linux:
  *
  * PGT: page table
  * PTR: page table pointer
  *
  * P1D: Linux PTE
  * P2D: Linux PMD
  * P3D: Linux PUD
  * P4D: Linux P4D
  * PGD: Linux PGDIR
  *
  *                   ->|PTR|<-
  * +---------+---------+---+
  * |<- PxD ->|<--- PTE --->|
  * +---------+---------+---+
  */
 /* PTE is 8(2^3)-bytes sized,
  * number of PTE in PT is 2^(PAGE_SHIFT-PTE_SIZE_SHIFT)
  * All MMU is implemented in this way, while we still keep the code
  * architecture specific.
  */
#define PAGE_PTR_BITS		3
#define PAGE_PTE_BITS		PAGE_SHIFT
#define PAGE_PXD_BITS		(PAGE_SHIFT - PAGE_PTR_BITS)

/*===========================================================================
 * linux style definitions
 *===========================================================================*/
/* Using linux style definitions makes the world easier for the linux kernel
 * developers.
 */
/* PAGE_OFFSET - the virtual address of the start of the kernel image (top
 *		 (VA_BITS - 1))
 * VA_BITS - the maximum number of bits for virtual addresses.
 */
#define VA_BITS			VMSA_VA_SIZE_SHIFT
#ifdef CONFIG_VMSA_VA_2_RANGES
#ifndef PAGE_OFFSET
#define PAGE_OFFSET		(ULL(0xFFFFFFFFFFFFFFFF) << (VA_BITS - 1))
#endif
#define FIXADDR_END		PAGE_OFFSET
#else
/* Every address range is linear */
#define FIXADDR_END		(ULL(0x1) << VA_BITS)
/*#define FIXADDR_END		PAGE_OFFSET*/
#ifndef PAGE_OFFSET
#define PAGE_OFFSET		ULL(0x0)
#endif
#endif

/* Highest possible physical address supported */
#define PHYS_MASK_SHIFT		VMSA_PA_SIZE_SHIFT
#define PHYS_MASK		((PTR_VAL_ONE << PHYS_MASK_SHIFT) - 1)

#ifndef __ASSEMBLY__
typedef uint64_t pfn_t;
typedef uint64_t pteval_t;
typedef uint64_t pmdval_t;
typedef uint64_t pudval_t;
typedef uint64_t pgdval_t;

extern unsigned long empty_zero_page[PAGE_SIZE / sizeof (unsigned long)];

#define page_barrier()		dsb(ishst)

#define ARCH_HAVE_SET_PTE 1
static inline void set_pte(pteval_t *ptep, pteval_t pte)
{
	mmu_dbg_tbl("PTE: %016llx: %016llx\n", ptep, pte);
	__raw_writeq(pte, ptep);
	page_barrier();
}
#define ARCH_HAVE_SET_PMD 1
static inline void set_pmd(pmdval_t *pmdp, pmdval_t pmd)
{
	mmu_dbg_tbl("PMD: %016llx: %016llx\n", pmdp, pmd);
	__raw_writeq(pmd, pmdp);
	page_barrier();
}
#if PGTABLE_LEVELS > 2
#define ARCH_HAVE_SET_PUD 1
static inline void set_pud(pudval_t *pudp, pudval_t pud)
{
	mmu_dbg_tbl("PUD: %016llx: %016llx\n", pudp, pud);
	__raw_writeq(pud, pudp);
	page_barrier();
}
#endif /* PGTABLE_LEVELS > 2 */
#if PGTABLE_LEVELS > 3
#define ARCH_HAVE_SET_PGD 1
static inline void set_pgd(pgdval_t *pgdp, pgdval_t pgd)
{
	mmu_dbg_tbl("PGD: %016llx: %016llx\n", pgdp, pgd);
	__raw_writeq(pgd, pgdp);
	page_barrier();
}
#endif /* PGTABLE_LEVELS > 3 */
#endif

/*===========================================================================
 * boot page table (bpgt)
 *===========================================================================*/
/*
 * The linear mapping and the start of memory are both 2M aligned (per
 * the arm64 booting.txt requirements). Hence we can use section mapping
 * with 4K (section size = 2M) but not with 16K (section size = 32M) or
 * 64K (section size = 512M).
 */
#ifdef CONFIG_MMU_4K_PAGE
#define BPGT_USES_SECTION_MAPS	1
#else
#define BPGT_USES_SECTION_MAPS	0
#endif

/* The idmap and boot page tables need some space reserved in the kernel
 * image. Both require pgd, pud (4 levels only) and pmd tables to (section)
 * map the kernel. With the 64K page configuration, swapper and idmap need to
 * map to pte level. Note that the number of ID map translation levels could
 * be increased on the fly if system RAM is out of reach for the default VA
 * range, so pages required to map highest possible PA are reserved in all
 * cases.
 */
#if BPGT_USES_SECTION_MAPS
#define BPGT_PGTABLE_LEVELS	(PGTABLE_LEVELS - 1)
#define IDMAP_PGTABLE_LEVELS	(__PGTABLE_LEVELS(PHYS_MASK_SHIFT) - 1)
#else
#define BPGT_PGTABLE_LEVELS	(PGTABLE_LEVELS)
#define IDMAP_PGTABLE_LEVELS	(__PGTABLE_LEVELS(PHYS_MASK_SHIFT))
#endif
#define BPGT_DIR_SIZE		(BPGT_PGTABLE_LEVELS * PAGE_SIZE)
#define IDMAP_DIR_SIZE		(IDMAP_PGTABLE_LEVELS * PAGE_SIZE)

/* Initial memory map size */
#if BPGT_USES_SECTION_MAPS
#define BPGT_BLOCK_SHIFT	SECTION_SHIFT
#define BPGT_BLOCK_SIZE		SECTION_SIZE
#define BPGT_TABLE_SHIFT	PUD_SHIFT
#else
#define BPGT_BLOCK_SHIFT	PAGE_SHIFT
#define BPGT_BLOCK_SIZE		PAGE_SIZE
#define BPGT_TABLE_SHIFT	PMD_SHIFT
#endif

/* Initial memory map attributes. */
#define BPGT_PTE_FLAGS		(PTE_TYPE_PAGE | PTE_AF | PTE_SHARED)
#define BPGT_PMD_FLAGS		(PMD_TYPE_SECT | PMD_SECT_AF | PMD_SECT_S)

#if BPGT_USES_SECTION_MAPS
#define BPGT_MM_MMUFLAGS	(PMD_ATTRINDX(MT_NORMAL) | BPGT_PMD_FLAGS)
#define BPGT_MM_DEVFLAGS	(PMD_ATTRINDX(MT_DEVICE_nGnRnE) | BPGT_PMD_FLAGS)
#else
#define BPGT_MM_MMUFLAGS	(PTE_ATTRINDX(MT_NORMAL) | BPGT_PTE_FLAGS)
#define BPGT_MM_DEVFLAGS	(PMD_ATTRINDX(MT_DEVICE_nGnRnE) | BPGT_PTE_FLAGS)
#endif

#ifdef CONFIG_CPU_64v8_2_LPA
#define phys_to_ttbr(addr)	(((addr) | ((addr) >> 46)) & TTBR_BADDR_MASK_52)
#else
#define phys_to_ttbr(addr)	(addr)
#endif

#endif /* __PAGE_ARM64_H_INCLUDE__ */
