

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_229_14'
================================================================
* Date:           Tue Aug 13 10:21:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_229_1  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_old_stream, void @empty_19, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i97"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_11 = load i4 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:229]   --->   Operation 9 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%icmp_ln229 = icmp_eq  i4 %i_11, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:229]   --->   Operation 10 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%i_12 = add i4 %i_11, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:229]   --->   Operation 12 'add' 'i_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %for.inc.i97.split, void %for.inc.i102.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:229]   --->   Operation 13 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln229 = store i4 %i_12, i4 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:229]   --->   Operation 14 'store' 'store_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln229)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln230 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_22" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:230]   --->   Operation 15 'specpipeline' 'specpipeline_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:229]   --->   Operation 16 'specloopname' 'specloopname_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.21ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_old_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:231]   --->   Operation 17 'read' 'p_0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc.i97" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:229]   --->   Operation 18 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_old_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_11               (load             ) [ 000]
icmp_ln229         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
i_12               (add              ) [ 000]
br_ln229           (br               ) [ 000]
store_ln229        (store            ) [ 000]
specpipeline_ln230 (specpipeline     ) [ 000]
specloopname_ln229 (specloopname     ) [ 000]
p_0                (read             ) [ 000]
br_ln229           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_old_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_old_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="p_0_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="store_ln0_store_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="i_11_load_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="0"/>
<pin id="49" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="icmp_ln229_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln229/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_12_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln229_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/1 "/>
</bind>
</comp>

<comp id="67" class="1005" name="i_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="30" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="54"><net_src comp="47" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="47" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="22" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="32" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="72"><net_src comp="67" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="73"><net_src comp="67" pin="1"/><net_sink comp="62" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: krnl_bp_Pipeline_VITIS_LOOP_229_14 : z_old_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_11 : 1
		icmp_ln229 : 2
		i_12 : 2
		br_ln229 : 3
		store_ln229 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |    i_12_fu_56    |    0    |    12   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln229_fu_50 |    0    |    9    |
|----------|------------------|---------|---------|
|   read   |  p_0_read_fu_36  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    21   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+--------+--------+
|        |   FF   |
+--------+--------+
|i_reg_67|    4   |
+--------+--------+
|  Total |    4   |
+--------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   21   |
+-----------+--------+--------+
