Received: from mta1.migadu.com (out-110.mta1.migadu.com [95.215.58.110])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E50D26E71F
	for <linux-kernel@vger.kernel.org>; Mon,  5 Oct 2026 13:30:52 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=95.215.58.110
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1791207056; cv=none; b=bssWz5PAsvM3gBiQtoFYTC26jkFtOaBjLc3+Qhvs5jeCAO8m2ltjgBcjsdYI18uiHE7BWnIXU5mftnFrYQ0h1pUk5TAY2DGDfEi5zM7wP4gUVwnbQazH8HBJd99BUbwD0Y7pBHAVhng4mFqNfDBIFBDyjWcH9vS0wPDheBWOn0s=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1791207056; c=relaxed/simple;
	bh=a9wyxmC7vOVHJXvEohHbow0Iy6DdwzejKdUmV7HhxPc=;
	h=Mime-Version:Content-Type:Date:Message-Id:Cc:Subject:From:To:
	 References:In-Reply-To; b=TMIjA4dztDn+p2kWlyTDBTB2JGIZ7Jc3CTPOpTR3pvFf8tIZgexSvl+fi539FG3ebJ4BwkX16HCwcKRploGZhlJd+hLl0CjfA9pM5OYjpA+0xJGv6hRzTsaV3paWfkLfT9HCXssTUGkmucqEV6DgTuo9p/ennKhwKUT1kCZ3BiU=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.dev; spf=pass smtp.mailfrom=linux.dev; dkim=pass (1024-bit key) header.d=linux.dev header.i=@linux.dev header.b=L+u8ArU3; arc=none smtp.client-ip=95.215.58.110
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.dev
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.dev
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=linux.dev header.i=@linux.dev header.b="L+u8ArU3"
X-Envelope-To: linux-kernel@vger.kernel.org
DKIM-Signature: a=rsa-sha256; bh=a9wyxmC7vOVHJXvEohHbow0Iy6DdwzejKdUmV7HhxPc=;
 c=simple/simple; d=linux.dev;
 h=from:to:subject:date:message-id:mime-version:content-type; s=key1;
 t=1791207051; v=1; x=1791811851;
 b=L+u8ArU3StSGWEaKal/NYlD2+pYHQHcrWeEfK321lmFAt2FUl+BT112hkuHVQjFYS4Y0gvuC
 8rNA+56b7diqNo4bVZS9WKEym9BWuhIbs777akhD7DJZ3/AkTfZIUUvruoUhFX5zozC85k/Pq3K
 kwyuviWecWeWghS5IgPyM7eM=
X-Envelope-To: linux-kernel@vger.kernel.org
Received: by smtp.migadu.com with ESMTPS id d364727579004626;
	Mon, 05 Oct 2026 13:30:51 +0000
X-Mizu-Trace-ID: d364727579004626
X-Migadu-Flow: FLOW_OUT
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
Mime-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset=UTF-8
Date: Mon, 05 Oct 2026 15:30:49 +0200
Message-Id: <DLWXWMOGZGX9.UANQJR9PZYWG@linux.dev>
Cc: "linux-wireless@vger.kernel.org" <linux-wireless@vger.kernel.org>,
 "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, "Michael
 Straube" <straube.linux@gmail.com>, "Peter Robinson"
 <pbrobinson@gmail.com>, "Bitterblue Smith" <rtl8821cerfe2@gmail.com>
Subject: Re: [PATCH rtw-next v7 4/6] wifi: rtw88: 8723b: add the RTL8723B
 chip driver
From: "Luka Gejak" <luka.gejak@linux.dev>
To: "Ping-Ke Shih" <pkshih@realtek.com>, "Luka Gejak" <luka.gejak@linux.dev>
X-Mailer: aerc 0.21.0-0-g5549850facc2
References: <20261002073845.31486-1-luka.gejak@linux.dev>
 <20261002073845.31486-5-luka.gejak@linux.dev>
 <aa7d919d98304ee095990735f39095ac@realtek.com>
In-Reply-To: <aa7d919d98304ee095990735f39095ac@realtek.com>

On Mon Oct 5, 2026 at 8:08 AM CEST, Ping-Ke Shih wrote:
> Luka Gejak <luka.gejak@linux.dev> wrote:
[...]
>> +/*
>> + * Shares the receive PHY status layout, the SDIO aggregation burst fie=
lds
>> + * and a few baseband registers with the RTL8703B; reuse that header.
>> + */
>> +#include "rtw8703b.h"
>
> Which layout you are using?
> Should you move the layout to rtw8723x.h ?
>

The layout I reuse is the RTL8703B receive PHY status structure, struct
phy_status_8703b, together with the SDIO aggregation burst fields and four
baseband registers. However, including rtw8703b.h from another chip driver =
is
already established, rtw8723cs.c includes it to reuse rtw8703b_hw_spec. So =
I
would rather keep the same include here, and if you want the layout in rtw8=
723x.h
I can send that as a separate patch later, so this series does not touch
additional 2 drivers.

>> +/*
>> + * Row 20 (-6.0 dB) intentionally does not match the v5.2.17 vendor dri=
ver,
>
> I really don't want to mention vendor driver here. If you really need it,
> mention it in commit message or cover-letter.
>
>> + * which has 0x1c, 0x1a, 0x18, 0x12, 0x0e, 0x08 there. Every other row =
agrees.
>> + * The values below are what rtl8723be, the mainline driver for this sa=
me
>> + * chip, uses at the same index, and they are also what the vendor's ow=
n
>> + * cck_swing_table_ch1_ch13_92e and the staging rtl8723bs driver use. T=
hey
>> + * also track the 0.5 dB step of the surrounding rows: against row 32 a=
s 0 dB,
>> + * 0x1b is within 0.06 of the ideal -6.0 dB value while 0x1c is 0.94 aw=
ay,
>> + * the largest error anywhere in the table. Treat the vendor row as the
>> + * anomaly and do not "fix" this towards it.
>
> And you have comments each row. Is it still need this block comment to ex=
plain?
>

I agree, will drop vendor reference and block comment.

[...]
>> +
>> +static void rtw8723b_query_phy_status_cck(struct rtw_dev *rtwdev, u8 *p=
hy_raw,
>> +                                         struct rtw_rx_pkt_stat *pkt_st=
at)
>> +{
>> +       struct phy_status_8703b *phy_status =3D (struct phy_status_8703b=
 *)phy_raw;
>
> nit: Avoid casting by argument 'void *phy_raw'.=20
>

Understood.

>> +       u8 lna_idx =3D (phy_status->cck_agc_rpt_ofdm_cfosho_a & 0xE0) >>=
 5;
>> +       u8 vga_idx =3D (phy_status->cck_agc_rpt_ofdm_cfosho_a & 0x1F);
>
> u8_get_bits()
>

Will switch to it.

>> +       s8 rx_power =3D rtw8723b_cck_rx_power(lna_idx, vga_idx);
>> +       s8 min_rx_power =3D -120;
>> +
>> +       pkt_stat->bw =3D RTW_CHANNEL_WIDTH_20;
>> +
>> +       pkt_stat->rx_power[RF_PATH_A] =3D rx_power;
>> +       pkt_stat->rssi =3D rtw_phy_rf_power_2_rssi(pkt_stat->rx_power, 1=
);
>> +       pkt_stat->signal_power =3D max(pkt_stat->rx_power[RF_PATH_A],
>> +                                    min_rx_power);
>> +       rtwdev->dm_info.rssi[RF_PATH_A] =3D pkt_stat->rssi;
>> +}
>> +
>> +static void rtw8723b_query_phy_status_ofdm(struct rtw_dev *rtwdev, u8 *=
phy_raw,
>> +                                          struct rtw_rx_pkt_stat *pkt_s=
tat)
>> +{
>> +       struct phy_status_8703b *phy_status =3D (struct phy_status_8703b=
 *)phy_raw;
>
> ditto. (void *phy_raw)
>

Same as above.

>> +
>> +static const struct rtw_chip_ops rtw8723b_ops =3D {
>> +       .power_on               =3D rtw_power_on,
>> +       .power_off              =3D rtw_power_off,
>> +
>> +       .mac_init               =3D rtw8723x_mac_init,
>> +       .mac_postinit           =3D rtw8723x_mac_postinit,
>> +
>> +       .dump_fw_crash          =3D NULL,
>> +       /*
>> +        * 8723d sets REG_HCI_OPT_CTRL BIT_USB_SUS_DIS in its shutdown
>> +        * function; that is USB-only.
>> +        */
>> +       .shutdown               =3D NULL,
>> +       .read_efuse             =3D rtw8723b_read_efuse,
>> +       .phy_set_param          =3D rtw8723b_phy_set_param,
>> +
>> +       .set_channel            =3D rtw8723b_set_channel,
>> +
>> +       .query_phy_status       =3D rtw8723b_query_phy_status,
>> +       .read_rf                =3D rtw_phy_read_rf_sipi,
>> +       .write_rf               =3D rtw_phy_write_rf_reg_sipi,
>> +       .set_tx_power_index     =3D rtw8723x_set_tx_power_index,
>> +       .rsvd_page_dump         =3D NULL,
>> +       .set_antenna            =3D NULL,
>> +       .cfg_ldo25              =3D rtw8723b_cfg_ldo25,
>> +       .efuse_grant            =3D rtw8723b_efuse_grant,
>> +       .set_ampdu_factor       =3D NULL,
>> +       .false_alarm_statistics =3D rtw8723x_false_alarm_statistics,
>> +       .phy_calibration        =3D rtw8723b_phy_calibration,
>> +       .dpk_track              =3D NULL,
>> +       .cck_pd_set             =3D rtw_phy_cck_pd_set,
>> +       .pwr_track              =3D rtw8723b_pwr_track,
>> +       .config_bfee            =3D NULL,
>> +       .set_gid_table          =3D NULL,
>> +       .cfg_csi_rate           =3D NULL,
>> +       .adaptivity_init        =3D NULL,
>> +       .adaptivity             =3D NULL,
>> +       .cfo_init               =3D NULL,
>> +       .cfo_track              =3D NULL,
>> +       .config_tx_path         =3D NULL,
>> +       .config_txrx_mode       =3D NULL,
>> +       .led_set                =3D NULL,
>> +       .fill_txdesc_checksum   =3D rtw8723b_fill_txdesc_checksum,
>> +
>> +       .coex_set_init          =3D rtw8723b_coex_cfg_init,
>> +       .coex_set_ant_switch    =3D rtw8723b_coex_cfg_ant_switch,
>> +       .coex_set_gnt_fix       =3D rtw8723b_coex_set_gnt_fix,
>> +       .coex_set_gnt_debug     =3D rtw8723b_coex_set_gnt_debug,
>> +       .coex_set_rfe_type      =3D rtw8723b_coex_set_rfe_type,
>> +       .coex_set_wl_tx_power   =3D rtw8723b_coex_set_wl_tx_power,
>> +       .coex_set_wl_rx_gain    =3D rtw8723b_coex_set_wl_rx_gain,
>> +};
>> +
>> +const struct rtw_chip_info rtw8723b_hw_spec =3D {
>> +       .ops =3D &rtw8723b_ops,
>> +       .id =3D RTW_CHIP_TYPE_8723B,
>> +       .fw_name =3D "rtw88/rtw8723b_fw.bin",
>> +       .wlan_cpu =3D RTW_WCPU_8051,
>> +       .tx_pkt_desc_sz =3D 40,
>> +       .tx_buf_desc_sz =3D 16,
>> +       .rx_pkt_desc_sz =3D 24,
>> +       .rx_buf_desc_sz =3D 8,
>> +       .phy_efuse_size =3D 512,
>> +       .log_efuse_size =3D 512,
>> +       .ptct_efuse_size =3D 15,
>> +       .txff_size =3D 32768,
>> +       .rxff_size =3D 16384,
>> +       .rsvd_drv_pg_num =3D 8,
>> +       .txgi_factor =3D 1,
>> +       .is_pwr_by_rate_dec =3D true,
>> +       .max_power_index =3D 0x3f,
>> +       .csi_buf_pg_num =3D 0,
>> +       .band =3D RTW_BAND_2G,
>> +       .page_size =3D TX_PAGE_SIZE,
>> +       .dig_min =3D 0x20,
>> +       .usb_tx_agg_desc_num =3D 6,
>> +       /*
>> +        * The firmware reports id 0xfd instead of C2H_HW_FEATURE_REPORT=
, so
>> +        * the hardware feature report is not supported on this chip.
>> +        */
>> +       .hw_feature_report =3D false,
>> +       .c2h_ra_report_size =3D 4,
>> +       .old_datarate_fb_limit =3D true,
>> +       .path_div_supported =3D false,
>> +       .ht_supported =3D true,
>> +       .vht_supported =3D false,
>> +       .lps_deep_mode_supported =3D 0,
>> +       .sys_func_en =3D 0xfd,
>> +       .pwr_on_seq =3D card_enable_flow_8723b,
>> +       .pwr_off_seq =3D card_disable_flow_8723b,
>> +       .page_table =3D page_table_8723b,
>> +       .rqpn_table =3D rqpn_table_8723b,
>> +       /* same shared table as the sibling rtw8703b and rtw8723d */
>> +       .prioq_addrs =3D &rtw8723x_common.prioq_addrs,
>> +       /* used only in pci.c, not needed for SDIO devices */
>> +       .intf_table =3D NULL,
>> +       .dig =3D rtw8723x_common.dig,
>> +       /* The vendor driver never writes the CCK IGI on this chip. */
>> +       .dig_cck =3D NULL,
>> +       .rf_sipi_addr =3D {0x840, 0x844},
>> +       .rf_sipi_read_addr =3D rtw8723x_common.rf_sipi_addr,
>> +       .fix_rf_phy_num =3D 2,
>> +       /* This chip has no LTE coex registers. */
>> +       .ltecoex_addr =3D NULL,
>> +       .mac_tbl =3D &rtw8723b_mac_tbl,
>> +       .agc_tbl =3D &rtw8723b_agc_tbl,
>> +       .bb_tbl =3D &rtw8723b_bb_tbl,
>> +       .rf_tbl =3D {&rtw8723b_rf_a_tbl},
>> +       .rfe_defs =3D rtw8723b_rfe_defs,
>> +       .rfe_defs_size =3D ARRAY_SIZE(rtw8723b_rfe_defs),
>> +       .iqk_threshold =3D 8,
>> +       .rx_ldpc =3D false,
>> +       .tx_stbc =3D false,
>> +       .ampdu_density =3D IEEE80211_HT_MPDU_DENSITY_16,
>> +       .max_scan_ie_len =3D IEEE80211_MAX_DATA_LEN,
>> +       .coex_para_ver =3D 20180201,      /* glcoex_ver_date_8723b_1ant =
*/
>> +       .bt_desired_ver =3D 0x6d,
>> +       .scbd_support =3D false,
>> +       .new_scbd10_def =3D true,
>> +       .ble_hid_profile_support =3D false,
>> +       .wl_mimo_ps_support =3D false,
>> +       .pstdma_type =3D COEX_PSTDMA_FORCE_LPSOFF,
>> +       .bt_rssi_type =3D COEX_BTRSSI_RATIO,
>> +       .ant_isolation =3D 15,
>> +       .rssi_tolerance =3D 2,
>> +       .wl_rssi_step =3D wl_rssi_step_8723b,
>> +       .bt_rssi_step =3D bt_rssi_step_8723b,
>> +       .table_sant_num =3D ARRAY_SIZE(table_sant_8723b),
>> +       .table_sant =3D table_sant_8723b,
>> +       .table_nsant_num =3D ARRAY_SIZE(table_nsant_8723b),
>> +       .table_nsant =3D table_nsant_8723b,
>> +       .tdma_sant_num =3D ARRAY_SIZE(tdma_sant_8723b),
>> +       .tdma_sant =3D tdma_sant_8723b,
>> +       .tdma_nsant_num =3D ARRAY_SIZE(tdma_nsant_8723b),
>> +       .tdma_nsant =3D tdma_nsant_8723b,
>> +       .wl_rf_para_num =3D ARRAY_SIZE(rf_para_tx_8723b),
>> +       .wl_rf_para_tx =3D rf_para_tx_8723b,
>> +       .wl_rf_para_rx =3D rf_para_rx_8723b,
>> +       .bt_afh_span_bw20 =3D 0x20,
>> +       .bt_afh_span_bw40 =3D 0x30,
>> +       .afh_5g_num =3D  ARRAY_SIZE(afh_5g_8723b),
>> +       .afh_5g =3D afh_5g_8723b,
>> +       /* BTG_SEL is driven by the cardemu_to_act power sequence instea=
d. */
>> +       .btg_reg =3D NULL,
>> +       .coex_info_hw_regs_num =3D 0,
>> +       .coex_info_hw_regs =3D NULL,
>> +};
>> +EXPORT_SYMBOL(rtw8723b_hw_spec);
>
> I guess you copy these two tables from somewhere and modify the values.
> However, when I compare these with RTL8822C's ones. The order is very
> different... Can you align the order?
>
> Realtek WiFi chips are different from one to another, and we add many
> parameters to support the variants. To prevent the order being messed
> up, I ask people to add dummy (unused) fields (e.g. .xxx =3D NULL, .yyy =
=3D 0)
> to keep the order and consistent. But now, rtw88 becomes very different
> again.=20
>
> Let me know your source, I'd think how we can align them sometime.=20

I took the ordering from the sibling rtw8703b and rtw8723d drivers. rtw8723=
b_ops
is already in the order of the struct rtw_chip_ops declaration, and it foll=
ows the
same order as rtw8703b_ops. I believe rtw8822c_ops is the one that differs,=
 since it
groups the fields by function instead of following the struct. The values w=
ere taken
from the v5.2.17 vendor driver and checked against the staging rtl8723bs. S=
o I would
prefer to leave both tables as they are. If you want the unused fields list=
ed as dummies
to pin the order, I can add them, but the sequence itself would not change.

Best regards,
Luka Gejak
