{"vcs1":{"timestamp_begin":1683393315.132584987, "rt":0.41, "ut":0.18, "st":0.09}}
{"vcselab":{"timestamp_begin":1683393315.602787282, "rt":0.42, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1683393316.071518655, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683393314.850163227}
{"VCS_COMP_START_TIME": 1683393314.850163227}
{"VCS_COMP_END_TIME": 1683393316.334686844}
{"VCS_USER_OPTIONS": "+lint=all -sverilog ChipInterface.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338624}}
{"stitch_vcselab": {"peak_mem": 222612}}
