/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  reg [16:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [35:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[62:57] & in_data[80:75];
  assign celloutsig_0_4z = { celloutsig_0_0z[1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } & in_data[48:33];
  assign celloutsig_1_18z = celloutsig_1_8z[10:3] & { celloutsig_1_2z[3:1], celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_1z[4:3], celloutsig_0_7z, celloutsig_0_3z } & celloutsig_0_8z[12:9];
  assign celloutsig_0_11z = { in_data[51:50], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z } & { celloutsig_0_6z[4:3], celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_4z[6:5], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z } & { celloutsig_0_1z[4], celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_6z[11:10], celloutsig_0_7z, celloutsig_0_3z } & celloutsig_0_11z[6:3];
  assign celloutsig_0_33z = celloutsig_0_31z[6:3] & celloutsig_0_21z;
  assign celloutsig_1_0z = in_data[166:164] & in_data[143:141];
  assign celloutsig_1_2z = { celloutsig_1_1z[25:21], celloutsig_1_0z } * celloutsig_1_1z[9:2];
  assign celloutsig_1_3z = celloutsig_1_2z[5:1] * celloutsig_1_2z[6:2];
  assign celloutsig_1_8z = celloutsig_1_1z[18:5] * { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_0z[1], celloutsig_0_1z } * { in_data[33:30], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_4z[15:12], celloutsig_0_5z, celloutsig_0_1z } * { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[79:71], celloutsig_0_1z } * { celloutsig_0_5z[4:3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:1] * in_data[59:55];
  assign celloutsig_0_19z = celloutsig_0_4z[7:5] * { celloutsig_0_12z[2:1], celloutsig_0_9z };
  assign celloutsig_0_21z = celloutsig_0_1z[4:1] * { celloutsig_0_13z[14], celloutsig_0_19z };
  assign celloutsig_0_2z = { celloutsig_0_0z[3:0], celloutsig_0_1z } * in_data[26:18];
  assign celloutsig_0_31z = in_data[33:26] * { celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_1_1z = { in_data[181:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * in_data[144:109];
  assign celloutsig_0_3z = ~^ celloutsig_0_0z;
  assign celloutsig_1_4z = ~^ { celloutsig_1_1z[11:4], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = ~^ in_data[147:145];
  assign celloutsig_1_19z = ~^ celloutsig_1_8z[5:3];
  assign celloutsig_0_7z = ~^ { in_data[15:8], celloutsig_0_5z };
  assign celloutsig_0_9z = ~^ { in_data[22:17], celloutsig_0_7z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_21z[3], celloutsig_0_11z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_25z[2:1], celloutsig_0_5z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_12z[1:0], celloutsig_0_27z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_13z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_8z[13:1], celloutsig_0_10z };
  assign { out_data[135:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
