$date
	Fri Jun 20 21:43:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ring $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ set3 $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 % set0 $end
$var wire 1 & set1 $end
$var wire 1 ' set2 $end
$var wire 1 $ set3 $end
$var wire 1 ( q3_bar $end
$var wire 1 ) q3 $end
$var wire 1 * q2_bar $end
$var wire 1 + q2 $end
$var wire 1 , q1_bar $end
$var wire 1 - q1 $end
$var wire 1 . q0_bar $end
$var wire 1 / q0 $end
$var wire 4 0 out [3:0] $end
$scope module d0 $end
$var wire 1 " clk $end
$var wire 1 . q_bar $end
$var wire 1 # rst $end
$var wire 1 % set $end
$var wire 1 ) d $end
$var reg 1 / q $end
$upscope $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 / d $end
$var wire 1 , q_bar $end
$var wire 1 # rst $end
$var wire 1 & set $end
$var reg 1 - q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var wire 1 * q_bar $end
$var wire 1 # rst $end
$var wire 1 ' set $end
$var reg 1 + q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 ( q_bar $end
$var wire 1 # rst $end
$var wire 1 $ set $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
0/
1.
0-
1,
0+
1*
0)
1(
0'
0&
0%
0$
1#
0"
b0 !
$end
#10
1"
#20
0"
#30
1"
0#
#40
0(
b1000 !
b1000 0
1)
0"
1$
#50
0.
1(
1/
b1 !
b1 0
0)
1"
0$
#60
0"
#70
1.
0,
0/
b10 !
b10 0
1-
1"
#80
0"
#90
1,
0*
0-
b100 !
b100 0
1+
1"
#100
0"
#110
1*
0(
0+
b1000 !
b1000 0
1)
1"
#120
0"
#130
0.
1(
1/
b1 !
b1 0
0)
1"
#140
0"
#150
1.
0,
0/
b10 !
b10 0
1-
1"
