/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/bgm.v:2343.1-2589.10" *)
module pre_norm(clk, rmode, add, opa, opb, opa_nan, opb_nan, fracta_out, fractb_out, exp_dn_out, sign, nan_sign, result_zero_sign, fasu_op);
  (* src = "../vtr/verilog/bgm.v:2570.1-2584.11" *)
  wire _000_;
  (* src = "../vtr/verilog/bgm.v:2543.1-2544.17" *)
  wire _001_;
  (* src = "../vtr/verilog/bgm.v:2428.1-2429.76" *)
  wire [7:0] _002_;
  (* src = "../vtr/verilog/bgm.v:2586.1-2587.21" *)
  wire _003_;
  (* src = "../vtr/verilog/bgm.v:2556.1-2557.41" *)
  wire _004_;
  (* src = "../vtr/verilog/bgm.v:2553.1-2554.40" *)
  wire _005_;
  (* src = "../vtr/verilog/bgm.v:2507.1-2508.27" *)
  wire [26:0] _006_;
  (* src = "../vtr/verilog/bgm.v:2510.1-2511.27" *)
  wire [26:0] _007_;
  (* src = "../vtr/verilog/bgm.v:2561.1-2562.78" *)
  wire _008_;
  (* src = "../vtr/verilog/bgm.v:2546.1-2550.50" *)
  wire _009_;
  (* src = "../vtr/verilog/bgm.v:2533.1-2534.19" *)
  wire _010_;
  (* src = "../vtr/verilog/bgm.v:2517.1-2531.11" *)
  wire _011_;
  (* src = "../vtr/verilog/bgm.v:2537.1-2538.21" *)
  wire _012_;
  (* src = "../vtr/verilog/bgm.v:2540.1-2541.21" *)
  wire _013_;
  (* src = "../vtr/verilog/bgm.v:2462.1-2492.11" *)
  wire _014_;
  (* src = "../vtr/verilog/bgm.v:2570.1-2584.11" *)
  wire _015_;
  (* src = "../vtr/verilog/bgm.v:2517.1-2531.11" *)
  wire _016_;
  (* src = "../vtr/verilog/bgm.v:2462.1-2492.11" *)
  wire _017_;
  (* src = "../vtr/verilog/bgm.v:2426.22-2426.39" *)
  wire _018_;
  (* src = "../vtr/verilog/bgm.v:2429.19-2429.38" *)
  wire _019_;
  (* src = "../vtr/verilog/bgm.v:2429.19-2429.55" *)
  wire _020_;
  (* src = "../vtr/verilog/bgm.v:2547.26-2547.42" *)
  wire _021_;
  (* src = "../vtr/verilog/bgm.v:2547.26-2547.53" *)
  wire _022_;
  (* src = "../vtr/verilog/bgm.v:2548.6-2548.23" *)
  wire _023_;
  (* src = "../vtr/verilog/bgm.v:2548.6-2548.34" *)
  wire _024_;
  (* src = "../vtr/verilog/bgm.v:2549.7-2549.35" *)
  wire _025_;
  (* src = "../vtr/verilog/bgm.v:2549.7-2549.48" *)
  wire _026_;
  (* src = "../vtr/verilog/bgm.v:2550.6-2550.35" *)
  wire _027_;
  (* src = "../vtr/verilog/bgm.v:2550.6-2550.48" *)
  wire _028_;
  (* src = "../vtr/verilog/bgm.v:2559.40-2559.57" *)
  wire _029_;
  (* src = "../vtr/verilog/bgm.v:2562.17-2562.34" *)
  wire _030_;
  (* src = "../vtr/verilog/bgm.v:2429.28-2429.38" *)
  wire _031_;
  (* src = "../vtr/verilog/bgm.v:2429.41-2429.55" *)
  wire _032_;
  (* src = "../vtr/verilog/bgm.v:2549.39-2549.47" *)
  wire _033_;
  (* src = "../vtr/verilog/bgm.v:2550.16-2550.34" *)
  wire _034_;
  (* src = "../vtr/verilog/bgm.v:2550.39-2550.47" *)
  wire _035_;
  (* src = "../vtr/verilog/bgm.v:2557.24-2557.40" *)
  wire _036_;
  (* src = "../vtr/verilog/bgm.v:2408.23-2408.34" *)
  wire _037_;
  (* src = "../vtr/verilog/bgm.v:2443.20-2443.37" *)
  wire _038_;
  (* src = "../vtr/verilog/bgm.v:2503.27-2503.46" *)
  wire _039_;
  (* src = "../vtr/verilog/bgm.v:2413.18-2413.26" *)
  wire _040_;
  (* src = "../vtr/verilog/bgm.v:2414.18-2414.26" *)
  wire _041_;
  (* src = "../vtr/verilog/bgm.v:2429.19-2429.25" *)
  wire _042_;
  (* src = "../vtr/verilog/bgm.v:2523.19-2523.36" *)
  wire _043_;
  (* src = "../vtr/verilog/bgm.v:2530.19-2530.36" *)
  wire _044_;
  (* src = "../vtr/verilog/bgm.v:2548.6-2548.12" *)
  wire _045_;
  (* src = "../vtr/verilog/bgm.v:2548.26-2548.34" *)
  wire _046_;
  (* src = "../vtr/verilog/bgm.v:2550.6-2550.12" *)
  wire _047_;
  (* src = "../vtr/verilog/bgm.v:2554.24-2554.39" *)
  wire _048_;
  (* src = "../vtr/verilog/bgm.v:2438.16-2438.22" *)
  wire _049_;
  (* src = "../vtr/verilog/bgm.v:2497.35-2497.43" *)
  wire _050_;
  (* src = "../vtr/verilog/bgm.v:2498.48-2498.56" *)
  wire _051_;
  (* src = "../vtr/verilog/bgm.v:2425.22-2425.39" *)
  wire _052_;
  (* src = "../vtr/verilog/bgm.v:2454.16-2454.42" *)
  wire _053_;
  (* src = "../vtr/verilog/bgm.v:2547.24-2548.35" *)
  wire _054_;
  (* src = "../vtr/verilog/bgm.v:2547.24-2549.49" *)
  wire _055_;
  (* src = "../vtr/verilog/bgm.v:2547.24-2550.49" *)
  wire _056_;
  (* src = "../vtr/verilog/bgm.v:2549.16-2549.34" *)
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  (* src = "../vtr/verilog/bgm.v:2413.20-2413.25" *)
  wire _105_;
  (* src = "../vtr/verilog/bgm.v:2414.20-2414.25" *)
  wire _106_;
  (* src = "../vtr/verilog/bgm.v:2466.18-2466.35" *)
  wire _107_;
  (* src = "../vtr/verilog/bgm.v:2467.18-2467.35" *)
  wire _108_;
  (* src = "../vtr/verilog/bgm.v:2468.18-2468.35" *)
  wire _109_;
  (* src = "../vtr/verilog/bgm.v:2469.18-2469.35" *)
  wire _110_;
  (* src = "../vtr/verilog/bgm.v:2470.18-2470.35" *)
  wire _111_;
  (* src = "../vtr/verilog/bgm.v:2471.18-2471.35" *)
  wire _112_;
  (* src = "../vtr/verilog/bgm.v:2472.18-2472.35" *)
  wire _113_;
  (* src = "../vtr/verilog/bgm.v:2473.18-2473.35" *)
  wire _114_;
  (* src = "../vtr/verilog/bgm.v:2474.18-2474.35" *)
  wire _115_;
  (* src = "../vtr/verilog/bgm.v:2475.18-2475.35" *)
  wire _116_;
  (* src = "../vtr/verilog/bgm.v:2476.18-2476.35" *)
  wire _117_;
  (* src = "../vtr/verilog/bgm.v:2477.18-2477.35" *)
  wire _118_;
  (* src = "../vtr/verilog/bgm.v:2478.18-2478.35" *)
  wire _119_;
  (* src = "../vtr/verilog/bgm.v:2479.18-2479.35" *)
  wire _120_;
  (* src = "../vtr/verilog/bgm.v:2480.18-2480.35" *)
  wire _121_;
  (* src = "../vtr/verilog/bgm.v:2481.18-2481.35" *)
  wire _122_;
  (* src = "../vtr/verilog/bgm.v:2482.18-2482.35" *)
  wire _123_;
  (* src = "../vtr/verilog/bgm.v:2483.18-2483.35" *)
  wire _124_;
  (* src = "../vtr/verilog/bgm.v:2484.18-2484.35" *)
  wire _125_;
  (* src = "../vtr/verilog/bgm.v:2485.18-2485.35" *)
  wire _126_;
  (* src = "../vtr/verilog/bgm.v:2486.18-2486.35" *)
  wire _127_;
  (* src = "../vtr/verilog/bgm.v:2487.18-2487.35" *)
  wire _128_;
  (* src = "../vtr/verilog/bgm.v:2488.18-2488.35" *)
  wire _129_;
  (* src = "../vtr/verilog/bgm.v:2489.18-2489.35" *)
  wire _130_;
  (* src = "../vtr/verilog/bgm.v:2490.18-2490.35" *)
  wire _131_;
  (* src = "../vtr/verilog/bgm.v:2491.18-2491.35" *)
  wire _132_;
  (* src = "../vtr/verilog/bgm.v:2423.21-2423.42" *)
  wire [7:0] _133_;
  (* src = "../vtr/verilog/bgm.v:2424.21-2424.36" *)
  wire [7:0] _134_;
  (* src = "../vtr/verilog/bgm.v:2421.21-2421.47" *)
  wire [7:0] _135_;
  (* src = "../vtr/verilog/bgm.v:2422.21-2422.47" *)
  wire [7:0] _136_;
  (* src = "../vtr/verilog/bgm.v:2425.21-2425.65" *)
  wire [7:0] _137_;
  (* src = "../vtr/verilog/bgm.v:2426.21-2426.59" *)
  wire [7:0] _138_;
  (* src = "../vtr/verilog/bgm.v:2429.18-2429.75" *)
  wire [7:0] _139_;
  (* src = "../vtr/verilog/bgm.v:2435.18-2435.50" *)
  wire _140_;
  (* src = "../vtr/verilog/bgm.v:2436.21-2436.51" *)
  wire [22:0] _141_;
  (* src = "../vtr/verilog/bgm.v:2444.23-2444.56" *)
  wire [4:0] _142_;
  (* src = "../vtr/verilog/bgm.v:2497.19-2497.71" *)
  wire [26:0] _143_;
  (* src = "../vtr/verilog/bgm.v:2498.19-2498.71" *)
  wire [26:0] _144_;
  (* src = "../vtr/verilog/bgm.v:2504.19-2504.57" *)
  wire [26:0] _145_;
  (* src = "../vtr/verilog/bgm.v:2505.19-2505.57" *)
  wire [26:0] _146_;
  (* src = "../vtr/verilog/bgm.v:2559.61-2559.97" *)
  wire _147_;
  (* src = "../vtr/verilog/bgm.v:2559.20-2559.97" *)
  wire _148_;
  (* src = "../vtr/verilog/bgm.v:2562.50-2562.77" *)
  wire _149_;
  (* src = "../vtr/verilog/bgm.v:2562.16-2562.77" *)
  wire _150_;
  (* src = "../vtr/verilog/bgm.v:2348.8-2348.11" *)
  input add;
  wire add;
  (* src = "../vtr/verilog/bgm.v:2377.6-2377.11" *)
  wire add_d;
  (* src = "../vtr/verilog/bgm.v:2382.6-2382.11" *)
  reg add_r;
  (* src = "../vtr/verilog/bgm.v:2370.13-2370.19" *)
  wire [22:0] adj_op;
  (* src = "../vtr/verilog/bgm.v:2372.13-2372.23" *)
  wire [26:0] adj_op_out;
  (* src = "../vtr/verilog/bgm.v:2386.13-2386.27" *)
  wire [26:0] adj_op_out_sft;
  (* src = "../vtr/verilog/bgm.v:2371.13-2371.23" *)
  wire [26:0] adj_op_tmp;
  (* src = "../vtr/verilog/bgm.v:2346.8-2346.11" *)
  input clk;
  wire clk;
  (* src = "../vtr/verilog/bgm.v:2369.12-2369.20" *)
  wire [7:0] exp_diff;
  (* src = "../vtr/verilog/bgm.v:2419.12-2419.21" *)
  wire [7:0] exp_diff1;
  (* src = "../vtr/verilog/bgm.v:2419.23-2419.33" *)
  wire [7:0] exp_diff1a;
  (* src = "../vtr/verilog/bgm.v:2419.35-2419.44" *)
  wire [7:0] exp_diff2;
  (* src = "../vtr/verilog/bgm.v:2383.12-2383.24" *)
  wire [4:0] exp_diff_sft;
  (* src = "../vtr/verilog/bgm.v:2352.14-2352.24" *)
  output [7:0] exp_dn_out;
  reg [7:0] exp_dn_out;
  (* src = "../vtr/verilog/bgm.v:2368.23-2368.32" *)
  wire [7:0] exp_large;
  (* src = "../vtr/verilog/bgm.v:2384.7-2384.16" *)
  wire exp_lt_27;
  (* src = "../vtr/verilog/bgm.v:2368.12-2368.21" *)
  wire [7:0] exp_small;
  (* src = "../vtr/verilog/bgm.v:2363.12-2363.16" *)
  wire [7:0] expa;
  (* src = "../vtr/verilog/bgm.v:2379.7-2379.14" *)
  wire expa_dn;
  (* src = "../vtr/verilog/bgm.v:2365.7-2365.19" *)
  wire expa_lt_expb;
  (* src = "../vtr/verilog/bgm.v:2363.18-2363.22" *)
  wire [7:0] expb;
  (* src = "../vtr/verilog/bgm.v:2379.16-2379.23" *)
  wire expb_dn;
  (* src = "../vtr/verilog/bgm.v:2355.9-2355.16" *)
  output fasu_op;
  reg fasu_op;
  (* src = "../vtr/verilog/bgm.v:2364.13-2364.19" *)
  wire [22:0] fracta;
  (* src = "../vtr/verilog/bgm.v:2387.24-2387.40" *)
  reg fracta_eq_fractb;
  (* src = "../vtr/verilog/bgm.v:2387.6-2387.22" *)
  reg fracta_lt_fractb;
  (* src = "../vtr/verilog/bgm.v:2373.13-2373.21" *)
  wire [26:0] fracta_n;
  (* src = "../vtr/verilog/bgm.v:2351.15-2351.25" *)
  output [26:0] fracta_out;
  reg [26:0] fracta_out;
  (* src = "../vtr/verilog/bgm.v:2374.13-2374.21" *)
  wire [26:0] fracta_s;
  (* src = "../vtr/verilog/bgm.v:2364.21-2364.27" *)
  wire [22:0] fractb;
  (* src = "../vtr/verilog/bgm.v:2366.7-2366.23" *)
  wire fractb_lt_fracta;
  (* src = "../vtr/verilog/bgm.v:2373.23-2373.31" *)
  wire [26:0] fractb_n;
  (* src = "../vtr/verilog/bgm.v:2351.27-2351.37" *)
  output [26:0] fractb_out;
  reg [26:0] fractb_out;
  (* src = "../vtr/verilog/bgm.v:2374.23-2374.31" *)
  wire [26:0] fractb_s;
  (* src = "../vtr/verilog/bgm.v:2354.9-2354.17" *)
  output nan_sign;
  reg nan_sign;
  (* src = "../vtr/verilog/bgm.v:2388.7-2388.16" *)
  wire nan_sign1;
  (* src = "../vtr/verilog/bgm.v:2385.7-2385.12" *)
  wire op_dn;
  (* src = "../vtr/verilog/bgm.v:2349.14-2349.17" *)
  input [31:0] opa;
  wire [31:0] opa;
  (* src = "../vtr/verilog/bgm.v:2350.8-2350.15" *)
  input opa_nan;
  wire opa_nan;
  (* src = "../vtr/verilog/bgm.v:2349.19-2349.22" *)
  input [31:0] opb;
  wire [31:0] opb;
  (* src = "../vtr/verilog/bgm.v:2350.17-2350.24" *)
  input opb_nan;
  wire opb_nan;
  (* src = "../vtr/verilog/bgm.v:2354.19-2354.35" *)
  output result_zero_sign;
  reg result_zero_sign;
  (* src = "../vtr/verilog/bgm.v:2347.13-2347.18" *)
  input [1:0] rmode;
  wire [1:0] rmode;
  (* src = "../vtr/verilog/bgm.v:2353.9-2353.13" *)
  output sign;
  reg sign;
  (* src = "../vtr/verilog/bgm.v:2376.12-2376.18" *)
  wire sign_d;
  (* src = "../vtr/verilog/bgm.v:2362.7-2362.12" *)
  wire signa;
  (* src = "../vtr/verilog/bgm.v:2382.13-2382.20" *)
  reg signa_r;
  (* src = "../vtr/verilog/bgm.v:2362.14-2362.19" *)
  wire signb;
  (* src = "../vtr/verilog/bgm.v:2382.22-2382.29" *)
  reg signb_r;
  (* src = "../vtr/verilog/bgm.v:2380.6-2380.12" *)
  wire sticky;
  (* src = "../vtr/verilog/bgm.v:2437.6-2437.11" *)
  wire temp1;
  (* src = "../vtr/verilog/bgm.v:2453.6-2453.11" *)
  wire temp2;
  assign _018_ = expa_dn & (* src = "../vtr/verilog/bgm.v:2426.22-2426.39" *) expb_dn;
  assign _019_ = _042_ & (* src = "../vtr/verilog/bgm.v:2429.19-2429.38" *) _031_;
  assign _020_ = _019_ & (* src = "../vtr/verilog/bgm.v:2429.19-2429.55" *) _032_;
  assign _021_ = add_r & (* src = "../vtr/verilog/bgm.v:2547.26-2547.42" *) signa_r;
  assign _022_ = _021_ & (* src = "../vtr/verilog/bgm.v:2547.26-2547.53" *) signb_r;
  assign _023_ = _045_ & (* src = "../vtr/verilog/bgm.v:2548.6-2548.23" *) signa_r;
  assign _024_ = _023_ & (* src = "../vtr/verilog/bgm.v:2548.6-2548.34" *) _046_;
  assign _025_ = add_r & (* src = "../vtr/verilog/bgm.v:2549.7-2549.35" *) _057_;
  assign _026_ = _025_ & (* src = "../vtr/verilog/bgm.v:2549.7-2549.48" *) _033_;
  assign _027_ = _047_ & (* src = "../vtr/verilog/bgm.v:2550.6-2550.35" *) _034_;
  assign _028_ = _027_ & (* src = "../vtr/verilog/bgm.v:2550.6-2550.48" *) _035_;
  assign _029_ = signa_r & (* src = "../vtr/verilog/bgm.v:2559.40-2559.57" *) signb_r;
  assign _030_ = opa_nan & (* src = "../vtr/verilog/bgm.v:2562.17-2562.34" *) opb_nan;
  assign _031_ = expa == (* src = "../vtr/verilog/bgm.v:2429.28-2429.38" *) expb;
  assign _032_ = fracta == (* src = "../vtr/verilog/bgm.v:2429.41-2429.55" *) fractb;
  assign _033_ = rmode == (* src = "../vtr/verilog/bgm.v:2549.39-2549.47" *) 2'h3;
  assign _034_ = signa_r == (* src = "../vtr/verilog/bgm.v:2550.16-2550.34" *) signb_r;
  assign _035_ = rmode == (* src = "../vtr/verilog/bgm.v:2550.39-2550.47" *) 2'h3;
  assign _036_ = fracta == (* src = "../vtr/verilog/bgm.v:2557.24-2557.40" *) fractb;
  assign _037_ = expa > (* src = "../vtr/verilog/bgm.v:2408.23-2408.34" *) expb;
  assign _038_ = exp_diff > (* src = "../vtr/verilog/bgm.v:2443.20-2443.37" *) 8'h1b;
  assign _039_ = fractb_n > (* src = "../vtr/verilog/bgm.v:2503.27-2503.46" *) fracta_n;
  assign _040_ = ! (* src = "../vtr/verilog/bgm.v:2413.18-2413.26" *) _105_;
  assign _041_ = ! (* src = "../vtr/verilog/bgm.v:2414.18-2414.26" *) _106_;
  assign _042_ = ! (* src = "../vtr/verilog/bgm.v:2429.19-2429.25" *) add_d;
  assign _043_ = ! (* src = "../vtr/verilog/bgm.v:2523.19-2523.36" *) fractb_lt_fracta;
  assign _044_ = ! (* src = "../vtr/verilog/bgm.v:2530.19-2530.36" *) fractb_lt_fracta;
  assign _045_ = ! (* src = "../vtr/verilog/bgm.v:2548.6-2548.12" *) add_r;
  assign _046_ = ! (* src = "../vtr/verilog/bgm.v:2548.26-2548.34" *) signb_r;
  assign _047_ = ! (* src = "../vtr/verilog/bgm.v:2550.6-2550.12" *) add_r;
  assign _048_ = fracta < (* src = "../vtr/verilog/bgm.v:2554.24-2554.39" *) fractb;
  assign _049_ = ~ (* src = "../vtr/verilog/bgm.v:2438.16-2438.22" *) op_dn;
  assign _052_ = expa_dn | (* src = "../vtr/verilog/bgm.v:2425.22-2425.39" *) expb_dn;
  assign _053_ = adj_op_out_sft[0] | (* src = "../vtr/verilog/bgm.v:2454.16-2454.42" *) sticky;
  assign _054_ = _022_ | (* src = "../vtr/verilog/bgm.v:2547.24-2548.35" *) _024_;
  assign _055_ = _054_ | (* src = "../vtr/verilog/bgm.v:2547.24-2549.49" *) _026_;
  assign _056_ = _055_ | (* src = "../vtr/verilog/bgm.v:2547.24-2550.49" *) _028_;
  assign _057_ = signa_r | (* src = "../vtr/verilog/bgm.v:2549.16-2549.34" *) signb_r;
  (* src = "../vtr/verilog/bgm.v:2428.1-2429.76" *)
  always @(posedge clk)
    exp_dn_out <= _139_;
  (* src = "../vtr/verilog/bgm.v:2507.1-2508.27" *)
  always @(posedge clk)
    fracta_out <= _145_;
  (* src = "../vtr/verilog/bgm.v:2510.1-2511.27" *)
  always @(posedge clk)
    fractb_out <= _146_;
  (* src = "../vtr/verilog/bgm.v:2533.1-2534.19" *)
  always @(posedge clk)
    sign <= _087_;
  (* src = "../vtr/verilog/bgm.v:2537.1-2538.21" *)
  always @(posedge clk)
    signa_r <= opa[31];
  (* src = "../vtr/verilog/bgm.v:2540.1-2541.21" *)
  always @(posedge clk)
    signb_r <= opb[31];
  (* src = "../vtr/verilog/bgm.v:2543.1-2544.17" *)
  always @(posedge clk)
    add_r <= add;
  (* src = "../vtr/verilog/bgm.v:2546.1-2550.50" *)
  always @(posedge clk)
    result_zero_sign <= _056_;
  (* src = "../vtr/verilog/bgm.v:2553.1-2554.40" *)
  always @(posedge clk)
    fracta_lt_fractb <= _048_;
  (* src = "../vtr/verilog/bgm.v:2556.1-2557.41" *)
  always @(posedge clk)
    fracta_eq_fractb <= _036_;
  (* src = "../vtr/verilog/bgm.v:2561.1-2562.78" *)
  always @(posedge clk)
    nan_sign <= _150_;
  (* src = "../vtr/verilog/bgm.v:2586.1-2587.21" *)
  always @(posedge clk)
    fasu_op <= _096_;
  function [0:0] _201_;
    input [0:0] a;
    input [27:0] b;
    input [27:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *)
    (* parallel_case *)
    casez (s)
      28'b???????????????????????????1:
        _201_ = b[0:0];
      28'b??????????????????????????1?:
        _201_ = b[1:1];
      28'b?????????????????????????1??:
        _201_ = b[2:2];
      28'b????????????????????????1???:
        _201_ = b[3:3];
      28'b???????????????????????1????:
        _201_ = b[4:4];
      28'b??????????????????????1?????:
        _201_ = b[5:5];
      28'b?????????????????????1??????:
        _201_ = b[6:6];
      28'b????????????????????1???????:
        _201_ = b[7:7];
      28'b???????????????????1????????:
        _201_ = b[8:8];
      28'b??????????????????1?????????:
        _201_ = b[9:9];
      28'b?????????????????1??????????:
        _201_ = b[10:10];
      28'b????????????????1???????????:
        _201_ = b[11:11];
      28'b???????????????1????????????:
        _201_ = b[12:12];
      28'b??????????????1?????????????:
        _201_ = b[13:13];
      28'b?????????????1??????????????:
        _201_ = b[14:14];
      28'b????????????1???????????????:
        _201_ = b[15:15];
      28'b???????????1????????????????:
        _201_ = b[16:16];
      28'b??????????1?????????????????:
        _201_ = b[17:17];
      28'b?????????1??????????????????:
        _201_ = b[18:18];
      28'b????????1???????????????????:
        _201_ = b[19:19];
      28'b???????1????????????????????:
        _201_ = b[20:20];
      28'b??????1?????????????????????:
        _201_ = b[21:21];
      28'b?????1??????????????????????:
        _201_ = b[22:22];
      28'b????1???????????????????????:
        _201_ = b[23:23];
      28'b???1????????????????????????:
        _201_ = b[24:24];
      28'b??1?????????????????????????:
        _201_ = b[25:25];
      28'b?1??????????????????????????:
        _201_ = b[26:26];
      28'b1???????????????????????????:
        _201_ = b[27:27];
      default:
        _201_ = a;
    endcase
  endfunction
  assign _058_ = _201_(1'hx, { 2'h0, _107_, _108_, _109_, _110_, _111_, _112_, _113_, _114_, _115_, _116_, _117_, _118_, _119_, _120_, _121_, _122_, _123_, _124_, _125_, _126_, _127_, _128_, _129_, _130_, _131_, _132_ }, { _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _061_, _060_, _059_ });
  assign _059_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h1b;
  assign _060_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h1a;
  assign _061_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h19;
  assign _062_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h18;
  assign _063_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h17;
  assign _064_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h16;
  assign _065_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h15;
  assign _066_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h14;
  assign _067_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h13;
  assign _068_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h12;
  assign _069_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h11;
  assign _070_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h10;
  assign _071_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h0f;
  assign _072_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h0e;
  assign _073_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h0d;
  assign _074_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h0c;
  assign _075_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h0b;
  assign _076_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h0a;
  assign _077_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h09;
  assign _078_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h08;
  assign _079_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h07;
  assign _080_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h06;
  assign _081_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h05;
  assign _082_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h04;
  assign _083_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h03;
  assign _084_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h02;
  assign _085_ = exp_diff_sft == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) 5'h01;
  assign _086_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2463.4-2492.11" *) exp_diff_sft;
  function [0:0] _230_;
    input [0:0] a;
    input [7:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _230_ = b[0:0];
      8'b??????1?:
        _230_ = b[1:1];
      8'b?????1??:
        _230_ = b[2:2];
      8'b????1???:
        _230_ = b[3:3];
      8'b???1????:
        _230_ = b[4:4];
      8'b??1?????:
        _230_ = b[5:5];
      8'b?1??????:
        _230_ = b[6:6];
      8'b1???????:
        _230_ = b[7:7];
      default:
        _230_ = a;
    endcase
  endfunction
  assign _087_ = _230_(1'hx, { 1'h0, _039_, _043_, 1'h1, _039_, 2'h1, _044_ }, { _095_, _094_, _093_, _092_, _091_, _090_, _089_, _088_ });
  assign _088_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *) 3'h6;
  assign _089_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *) 3'h4;
  assign _090_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *) 3'h2;
  assign _091_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *) { signa, signb, add };
  assign _092_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *) 3'h7;
  assign _093_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *) 3'h5;
  assign _094_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *) 3'h3;
  assign _095_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2518.4-2531.11" *) 3'h1;
  function [0:0] _239_;
    input [0:0] a;
    input [7:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _239_ = b[0:0];
      8'b??????1?:
        _239_ = b[1:1];
      8'b?????1??:
        _239_ = b[2:2];
      8'b????1???:
        _239_ = b[3:3];
      8'b???1????:
        _239_ = b[4:4];
      8'b??1?????:
        _239_ = b[5:5];
      8'b?1??????:
        _239_ = b[6:6];
      8'b1???????:
        _239_ = b[7:7];
      default:
        _239_ = a;
    endcase
  endfunction
  assign _096_ = _239_(1'hx, 8'h96, { _104_, _103_, _102_, _101_, _100_, _099_, _098_, _097_ });
  assign _097_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *) 3'h6;
  assign _098_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *) 3'h4;
  assign _099_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *) 3'h2;
  assign _100_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *) { signa, signb, add };
  assign _101_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *) 3'h7;
  assign _102_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *) 3'h5;
  assign _103_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *) 3'h3;
  assign _104_ = { signa, signb, add } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/bgm.v:0.0-0.0|../vtr/verilog/bgm.v:2571.4-2584.11" *) 3'h1;
  assign _105_ = | (* src = "../vtr/verilog/bgm.v:2413.20-2413.25" *) expa;
  assign _106_ = | (* src = "../vtr/verilog/bgm.v:2414.20-2414.25" *) expb;
  assign _110_ = | (* src = "../vtr/verilog/bgm.v:2469.18-2469.35" *) adj_op_tmp[4:0];
  assign _111_ = | (* src = "../vtr/verilog/bgm.v:2470.18-2470.35" *) adj_op_tmp[5:0];
  assign _112_ = | (* src = "../vtr/verilog/bgm.v:2471.18-2471.35" *) adj_op_tmp[6:0];
  assign _113_ = | (* src = "../vtr/verilog/bgm.v:2472.18-2472.35" *) adj_op_tmp[7:0];
  assign _114_ = | (* src = "../vtr/verilog/bgm.v:2473.18-2473.35" *) adj_op_tmp[8:0];
  assign _115_ = | (* src = "../vtr/verilog/bgm.v:2474.18-2474.35" *) adj_op_tmp[9:0];
  assign _116_ = | (* src = "../vtr/verilog/bgm.v:2475.18-2475.35" *) adj_op_tmp[10:0];
  assign _117_ = | (* src = "../vtr/verilog/bgm.v:2476.18-2476.35" *) adj_op_tmp[11:0];
  assign _118_ = | (* src = "../vtr/verilog/bgm.v:2477.18-2477.35" *) adj_op_tmp[12:0];
  assign _119_ = | (* src = "../vtr/verilog/bgm.v:2478.18-2478.35" *) adj_op_tmp[13:0];
  assign _120_ = | (* src = "../vtr/verilog/bgm.v:2479.18-2479.35" *) adj_op_tmp[14:0];
  assign _121_ = | (* src = "../vtr/verilog/bgm.v:2480.18-2480.35" *) adj_op_tmp[15:0];
  assign _122_ = | (* src = "../vtr/verilog/bgm.v:2481.18-2481.35" *) adj_op_tmp[16:0];
  assign _123_ = | (* src = "../vtr/verilog/bgm.v:2482.18-2482.35" *) adj_op_tmp[17:0];
  assign _124_ = | (* src = "../vtr/verilog/bgm.v:2483.18-2483.35" *) adj_op_tmp[18:0];
  assign _125_ = | (* src = "../vtr/verilog/bgm.v:2484.18-2484.35" *) adj_op_tmp[19:0];
  assign _126_ = | (* src = "../vtr/verilog/bgm.v:2485.18-2485.35" *) adj_op_tmp[20:0];
  assign _127_ = | (* src = "../vtr/verilog/bgm.v:2486.18-2486.35" *) adj_op_tmp[21:0];
  assign _128_ = | (* src = "../vtr/verilog/bgm.v:2487.18-2487.35" *) adj_op_tmp[22:0];
  assign _129_ = | (* src = "../vtr/verilog/bgm.v:2488.18-2488.35" *) adj_op_tmp[23:0];
  assign _130_ = | (* src = "../vtr/verilog/bgm.v:2489.18-2489.35" *) adj_op_tmp[24:0];
  assign _131_ = | (* src = "../vtr/verilog/bgm.v:2490.18-2490.35" *) adj_op_tmp[25:0];
  assign _132_ = | (* src = "../vtr/verilog/bgm.v:2491.18-2491.35" *) adj_op_tmp;
  assign _133_ = exp_large - (* src = "../vtr/verilog/bgm.v:2423.21-2423.42" *) exp_small;
  assign _134_ = exp_diff1 - (* src = "../vtr/verilog/bgm.v:2424.21-2424.36" *) 8'h01;
  assign _135_ = expa_lt_expb ? (* src = "../vtr/verilog/bgm.v:2421.21-2421.47" *) expb : expa;
  assign _136_ = expa_lt_expb ? (* src = "../vtr/verilog/bgm.v:2422.21-2422.47" *) expa : expb;
  assign _137_ = _052_ ? (* src = "../vtr/verilog/bgm.v:2425.21-2425.65" *) exp_diff1a : exp_diff1;
  assign _138_ = _018_ ? (* src = "../vtr/verilog/bgm.v:2426.21-2426.59" *) 8'h00 : exp_diff2;
  assign _139_ = _020_ ? (* src = "../vtr/verilog/bgm.v:2429.18-2429.75" *) 8'h00 : exp_large;
  assign _140_ = expa_lt_expb ? (* src = "../vtr/verilog/bgm.v:2435.18-2435.50" *) expb_dn : expa_dn;
  assign _141_ = expa_lt_expb ? (* src = "../vtr/verilog/bgm.v:2436.21-2436.51" *) fractb : fracta;
  assign _142_ = exp_lt_27 ? (* src = "../vtr/verilog/bgm.v:2444.23-2444.56" *) 5'h1b : exp_diff[4:0];
  assign _143_ = expa_lt_expb ? (* src = "../vtr/verilog/bgm.v:2497.19-2497.71" *) { _050_, fracta, 3'h0 } : adj_op_out;
  assign _144_ = expa_lt_expb ? (* src = "../vtr/verilog/bgm.v:2498.19-2498.71" *) adj_op_out : { _051_, fractb, 3'h0 };
  assign _145_ = fractb_lt_fracta ? (* src = "../vtr/verilog/bgm.v:2504.19-2504.57" *) fractb_n : fracta_n;
  assign _146_ = fractb_lt_fracta ? (* src = "../vtr/verilog/bgm.v:2505.19-2505.57" *) fracta_n : fractb_n;
  assign _147_ = fracta_lt_fractb ? (* src = "../vtr/verilog/bgm.v:2559.61-2559.97" *) signb_r : signa_r;
  assign _148_ = fracta_eq_fractb ? (* src = "../vtr/verilog/bgm.v:2559.20-2559.97" *) _029_ : _147_;
  assign _149_ = opb_nan ? (* src = "../vtr/verilog/bgm.v:2562.50-2562.77" *) signb_r : signa_r;
  assign _150_ = _030_ ? (* src = "../vtr/verilog/bgm.v:2562.16-2562.77" *) nan_sign1 : _149_;
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:2447.21-2451.2" *)
  b_right_shifter_new u7 (
    .shift_in(adj_op_tmp),
    .shift_out(adj_op_out_sft),
    .shift_value(exp_diff_sft)
  );
  assign signa = opa[31];
  assign signb = opb[31];
  assign expa = opa[30:23];
  assign expb = opb[30:23];
  assign fracta = opa[22:0];
  assign fractb = opb[22:0];
  assign expa_lt_expb = _037_;
  assign expa_dn = _040_;
  assign expb_dn = _041_;
  assign exp_small = _135_;
  assign exp_large = _136_;
  assign exp_diff1 = _133_;
  assign exp_diff1a = _134_;
  assign exp_diff2 = _137_;
  assign exp_diff = _138_;
  assign op_dn = _140_;
  assign adj_op = _141_;
  assign temp1 = _049_;
  assign adj_op_tmp = { temp1, adj_op, 3'h0 };
  assign exp_lt_27 = _038_;
  assign exp_diff_sft = _142_;
  assign temp2 = _053_;
  assign adj_op_out = { adj_op_out_sft[26:1], temp2 };
  assign fracta_n = _143_;
  assign fractb_n = _144_;
  assign fractb_lt_fracta = _039_;
  assign fracta_s = _145_;
  assign fractb_s = _146_;
  assign nan_sign1 = _148_;
  assign _002_ = _139_;
  assign _014_ = _017_;
  assign _006_ = _145_;
  assign _007_ = _146_;
  assign _011_ = _016_;
  assign _010_ = sign_d;
  assign _012_ = opa[31];
  assign _013_ = opb[31];
  assign _001_ = add;
  assign _009_ = _056_;
  assign _005_ = _048_;
  assign _004_ = _036_;
  assign _008_ = _150_;
  assign _000_ = _015_;
  assign _003_ = add_d;
  assign _017_ = _058_;
  assign _016_ = _087_;
  assign _015_ = _096_;
  assign sticky = _058_;
  assign sign_d = _087_;
  assign add_d = _096_;
  assign _107_ = 1'h0;
  assign _108_ = 1'h0;
  assign _109_ = _141_[0];
  assign _050_ = _105_;
  assign _051_ = _106_;
endmodule
