Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jan 12 05:51:38 2022
| Host         : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xck26
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   103 |
|    Minimum number of control sets                        |   103 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   103 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             204 |           78 |
| No           | No                    | Yes                    |              20 |            7 |
| No           | Yes                   | No                     |             228 |           74 |
| Yes          | No                    | No                     |             522 |           89 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             381 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                  Enable Signal                                                                  |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~system_i/stepper_div/inst/clk_out            |                                                                                                                                                 |                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                           | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                   |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                      | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                          |                2 |              2 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                  |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                              | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                               |                2 |              2 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                 | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                           | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                             |                2 |              2 |         1.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                          |                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                         | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                    | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                  |                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                              |                1 |              2 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                           | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                             | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/state0                                                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                             |                2 |              3 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                          |                1 |              3 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                 |                2 |              3 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                             | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                             |                2 |              3 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                               |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  system_i/axi_io/U0/gpio_core_1/gpio_io_o[11] |                                                                                                                                                 |                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                            | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1  |                3 |              4 |         1.33 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_0_[1] |                2 |              4 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                   | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/sys_ret200/U0/EXT_LPF/lpf_int                                                                                  |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                              | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                       | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0         | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |                2 |              5 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                         | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                4 |              5 |         1.25 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0          | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |                1 |              5 |         5.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                   |                3 |              6 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                        |                4 |              6 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/sys_ret200/U0/SEQ/seq_cnt_en                                                                                                           | system_i/sys_ret200/U0/SEQ/seq_clr                                                                                      |                2 |              6 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                        |                1 |              6 |         6.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                4 |              7 |         1.75 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                     | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/CI                                                                                                        |                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                    | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                   |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                       |                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                         | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                          |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                             | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                          |                3 |              8 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                           | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                          |                2 |              8 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                         |                4 |              9 |         2.25 |
|  system_i/axi_io/U0/gpio_core_1/gpio_io_o[11] | system_i/stepper/inst/dir_i_1_n_0                                                                                                               |                                                                                                                         |                3 |              9 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0] |                                                                                                                         |                6 |              9 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                         |                5 |              9 |         1.80 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                         |                5 |              9 |         1.80 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                           | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                        |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                         | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                          |                3 |             10 |         3.33 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                7 |             11 |         1.57 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                5 |             11 |         2.20 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                4 |             11 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                              | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                          |                6 |             11 |         1.83 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                5 |             11 |         2.20 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                        |                5 |             11 |         2.20 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                6 |             11 |         1.83 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                              | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                          |                4 |             11 |         2.75 |
|  system_i/stepper_div/inst/clk_out            |                                                                                                                                                 |                                                                                                                         |                4 |             11 |         2.75 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                5 |             11 |         2.20 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                5 |             11 |         2.20 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                          | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |                5 |             11 |         2.20 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                        |                6 |             12 |         2.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                      | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                        |                8 |             12 |         1.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                             |                4 |             13 |         3.25 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                    |                                                                                                                         |                7 |             15 |         2.14 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                             |                6 |             16 |         2.67 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                      |                3 |             16 |         5.33 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                         |                3 |             17 |         5.67 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                         |                4 |             18 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                         |                4 |             18 |         4.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                  | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                             |                5 |             19 |         3.80 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                         |                9 |             22 |         2.44 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                         |               10 |             23 |         2.30 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                  |                                                                                                                         |                2 |             24 |        12.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                             | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0  |                6 |             24 |         4.00 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                             |               10 |             25 |         2.50 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                             | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                        |               14 |             33 |         2.36 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                         |                5 |             34 |         6.80 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                   |                                                                                                                         |               12 |             35 |         2.92 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/sys_ret200/U0/peripheral_aresetn[0]                                                                            |               13 |             36 |         2.77 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                          |               12 |             41 |         3.42 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 | system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                            |               14 |             42 |         3.00 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                         |               12 |             51 |         4.25 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                         |               12 |             51 |         4.25 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                         |               15 |             61 |         4.07 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                         |               21 |             61 |         2.90 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                         |               16 |             61 |         3.81 |
|  system_i/clk_wiz/inst/clk_out1               | system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0] |                                                                                                                         |               20 |             61 |         3.05 |
|  system_i/clk_wiz/inst/clk_out1               |                                                                                                                                                 |                                                                                                                         |               73 |            189 |         2.59 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


