# Elevator_FSM
Verilog design code and testbench for an elevator design controlled thorugh FSM mechanism. Reports of the coverage and waveforms are also provided along with the code. 

![Screenshot from 2023-10-19 14-04-02](https://github.com/adharsh10/Elevator_FSM/assets/93504705/a38192a8-998c-4f3d-8531-f2413a51bdd0)
![Screenshot from 2023-10-19 14-03-39](https://github.com/adharsh10/Elevator_FSM/assets/93504705/3e48d7c5-21e3-4d09-9c65-58801f1676a9)
![Screenshot from 2023-10-19 14-03-52](https://github.com/adharsh10/Elevator_FSM/assets/93504705/55ed9392-278b-46a0-b6b0-81a104460fa8)
