<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Memory on Josef Spjut</title>
    <link>http://josef.spjut.me/tags/memory/</link>
    <description>Recent content in Memory on Josef Spjut</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <copyright>Josef Spjut</copyright>
    <lastBuildDate>Wed, 13 May 2015 00:00:00 +0000</lastBuildDate>
    
	<atom:link href="http://josef.spjut.me/tags/memory/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>An Introductory Cache Problem</title>
      <link>http://josef.spjut.me/teaching/2015/05/13/an-introductory-cache-problem/</link>
      <pubDate>Wed, 13 May 2015 00:00:00 +0000</pubDate>
      
      <guid>http://josef.spjut.me/teaching/2015/05/13/an-introductory-cache-problem/</guid>
      <description>I recently gave a problem on the final in E85. The students didn&amp;rsquo;t do too well on it overall, so I wanted to post the problem and solution in an effort to make more resources available for people learning basic cache behaviors. First of all, I need to introduce the piece of ARM assembly being used since it is the basis for a number of questions.
	FUNC: 0x0044	SUBS R0, R0, #3 0x0048	BLT DONE 0x004C	STR LR, [SP, #-4]!</description>
    </item>
    
  </channel>
</rss>