Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramFiles/XILINX/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 226fca4a3a504248a9a0a041c079b277 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder32_tb_behav xil_defaultlib.adder32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [C:/vivadoprojects/32jiafaqi/32jiafaqi.srcs/sources_1/new/adder32.v:36]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'x' [C:/vivadoprojects/32jiafaqi/32jiafaqi.srcs/sources_1/new/adder32.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
