// Seed: 1715021293
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output uwire id_5;
  input wire id_4;
  inout wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_5 = id_3 - id_1;
  assign #id_6{id_3, (1) == id_3} = id_2 == id_6;
  assign id_2 = -1'h0 + -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd65,
    parameter id_5 = 32'd51,
    parameter id_7 = 32'd16,
    parameter id_9 = 32'd61
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13#(.id_14(id_15)),
    id_16,
    id_17,
    id_18
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_11,
      id_17,
      id_16
  );
  assign modCall_1.id_5 = 0;
  output wire id_12;
  inout tri1 id_11;
  xnor primCall (id_16, id_6, id_11, id_8, id_14, id_2, id_17, id_18);
  output logic [7:0] id_10;
  inout wire _id_9;
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire _id_1;
  localparam id_19 = 1;
  assign id_11 = 1 < id_2[id_5 : id_9] - id_18;
  assign id_10[-1>=-1'd0?id_1+({-1{-1}}) : id_7] = -1;
endmodule
