\doxysubsubsubsection{Flags}
\label{group___r_c_c___flag}\index{Flags@{Flags}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}~((\textbf{ CR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+HSERDY}~((\textbf{ CR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}~((\textbf{ CR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LSERDY}~((\textbf{ BDCR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LSECSSD}~((\textbf{ BDCR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+OBLRST}~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PINRST}~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+PWRRST}~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+SFTRST}~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Elements values convention\+: XXXYYYYYb
\begin{DoxyItemize}
\item YYYYY \+: Flag position in the register
\item XXX \+: Register index
\begin{DoxyItemize}
\item 001\+: CR register
\item 010\+: BDCR register
\item 011\+: CSR register 
\end{DoxyItemize}
\end{DoxyItemize}

\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c} 
\index{Flags@{Flags}!RCC\_FLAG\_HSERDY@{RCC\_FLAG\_HSERDY}}
\index{RCC\_FLAG\_HSERDY@{RCC\_FLAG\_HSERDY}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_HSERDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+HSERDY~((\textbf{ CR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos})}

HSE Ready flag \label{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216} 
\index{Flags@{Flags}!RCC\_FLAG\_HSIRDY@{RCC\_FLAG\_HSIRDY}}
\index{RCC\_FLAG\_HSIRDY@{RCC\_FLAG\_HSIRDY}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_HSIRDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+HSIRDY~((\textbf{ CR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos})}

HSI Ready flag \label{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f} 
\index{Flags@{Flags}!RCC\_FLAG\_IWDGRST@{RCC\_FLAG\_IWDGRST}}
\index{RCC\_FLAG\_IWDGRST@{RCC\_FLAG\_IWDGRST}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_IWDGRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+IWDGRST~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos})}

Independent Watchdog reset flag \label{group___r_c_c___flag_ga67049531354aed7546971163d02c9920} 
\index{Flags@{Flags}!RCC\_FLAG\_LPWRRST@{RCC\_FLAG\_LPWRRST}}
\index{RCC\_FLAG\_LPWRRST@{RCC\_FLAG\_LPWRRST}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_LPWRRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+LPWRRST~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos})}

Low-\/\+Power reset flag \label{group___r_c_c___flag_gac1d9d4f36f383c67b34a733f14e33bfe} 
\index{Flags@{Flags}!RCC\_FLAG\_LSECSSD@{RCC\_FLAG\_LSECSSD}}
\index{RCC\_FLAG\_LSECSSD@{RCC\_FLAG\_LSECSSD}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_LSECSSD}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+LSECSSD~((\textbf{ BDCR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos})}

LSE Clock Security System Interrupt flag \label{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927} 
\index{Flags@{Flags}!RCC\_FLAG\_LSERDY@{RCC\_FLAG\_LSERDY}}
\index{RCC\_FLAG\_LSERDY@{RCC\_FLAG\_LSERDY}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_LSERDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+LSERDY~((\textbf{ BDCR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos})}

LSE Ready flag \label{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72} 
\index{Flags@{Flags}!RCC\_FLAG\_LSIRDY@{RCC\_FLAG\_LSIRDY}}
\index{RCC\_FLAG\_LSIRDY@{RCC\_FLAG\_LSIRDY}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_LSIRDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+LSIRDY~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos})}

LSI Ready flag \label{group___r_c_c___flag_ga9bacaedece5c7cb6d9e52c1412e1a8ae} 
\index{Flags@{Flags}!RCC\_FLAG\_OBLRST@{RCC\_FLAG\_OBLRST}}
\index{RCC\_FLAG\_OBLRST@{RCC\_FLAG\_OBLRST}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_OBLRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+OBLRST~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos})}

Option Byte Loader reset flag \label{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6} 
\index{Flags@{Flags}!RCC\_FLAG\_PINRST@{RCC\_FLAG\_PINRST}}
\index{RCC\_FLAG\_PINRST@{RCC\_FLAG\_PINRST}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_PINRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+PINRST~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos})}

PIN reset flag \label{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046} 
\index{Flags@{Flags}!RCC\_FLAG\_PLLRDY@{RCC\_FLAG\_PLLRDY}}
\index{RCC\_FLAG\_PLLRDY@{RCC\_FLAG\_PLLRDY}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_PLLRDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+PLLRDY~((\textbf{ CR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos})}

PLL Ready flag \label{group___r_c_c___flag_ga13e6e02e27c887afbc2d65dc36ec50ae} 
\index{Flags@{Flags}!RCC\_FLAG\_PWRRST@{RCC\_FLAG\_PWRRST}}
\index{RCC\_FLAG\_PWRRST@{RCC\_FLAG\_PWRRST}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_PWRRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+PWRRST~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Pos})}

BOR or POR/\+PDR reset flag \label{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52} 
\index{Flags@{Flags}!RCC\_FLAG\_SFTRST@{RCC\_FLAG\_SFTRST}}
\index{RCC\_FLAG\_SFTRST@{RCC\_FLAG\_SFTRST}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_SFTRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+SFTRST~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos})}

Software Reset flag \label{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7} 
\index{Flags@{Flags}!RCC\_FLAG\_WWDGRST@{RCC\_FLAG\_WWDGRST}}
\index{RCC\_FLAG\_WWDGRST@{RCC\_FLAG\_WWDGRST}!Flags@{Flags}}
\doxysubsubsubsubsubsection{RCC\_FLAG\_WWDGRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+WWDGRST~((\textbf{ CSR\+\_\+\+REG\+\_\+\+INDEX} $<$$<$ 5U) $\vert$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos})}

Window watchdog reset flag 