# 4-1_MUX
Verilog Code and Testbench for implementation of 4:1 Multiplexer using Gate, Dataflow, Behavioral Level Modelling.
