1 static void bus_reset_work(struct work_struct *work)
3 	struct fw_ohci *ohci =
4 		container_of(work, struct fw_ohci, bus_reset_work);
5 	int self_id_count, generation, new_generation, i, j;
6 	u32 reg;
7 	void *free_rom = NULL;
8 	dma_addr_t free_rom_bus = 0;
9 	bool is_new_root;
11 	reg = reg_read(ohci, OHCI1394_NodeID);
12 	if (!(reg & OHCI1394_NodeID_idValid)) {
13 		ohci_notice(ohci,
14 			    "node ID not valid, new bus reset in progress\n");
15 		return;
17 	if ((reg & OHCI1394_NodeID_nodeNumber) == 63) {
18 		ohci_notice(ohci, "malconfigured bus\n");
19 		return;
21 	ohci->node_id = reg & (OHCI1394_NodeID_busNumber |
22 			       OHCI1394_NodeID_nodeNumber);
24 	is_new_root = (reg & OHCI1394_NodeID_root) != 0;
25 	if (!(ohci->is_root && is_new_root))
26 		reg_write(ohci, OHCI1394_LinkControlSet,
27 			  OHCI1394_LinkControl_cycleMaster);
28 	ohci->is_root = is_new_root;
30 	reg = reg_read(ohci, OHCI1394_SelfIDCount);
31 	if (reg & OHCI1394_SelfIDCount_selfIDError) {
32 		ohci_notice(ohci, "self ID receive error\n");
33 		return;
41 	self_id_count = (reg >> 3) & 0xff;
43 	if (self_id_count > 252) {
44 		ohci_notice(ohci, "bad selfIDSize (%08x)\n", reg);
45 		return;
48 	generation = (cond_le32_to_cpu(ohci->self_id[0]) >> 16) & 0xff;
49 	rmb();
51 	for (i = 1, j = 0; j < self_id_count; i += 2, j++) {
52 		u32 id  = cond_le32_to_cpu(ohci->self_id[i]);
53 		u32 id2 = cond_le32_to_cpu(ohci->self_id[i + 1]);
55 		if (id != ~id2) {
63 			if (id == 0xffff008f) {
64 				ohci_notice(ohci, "ignoring spurious self IDs\n");
65 				self_id_count = j;
66 				break;
69 			ohci_notice(ohci, "bad self ID %d/%d (%08x != ~%08x)\n",
70 				    j, self_id_count, id, id2);
71 			return;
73 		ohci->self_id_buffer[j] = id;
76 	if (ohci->quirks & QUIRK_TI_SLLZ059) {
77 		self_id_count = find_and_insert_self_id(ohci, self_id_count);
78 		if (self_id_count < 0) {
79 			ohci_notice(ohci,
80 				    "could not construct local self ID\n");
81 			return;
85 	if (self_id_count == 0) {
86 		ohci_notice(ohci, "no self IDs\n");
87 		return;
89 	rmb();
105 	new_generation = (reg_read(ohci, OHCI1394_SelfIDCount) >> 16) & 0xff;
106 	if (new_generation != generation) {
107 		ohci_notice(ohci, "new bus reset, discarding self ids\n");
108 		return;
112 	spin_lock_irq(&ohci->lock);
114 	ohci->generation = -1; /* prevent AT packet queueing */
115 	context_stop(&ohci->at_request_ctx);
116 	context_stop(&ohci->at_response_ctx);
118 	spin_unlock_irq(&ohci->lock);
125 	at_context_flush(&ohci->at_request_ctx);
126 	at_context_flush(&ohci->at_response_ctx);
128 	spin_lock_irq(&ohci->lock);
130 	ohci->generation = generation;
131 	reg_write(ohci, OHCI1394_IntEventClear, OHCI1394_busReset);
133 	if (ohci->quirks & QUIRK_RESET_PACKET)
134 		ohci->request_generation = generation;
145 	if (ohci->next_config_rom != NULL) {
146 		if (ohci->next_config_rom != ohci->config_rom) {
147 			free_rom      = ohci->config_rom;
148 			free_rom_bus  = ohci->config_rom_bus;
150 		ohci->config_rom      = ohci->next_config_rom;
151 		ohci->config_rom_bus  = ohci->next_config_rom_bus;
152 		ohci->next_config_rom = NULL;
160 		reg_write(ohci, OHCI1394_BusOptions,
161 			  be32_to_cpu(ohci->config_rom[2]));
162 		ohci->config_rom[0] = ohci->next_header;
163 		reg_write(ohci, OHCI1394_ConfigROMhdr,
164 			  be32_to_cpu(ohci->next_header));
167 	if (param_remote_dma) {
168 		reg_write(ohci, OHCI1394_PhyReqFilterHiSet, ~0);
169 		reg_write(ohci, OHCI1394_PhyReqFilterLoSet, ~0);
172 	spin_unlock_irq(&ohci->lock);
174 	if (free_rom)
175 		dma_free_coherent(ohci->card.device, CONFIG_ROM_SIZE,
176 				  free_rom, free_rom_bus);
178 	log_selfids(ohci, generation, self_id_count);
180 	fw_core_handle_bus_reset(&ohci->card, ohci->node_id, generation,