<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/Interface Protocols,Library/Processors and Peripherals,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Processors and Peripherals/Peripherals,Library/Interface Protocols/PCI Express,Library" />
 <window width="1920" height="1040" x="0" y="0" />
 <generation
   synthesis="VHDL"
   path="C:/Users/ant84/Desktop/VHDL Projects/UART_IO/UART_IO/" />
</preferences>
