Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,815
design__inferred_latch__count,0
design__instance__count,65833
design__instance__area,517914
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,340
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1124
design__max_cap_violation__count__corner:nom_tt_025C_1v80,107
power__internal__total,0.030365783721208572
power__switching__total,0.017283247783780098
power__leakage__total,5.858138365510968E-7
power__total,0.04764961823821068
clock__skew__worst_hold__corner:nom_tt_025C_1v80,3.7991815213586375
clock__skew__worst_setup__corner:nom_tt_025C_1v80,5.84000908606549
timing__hold__ws__corner:nom_tt_025C_1v80,0.38000093036692095
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.380001
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2792
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1124
design__max_cap_violation__count__corner:nom_ss_100C_1v60,120
clock__skew__worst_hold__corner:nom_ss_100C_1v60,7.107139078419384
clock__skew__worst_setup__corner:nom_ss_100C_1v60,10.466908525058678
timing__hold__ws__corner:nom_ss_100C_1v60,0.22257574191488386
timing__setup__ws__corner:nom_ss_100C_1v60,-10.19442870086472
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-2669.0734857751004
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-10.19442870086472
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.996451
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1578
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-10.194428
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1558
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,38
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1124
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,107
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,2.4348412863976914
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.01369260299456
timing__hold__ws__corner:nom_ff_n40C_1v95,0.14877810515788537
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.148778
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3679
design__max_fanout_violation__count,1124
design__max_cap_violation__count,158
clock__skew__worst_hold,7.537022774782704
clock__skew__worst_setup,3.751972616570368
timing__hold__ws,-0.015792256838113604
timing__setup__ws,-10.764083262732399
timing__hold__tns,-0.015792256838113604
timing__setup__tns,-3152.7698393251885
timing__hold__wns,-0.015792256838113604
timing__setup__wns,-10.764083262732399
timing__hold_vio__count,1
timing__hold_r2r__ws,0.147338
timing__hold_r2r_vio__count,0
timing__setup_vio__count,4790
timing__setup_r2r__ws,-10.764083
timing__setup_r2r_vio__count,4733
design__die__bbox,0.0 0.0 1378.16 511.36
design__core__bbox,2.76 2.72 1375.4 508.64
design__io,45
design__die__area,704736
design__core__area,694446
design__instance__count__stdcell,65833
design__instance__area__stdcell,517914
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.745795
design__instance__utilization__stdcell,0.745795
design__instance__count__class:buffer,486
design__instance__count__class:inverter,969
design__instance__count__class:clock_gate_cell,39
design__instance__count__class:sequential_cell,7609
design__instance__count__class:multi_input_combinational_cell,27983
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,33764
design__instance__count__class:tap_cell,9964
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.6002E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,8639
design__instance__count__class:clock_buffer,553
design__instance__count__class:clock_inverter,234
design__instance__count__setup_buffer,209
design__instance__count__hold_buffer,4898
antenna__violating__nets,32
antenna__violating__pins,32
route__antenna_violation__count,32
design__instance__count__class:antenna_cell,9357
antenna_diodes_count,446
route__net,46235
route__net__special,2
route__drc_errors__iter:1,44469
route__wirelength__iter:1,1960901
route__drc_errors__iter:2,27242
route__wirelength__iter:2,1942747
route__drc_errors__iter:3,25406
route__wirelength__iter:3,1938685
route__drc_errors__iter:4,6483
route__wirelength__iter:4,1936563
route__drc_errors__iter:5,1535
route__wirelength__iter:5,1936713
route__drc_errors__iter:6,642
route__wirelength__iter:6,1936809
route__drc_errors__iter:7,394
route__wirelength__iter:7,1936784
route__drc_errors__iter:8,205
route__wirelength__iter:8,1936815
route__drc_errors__iter:9,135
route__wirelength__iter:9,1936804
route__drc_errors__iter:10,61
route__wirelength__iter:10,1936802
route__drc_errors__iter:11,26
route__wirelength__iter:11,1936800
route__drc_errors__iter:12,8
route__wirelength__iter:12,1936831
route__drc_errors__iter:13,2
route__wirelength__iter:13,1936833
route__drc_errors__iter:14,2
route__wirelength__iter:14,1936832
route__drc_errors__iter:15,2
route__wirelength__iter:15,1936832
route__drc_errors__iter:16,2
route__wirelength__iter:16,1936832
route__drc_errors__iter:17,2
route__wirelength__iter:17,1936833
route__drc_errors__iter:18,2
route__wirelength__iter:18,1936833
route__drc_errors__iter:19,2
route__wirelength__iter:19,1936832
route__drc_errors__iter:20,2
route__wirelength__iter:20,1936832
route__drc_errors__iter:21,1
route__wirelength__iter:21,1936853
route__drc_errors__iter:22,1
route__wirelength__iter:22,1936854
route__drc_errors__iter:23,1
route__wirelength__iter:23,1936852
route__drc_errors__iter:24,1
route__wirelength__iter:24,1936852
route__drc_errors__iter:25,1
route__wirelength__iter:25,1936852
route__drc_errors__iter:26,1
route__wirelength__iter:26,1936852
route__drc_errors__iter:27,1
route__wirelength__iter:27,1936852
route__drc_errors__iter:28,1
route__wirelength__iter:28,1936852
route__drc_errors__iter:29,1
route__wirelength__iter:29,1936852
route__drc_errors__iter:30,1
route__wirelength__iter:30,1936852
route__drc_errors__iter:31,1
route__wirelength__iter:31,1936852
route__drc_errors__iter:32,1
route__wirelength__iter:32,1936852
route__drc_errors__iter:33,0
route__wirelength__iter:33,1936916
route__drc_errors,0
route__wirelength,1936916
route__vias,394381
route__vias__singlecut,394381
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,2116.24
timing__unannotated_net__count__corner:nom_tt_025C_1v80,317
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,317
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,317
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,181
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1124
design__max_cap_violation__count__corner:min_tt_025C_1v80,78
clock__skew__worst_hold__corner:min_tt_025C_1v80,3.5349715266643935
clock__skew__worst_setup__corner:min_tt_025C_1v80,5.469413077250763
timing__hold__ws__corner:min_tt_025C_1v80,0.3785643017324254
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.378564
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,317
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1944
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1124
design__max_cap_violation__count__corner:min_ss_100C_1v60,81
clock__skew__worst_hold__corner:min_ss_100C_1v60,6.642834026427083
clock__skew__worst_setup__corner:min_ss_100C_1v60,9.801563393903033
timing__hold__ws__corner:min_ss_100C_1v60,0.4432525583147436
timing__setup__ws__corner:min_ss_100C_1v60,-9.481526943059658
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-2220.897676181019
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-9.481526943059658
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.994279
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1424
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-9.481527
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1407
timing__unannotated_net__count__corner:min_ss_100C_1v60,317
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1124
design__max_cap_violation__count__corner:min_ff_n40C_1v95,78
clock__skew__worst_hold__corner:min_ff_n40C_1v95,2.2624505131950565
clock__skew__worst_setup__corner:min_ff_n40C_1v95,3.751972616570368
timing__hold__ws__corner:min_ff_n40C_1v95,0.14733814585422172
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.147338
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,317
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,589
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1124
design__max_cap_violation__count__corner:max_tt_025C_1v80,138
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.026597835797788
clock__skew__worst_setup__corner:max_tt_025C_1v80,6.205764966445173
timing__hold__ws__corner:max_tt_025C_1v80,0.3843603322187064
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.384360
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,317
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3679
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1124
design__max_cap_violation__count__corner:max_ss_100C_1v60,158
clock__skew__worst_hold__corner:max_ss_100C_1v60,7.537022774782704
clock__skew__worst_setup__corner:max_ss_100C_1v60,11.081637254822503
timing__hold__ws__corner:max_ss_100C_1v60,-0.015792256838113604
timing__setup__ws__corner:max_ss_100C_1v60,-10.764083262732399
timing__hold__tns__corner:max_ss_100C_1v60,-0.015792256838113604
timing__setup__tns__corner:max_ss_100C_1v60,-3152.7698393251885
timing__hold__wns__corner:max_ss_100C_1v60,-0.015792256838113604
timing__setup__wns__corner:max_ss_100C_1v60,-10.764083262732399
timing__hold_vio__count__corner:max_ss_100C_1v60,1
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.996428
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1788
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-10.764083
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1768
timing__unannotated_net__count__corner:max_ss_100C_1v60,317
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,69
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1124
design__max_cap_violation__count__corner:max_ff_n40C_1v95,136
clock__skew__worst_hold__corner:max_ff_n40C_1v95,2.592261367823671
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.27278047259753
timing__hold__ws__corner:max_ff_n40C_1v95,0.15053658745632242
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.150537
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,317
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,317
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000502615
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000388659
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000019572
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000388659
design_powergrid__voltage__worst,0.000388659
design_powergrid__voltage__worst__net:VPWR,1.7995
design_powergrid__drop__worst,0.000502615
design_powergrid__drop__worst__net:VPWR,0.000502615
design_powergrid__voltage__worst__net:VGND,0.000388659
design_powergrid__drop__worst__net:VGND,0.000388659
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001959999999999999868954651816022050070387194864451885223388671875
ir__drop__worst,0.0005029999999999999749089596434714621864259243011474609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
