// Seed: 2520039283
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
program module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule : SymbolIdentifier
module module_2;
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  id_5 :
  assert property (@(negedge -1'b0) 1 !== -1'b0);
endmodule
module module_3 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wand id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    input uwire id_10,
    input tri1 id_11,
    input wor id_12,
    output supply1 id_13,
    input uwire id_14,
    input wor id_15,
    input supply1 id_16,
    output tri id_17,
    output tri1 id_18,
    input uwire id_19,
    output wire id_20,
    input wand id_21,
    output tri id_22,
    input uwire id_23,
    input supply0 id_24,
    input supply0 id_25,
    input supply1 id_26
);
  assign module_4.type_3 = 0;
  if (-1'd0) begin : LABEL_0
    begin : LABEL_0
      wire id_28;
    end
  end
endmodule
module module_4 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input wand id_4,
    output wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wor id_10,
    input tri0 id_11
);
  assign id_5 = -1;
  module_3 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_4,
      id_8,
      id_11,
      id_0,
      id_0,
      id_1,
      id_1,
      id_7,
      id_10,
      id_0,
      id_11,
      id_5,
      id_5,
      id_10,
      id_6,
      id_0,
      id_6,
      id_10,
      id_8,
      id_10,
      id_11
  );
endmodule
