#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 24 17:39:34 2025
# Process ID: 31936
# Current directory: C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.runs/synth_1
# Command line: vivado.exe -log cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file: C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.runs/synth_1/cpu.vds
# Journal file: C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30284 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 469.594 ; gain = 174.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (1#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'instrmem' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instrmem' (2#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Register_bank' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_bank' (3#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder_1_bit' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder_1_bit' (4#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (5#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (7#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MUX_2' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2' (8#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Extend_Imm' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Extensor.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Extend_Imm' (9#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Extensor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (10#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IF_ID.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (11#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IF_ID.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ID_IE' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ID_IE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_IE' (12#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ID_IE.sv:3]
INFO: [Synth 8-6157] synthesizing module 'IE_IM' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IE_IM.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'IE_IM' (13#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IE_IM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'IM_IW' [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IM_IW.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'IM_IW' (14#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IM_IW.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (15#1) [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv:2]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[19]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[18]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[17]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[16]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[15]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[14]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[13]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[12]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[6]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[5]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[4]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[3]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[2]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[1]
WARNING: [Synth 8-3331] design Extend_Imm has unconnected port A[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 534.004 ; gain = 238.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 534.004 ; gain = 238.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 534.004 ; gain = 238.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5546] ROM "Imm_Src" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_Op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RD" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 634.500 ; gain = 339.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 96    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 171   
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	  33 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module instrmem 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
Module Register_bank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module Full_Adder_1_bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module data_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 128   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MUX_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Extend_Imm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Program_Counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ID_IE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module IE_IM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module IM_IW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Control_Unit_1/Imm_Src" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Unit_1/ALU_Op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem/RD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[31]' (FDR_1) to 'reg1/InstrD_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[28]' (FDR_1) to 'reg1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[27]' (FDR_1) to 'reg1/InstrD_reg[26]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[26]' (FDR_1) to 'reg1/InstrD_reg[25]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[11]' (FDR_1) to 'reg1/InstrD_reg[21]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[10]' (FDR_1) to 'reg1/InstrD_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg1/InstrD_reg[24] )
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[21]' (FDR_1) to 'reg1/InstrD_reg[19]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[19]' (FDR_1) to 'reg1/InstrD_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg1/InstrD_reg[17] )
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[16]' (FDR_1) to 'reg1/InstrD_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[15]' (FDR_1) to 'reg1/InstrD_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[3]' (FDR_1) to 'reg1/InstrD_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[6]' (FDR_1) to 'reg1/InstrD_reg[2]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[31]' (FDR_1) to 'reg2/ImmExtE_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[30]' (FDR_1) to 'reg2/ImmExtE_reg[28]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[29]' (FDR_1) to 'reg2/ImmExtE_reg[24]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[28]' (FDR_1) to 'reg2/ImmExtE_reg[27]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[27]' (FDR_1) to 'reg2/ImmExtE_reg[26]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[26]' (FDR_1) to 'reg2/ImmExtE_reg[25]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[25]' (FDR_1) to 'reg2/ImmExtE_reg[23]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[24]' (FDR_1) to 'reg2/ImmExtE_reg[22]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[23]' (FDR_1) to 'reg2/ImmExtE_reg[21]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[22]' (FDR_1) to 'reg2/ImmExtE_reg[20]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[21]' (FDR_1) to 'reg2/ImmExtE_reg[19]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[20]' (FDR_1) to 'reg2/ImmExtE_reg[17]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[19]' (FDR_1) to 'reg2/ImmExtE_reg[18]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[18]' (FDR_1) to 'reg2/ImmExtE_reg[16]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[17]' (FDR_1) to 'reg2/ImmExtE_reg[14]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[16]' (FDR_1) to 'reg2/ImmExtE_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[15]' (FDR_1) to 'reg2/ImmExtE_reg[13]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[13]' (FDR_1) to 'reg2/ImmExtE_reg[12]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[7]' (FDR_1) to 'reg2/ImmExtE_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[6]' (FDR_1) to 'reg2/ImmExtE_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[14]' (FDR_1) to 'reg2/ImmExtE_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[11]' (FDR_1) to 'reg2/ImmExtE_reg[12]'
INFO: [Synth 8-3886] merging instance 'reg2/ImmExtE_reg[8]' (FDR_1) to 'reg2/ImmExtE_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg2/ImmExtE_reg[4] )
INFO: [Synth 8-3886] merging instance 'reg1/InstrD_reg[0]' (FDR_1) to 'reg1/InstrD_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'reg2/RdE_reg[3]' (FDR_1) to 'reg2/ImmExtE_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg2/RdE_reg[4]' (FDR_1) to 'reg2/ImmExtE_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/PC_Out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/PC_Out_reg[1] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |    12|
|4     |LUT3  |    78|
|5     |LUT4  |   100|
|6     |LUT5  |   245|
|7     |LUT6  |  1303|
|8     |MUXF7 |   576|
|9     |MUXF8 |   288|
|10    |FDCE  |  4600|
|11    |FDPE  |    40|
|12    |FDRE  |   295|
|13    |IBUF  |     2|
|14    |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |  7573|
|2     |  dmem          |data_memory     |  5984|
|3     |  mux_result    |MUX_2           |    32|
|4     |  pc            |Program_Counter |    88|
|5     |  reg1          |IF_ID           |    28|
|6     |  reg2          |ID_IE           |   254|
|7     |  reg3          |IE_IM           |   264|
|8     |  reg4          |IM_IW           |    88|
|9     |  register_bank |Register_bank   |   800|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 898.066 ; gain = 602.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 898.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 898.066 ; gain = 602.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 898.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 17:40:05 2025...
