// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ls_hw_HH_
#define _ls_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "convert_hex_to_binar.h"

namespace ap_rtl {

struct ls_hw : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > state_matrix_address0;
    sc_out< sc_logic > state_matrix_ce0;
    sc_out< sc_logic > state_matrix_we0;
    sc_out< sc_lv<8> > state_matrix_d0;
    sc_in< sc_lv<8> > state_matrix_q0;
    sc_in< sc_lv<5> > index1;
    sc_in< sc_lv<6> > shift;
    sc_out< sc_lv<3> > arr1_address0;
    sc_out< sc_logic > arr1_ce0;
    sc_out< sc_logic > arr1_we0;
    sc_out< sc_lv<8> > arr1_d0;
    sc_in< sc_lv<8> > arr1_q0;
    sc_out< sc_lv<5> > arr2_address0;
    sc_out< sc_logic > arr2_ce0;
    sc_out< sc_logic > arr2_we0;
    sc_out< sc_lv<8> > arr2_d0;
    sc_in< sc_lv<8> > arr2_q0;
    sc_out< sc_lv<5> > arr2_address1;
    sc_out< sc_logic > arr2_ce1;
    sc_out< sc_logic > arr2_we1;
    sc_out< sc_lv<8> > arr2_d1;
    sc_out< sc_lv<5> > arr3_address0;
    sc_out< sc_logic > arr3_ce0;
    sc_out< sc_logic > arr3_we0;
    sc_out< sc_lv<8> > arr3_d0;
    sc_in< sc_lv<8> > arr3_q0;
    sc_out< sc_lv<5> > arr3_address1;
    sc_out< sc_logic > arr3_ce1;
    sc_in< sc_lv<8> > arr3_q1;


    // Module declarations
    ls_hw(sc_module_name name);
    SC_HAS_PROCESS(ls_hw);

    ~ls_hw();

    sc_trace_file* mVcdFile;

    convert_hex_to_binar* grp_convert_hex_to_binar_fu_343;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_0_reg_275;
    sc_signal< sc_lv<6> > count2_0_in_reg_287;
    sc_signal< sc_lv<5> > i1_0_reg_296;
    sc_signal< sc_lv<6> > i2_0_reg_308;
    sc_signal< sc_lv<4> > i_0_i_reg_320;
    sc_signal< sc_lv<4> > i_0_i_reg_320_pp3_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state12_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<4> > i3_0_reg_332;
    sc_signal< sc_lv<8> > add_ln400_fu_383_p2;
    sc_signal< sc_lv<8> > add_ln400_reg_822;
    sc_signal< sc_lv<1> > icmp_ln398_fu_389_p2;
    sc_signal< sc_lv<1> > icmp_ln398_reg_828;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > i_fu_395_p2;
    sc_signal< sc_lv<4> > i_reg_832;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > trunc_ln405_fu_420_p1;
    sc_signal< sc_lv<5> > trunc_ln405_reg_842;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > zext_ln405_fu_423_p1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_ap_ready;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_ap_done;
    sc_signal< sc_lv<6> > sub_ln412_fu_426_p2;
    sc_signal< sc_lv<6> > sub_ln412_reg_853;
    sc_signal< sc_lv<1> > icmp_ln408_fu_432_p2;
    sc_signal< sc_lv<1> > icmp_ln408_reg_858;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<6> > count2_fu_442_p2;
    sc_signal< sc_lv<6> > count2_reg_862;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln412_fu_453_p2;
    sc_signal< sc_lv<1> > icmp_ln412_reg_872;
    sc_signal< sc_lv<5> > i_5_fu_458_p2;
    sc_signal< sc_lv<5> > i_5_reg_876;
    sc_signal< sc_lv<6> > zext_ln420_fu_474_p1;
    sc_signal< sc_lv<6> > zext_ln420_reg_888;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_11_fu_483_p3;
    sc_signal< sc_lv<1> > tmp_11_reg_893;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state9_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln420_fu_491_p2;
    sc_signal< sc_lv<1> > icmp_ln420_reg_897;
    sc_signal< sc_lv<6> > i_9_fu_515_p2;
    sc_signal< sc_lv<6> > i_9_reg_906;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > icmp_ln114_fu_526_p2;
    sc_signal< sc_lv<1> > icmp_ln114_reg_911;
    sc_signal< sc_lv<1> > icmp_ln114_reg_911_pp3_iter1_reg;
    sc_signal< sc_lv<4> > i_7_fu_532_p2;
    sc_signal< sc_lv<4> > i_7_reg_915;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<5> > shl_ln_fu_542_p3;
    sc_signal< sc_lv<5> > shl_ln_reg_920;
    sc_signal< sc_lv<1> > grp_fu_351_p2;
    sc_signal< sc_lv<1> > icmp_ln116_reg_936;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< bool > ap_block_state13_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state15_pp3_stage1_iter1;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<1> > grp_fu_357_p2;
    sc_signal< sc_lv<1> > icmp_ln117_reg_944;
    sc_signal< sc_lv<1> > icmp_ln118_reg_962;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > icmp_ln119_reg_969;
    sc_signal< sc_lv<1> > xor_ln118_fu_628_p2;
    sc_signal< sc_lv<1> > xor_ln118_reg_978;
    sc_signal< sc_lv<7> > select_ln118_7_fu_640_p3;
    sc_signal< sc_lv<7> > select_ln118_7_reg_984;
    sc_signal< sc_lv<1> > icmp_ln429_fu_787_p2;
    sc_signal< sc_lv<1> > icmp_ln429_reg_989;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state17_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp4_stage0_iter1;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<4> > i_10_fu_793_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<8> > add_ln431_fu_808_p2;
    sc_signal< sc_lv<8> > add_ln431_reg_998;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< bool > ap_predicate_tran7to8_state6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state12;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state17;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_ap_start;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_ap_idle;
    sc_signal< sc_lv<3> > grp_convert_hex_to_binar_fu_343_hex_address0;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_hex_ce0;
    sc_signal< sc_lv<5> > grp_convert_hex_to_binar_fu_343_bin_address0;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_bin_ce0;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_bin_we0;
    sc_signal< sc_lv<8> > grp_convert_hex_to_binar_fu_343_bin_d0;
    sc_signal< sc_lv<5> > grp_convert_hex_to_binar_fu_343_bin_address1;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_bin_ce1;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_bin_we1;
    sc_signal< sc_lv<8> > grp_convert_hex_to_binar_fu_343_bin_d1;
    sc_signal< sc_lv<4> > ap_phi_mux_i_0_phi_fu_279_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<6> > ap_phi_mux_count2_0_in_phi_fu_290_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_i1_0_phi_fu_300_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_i2_0_phi_fu_312_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i_0_i_phi_fu_324_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_logic > grp_convert_hex_to_binar_fu_343_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln400_4_fu_410_p1;
    sc_signal< sc_lv<64> > zext_ln400_fu_415_p1;
    sc_signal< sc_lv<64> > sext_ln410_fu_448_p1;
    sc_signal< sc_lv<64> > zext_ln410_fu_464_p1;
    sc_signal< sc_lv<64> > sext_ln423_fu_499_p1;
    sc_signal< sc_lv<64> > zext_ln423_fu_521_p1;
    sc_signal< sc_lv<64> > zext_ln116_fu_550_p1;
    sc_signal< sc_lv<64> > zext_ln117_fu_561_p1;
    sc_signal< sc_lv<64> > zext_ln118_fu_571_p1;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<64> > zext_ln119_fu_581_p1;
    sc_signal< sc_lv<64> > zext_ln119_2_fu_648_p1;
    sc_signal< sc_lv<64> > zext_ln431_fu_799_p1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<64> > zext_ln431_2_fu_813_p1;
    sc_signal< sc_lv<32> > count_1_fu_128;
    sc_signal< sc_lv<32> > count_fu_504_p2;
    sc_signal< sc_lv<8> > zext_ln118_2_fu_782_p1;
    sc_signal< sc_lv<4> > trunc_ln400_fu_363_p1;
    sc_signal< sc_lv<7> > tmp_4_fu_371_p3;
    sc_signal< sc_lv<8> > zext_ln400_2_fu_379_p1;
    sc_signal< sc_lv<8> > zext_ln400_1_fu_367_p1;
    sc_signal< sc_lv<8> > zext_ln400_3_fu_401_p1;
    sc_signal< sc_lv<8> > add_ln400_1_fu_405_p2;
    sc_signal< sc_lv<6> > zext_ln407_fu_438_p1;
    sc_signal< sc_lv<5> > xor_ln420_fu_469_p2;
    sc_signal< sc_lv<32> > sext_ln423_fu_499_p0;
    sc_signal< sc_lv<32> > count_fu_504_p0;
    sc_signal< sc_lv<3> > trunc_ln116_fu_538_p1;
    sc_signal< sc_lv<5> > or_ln117_fu_555_p2;
    sc_signal< sc_lv<5> > or_ln118_fu_566_p2;
    sc_signal< sc_lv<5> > or_ln119_fu_576_p2;
    sc_signal< sc_lv<1> > and_ln117_fu_610_p2;
    sc_signal< sc_lv<1> > and_ln118_fu_614_p2;
    sc_signal< sc_lv<7> > select_ln119_fu_586_p3;
    sc_signal< sc_lv<7> > select_ln155_fu_602_p3;
    sc_signal< sc_lv<1> > and_ln118_7_fu_634_p2;
    sc_signal< sc_lv<7> > select_ln123_fu_594_p3;
    sc_signal< sc_lv<7> > select_ln118_fu_620_p3;
    sc_signal< sc_lv<1> > xor_ln117_fu_688_p2;
    sc_signal< sc_lv<1> > and_ln117_3_fu_693_p2;
    sc_signal< sc_lv<1> > and_ln118_8_fu_698_p2;
    sc_signal< sc_lv<7> > select_ln129_fu_653_p3;
    sc_signal< sc_lv<1> > and_ln118_9_fu_710_p2;
    sc_signal< sc_lv<7> > select_ln133_fu_660_p3;
    sc_signal< sc_lv<7> > select_ln118_8_fu_703_p3;
    sc_signal< sc_lv<1> > xor_ln116_fu_723_p2;
    sc_signal< sc_lv<1> > and_ln117_4_fu_728_p2;
    sc_signal< sc_lv<1> > and_ln118_10_fu_733_p2;
    sc_signal< sc_lv<7> > select_ln141_fu_667_p3;
    sc_signal< sc_lv<7> > select_ln118_9_fu_715_p3;
    sc_signal< sc_lv<1> > and_ln118_11_fu_746_p2;
    sc_signal< sc_lv<7> > select_ln145_fu_674_p3;
    sc_signal< sc_lv<7> > select_ln118_10_fu_738_p3;
    sc_signal< sc_lv<1> > or_ln117_2_fu_759_p2;
    sc_signal< sc_lv<1> > xor_ln117_2_fu_763_p2;
    sc_signal< sc_lv<1> > and_ln118_12_fu_769_p2;
    sc_signal< sc_lv<7> > select_ln151_fu_681_p3;
    sc_signal< sc_lv<7> > select_ln118_11_fu_751_p3;
    sc_signal< sc_lv<7> > select_ln118_12_fu_774_p3;
    sc_signal< sc_lv<8> > zext_ln431_1_fu_804_p1;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_pp1_stage0;
    static const sc_lv<13> ap_ST_fsm_state8;
    static const sc_lv<13> ap_ST_fsm_pp2_stage0;
    static const sc_lv<13> ap_ST_fsm_state11;
    static const sc_lv<13> ap_ST_fsm_pp3_stage0;
    static const sc_lv<13> ap_ST_fsm_pp3_stage1;
    static const sc_lv<13> ap_ST_fsm_state16;
    static const sc_lv<13> ap_ST_fsm_pp4_stage0;
    static const sc_lv<13> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<8> ap_const_lv8_30;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<7> ap_const_lv7_31;
    static const sc_lv<7> ap_const_lv7_32;
    static const sc_lv<7> ap_const_lv7_33;
    static const sc_lv<7> ap_const_lv7_65;
    static const sc_lv<7> ap_const_lv7_66;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<7> ap_const_lv7_35;
    static const sc_lv<7> ap_const_lv7_36;
    static const sc_lv<7> ap_const_lv7_37;
    static const sc_lv<7> ap_const_lv7_38;
    static const sc_lv<7> ap_const_lv7_39;
    static const sc_lv<7> ap_const_lv7_61;
    static const sc_lv<7> ap_const_lv7_62;
    static const sc_lv<7> ap_const_lv7_63;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<32> ap_const_lv32_C;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln400_1_fu_405_p2();
    void thread_add_ln400_fu_383_p2();
    void thread_add_ln431_fu_808_p2();
    void thread_and_ln117_3_fu_693_p2();
    void thread_and_ln117_4_fu_728_p2();
    void thread_and_ln117_fu_610_p2();
    void thread_and_ln118_10_fu_733_p2();
    void thread_and_ln118_11_fu_746_p2();
    void thread_and_ln118_12_fu_769_p2();
    void thread_and_ln118_7_fu_634_p2();
    void thread_and_ln118_8_fu_698_p2();
    void thread_and_ln118_9_fu_710_p2();
    void thread_and_ln118_fu_614_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state10_pp2_stage0_iter1();
    void thread_ap_block_state12_pp3_stage0_iter0();
    void thread_ap_block_state13_pp3_stage1_iter0();
    void thread_ap_block_state14_pp3_stage0_iter1();
    void thread_ap_block_state15_pp3_stage1_iter1();
    void thread_ap_block_state17_pp4_stage0_iter0();
    void thread_ap_block_state18_pp4_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage0_iter1();
    void thread_ap_block_state9_pp2_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp2_exit_iter0_state9();
    void thread_ap_condition_pp3_exit_iter0_state12();
    void thread_ap_condition_pp4_exit_iter0_state17();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_count2_0_in_phi_fu_290_p4();
    void thread_ap_phi_mux_i1_0_phi_fu_300_p4();
    void thread_ap_phi_mux_i2_0_phi_fu_312_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_324_p4();
    void thread_ap_phi_mux_i_0_phi_fu_279_p4();
    void thread_ap_predicate_tran7to8_state6();
    void thread_ap_ready();
    void thread_arr1_address0();
    void thread_arr1_ce0();
    void thread_arr1_d0();
    void thread_arr1_we0();
    void thread_arr2_address0();
    void thread_arr2_address1();
    void thread_arr2_ce0();
    void thread_arr2_ce1();
    void thread_arr2_d0();
    void thread_arr2_d1();
    void thread_arr2_we0();
    void thread_arr2_we1();
    void thread_arr3_address0();
    void thread_arr3_address1();
    void thread_arr3_ce0();
    void thread_arr3_ce1();
    void thread_arr3_d0();
    void thread_arr3_we0();
    void thread_count2_fu_442_p2();
    void thread_count_fu_504_p0();
    void thread_count_fu_504_p2();
    void thread_grp_convert_hex_to_binar_fu_343_ap_start();
    void thread_grp_fu_351_p2();
    void thread_grp_fu_357_p2();
    void thread_i_10_fu_793_p2();
    void thread_i_5_fu_458_p2();
    void thread_i_7_fu_532_p2();
    void thread_i_9_fu_515_p2();
    void thread_i_fu_395_p2();
    void thread_icmp_ln114_fu_526_p2();
    void thread_icmp_ln398_fu_389_p2();
    void thread_icmp_ln408_fu_432_p2();
    void thread_icmp_ln412_fu_453_p2();
    void thread_icmp_ln420_fu_491_p2();
    void thread_icmp_ln429_fu_787_p2();
    void thread_or_ln117_2_fu_759_p2();
    void thread_or_ln117_fu_555_p2();
    void thread_or_ln118_fu_566_p2();
    void thread_or_ln119_fu_576_p2();
    void thread_select_ln118_10_fu_738_p3();
    void thread_select_ln118_11_fu_751_p3();
    void thread_select_ln118_12_fu_774_p3();
    void thread_select_ln118_7_fu_640_p3();
    void thread_select_ln118_8_fu_703_p3();
    void thread_select_ln118_9_fu_715_p3();
    void thread_select_ln118_fu_620_p3();
    void thread_select_ln119_fu_586_p3();
    void thread_select_ln123_fu_594_p3();
    void thread_select_ln129_fu_653_p3();
    void thread_select_ln133_fu_660_p3();
    void thread_select_ln141_fu_667_p3();
    void thread_select_ln145_fu_674_p3();
    void thread_select_ln151_fu_681_p3();
    void thread_select_ln155_fu_602_p3();
    void thread_sext_ln410_fu_448_p1();
    void thread_sext_ln423_fu_499_p0();
    void thread_sext_ln423_fu_499_p1();
    void thread_shl_ln_fu_542_p3();
    void thread_state_matrix_address0();
    void thread_state_matrix_ce0();
    void thread_state_matrix_d0();
    void thread_state_matrix_we0();
    void thread_sub_ln412_fu_426_p2();
    void thread_tmp_11_fu_483_p3();
    void thread_tmp_4_fu_371_p3();
    void thread_trunc_ln116_fu_538_p1();
    void thread_trunc_ln400_fu_363_p1();
    void thread_trunc_ln405_fu_420_p1();
    void thread_xor_ln116_fu_723_p2();
    void thread_xor_ln117_2_fu_763_p2();
    void thread_xor_ln117_fu_688_p2();
    void thread_xor_ln118_fu_628_p2();
    void thread_xor_ln420_fu_469_p2();
    void thread_zext_ln116_fu_550_p1();
    void thread_zext_ln117_fu_561_p1();
    void thread_zext_ln118_2_fu_782_p1();
    void thread_zext_ln118_fu_571_p1();
    void thread_zext_ln119_2_fu_648_p1();
    void thread_zext_ln119_fu_581_p1();
    void thread_zext_ln400_1_fu_367_p1();
    void thread_zext_ln400_2_fu_379_p1();
    void thread_zext_ln400_3_fu_401_p1();
    void thread_zext_ln400_4_fu_410_p1();
    void thread_zext_ln400_fu_415_p1();
    void thread_zext_ln405_fu_423_p1();
    void thread_zext_ln407_fu_438_p1();
    void thread_zext_ln410_fu_464_p1();
    void thread_zext_ln420_fu_474_p1();
    void thread_zext_ln423_fu_521_p1();
    void thread_zext_ln431_1_fu_804_p1();
    void thread_zext_ln431_2_fu_813_p1();
    void thread_zext_ln431_fu_799_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
