0.6
2019.1
May 24 2019
15:06:07
C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v,1757337554,verilog,,,,Cache_tb,,,,,,,,
C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v,1757336959,verilog,,C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v,,cache_handler,,,,,,,,
