Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 00:43:52 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex7_top_wrapper_timing_summary_routed.rpt -rpx ex7_top_wrapper_timing_summary_routed.rpx
| Design       : ex7_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ex7_top_i/ClkDividerN_0/U0/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.745        0.000                      0                  416        0.157        0.000                      0                  416        4.500        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.745        0.000                      0                  416        0.157        0.000                      0                  416        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/concat_memory_0/U0/vector_s_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.635ns (21.496%)  route 2.319ns (78.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.445     4.376    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y18         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.635     5.011 r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=16, routed)          2.319     7.330    ex7_top_i/concat_memory_0/U0/data_in[1]
    SLICE_X83Y51         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.222    14.000    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X83Y51         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[15][1]/C
                         clock pessimism              0.159    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X83Y51         FDRE (Setup_fdre_C_D)       -0.049    14.075    ex7_top_i/concat_memory_0/U0/vector_s_reg[15][1]
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/concat_memory_0/U0/vector_s_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.635ns (23.376%)  route 2.081ns (76.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.445     4.376    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y18         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.635     5.011 r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=16, routed)          2.081     7.092    ex7_top_i/concat_memory_0/U0/data_in[0]
    SLICE_X82Y50         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.222    14.000    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y50         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[14][0]/C
                         clock pessimism              0.159    14.159    
                         clock uncertainty           -0.035    14.124    
    SLICE_X82Y50         FDRE (Setup_fdre_C_D)       -0.039    14.085    ex7_top_i/concat_memory_0/U0/vector_s_reg[14][0]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.632ns (21.098%)  route 2.364ns (78.902%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.329     4.260    ex7_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDCE (Prop_fdce_C_Q)         0.341     4.601 f  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/Q
                         net (fo=2, routed)           0.722     5.322    ex7_top_i/ClkDividerN_0/U0/s_divCounter[20]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.097     5.419 r  ex7_top_i/ClkDividerN_0/U0/clkOut_i_8/O
                         net (fo=1, routed)           0.689     6.108    ex7_top_i/ClkDividerN_0/U0/clkOut_i_8_n_0
    SLICE_X87Y52         LUT5 (Prop_lut5_I2_O)        0.097     6.205 r  ex7_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.953     7.158    ex7_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X87Y55         LUT3 (Prop_lut3_I0_O)        0.097     7.255 r  ex7_top_i/ClkDividerN_0/U0/s_divCounter[21]_i_1/O
                         net (fo=1, routed)           0.000     7.255    ex7_top_i/ClkDividerN_0/U0/s_divCounter_0[21]
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.225    14.003    ex7_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[21]/C
                         clock pessimism              0.257    14.260    
                         clock uncertainty           -0.035    14.224    
    SLICE_X87Y55         FDCE (Setup_fdce_C_D)        0.033    14.257    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.632ns (21.119%)  route 2.361ns (78.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.329     4.260    ex7_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDCE (Prop_fdce_C_Q)         0.341     4.601 f  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/Q
                         net (fo=2, routed)           0.722     5.322    ex7_top_i/ClkDividerN_0/U0/s_divCounter[20]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.097     5.419 r  ex7_top_i/ClkDividerN_0/U0/clkOut_i_8/O
                         net (fo=1, routed)           0.689     6.108    ex7_top_i/ClkDividerN_0/U0/clkOut_i_8_n_0
    SLICE_X87Y52         LUT5 (Prop_lut5_I2_O)        0.097     6.205 r  ex7_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.950     7.155    ex7_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X87Y55         LUT3 (Prop_lut3_I0_O)        0.097     7.252 r  ex7_top_i/ClkDividerN_0/U0/s_divCounter[20]_i_1/O
                         net (fo=1, routed)           0.000     7.252    ex7_top_i/ClkDividerN_0/U0/s_divCounter_0[20]
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.225    14.003    ex7_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
                         clock pessimism              0.257    14.260    
                         clock uncertainty           -0.035    14.224    
    SLICE_X87Y55         FDCE (Setup_fdce_C_D)        0.032    14.256    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.637ns (21.229%)  route 2.364ns (78.771%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.329     4.260    ex7_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDCE (Prop_fdce_C_Q)         0.341     4.601 f  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/Q
                         net (fo=2, routed)           0.722     5.322    ex7_top_i/ClkDividerN_0/U0/s_divCounter[20]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.097     5.419 r  ex7_top_i/ClkDividerN_0/U0/clkOut_i_8/O
                         net (fo=1, routed)           0.689     6.108    ex7_top_i/ClkDividerN_0/U0/clkOut_i_8_n_0
    SLICE_X87Y52         LUT5 (Prop_lut5_I2_O)        0.097     6.205 r  ex7_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.953     7.158    ex7_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X87Y55         LUT3 (Prop_lut3_I0_O)        0.102     7.260 r  ex7_top_i/ClkDividerN_0/U0/s_divCounter[29]_i_1/O
                         net (fo=1, routed)           0.000     7.260    ex7_top_i/ClkDividerN_0/U0/s_divCounter_0[29]
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.225    14.003    ex7_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[29]/C
                         clock pessimism              0.257    14.260    
                         clock uncertainty           -0.035    14.224    
    SLICE_X87Y55         FDCE (Setup_fdce_C_D)        0.064    14.288    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.638ns (21.277%)  route 2.361ns (78.723%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.329     4.260    ex7_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDCE (Prop_fdce_C_Q)         0.341     4.601 f  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[20]/Q
                         net (fo=2, routed)           0.722     5.322    ex7_top_i/ClkDividerN_0/U0/s_divCounter[20]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.097     5.419 r  ex7_top_i/ClkDividerN_0/U0/clkOut_i_8/O
                         net (fo=1, routed)           0.689     6.108    ex7_top_i/ClkDividerN_0/U0/clkOut_i_8_n_0
    SLICE_X87Y52         LUT5 (Prop_lut5_I2_O)        0.097     6.205 r  ex7_top_i/ClkDividerN_0/U0/clkOut_i_3/O
                         net (fo=31, routed)          0.950     7.155    ex7_top_i/ClkDividerN_0/U0/clkOut_i_3_n_0
    SLICE_X87Y55         LUT3 (Prop_lut3_I0_O)        0.103     7.258 r  ex7_top_i/ClkDividerN_0/U0/s_divCounter[28]_i_1/O
                         net (fo=1, routed)           0.000     7.258    ex7_top_i/ClkDividerN_0/U0/s_divCounter_0[28]
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.225    14.003    ex7_top_i/ClkDividerN_0/U0/clkIn
    SLICE_X87Y55         FDCE                                         r  ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[28]/C
                         clock pessimism              0.257    14.260    
                         clock uncertainty           -0.035    14.224    
    SLICE_X87Y55         FDCE (Setup_fdce_C_D)        0.064    14.288    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/concat_memory_0/U0/vector_s_reg[4][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.524ns (19.815%)  route 2.120ns (80.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.409     4.340    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X79Y46         FDRE                                         r  ex7_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.313     4.653 f  ex7_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=21, routed)          1.489     6.142    ex7_top_i/concat_memory_0/U0/address[1]
    SLICE_X72Y44         LUT4 (Prop_lut4_I3_O)        0.211     6.353 r  ex7_top_i/concat_memory_0/U0/vector_s[4][7]_i_1/O
                         net (fo=8, routed)           0.631     6.984    ex7_top_i/concat_memory_0/U0/vector_s[4][7]_i_1_n_0
    SLICE_X68Y41         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[4][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.260    14.037    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X68Y41         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[4][5]/C
                         clock pessimism              0.220    14.257    
                         clock uncertainty           -0.035    14.222    
    SLICE_X68Y41         FDRE (Setup_fdre_C_CE)      -0.150    14.072    ex7_top_i/concat_memory_0/U0/vector_s_reg[4][5]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/concat_memory_0/U0/vector_s_reg[4][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.524ns (19.815%)  route 2.120ns (80.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.409     4.340    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X79Y46         FDRE                                         r  ex7_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.313     4.653 f  ex7_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=21, routed)          1.489     6.142    ex7_top_i/concat_memory_0/U0/address[1]
    SLICE_X72Y44         LUT4 (Prop_lut4_I3_O)        0.211     6.353 r  ex7_top_i/concat_memory_0/U0/vector_s[4][7]_i_1/O
                         net (fo=8, routed)           0.631     6.984    ex7_top_i/concat_memory_0/U0/vector_s[4][7]_i_1_n_0
    SLICE_X68Y41         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.260    14.037    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X68Y41         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[4][6]/C
                         clock pessimism              0.220    14.257    
                         clock uncertainty           -0.035    14.222    
    SLICE_X68Y41         FDRE (Setup_fdre_C_CE)      -0.150    14.072    ex7_top_i/concat_memory_0/U0/vector_s_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/address_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/concat_memory_0/U0/vector_s_reg[4][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.524ns (19.815%)  route 2.120ns (80.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.409     4.340    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X79Y46         FDRE                                         r  ex7_top_i/concat_memory_0/U0/address_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.313     4.653 f  ex7_top_i/concat_memory_0/U0/address_s_reg[1]/Q
                         net (fo=21, routed)          1.489     6.142    ex7_top_i/concat_memory_0/U0/address[1]
    SLICE_X72Y44         LUT4 (Prop_lut4_I3_O)        0.211     6.353 r  ex7_top_i/concat_memory_0/U0/vector_s[4][7]_i_1/O
                         net (fo=8, routed)           0.631     6.984    ex7_top_i/concat_memory_0/U0/vector_s[4][7]_i_1_n_0
    SLICE_X68Y41         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[4][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.260    14.037    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X68Y41         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[4][7]/C
                         clock pessimism              0.220    14.257    
                         clock uncertainty           -0.035    14.222    
    SLICE_X68Y41         FDRE (Setup_fdre_C_CE)      -0.150    14.072    ex7_top_i/concat_memory_0/U0/vector_s_reg[4][7]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/concat_memory_0/U0/vector_s_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.635ns (23.017%)  route 2.124ns (76.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.445     4.376    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y18         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.635     5.011 r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=16, routed)          2.124     7.135    ex7_top_i/concat_memory_0/U0/data_in[1]
    SLICE_X79Y49         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.300    14.077    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X79Y49         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[13][1]/C
                         clock pessimism              0.220    14.297    
                         clock uncertainty           -0.035    14.262    
    SLICE_X79Y49         FDRE (Setup_fdre_C_D)       -0.039    14.223    ex7_top_i/concat_memory_0/U0/vector_s_reg[13][1]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  7.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.274%)  route 0.075ns (28.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[2]/Q
                         net (fo=4, routed)           0.075     1.730    ex7_top_i/BinToBCD16_0/U0/BCD0_c[2]
    SLICE_X86Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  ex7_top_i/BinToBCD16_0/U0/BCD0[3]_i_1/O
                         net (fo=2, routed)           0.000     1.775    ex7_top_i/BinToBCD16_0/U0/BCD0[3]_i_1_n_0
    SLICE_X86Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     2.029    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.091     1.618    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.595     1.514    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/Q
                         net (fo=4, routed)           0.115     1.771    ex7_top_i/BinToBCD16_0/U0/BCD0_c[3]
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  ex7_top_i/BinToBCD16_0/U0/BCD0[1]_i_1/O
                         net (fo=2, routed)           0.000     1.816    ex7_top_i/BinToBCD16_0/U0/BCD0[1]_i_1_n_0
    SLICE_X87Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.864     2.029    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.092     1.619    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.229ns (73.681%)  route 0.082ns (26.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.603     1.522    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y63         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/Q
                         net (fo=1, routed)           0.082     1.732    ex7_top_i/BinToBCD16_0/U0/int_rg_c[8]
    SLICE_X87Y63         LUT2 (Prop_lut2_I0_O)        0.101     1.833 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.833    ex7_top_i/BinToBCD16_0/U0/int_rg_n[9]
    SLICE_X87Y63         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.874     2.039    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y63         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y63         FDRE (Hold_fdre_C_D)         0.107     1.629    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/index_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.073%)  route 0.152ns (44.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=31, routed)          0.152     1.806    ex7_top_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.045     1.851 r  ex7_top_i/BinToBCD16_0/U0/index_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    ex7_top_i/BinToBCD16_0/U0/index_c[1]_i_1_n_0
    SLICE_X84Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/index_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.863     2.028    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X84Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/index_c_reg[1]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y76         FDRE (Hold_fdre_C_D)         0.120     1.646    ex7_top_i/BinToBCD16_0/U0/index_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.232ns (73.881%)  route 0.082ns (26.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.603     1.522    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y63         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/Q
                         net (fo=1, routed)           0.082     1.732    ex7_top_i/BinToBCD16_0/U0/int_rg_c[7]
    SLICE_X87Y63         LUT2 (Prop_lut2_I0_O)        0.104     1.836 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[8]_i_1/O
                         net (fo=1, routed)           0.000     1.836    ex7_top_i/BinToBCD16_0/U0/int_rg_n[8]
    SLICE_X87Y63         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.874     2.039    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y63         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y63         FDRE (Hold_fdre_C_D)         0.107     1.629    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/index_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.429%)  route 0.156ns (45.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=31, routed)          0.156     1.810    ex7_top_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.855 r  ex7_top_i/BinToBCD16_0/U0/index_c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    ex7_top_i/BinToBCD16_0/U0/index_c[2]_i_1_n_0
    SLICE_X84Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/index_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.863     2.028    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X84Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/index_c_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y76         FDRE (Hold_fdre_C_D)         0.121     1.647    ex7_top_i/BinToBCD16_0/U0/index_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.055%)  route 0.124ns (39.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.598     1.517    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/Q
                         net (fo=3, routed)           0.124     1.782    ex7_top_i/BinToBCD16_0/U0/BCD4_c[2]
    SLICE_X85Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  ex7_top_i/BinToBCD16_0/U0/BCD4[2]_i_1/O
                         net (fo=2, routed)           0.000     1.827    ex7_top_i/BinToBCD16_0/U0/BCD4[2]_i_1_n_0
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.033    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.092     1.609    ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.713%)  route 0.125ns (40.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.598     1.517    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[1]/Q
                         net (fo=3, routed)           0.125     1.784    ex7_top_i/BinToBCD16_0/U0/BCD4_c[1]
    SLICE_X85Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  ex7_top_i/BinToBCD16_0/U0/BCD4[3]_i_2/O
                         net (fo=2, routed)           0.000     1.829    ex7_top_i/BinToBCD16_0/U0/BCD4[3]_i_2_n_0
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.033    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.092     1.609    ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.862%)  route 0.125ns (40.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.598     1.517    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/Q
                         net (fo=3, routed)           0.125     1.783    ex7_top_i/BinToBCD16_0/U0/BCD4_c[2]
    SLICE_X85Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  ex7_top_i/BinToBCD16_0/U0/BCD4[1]_i_1/O
                         net (fo=2, routed)           0.000     1.828    ex7_top_i/BinToBCD16_0/U0/BCD4[1]_i_1_n_0
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.033    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y80         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.091     1.608    ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/index_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.995%)  route 0.084ns (27.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/index_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  ex7_top_i/BinToBCD16_0/U0/index_c_reg[4]/Q
                         net (fo=5, routed)           0.084     1.725    ex7_top_i/BinToBCD16_0/U0/index_c[4]
    SLICE_X85Y76         LUT6 (Prop_lut6_I1_O)        0.099     1.824 r  ex7_top_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    ex7_top_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X85Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.863     2.028    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X85Y76         FDRE (Hold_fdre_C_D)         0.091     1.604    ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y18    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y18    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y76    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y76    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y76    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y76    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y79    ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y79    ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y79    ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y79    ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y79    ex7_top_i/BinToBCD16_0/U0/BCD1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y79    ex7_top_i/BinToBCD16_0/U0/BCD1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y54    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y55    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y54    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y55    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y55    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y50    ex7_top_i/ClkDividerN_0/U0/s_divCounter_reg[2]/C



