
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F6)
	S9= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                   Premise(F7)
	S10= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F8)
	S11= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F9)
	S12= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S13= FU.Halt_IF=>CU_IF.Halt                                 Premise(F11)
	S14= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F16)
	S19= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F19)
	S22= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F20)
	S23= IR_WB.Out=>FU.IR_WB                                    Premise(F21)
	S24= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F22)
	S25= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F23)
	S26= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F24)
	S27= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F25)
	S28= ALUOut_WB.Out=>FU.InWB                                 Premise(F26)
	S29= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F27)
	S30= ALUOut_WB.Out=>GPR.WData                               Premise(F28)
	S31= IR_WB.Out15_11=>GPR.WReg                               Premise(F29)
	S32= IMMU.Addr=>IAddrReg.In                                 Premise(F30)
	S33= PC.Out=>ICache.IEA                                     Premise(F31)
	S34= ICache.IEA=addr                                        Path(S5,S33)
	S35= ICache.Hit=ICacheHit(addr)                             ICache-Search(S34)
	S36= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S34,S3)
	S37= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S35,S14)
	S38= FU.ICacheHit=ICacheHit(addr)                           Path(S35,S20)
	S39= ICache.Out=>ICacheReg.In                               Premise(F32)
	S40= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S36,S39)
	S41= PC.Out=>IMMU.IEA                                       Premise(F33)
	S42= IMMU.IEA=addr                                          Path(S5,S41)
	S43= CP0.ASID=>IMMU.PID                                     Premise(F34)
	S44= IMMU.PID=pid                                           Path(S4,S43)
	S45= IMMU.Addr={pid,addr}                                   IMMU-Search(S44,S42)
	S46= IAddrReg.In={pid,addr}                                 Path(S45,S32)
	S47= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S44,S42)
	S48= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S47,S15)
	S49= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F35)
	S50= ICache.Out=>IR_ID.In                                   Premise(F36)
	S51= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S36,S50)
	S52= ICache.Out=>IR_IMMU.In                                 Premise(F37)
	S53= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S36,S52)
	S54= IR_DMMU2.Out=>IR_WB.In                                 Premise(F38)
	S55= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F39)
	S56= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F40)
	S57= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F41)
	S58= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F42)
	S59= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F43)
	S60= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F44)
	S61= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F45)
	S62= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F46)
	S63= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F47)
	S64= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F48)
	S65= IR_EX.Out31_26=>CU_EX.Op                               Premise(F49)
	S66= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F50)
	S67= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F51)
	S68= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F52)
	S69= IR_ID.Out31_26=>CU_ID.Op                               Premise(F53)
	S70= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F54)
	S71= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F55)
	S72= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F56)
	S73= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F57)
	S74= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F58)
	S75= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F59)
	S76= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F60)
	S77= IR_WB.Out31_26=>CU_WB.Op                               Premise(F61)
	S78= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F62)
	S79= CtrlA_EX=0                                             Premise(F63)
	S80= CtrlB_EX=0                                             Premise(F64)
	S81= CtrlALUOut_MEM=0                                       Premise(F65)
	S82= CtrlALUOut_DMMU1=0                                     Premise(F66)
	S83= CtrlALUOut_DMMU2=0                                     Premise(F67)
	S84= CtrlALUOut_WB=0                                        Premise(F68)
	S85= CtrlA_MEM=0                                            Premise(F69)
	S86= CtrlA_WB=0                                             Premise(F70)
	S87= CtrlB_MEM=0                                            Premise(F71)
	S88= CtrlB_WB=0                                             Premise(F72)
	S89= CtrlICache=0                                           Premise(F73)
	S90= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S89)
	S91= CtrlIMMU=0                                             Premise(F74)
	S92= CtrlIR_DMMU1=0                                         Premise(F75)
	S93= CtrlIR_DMMU2=0                                         Premise(F76)
	S94= CtrlIR_EX=0                                            Premise(F77)
	S95= CtrlIR_ID=1                                            Premise(F78)
	S96= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S51,S95)
	S97= CtrlIR_IMMU=0                                          Premise(F79)
	S98= CtrlIR_MEM=0                                           Premise(F80)
	S99= CtrlIR_WB=0                                            Premise(F81)
	S100= CtrlGPR=0                                             Premise(F82)
	S101= CtrlIAddrReg=0                                        Premise(F83)
	S102= CtrlPC=0                                              Premise(F84)
	S103= CtrlPCInc=1                                           Premise(F85)
	S104= PC[Out]=addr+4                                        PC-Inc(S1,S102,S103)
	S105= PC[CIA]=addr                                          PC-Inc(S1,S102,S103)
	S106= CtrlIMem=0                                            Premise(F86)
	S107= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S106)
	S108= CtrlICacheReg=0                                       Premise(F87)
	S109= CtrlASIDIn=0                                          Premise(F88)
	S110= CtrlCP0=0                                             Premise(F89)
	S111= CP0[ASID]=pid                                         CP0-Hold(S0,S110)
	S112= CtrlEPCIn=0                                           Premise(F90)
	S113= CtrlExCodeIn=0                                        Premise(F91)
	S114= CtrlIRMux=0                                           Premise(F92)
	S115= GPR[rS]=a                                             Premise(F93)
	S116= GPR[rT]=b                                             Premise(F94)

ID	S117= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S96)
	S118= IR_ID.Out31_26=0                                      IR-Out(S96)
	S119= IR_ID.Out25_21=rS                                     IR-Out(S96)
	S120= IR_ID.Out20_16=rT                                     IR-Out(S96)
	S121= IR_ID.Out15_11=rD                                     IR-Out(S96)
	S122= IR_ID.Out10_6=0                                       IR-Out(S96)
	S123= IR_ID.Out5_0=37                                       IR-Out(S96)
	S124= PC.Out=addr+4                                         PC-Out(S104)
	S125= PC.CIA=addr                                           PC-Out(S105)
	S126= PC.CIA31_28=addr[31:28]                               PC-Out(S105)
	S127= CP0.ASID=pid                                          CP0-Read-ASID(S111)
	S128= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F184)
	S129= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F185)
	S130= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F186)
	S131= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F187)
	S132= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F188)
	S133= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F189)
	S134= FU.Bub_IF=>CU_IF.Bub                                  Premise(F190)
	S135= FU.Halt_IF=>CU_IF.Halt                                Premise(F191)
	S136= ICache.Hit=>CU_IF.ICacheHit                           Premise(F192)
	S137= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F193)
	S138= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F194)
	S139= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F195)
	S140= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F196)
	S141= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F197)
	S142= ICache.Hit=>FU.ICacheHit                              Premise(F198)
	S143= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F199)
	S144= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F200)
	S145= IR_WB.Out=>FU.IR_WB                                   Premise(F201)
	S146= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F202)
	S147= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F203)
	S148= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F204)
	S149= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F205)
	S150= ALUOut_WB.Out=>FU.InWB                                Premise(F206)
	S151= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F207)
	S152= ALUOut_WB.Out=>GPR.WData                              Premise(F208)
	S153= IR_WB.Out15_11=>GPR.WReg                              Premise(F209)
	S154= IMMU.Addr=>IAddrReg.In                                Premise(F210)
	S155= PC.Out=>ICache.IEA                                    Premise(F211)
	S156= ICache.IEA=addr+4                                     Path(S124,S155)
	S157= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S156)
	S158= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S157,S136)
	S159= FU.ICacheHit=ICacheHit(addr+4)                        Path(S157,S142)
	S160= ICache.Out=>ICacheReg.In                              Premise(F212)
	S161= PC.Out=>IMMU.IEA                                      Premise(F213)
	S162= IMMU.IEA=addr+4                                       Path(S124,S161)
	S163= CP0.ASID=>IMMU.PID                                    Premise(F214)
	S164= IMMU.PID=pid                                          Path(S127,S163)
	S165= IMMU.Addr={pid,addr+4}                                IMMU-Search(S164,S162)
	S166= IAddrReg.In={pid,addr+4}                              Path(S165,S154)
	S167= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S164,S162)
	S168= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S167,S137)
	S169= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F215)
	S170= ICache.Out=>IR_ID.In                                  Premise(F216)
	S171= ICache.Out=>IR_IMMU.In                                Premise(F217)
	S172= IR_DMMU2.Out=>IR_WB.In                                Premise(F218)
	S173= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F219)
	S174= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F220)
	S175= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F221)
	S176= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F222)
	S177= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F223)
	S178= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F224)
	S179= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F225)
	S180= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F226)
	S181= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F227)
	S182= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F228)
	S183= IR_EX.Out31_26=>CU_EX.Op                              Premise(F229)
	S184= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F230)
	S185= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F231)
	S186= CU_ID.IRFunc1=rT                                      Path(S120,S185)
	S187= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F232)
	S188= CU_ID.IRFunc2=rS                                      Path(S119,S187)
	S189= IR_ID.Out31_26=>CU_ID.Op                              Premise(F233)
	S190= CU_ID.Op=0                                            Path(S118,S189)
	S191= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F234)
	S192= CU_ID.IRFunc=37                                       Path(S123,S191)
	S193= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F235)
	S194= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F236)
	S195= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F237)
	S196= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F238)
	S197= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F239)
	S198= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F240)
	S199= IR_WB.Out31_26=>CU_WB.Op                              Premise(F241)
	S200= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F242)
	S201= CtrlA_EX=1                                            Premise(F243)
	S202= CtrlB_EX=1                                            Premise(F244)
	S203= CtrlALUOut_MEM=0                                      Premise(F245)
	S204= CtrlALUOut_DMMU1=0                                    Premise(F246)
	S205= CtrlALUOut_DMMU2=0                                    Premise(F247)
	S206= CtrlALUOut_WB=0                                       Premise(F248)
	S207= CtrlA_MEM=0                                           Premise(F249)
	S208= CtrlA_WB=0                                            Premise(F250)
	S209= CtrlB_MEM=0                                           Premise(F251)
	S210= CtrlB_WB=0                                            Premise(F252)
	S211= CtrlICache=0                                          Premise(F253)
	S212= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S90,S211)
	S213= CtrlIMMU=0                                            Premise(F254)
	S214= CtrlIR_DMMU1=0                                        Premise(F255)
	S215= CtrlIR_DMMU2=0                                        Premise(F256)
	S216= CtrlIR_EX=1                                           Premise(F257)
	S217= CtrlIR_ID=0                                           Premise(F258)
	S218= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S96,S217)
	S219= CtrlIR_IMMU=0                                         Premise(F259)
	S220= CtrlIR_MEM=0                                          Premise(F260)
	S221= CtrlIR_WB=0                                           Premise(F261)
	S222= CtrlGPR=0                                             Premise(F262)
	S223= GPR[rS]=a                                             GPR-Hold(S115,S222)
	S224= GPR[rT]=b                                             GPR-Hold(S116,S222)
	S225= CtrlIAddrReg=0                                        Premise(F263)
	S226= CtrlPC=0                                              Premise(F264)
	S227= CtrlPCInc=0                                           Premise(F265)
	S228= PC[CIA]=addr                                          PC-Hold(S105,S227)
	S229= PC[Out]=addr+4                                        PC-Hold(S104,S226,S227)
	S230= CtrlIMem=0                                            Premise(F266)
	S231= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S107,S230)
	S232= CtrlICacheReg=0                                       Premise(F267)
	S233= CtrlASIDIn=0                                          Premise(F268)
	S234= CtrlCP0=0                                             Premise(F269)
	S235= CP0[ASID]=pid                                         CP0-Hold(S111,S234)
	S236= CtrlEPCIn=0                                           Premise(F270)
	S237= CtrlExCodeIn=0                                        Premise(F271)
	S238= CtrlIRMux=0                                           Premise(F272)

EX	S239= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S218)
	S240= IR_ID.Out31_26=0                                      IR-Out(S218)
	S241= IR_ID.Out25_21=rS                                     IR-Out(S218)
	S242= IR_ID.Out20_16=rT                                     IR-Out(S218)
	S243= IR_ID.Out15_11=rD                                     IR-Out(S218)
	S244= IR_ID.Out10_6=0                                       IR-Out(S218)
	S245= IR_ID.Out5_0=37                                       IR-Out(S218)
	S246= PC.CIA=addr                                           PC-Out(S228)
	S247= PC.CIA31_28=addr[31:28]                               PC-Out(S228)
	S248= PC.Out=addr+4                                         PC-Out(S229)
	S249= CP0.ASID=pid                                          CP0-Read-ASID(S235)
	S250= ALU.Func=6'b000001                                    Premise(F273)
	S251= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F274)
	S252= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F275)
	S253= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F276)
	S254= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F277)
	S255= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F278)
	S256= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F279)
	S257= FU.Bub_IF=>CU_IF.Bub                                  Premise(F280)
	S258= FU.Halt_IF=>CU_IF.Halt                                Premise(F281)
	S259= ICache.Hit=>CU_IF.ICacheHit                           Premise(F282)
	S260= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F283)
	S261= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F284)
	S262= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F285)
	S263= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F286)
	S264= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F287)
	S265= ICache.Hit=>FU.ICacheHit                              Premise(F288)
	S266= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F289)
	S267= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F290)
	S268= IR_WB.Out=>FU.IR_WB                                   Premise(F291)
	S269= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F292)
	S270= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F293)
	S271= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F294)
	S272= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F295)
	S273= ALUOut_WB.Out=>FU.InWB                                Premise(F296)
	S274= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F297)
	S275= ALUOut_WB.Out=>GPR.WData                              Premise(F298)
	S276= IR_WB.Out15_11=>GPR.WReg                              Premise(F299)
	S277= IMMU.Addr=>IAddrReg.In                                Premise(F300)
	S278= PC.Out=>ICache.IEA                                    Premise(F301)
	S279= ICache.IEA=addr+4                                     Path(S248,S278)
	S280= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S279)
	S281= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S280,S259)
	S282= FU.ICacheHit=ICacheHit(addr+4)                        Path(S280,S265)
	S283= ICache.Out=>ICacheReg.In                              Premise(F302)
	S284= PC.Out=>IMMU.IEA                                      Premise(F303)
	S285= IMMU.IEA=addr+4                                       Path(S248,S284)
	S286= CP0.ASID=>IMMU.PID                                    Premise(F304)
	S287= IMMU.PID=pid                                          Path(S249,S286)
	S288= IMMU.Addr={pid,addr+4}                                IMMU-Search(S287,S285)
	S289= IAddrReg.In={pid,addr+4}                              Path(S288,S277)
	S290= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S287,S285)
	S291= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S290,S260)
	S292= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F305)
	S293= ICache.Out=>IR_ID.In                                  Premise(F306)
	S294= ICache.Out=>IR_IMMU.In                                Premise(F307)
	S295= IR_DMMU2.Out=>IR_WB.In                                Premise(F308)
	S296= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F309)
	S297= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F310)
	S298= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F311)
	S299= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F312)
	S300= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F313)
	S301= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F314)
	S302= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F315)
	S303= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F316)
	S304= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F317)
	S305= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F318)
	S306= IR_EX.Out31_26=>CU_EX.Op                              Premise(F319)
	S307= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F320)
	S308= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F321)
	S309= CU_ID.IRFunc1=rT                                      Path(S242,S308)
	S310= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F322)
	S311= CU_ID.IRFunc2=rS                                      Path(S241,S310)
	S312= IR_ID.Out31_26=>CU_ID.Op                              Premise(F323)
	S313= CU_ID.Op=0                                            Path(S240,S312)
	S314= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F324)
	S315= CU_ID.IRFunc=37                                       Path(S245,S314)
	S316= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F325)
	S317= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F326)
	S318= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F327)
	S319= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F328)
	S320= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F329)
	S321= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F330)
	S322= IR_WB.Out31_26=>CU_WB.Op                              Premise(F331)
	S323= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F332)
	S324= CtrlA_EX=0                                            Premise(F333)
	S325= CtrlB_EX=0                                            Premise(F334)
	S326= CtrlALUOut_MEM=1                                      Premise(F335)
	S327= CtrlALUOut_DMMU1=0                                    Premise(F336)
	S328= CtrlALUOut_DMMU2=0                                    Premise(F337)
	S329= CtrlALUOut_WB=0                                       Premise(F338)
	S330= CtrlA_MEM=0                                           Premise(F339)
	S331= CtrlA_WB=0                                            Premise(F340)
	S332= CtrlB_MEM=0                                           Premise(F341)
	S333= CtrlB_WB=0                                            Premise(F342)
	S334= CtrlICache=0                                          Premise(F343)
	S335= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S212,S334)
	S336= CtrlIMMU=0                                            Premise(F344)
	S337= CtrlIR_DMMU1=0                                        Premise(F345)
	S338= CtrlIR_DMMU2=0                                        Premise(F346)
	S339= CtrlIR_EX=0                                           Premise(F347)
	S340= CtrlIR_ID=0                                           Premise(F348)
	S341= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S218,S340)
	S342= CtrlIR_IMMU=0                                         Premise(F349)
	S343= CtrlIR_MEM=1                                          Premise(F350)
	S344= CtrlIR_WB=0                                           Premise(F351)
	S345= CtrlGPR=0                                             Premise(F352)
	S346= GPR[rS]=a                                             GPR-Hold(S223,S345)
	S347= GPR[rT]=b                                             GPR-Hold(S224,S345)
	S348= CtrlIAddrReg=0                                        Premise(F353)
	S349= CtrlPC=0                                              Premise(F354)
	S350= CtrlPCInc=0                                           Premise(F355)
	S351= PC[CIA]=addr                                          PC-Hold(S228,S350)
	S352= PC[Out]=addr+4                                        PC-Hold(S229,S349,S350)
	S353= CtrlIMem=0                                            Premise(F356)
	S354= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S231,S353)
	S355= CtrlICacheReg=0                                       Premise(F357)
	S356= CtrlASIDIn=0                                          Premise(F358)
	S357= CtrlCP0=0                                             Premise(F359)
	S358= CP0[ASID]=pid                                         CP0-Hold(S235,S357)
	S359= CtrlEPCIn=0                                           Premise(F360)
	S360= CtrlExCodeIn=0                                        Premise(F361)
	S361= CtrlIRMux=0                                           Premise(F362)

MEM	S362= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S341)
	S363= IR_ID.Out31_26=0                                      IR-Out(S341)
	S364= IR_ID.Out25_21=rS                                     IR-Out(S341)
	S365= IR_ID.Out20_16=rT                                     IR-Out(S341)
	S366= IR_ID.Out15_11=rD                                     IR-Out(S341)
	S367= IR_ID.Out10_6=0                                       IR-Out(S341)
	S368= IR_ID.Out5_0=37                                       IR-Out(S341)
	S369= PC.CIA=addr                                           PC-Out(S351)
	S370= PC.CIA31_28=addr[31:28]                               PC-Out(S351)
	S371= PC.Out=addr+4                                         PC-Out(S352)
	S372= CP0.ASID=pid                                          CP0-Read-ASID(S358)
	S373= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F363)
	S374= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F364)
	S375= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F365)
	S376= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F366)
	S377= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F367)
	S378= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F368)
	S379= FU.Bub_IF=>CU_IF.Bub                                  Premise(F369)
	S380= FU.Halt_IF=>CU_IF.Halt                                Premise(F370)
	S381= ICache.Hit=>CU_IF.ICacheHit                           Premise(F371)
	S382= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F372)
	S383= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F373)
	S384= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F374)
	S385= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F375)
	S386= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F376)
	S387= ICache.Hit=>FU.ICacheHit                              Premise(F377)
	S388= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F378)
	S389= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F379)
	S390= IR_WB.Out=>FU.IR_WB                                   Premise(F380)
	S391= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F381)
	S392= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F382)
	S393= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F383)
	S394= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F384)
	S395= ALUOut_WB.Out=>FU.InWB                                Premise(F385)
	S396= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F386)
	S397= ALUOut_WB.Out=>GPR.WData                              Premise(F387)
	S398= IR_WB.Out15_11=>GPR.WReg                              Premise(F388)
	S399= IMMU.Addr=>IAddrReg.In                                Premise(F389)
	S400= PC.Out=>ICache.IEA                                    Premise(F390)
	S401= ICache.IEA=addr+4                                     Path(S371,S400)
	S402= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S401)
	S403= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S402,S381)
	S404= FU.ICacheHit=ICacheHit(addr+4)                        Path(S402,S387)
	S405= ICache.Out=>ICacheReg.In                              Premise(F391)
	S406= PC.Out=>IMMU.IEA                                      Premise(F392)
	S407= IMMU.IEA=addr+4                                       Path(S371,S406)
	S408= CP0.ASID=>IMMU.PID                                    Premise(F393)
	S409= IMMU.PID=pid                                          Path(S372,S408)
	S410= IMMU.Addr={pid,addr+4}                                IMMU-Search(S409,S407)
	S411= IAddrReg.In={pid,addr+4}                              Path(S410,S399)
	S412= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S409,S407)
	S413= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S412,S382)
	S414= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F394)
	S415= ICache.Out=>IR_ID.In                                  Premise(F395)
	S416= ICache.Out=>IR_IMMU.In                                Premise(F396)
	S417= IR_DMMU2.Out=>IR_WB.In                                Premise(F397)
	S418= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F398)
	S419= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F399)
	S420= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F400)
	S421= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F401)
	S422= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F402)
	S423= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F403)
	S424= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F404)
	S425= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F405)
	S426= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F406)
	S427= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F407)
	S428= IR_EX.Out31_26=>CU_EX.Op                              Premise(F408)
	S429= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F409)
	S430= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F410)
	S431= CU_ID.IRFunc1=rT                                      Path(S365,S430)
	S432= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F411)
	S433= CU_ID.IRFunc2=rS                                      Path(S364,S432)
	S434= IR_ID.Out31_26=>CU_ID.Op                              Premise(F412)
	S435= CU_ID.Op=0                                            Path(S363,S434)
	S436= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F413)
	S437= CU_ID.IRFunc=37                                       Path(S368,S436)
	S438= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F414)
	S439= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F415)
	S440= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F416)
	S441= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F417)
	S442= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F418)
	S443= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F419)
	S444= IR_WB.Out31_26=>CU_WB.Op                              Premise(F420)
	S445= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F421)
	S446= CtrlA_EX=0                                            Premise(F422)
	S447= CtrlB_EX=0                                            Premise(F423)
	S448= CtrlALUOut_MEM=0                                      Premise(F424)
	S449= CtrlALUOut_DMMU1=1                                    Premise(F425)
	S450= CtrlALUOut_DMMU2=0                                    Premise(F426)
	S451= CtrlALUOut_WB=1                                       Premise(F427)
	S452= CtrlA_MEM=0                                           Premise(F428)
	S453= CtrlA_WB=1                                            Premise(F429)
	S454= CtrlB_MEM=0                                           Premise(F430)
	S455= CtrlB_WB=1                                            Premise(F431)
	S456= CtrlICache=0                                          Premise(F432)
	S457= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S335,S456)
	S458= CtrlIMMU=0                                            Premise(F433)
	S459= CtrlIR_DMMU1=1                                        Premise(F434)
	S460= CtrlIR_DMMU2=0                                        Premise(F435)
	S461= CtrlIR_EX=0                                           Premise(F436)
	S462= CtrlIR_ID=0                                           Premise(F437)
	S463= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S341,S462)
	S464= CtrlIR_IMMU=0                                         Premise(F438)
	S465= CtrlIR_MEM=0                                          Premise(F439)
	S466= CtrlIR_WB=1                                           Premise(F440)
	S467= CtrlGPR=0                                             Premise(F441)
	S468= GPR[rS]=a                                             GPR-Hold(S346,S467)
	S469= GPR[rT]=b                                             GPR-Hold(S347,S467)
	S470= CtrlIAddrReg=0                                        Premise(F442)
	S471= CtrlPC=0                                              Premise(F443)
	S472= CtrlPCInc=0                                           Premise(F444)
	S473= PC[CIA]=addr                                          PC-Hold(S351,S472)
	S474= PC[Out]=addr+4                                        PC-Hold(S352,S471,S472)
	S475= CtrlIMem=0                                            Premise(F445)
	S476= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S354,S475)
	S477= CtrlICacheReg=0                                       Premise(F446)
	S478= CtrlASIDIn=0                                          Premise(F447)
	S479= CtrlCP0=0                                             Premise(F448)
	S480= CP0[ASID]=pid                                         CP0-Hold(S358,S479)
	S481= CtrlEPCIn=0                                           Premise(F449)
	S482= CtrlExCodeIn=0                                        Premise(F450)
	S483= CtrlIRMux=0                                           Premise(F451)

WB	S484= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S463)
	S485= IR_ID.Out31_26=0                                      IR-Out(S463)
	S486= IR_ID.Out25_21=rS                                     IR-Out(S463)
	S487= IR_ID.Out20_16=rT                                     IR-Out(S463)
	S488= IR_ID.Out15_11=rD                                     IR-Out(S463)
	S489= IR_ID.Out10_6=0                                       IR-Out(S463)
	S490= IR_ID.Out5_0=37                                       IR-Out(S463)
	S491= PC.CIA=addr                                           PC-Out(S473)
	S492= PC.CIA31_28=addr[31:28]                               PC-Out(S473)
	S493= PC.Out=addr+4                                         PC-Out(S474)
	S494= CP0.ASID=pid                                          CP0-Read-ASID(S480)
	S495= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F630)
	S496= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F631)
	S497= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F632)
	S498= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F633)
	S499= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F634)
	S500= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F635)
	S501= FU.Bub_IF=>CU_IF.Bub                                  Premise(F636)
	S502= FU.Halt_IF=>CU_IF.Halt                                Premise(F637)
	S503= ICache.Hit=>CU_IF.ICacheHit                           Premise(F638)
	S504= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F639)
	S505= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F640)
	S506= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F641)
	S507= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F642)
	S508= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F643)
	S509= ICache.Hit=>FU.ICacheHit                              Premise(F644)
	S510= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F645)
	S511= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F646)
	S512= IR_WB.Out=>FU.IR_WB                                   Premise(F647)
	S513= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F648)
	S514= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F649)
	S515= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F650)
	S516= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F651)
	S517= ALUOut_WB.Out=>FU.InWB                                Premise(F652)
	S518= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F653)
	S519= ALUOut_WB.Out=>GPR.WData                              Premise(F654)
	S520= IR_WB.Out15_11=>GPR.WReg                              Premise(F655)
	S521= IMMU.Addr=>IAddrReg.In                                Premise(F656)
	S522= PC.Out=>ICache.IEA                                    Premise(F657)
	S523= ICache.IEA=addr+4                                     Path(S493,S522)
	S524= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S523)
	S525= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S524,S503)
	S526= FU.ICacheHit=ICacheHit(addr+4)                        Path(S524,S509)
	S527= ICache.Out=>ICacheReg.In                              Premise(F658)
	S528= PC.Out=>IMMU.IEA                                      Premise(F659)
	S529= IMMU.IEA=addr+4                                       Path(S493,S528)
	S530= CP0.ASID=>IMMU.PID                                    Premise(F660)
	S531= IMMU.PID=pid                                          Path(S494,S530)
	S532= IMMU.Addr={pid,addr+4}                                IMMU-Search(S531,S529)
	S533= IAddrReg.In={pid,addr+4}                              Path(S532,S521)
	S534= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S531,S529)
	S535= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S534,S504)
	S536= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F661)
	S537= ICache.Out=>IR_ID.In                                  Premise(F662)
	S538= ICache.Out=>IR_IMMU.In                                Premise(F663)
	S539= IR_DMMU2.Out=>IR_WB.In                                Premise(F664)
	S540= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F665)
	S541= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F666)
	S542= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F667)
	S543= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F668)
	S544= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F669)
	S545= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F670)
	S546= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F671)
	S547= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F672)
	S548= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F673)
	S549= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F674)
	S550= IR_EX.Out31_26=>CU_EX.Op                              Premise(F675)
	S551= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F676)
	S552= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F677)
	S553= CU_ID.IRFunc1=rT                                      Path(S487,S552)
	S554= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F678)
	S555= CU_ID.IRFunc2=rS                                      Path(S486,S554)
	S556= IR_ID.Out31_26=>CU_ID.Op                              Premise(F679)
	S557= CU_ID.Op=0                                            Path(S485,S556)
	S558= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F680)
	S559= CU_ID.IRFunc=37                                       Path(S490,S558)
	S560= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F681)
	S561= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F682)
	S562= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F683)
	S563= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F684)
	S564= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F685)
	S565= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F686)
	S566= IR_WB.Out31_26=>CU_WB.Op                              Premise(F687)
	S567= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F688)
	S568= CtrlA_EX=0                                            Premise(F689)
	S569= CtrlB_EX=0                                            Premise(F690)
	S570= CtrlALUOut_MEM=0                                      Premise(F691)
	S571= CtrlALUOut_DMMU1=0                                    Premise(F692)
	S572= CtrlALUOut_DMMU2=0                                    Premise(F693)
	S573= CtrlALUOut_WB=0                                       Premise(F694)
	S574= CtrlA_MEM=0                                           Premise(F695)
	S575= CtrlA_WB=0                                            Premise(F696)
	S576= CtrlB_MEM=0                                           Premise(F697)
	S577= CtrlB_WB=0                                            Premise(F698)
	S578= CtrlICache=0                                          Premise(F699)
	S579= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S457,S578)
	S580= CtrlIMMU=0                                            Premise(F700)
	S581= CtrlIR_DMMU1=0                                        Premise(F701)
	S582= CtrlIR_DMMU2=0                                        Premise(F702)
	S583= CtrlIR_EX=0                                           Premise(F703)
	S584= CtrlIR_ID=0                                           Premise(F704)
	S585= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S463,S584)
	S586= CtrlIR_IMMU=0                                         Premise(F705)
	S587= CtrlIR_MEM=0                                          Premise(F706)
	S588= CtrlIR_WB=0                                           Premise(F707)
	S589= CtrlGPR=1                                             Premise(F708)
	S590= CtrlIAddrReg=0                                        Premise(F709)
	S591= CtrlPC=0                                              Premise(F710)
	S592= CtrlPCInc=0                                           Premise(F711)
	S593= PC[CIA]=addr                                          PC-Hold(S473,S592)
	S594= PC[Out]=addr+4                                        PC-Hold(S474,S591,S592)
	S595= CtrlIMem=0                                            Premise(F712)
	S596= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S476,S595)
	S597= CtrlICacheReg=0                                       Premise(F713)
	S598= CtrlASIDIn=0                                          Premise(F714)
	S599= CtrlCP0=0                                             Premise(F715)
	S600= CP0[ASID]=pid                                         CP0-Hold(S480,S599)
	S601= CtrlEPCIn=0                                           Premise(F716)
	S602= CtrlExCodeIn=0                                        Premise(F717)
	S603= CtrlIRMux=0                                           Premise(F718)

POST	S579= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S457,S578)
	S585= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S463,S584)
	S593= PC[CIA]=addr                                          PC-Hold(S473,S592)
	S594= PC[Out]=addr+4                                        PC-Hold(S474,S591,S592)
	S596= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S476,S595)
	S600= CP0[ASID]=pid                                         CP0-Hold(S480,S599)

