
---------- Begin Simulation Statistics ----------
simSeconds                                   0.097526                       # Number of seconds simulated (Second)
simTicks                                  97526174000                       # Number of ticks simulated (Tick)
finalTick                                 97526174000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     56.49                       # Real time elapsed on the host (Second)
hostTickRate                               1726479053                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8556188                       # Number of bytes of host memory used (Byte)
simInsts                                     13003799                       # Number of instructions simulated (Count)
simOps                                       14473677                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   230202                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     256223                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         97526214                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.490960                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.133494                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        14706953                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    16537                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       16049635                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    264                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               249812                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            178409                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  25                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            57551229                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.278876                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.880852                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  49829028     86.58%     86.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3764338      6.54%     93.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1846629      3.21%     96.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    927628      1.61%     97.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    538167      0.94%     98.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    285021      0.50%     99.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    303438      0.53%     99.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     45086      0.08%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     11894      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              57551229                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    8781      4.52%      4.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   1521      0.78%      5.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      5.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                 2048      1.05%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  97555     50.25%     56.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 84241     43.39%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           24      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      10138887     63.17%     63.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        46546      0.29%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         16390      0.10%     63.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        13312      0.08%     63.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         3077      0.02%     63.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         7138      0.04%     63.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult         7168      0.04%     63.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         6144      0.04%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           33      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        37360      0.23%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           63      0.00%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        33082      0.21%     64.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        16646      0.10%     64.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        11409      0.07%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         2048      0.01%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        16513      0.10%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd        16384      0.10%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu         3105      0.02%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3830540     23.87%     88.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1843765     11.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       16049635                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.164567                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              194147                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.012097                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 88318833                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                14534227                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        14147899                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  1526077                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  463423                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          461432                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    15443028                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      800730                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        4168181                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  30471467                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.31                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.31                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     11000                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         2383609                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        39974985                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2443892                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1845749                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        39685                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        49300                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        115840      4.14%      4.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       116015      4.14%      8.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          145      0.01%      8.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2257498     80.64%     88.92% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       293053     10.47%     99.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        17075      0.61%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2799626                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          194      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          458      0.74%      1.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           52      0.08%      1.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        57304     92.85%     93.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         3673      5.95%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           38      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         61719                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            4      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          297      1.19%      1.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           47      0.19%      1.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        24240     97.52%     98.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          218      0.88%     99.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           50      0.20%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        24856                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       115646      4.22%      4.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       115557      4.22%      8.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           93      0.00%      8.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2200194     80.36%     88.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       289380     10.57%     99.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        17037      0.62%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2737907                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          210      0.86%      0.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           47      0.19%      1.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        24033     98.19%     99.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          137      0.56%     99.80% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.80% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           50      0.20%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        24477                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        23595    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        23595                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          210     23.81%     23.81% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           47      5.33%     29.14% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          438     49.66%     78.80% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          137     15.53%     94.33% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     94.33% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           50      5.67%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total          882                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1458804     52.11%     52.11% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1207949     43.15%     95.25% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       115840      4.14%     99.39% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        17033      0.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2799626                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        13732     55.25%     55.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        11120     44.74%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            4      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        24856                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2257498                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       800485                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             24856                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              2799626                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                13635                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1608072                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.574388                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1013                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           17220                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              17033                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              187                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       115840      4.14%      4.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       116015      4.14%      8.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          145      0.01%      8.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2257498     80.64%     88.92% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       293053     10.47%     99.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        17075      0.61%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2799626                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       115840      9.72%      9.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          453      0.04%      9.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          145      0.01%      9.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      1057671     88.76%     98.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          370      0.03%     98.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        17075      1.43%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1191554                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          297      2.18%      2.18% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      2.18% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        13120     96.22%     98.40% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          218      1.60%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        13635                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          297      2.18%      2.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        13120     96.22%     98.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          218      1.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        13635                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        17220                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        17033                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          187                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           97                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        17317                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               116354                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 116350                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                704                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 115646                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              115646                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          249909                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           16512                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             24341                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     57497064                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.251997                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.035723                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        51717023     89.95%     89.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2976383      5.18%     95.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          994350      1.73%     96.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          579199      1.01%     97.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          360526      0.63%     98.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          132597      0.23%     98.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           65712      0.11%     98.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           83168      0.14%     98.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          588106      1.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     57497064                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       16492                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                115650                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     10042845     69.31%     69.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        46546      0.32%     69.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        16387      0.11%     69.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        13312      0.09%     69.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         3073      0.02%     69.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         7137      0.05%     69.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult         7168      0.05%     69.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         6144      0.04%     70.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           33      0.00%     70.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        37338      0.26%     70.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     70.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           63      0.00%     70.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        33009      0.23%     70.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        16611      0.11%     70.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     70.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        11366      0.08%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         2048      0.01%     70.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        16512      0.11%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd        16384      0.11%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu         3072      0.02%     70.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     70.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2395036     16.53%     87.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1814956     12.53%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14489065                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        588106                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             13019187                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               14489065                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       13003799                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         14473677                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.490960                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.133494                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            4209992                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          12684521                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2395036                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1798484                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts            461321                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           24      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     10042845     69.31%     69.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        46546      0.32%     69.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        16387      0.11%     69.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        13312      0.09%     69.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp         3073      0.02%     69.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         7137      0.05%     69.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult         7168      0.05%     69.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc         6144      0.04%     70.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           33      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        37338      0.26%     70.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     70.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           63      0.00%     70.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        33009      0.23%     70.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        16611      0.11%     70.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     70.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        11366      0.08%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         2048      0.01%     70.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     70.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     70.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        16512      0.11%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     70.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd        16384      0.11%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu         3072      0.02%     70.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2395036     16.53%     87.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1814956     12.53%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     14489065                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2737907                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2605131                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       132776                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2200194                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       537713                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       115650                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       115646                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 52807859                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1834647                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2854130                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 13966                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  40627                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1208070                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   516                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               14824696                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1966                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            16038635                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                 15540                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          2766140                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3828820                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1843718                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.164455                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        5476653                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       5363975                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      16686475                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      8597091                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5672538                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      3077056                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites       105829                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads       464348                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites       393467                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads        695550                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites       300328                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1340822                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2909210                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   82284                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  909                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        21138                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1794961                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 40947                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           57551229                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.258428                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.262052                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 54673724     95.00%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   376035      0.65%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   195259      0.34%     95.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   263936      0.46%     96.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   303263      0.53%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   451922      0.79%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   138350      0.24%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   178199      0.31%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   970541      1.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             57551229                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              13354655                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.136934                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2799626                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.028706                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     54578830                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     40627                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      19939                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    28054                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               14739030                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   81                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2443892                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1845749                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 16537                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       455                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27181                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          24348                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11908                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        13257                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                25165                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 14610479                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                14609331                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7151377                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  12909060                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.149799                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.553981                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       89762                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   48856                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               24348                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  30793                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                28497                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1789815                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2386230                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             62.573617                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            37.446740                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  88133      3.69%      3.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               240720     10.09%     13.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1648      0.07%     13.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.00%     13.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              1105132     46.31%     60.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               315670     13.23%     73.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               205723      8.62%     82.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               135840      5.69%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                94434      3.96%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              56044      2.35%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              35245      1.48%     95.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              26385      1.11%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              20675      0.87%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               6430      0.27%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               6961      0.29%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7719      0.32%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               7221      0.30%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               5569      0.23%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3584      0.15%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2020      0.08%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1487      0.06%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                866      0.04%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                367      0.02%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                208      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                104      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                146      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                200      0.01%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                501      0.02%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1064      0.04%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            16132      0.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2386230                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores           4289641                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  40627                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 52837595                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   59138                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        1541267                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2837706                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                234896                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               14742214                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                  28390                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 158324                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   4357                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            1097                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            16172756                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    23758035                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 15335527                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   453876                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups               190323                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.committedMaps              15874602                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   298154                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   41144                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  58                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    361226                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                 8534555                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                         71647282                       # The number of ROB reads (Count)
system.cpu.rob.writes                        29532117                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 13003799                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14473677                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    35                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   1794959.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   2114847.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007265638750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           336                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           336                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              9296272                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                5069                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      4148179                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1814961                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    4148179                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1814961                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  243789                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1809545                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.30                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       30.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                        104                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          6                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 481154                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  32840                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 411722                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 976121                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                 434838                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  16545                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1794959                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                 94026                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    18                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                220714                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1500069                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                   128                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     6                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1646433                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  1194293                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   496788                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   179660                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   106792                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    60225                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    56650                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    46969                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    38932                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    10537                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    2419                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    2480                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    2626                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    2679                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    2840                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    2838                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    2940                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    2973                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    3817                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                    2588                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                    2572                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                    2455                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                    3507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                    2467                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                    5807                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                    7422                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                    5979                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                    3218                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                    1839                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                    2251                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                     770                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                     624                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     241                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     247                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     249                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     249                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     250                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     274                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     269                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     273                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     274                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     277                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     296                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      74                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      64                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                      63                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                      69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                      74                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                      79                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                      67                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                      61                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      55                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      45                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          336                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    11619.392857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     675.807541                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   14344.943884                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047           166     49.40%     49.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095            7      2.08%     51.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143            7      2.08%     53.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191           24      7.14%     60.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239            8      2.38%     63.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            3      0.89%     63.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335           10      2.98%     66.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383            8      2.38%     69.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            1      0.30%     69.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           11      3.27%     72.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            2      0.60%     73.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            2      0.60%     74.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671            9      2.68%     76.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           14      4.17%     80.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767            1      0.30%     81.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            3      0.89%     82.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863           60     17.86%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            336                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          336                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.023810                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.020181                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.385597                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               334     99.40%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.30%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.30%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            336                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 15602496                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                132366897                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              12981946                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1357244845.88106585                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               133112429.90010047                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    97526153000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16354.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    114877376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     15848545                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data        33014                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1177913285.104366064072                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 162505554.662689834833                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 338514.253619751369                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1794959                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      2353220                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      1814961                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  43404458750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  77048842500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 2933200459250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     24181.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32741.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1616123.13                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    114877376                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     17489521                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       132366897                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    114877376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    114877376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     12915994                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     12915994                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       1794959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       2353220                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          4148179                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      1798489                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1798489                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1177913285                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       179331561                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1357244846                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1177913285                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1177913285                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      132436181                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         132436181                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1177913285                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      311767741                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1489681027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3904390                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 5384                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         71215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         58271                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         78896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         99349                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          9075                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        695727                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        229862                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        171410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        984749                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        403041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       112002                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       318644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       559869                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        79728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        19504                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        13048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            74                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           674                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1615                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          968                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              47245988750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            19521950000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        120453301250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12100.74                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30850.74                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              3373903                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                4934                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       530929                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   471.292244                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   294.216947                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   381.858878                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       134904     25.41%     25.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        63313     11.92%     37.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        79025     14.88%     52.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        37625      7.09%     59.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        23539      4.43%     63.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        26149      4.93%     68.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        22686      4.27%     72.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        13205      2.49%     75.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       130483     24.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       530929                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          249880960                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          344576                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2562.193817                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.533164                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    20.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                20.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1997136540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1061484270                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     10094567700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        4489200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 7698366000.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  43696611540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    652904640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    65205559890                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    668.595488                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1287625750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3256500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  92982048250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1793753640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        953391285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     17782776900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       23615280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 7698366000.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  44066714820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    341238720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    72659856645                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    745.029295                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    517806000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3256500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  93751868000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              4139362                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             4139372                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1798485                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1798485                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq               8806                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp              8806                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             11                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq                16472                       # Transaction distribution (Count)
system.membus.transDist::SwapResp               16472                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      3589917                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      8336362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11926279                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    114877312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     30537419                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                145414731                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5963250                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5963250    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5963250                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  97526174000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          7778371750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         9515342750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         7458122487                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
