#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000016955ca80a0 .scope module, "t_Lab_Test5" "t_Lab_Test5" 2 28;
 .timescale 0 0;
v0000016955cf6760_0 .net "FA", 0 0, v0000016955c9b3f0_0;  1 drivers
v0000016955cf63a0_0 .net "FB", 0 0, v0000016955c9bd50_0;  1 drivers
v0000016955cf6ee0_0 .net "state", 1 0, L_0000016955cf7020;  1 drivers
v0000016955cf7160_0 .var "t_clock", 0 0;
v0000016955cf69e0_0 .var "t_reset", 0 0;
L_0000016955cf7020 .concat [ 1 1 0 0], v0000016955c9bd50_0, v0000016955c9b3f0_0;
S_0000016955ca8230 .scope module, "P" "Lab_Test5" 2 33, 2 14 0, S_0000016955ca80a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "FA";
    .port_info 1 /OUTPUT 1 "FB";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
L_0000016955c9c430 .functor NOT 1, v0000016955c9b3f0_0, C4<0>, C4<0>, C4<0>;
L_0000016955c9c0b0 .functor BUFZ 1, v0000016955c9b3f0_0, C4<0>, C4<0>, C4<0>;
v0000016955cf7e80_0 .net "FA", 0 0, v0000016955c9b3f0_0;  alias, 1 drivers
v0000016955cf7660_0 .net "FB", 0 0, v0000016955c9bd50_0;  alias, 1 drivers
L_0000016955cf90a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016955cf6da0_0 .net "Na", 0 0, L_0000016955cf90a0;  1 drivers
v0000016955cf77a0_0 .net "Nb", 0 0, L_0000016955c9c0b0;  1 drivers
L_0000016955cf9058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000016955cf6300_0 .net "Pa", 0 0, L_0000016955cf9058;  1 drivers
v0000016955cf61c0_0 .net "Pb", 0 0, L_0000016955c9c430;  1 drivers
v0000016955cf70c0_0 .net "clk", 0 0, v0000016955cf7160_0;  1 drivers
o0000016955cab028 .functor BUFZ 1, C4<z>; HiZ drive
v0000016955cf64e0_0 .net "res", 0 0, o0000016955cab028;  0 drivers
v0000016955cf7700_0 .net "reset", 0 0, v0000016955cf69e0_0;  1 drivers
S_0000016955ca83c0 .scope module, "pn1" "PNFF" 2 23, 2 7 0, S_0000016955ca8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "P";
    .port_info 2 /INPUT 1 "N";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_0000016955c9c4a0 .functor NOT 1, v0000016955c9b3f0_0, C4<0>, C4<0>, C4<0>;
L_0000016955c9c350 .functor AND 1, L_0000016955cf9058, L_0000016955c9c4a0, C4<1>, C4<1>;
L_0000016955c9c6d0 .functor AND 1, L_0000016955cf90a0, v0000016955c9b3f0_0, C4<1>, C4<1>;
L_0000016955c9c5f0 .functor OR 1, L_0000016955c9c350, L_0000016955c9c6d0, C4<0>, C4<0>;
v0000016955c9b710_0 .net "Clk", 0 0, v0000016955cf7160_0;  alias, 1 drivers
v0000016955c9bc10_0 .net "N", 0 0, L_0000016955cf90a0;  alias, 1 drivers
v0000016955c9bcb0_0 .net "P", 0 0, L_0000016955cf9058;  alias, 1 drivers
v0000016955c9b170_0 .net "PN", 0 0, L_0000016955c9c5f0;  1 drivers
v0000016955c9b030_0 .net "Q", 0 0, v0000016955c9b3f0_0;  alias, 1 drivers
v0000016955c9b530_0 .net *"_ivl_0", 0 0, L_0000016955c9c4a0;  1 drivers
v0000016955c9b350_0 .net *"_ivl_3", 0 0, L_0000016955c9c350;  1 drivers
v0000016955c9b490_0 .net *"_ivl_5", 0 0, L_0000016955c9c6d0;  1 drivers
v0000016955c9b7b0_0 .net "rst", 0 0, o0000016955cab028;  alias, 0 drivers
S_0000016955ca5850 .scope module, "PN1" "DFF" 2 11, 2 1 0, S_0000016955ca83c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v0000016955c9b5d0_0 .net "Clk", 0 0, v0000016955cf7160_0;  alias, 1 drivers
v0000016955c9b8f0_0 .net "D", 0 0, L_0000016955c9c5f0;  alias, 1 drivers
v0000016955c9b3f0_0 .var "Q", 0 0;
v0000016955c9bb70_0 .net "rst", 0 0, o0000016955cab028;  alias, 0 drivers
E_0000016955c95b30 .event posedge, v0000016955c9bb70_0, v0000016955c9b5d0_0;
S_0000016955ca4510 .scope module, "pn2" "PNFF" 2 24, 2 7 0, S_0000016955ca8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "P";
    .port_info 2 /INPUT 1 "N";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_0000016955c9c120 .functor NOT 1, v0000016955c9bd50_0, C4<0>, C4<0>, C4<0>;
L_0000016955c9c190 .functor AND 1, L_0000016955c9c430, L_0000016955c9c120, C4<1>, C4<1>;
L_0000016955c9c2e0 .functor AND 1, L_0000016955c9c0b0, v0000016955c9bd50_0, C4<1>, C4<1>;
L_0000016955c9c510 .functor OR 1, L_0000016955c9c190, L_0000016955c9c2e0, C4<0>, C4<0>;
v0000016955c9b210_0 .net "Clk", 0 0, v0000016955cf7160_0;  alias, 1 drivers
v0000016955c9bdf0_0 .net "N", 0 0, L_0000016955c9c0b0;  alias, 1 drivers
v0000016955c9be90_0 .net "P", 0 0, L_0000016955c9c430;  alias, 1 drivers
v0000016955c9b670_0 .net "PN", 0 0, L_0000016955c9c510;  1 drivers
v0000016955c9b850_0 .net "Q", 0 0, v0000016955c9bd50_0;  alias, 1 drivers
v0000016955c9b990_0 .net *"_ivl_0", 0 0, L_0000016955c9c120;  1 drivers
v0000016955cf7a20_0 .net *"_ivl_3", 0 0, L_0000016955c9c190;  1 drivers
v0000016955cf6e40_0 .net *"_ivl_5", 0 0, L_0000016955c9c2e0;  1 drivers
v0000016955cf7480_0 .net "rst", 0 0, o0000016955cab028;  alias, 0 drivers
S_0000016955ca59e0 .scope module, "PN1" "DFF" 2 11, 2 1 0, S_0000016955ca4510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v0000016955c9b2b0_0 .net "Clk", 0 0, v0000016955cf7160_0;  alias, 1 drivers
v0000016955c9bad0_0 .net "D", 0 0, L_0000016955c9c510;  alias, 1 drivers
v0000016955c9bd50_0 .var "Q", 0 0;
v0000016955c9b0d0_0 .net "rst", 0 0, o0000016955cab028;  alias, 0 drivers
    .scope S_0000016955ca5850;
T_0 ;
    %wait E_0000016955c95b30;
    %load/vec4 v0000016955c9bb70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016955c9b3f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016955c9b8f0_0;
    %assign/vec4 v0000016955c9b3f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016955ca59e0;
T_1 ;
    %wait E_0000016955c95b30;
    %load/vec4 v0000016955c9b0d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016955c9bd50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016955c9bad0_0;
    %assign/vec4 v0000016955c9bd50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016955ca80a0;
T_2 ;
    %vpi_call 2 38 "$dumpfile", "Lab_Test5.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016955ca80a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000016955ca80a0;
T_3 ;
    %delay 150, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000016955ca80a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016955cf69e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016955cf69e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016955cf69e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016955cf7160_0, 0, 1;
    %pushi/vec4 28, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000016955cf7160_0;
    %inv;
    %store/vec4 v0000016955cf7160_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Lab_Test5.v";
