NDFramePage.OnPageTitleLoaded("File18:uvm_mem.svh","uvm_mem.svh");NDSummary.OnSummaryLoaded("File18:uvm_mem.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Variables","Variable"]],[[851,0,0,"uvm_mem","uvm_mem"],[852,0,2,"Initialization","uvm_mem.Initialization"],[853,0,1,"new","uvm_mem.new"],[854,0,1,"configure","uvm_mem.configure"],[855,0,1,"set_offset","uvm_mem.set_offset"],[856,0,3,"mam","uvm_mem.mam"],[857,0,2,"Introspection","uvm_mem.Introspection"],[858,0,1,"get_name","uvm_mem.get_name"],[859,0,1,"get_full_name","uvm_mem.get_full_name"],[860,0,1,"get_parent","uvm_mem.get_parent"],[861,0,1,"get_n_maps","uvm_mem.get_n_maps"],[862,0,1,"is_in_map","uvm_mem.is_in_map"],[863,0,1,"get_maps","uvm_mem.get_maps"],[864,0,1,"get_rights","uvm_mem.get_rights"],[865,0,1,"get_access","uvm_mem.get_access"],[866,0,1,"get_size","uvm_mem.get_size"],[867,0,1,"get_n_bytes","uvm_mem.get_n_bytes"],[868,0,1,"get_n_bits","uvm_mem.get_n_bits"],[869,0,1,"get_max_size","uvm_mem.get_max_size"],[870,0,1,"get_virtual_registers","uvm_mem.get_virtual_registers"],[871,0,1,"get_virtual_fields","uvm_mem.get_virtual_fields"],[872,0,1,"get_vreg_by_name","uvm_mem.get_vreg_by_name"],[873,0,1,"get_vfield_by_name","uvm_mem.get_vfield_by_name"],[874,0,1,"get_vreg_by_offset","uvm_mem.get_vreg_by_offset"],[875,0,1,"get_offset","uvm_mem.get_offset"],[876,0,1,"get_address","uvm_mem.get_address"],[877,0,1,"get_addresses","uvm_mem.get_addresses"],[878,0,2,"HDL Access","uvm_mem.HDL_Access"],[879,0,2,"Frontdoor","uvm_mem.Frontdoor"],[880,0,1,"set_frontdoor","uvm_mem.set_frontdoor"],[881,0,1,"get_frontdoor","uvm_mem.get_frontdoor"],[882,0,2,"Backdoor","uvm_mem.Backdoor"],[883,0,1,"set_backdoor","uvm_mem.set_backdoor"],[884,0,1,"get_backdoor","uvm_mem.get_backdoor"],[885,0,1,"clear_hdl_path","uvm_mem.clear_hdl_path"],[886,0,1,"add_hdl_path","uvm_mem.add_hdl_path"],[887,0,1,"add_hdl_path_slice","uvm_mem.add_hdl_path_slice"],[888,0,1,"has_hdl_path","uvm_mem.has_hdl_path"],[889,0,1,"get_hdl_path","uvm_mem.get_hdl_path"],[890,0,1,"get_full_hdl_path","uvm_mem.get_full_hdl_path"],[891,0,1,"get_hdl_path_kinds","uvm_mem.get_hdl_path_kinds"],[892,0,1,"backdoor_read","uvm_mem.backdoor_read"],[893,0,1,"backdoor_write","uvm_mem.backdoor_write"],[894,0,1,"backdoor_read_func","uvm_mem.backdoor_read_func"],[895,0,2,"Callbacks","uvm_mem.Callbacks"],[896,0,2,"Coverage","uvm_mem.Coverage"],[897,0,1,"build_coverage","uvm_mem.build_coverage"],[898,0,1,"add_coverage","uvm_mem.add_coverage"],[899,0,1,"has_coverage","uvm_mem.has_coverage"],[900,0,1,"set_coverage","uvm_mem.set_coverage"],[901,0,1,"get_coverage","uvm_mem.get_coverage"],[902,0,1,"sample","uvm_mem.sample"]]);