\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+gpio.h File Reference}
\label{stm32g0xx__hal__gpio_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_gpio.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_gpio.h}}


Header file of GPIO HAL module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+gpio\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ GPIO\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em GPIO Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+0}~((uint16\+\_\+t)0x0001)  /$\ast$ Pin 0 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+1}~((uint16\+\_\+t)0x0002)  /$\ast$ Pin 1 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+2}~((uint16\+\_\+t)0x0004)  /$\ast$ Pin 2 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+3}~((uint16\+\_\+t)0x0008)  /$\ast$ Pin 3 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+4}~((uint16\+\_\+t)0x0010)  /$\ast$ Pin 4 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+5}~((uint16\+\_\+t)0x0020)  /$\ast$ Pin 5 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+6}~((uint16\+\_\+t)0x0040)  /$\ast$ Pin 6 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+7}~((uint16\+\_\+t)0x0080)  /$\ast$ Pin 7 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+8}~((uint16\+\_\+t)0x0100)  /$\ast$ Pin 8 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+9}~((uint16\+\_\+t)0x0200)  /$\ast$ Pin 9 selected    $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+10}~((uint16\+\_\+t)0x0400)  /$\ast$ Pin 10 selected   $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+11}~((uint16\+\_\+t)0x0800)  /$\ast$ Pin 11 selected   $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+12}~((uint16\+\_\+t)0x1000)  /$\ast$ Pin 12 selected   $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+13}~((uint16\+\_\+t)0x2000)  /$\ast$ Pin 13 selected   $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+14}~((uint16\+\_\+t)0x4000)  /$\ast$ Pin 14 selected   $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+15}~((uint16\+\_\+t)0x8000)  /$\ast$ Pin 15 selected   $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+\+All}~((uint16\+\_\+t)0x\+FFFF)  /$\ast$ All pins selected $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+PIN\+\_\+\+MASK}~(0x0000\+FFFFu) /$\ast$ PIN mask for assert test $\ast$/
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+INPUT}~\textbf{ MODE\+\_\+\+INPUT}
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+OUTPUT\+\_\+\+PP}~(\textbf{ MODE\+\_\+\+OUTPUT} $\vert$ \textbf{ OUTPUT\+\_\+\+PP})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+OUTPUT\+\_\+\+OD}~(\textbf{ MODE\+\_\+\+OUTPUT} $\vert$ \textbf{ OUTPUT\+\_\+\+OD})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+AF\+\_\+\+PP}~(\textbf{ MODE\+\_\+\+AF} $\vert$ \textbf{ OUTPUT\+\_\+\+PP})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+AF\+\_\+\+OD}~(\textbf{ MODE\+\_\+\+AF} $\vert$ \textbf{ OUTPUT\+\_\+\+OD})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+ANALOG}~\textbf{ MODE\+\_\+\+ANALOG}
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}~(\textbf{ MODE\+\_\+\+INPUT} $\vert$ \textbf{ EXTI\+\_\+\+IT} $\vert$ \textbf{ TRIGGER\+\_\+\+RISING})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}~(\textbf{ MODE\+\_\+\+INPUT} $\vert$ \textbf{ EXTI\+\_\+\+IT} $\vert$ \textbf{ TRIGGER\+\_\+\+FALLING})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}~(\textbf{ MODE\+\_\+\+INPUT} $\vert$ \textbf{ EXTI\+\_\+\+IT} $\vert$ \textbf{ TRIGGER\+\_\+\+RISING} $\vert$ \textbf{ TRIGGER\+\_\+\+FALLING})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+EVT\+\_\+\+RISING}~(\textbf{ MODE\+\_\+\+INPUT} $\vert$ \textbf{ EXTI\+\_\+\+EVT} $\vert$ \textbf{ TRIGGER\+\_\+\+RISING})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+EVT\+\_\+\+FALLING}~(\textbf{ MODE\+\_\+\+INPUT} $\vert$ \textbf{ EXTI\+\_\+\+EVT} $\vert$ \textbf{ TRIGGER\+\_\+\+FALLING})
\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+EVT\+\_\+\+RISING\+\_\+\+FALLING}~(\textbf{ MODE\+\_\+\+INPUT} $\vert$ \textbf{ EXTI\+\_\+\+EVT} $\vert$ \textbf{ TRIGGER\+\_\+\+RISING} $\vert$ \textbf{ TRIGGER\+\_\+\+FALLING})
\item 
\#define \textbf{ GPIO\+\_\+\+SPEED\+\_\+\+FREQ\+\_\+\+LOW}~0x00000000u
\item 
\#define \textbf{ GPIO\+\_\+\+SPEED\+\_\+\+FREQ\+\_\+\+MEDIUM}~0x00000001u
\item 
\#define \textbf{ GPIO\+\_\+\+SPEED\+\_\+\+FREQ\+\_\+\+HIGH}~0x00000002u
\item 
\#define \textbf{ GPIO\+\_\+\+SPEED\+\_\+\+FREQ\+\_\+\+VERY\+\_\+\+HIGH}~0x00000003u
\item 
\#define \textbf{ GPIO\+\_\+\+NOPULL}~0x00000000u
\item 
\#define \textbf{ GPIO\+\_\+\+PULLUP}~0x00000001u
\item 
\#define \textbf{ GPIO\+\_\+\+PULLDOWN}~0x00000002u
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+RISING\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(\textbf{ EXTI}-\/$>$RPR1 \& (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified EXTI line is rising edge asserted or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+RISING\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(\textbf{ EXTI}-\/$>$RPR1 = (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the EXTI line rising pending bits. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FALLING\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(\textbf{ EXTI}-\/$>$FPR1 \& (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified EXTI line is falling edge asserted or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FALLING\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(\textbf{ EXTI}-\/$>$FPR1 = (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the EXTI line falling pending bits. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified EXTI line is asserted or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the EXTI\textquotesingle{}s line pending bits. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(\textbf{ EXTI}-\/$>$SWIER1 $\vert$= (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Generate a Software interrupt on selected EXTI line. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified EXTI line flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+IT}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the EXTI line pending flags. \end{DoxyCompactList}\item 
\#define \textbf{ GPIO\+\_\+\+MODE\+\_\+\+Pos}~0u
\item 
\#define \textbf{ GPIO\+\_\+\+MODE}~(0x3uL $<$$<$ \textbf{ GPIO\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ MODE\+\_\+\+INPUT}~(0x0uL $<$$<$ \textbf{ GPIO\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ MODE\+\_\+\+OUTPUT}~(0x1uL $<$$<$ \textbf{ GPIO\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ MODE\+\_\+\+AF}~(0x2uL $<$$<$ \textbf{ GPIO\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ MODE\+\_\+\+ANALOG}~(0x3uL $<$$<$ \textbf{ GPIO\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ OUTPUT\+\_\+\+TYPE\+\_\+\+Pos}~4u
\item 
\#define \textbf{ OUTPUT\+\_\+\+TYPE}~(0x1uL $<$$<$ \textbf{ OUTPUT\+\_\+\+TYPE\+\_\+\+Pos})
\item 
\#define \textbf{ OUTPUT\+\_\+\+PP}~(0x0uL $<$$<$ \textbf{ OUTPUT\+\_\+\+TYPE\+\_\+\+Pos})
\item 
\#define \textbf{ OUTPUT\+\_\+\+OD}~(0x1uL $<$$<$ \textbf{ OUTPUT\+\_\+\+TYPE\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+MODE\+\_\+\+Pos}~16u
\item 
\#define \textbf{ EXTI\+\_\+\+MODE}~(0x3uL $<$$<$ \textbf{ EXTI\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IT}~(0x1uL $<$$<$ \textbf{ EXTI\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EVT}~(0x2uL $<$$<$ \textbf{ EXTI\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ TRIGGER\+\_\+\+MODE\+\_\+\+Pos}~20u
\item 
\#define \textbf{ TRIGGER\+\_\+\+MODE}~(0x7uL $<$$<$ \textbf{ TRIGGER\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ TRIGGER\+\_\+\+RISING}~(0x1uL $<$$<$ \textbf{ TRIGGER\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ TRIGGER\+\_\+\+FALLING}~(0x2uL $<$$<$ \textbf{ TRIGGER\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+PIN\+\_\+\+ACTION}(ACTION)~(((ACTION) == \textbf{ GPIO\+\_\+\+PIN\+\_\+\+RESET}) $\vert$$\vert$ ((ACTION) == \textbf{ GPIO\+\_\+\+PIN\+\_\+\+SET}))
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+PIN}(\+\_\+\+\_\+\+PIN\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+MODE}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+SPEED}(\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+PULL}(\+\_\+\+\_\+\+PULL\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ GPIO\+\_\+\+Pin\+State} \{ \textbf{ GPIO\+\_\+\+PIN\+\_\+\+RESET} = 0U
, \textbf{ GPIO\+\_\+\+PIN\+\_\+\+SET}
 \}
\begin{DoxyCompactList}\small\item\em GPIO Bit SET and Bit RESET enumeration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ HAL\+\_\+\+GPIO\+\_\+\+Init} (\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$GPIOx, \textbf{ GPIO\+\_\+\+Init\+Type\+Def} $\ast$GPIO\+\_\+\+Init)
\item 
void \textbf{ HAL\+\_\+\+GPIO\+\_\+\+De\+Init} (\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$GPIOx, uint32\+\_\+t GPIO\+\_\+\+Pin)
\item 
\textbf{ GPIO\+\_\+\+Pin\+State} \textbf{ HAL\+\_\+\+GPIO\+\_\+\+Read\+Pin} (\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
void \textbf{ HAL\+\_\+\+GPIO\+\_\+\+Write\+Pin} (\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin, \textbf{ GPIO\+\_\+\+Pin\+State} Pin\+State)
\item 
void \textbf{ HAL\+\_\+\+GPIO\+\_\+\+Toggle\+Pin} (\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+GPIO\+\_\+\+Lock\+Pin} (\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
void \textbf{ HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+IRQHandler} (uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
void \textbf{ HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+Rising\+\_\+\+Callback} (uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
void \textbf{ HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+Falling\+\_\+\+Callback} (uint16\+\_\+t GPIO\+\_\+\+Pin)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of GPIO HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 