.device LFE5U-45F

.comment Part: LFE5U-45F-6CABGA381

.tile CIB_R10C10:CIB_EBR
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 JF7
arc: E3_H06E0303 JF6
arc: H00R0100 H02E0701
arc: JC0 W1_H02E0401
arc: JC1 V02S0401
arc: JC2 H00R0100
arc: JC3 W1_H02E0601
arc: JC4 H02E0401
arc: JC5 H02E0601
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C11:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF3
arc: E1_H02E0601 JF6
arc: E3_H06E0003 JF0
arc: E3_H06E0103 JF1
arc: E3_H06E0203 JF4
arc: H00R0000 N1_V02S0401
arc: JA1 E1_H02W0501
arc: JA3 N1_V02S0501
arc: JA7 H00R0000
arc: JC0 H02W0401
arc: JC2 H02W0601
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V02N0201 E1_H02W0201
arc: V01S0100 N3_V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C12:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: JA1 H02W0701
arc: JA5 V02S0301
arc: JA7 E1_H02W0501
arc: JC0 N1_V02S0401
arc: JC4 H02W0601
arc: JC6 H02W0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N3_V06N0003 W3_H06E0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C13:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 JF0
arc: E3_H06E0103 JF1
arc: E3_H06E0203 JF4
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 H02W0301
arc: H01W0000 JF3
arc: JA1 V02S0501
arc: JA3 H02W0701
arc: JA7 N1_V02S0101
arc: JC0 E1_H02W0401
arc: JC2 H00L0100
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0101 JF5
arc: N1_V02N0501 JF7
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 S3_V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C14:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0001 V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H01W0100 E3_H06W0303
arc: JA1 H02W0501
arc: JA5 V02S0101
arc: JA7 H02E0701
arc: JC0 W1_H02E0401
arc: JC4 V00T0100
arc: JC6 V00B0100
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C15:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 JF2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 JF7
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: JA1 W1_H02E0501
arc: JA3 H02E0701
arc: JA7 N1_V02S0101
arc: JC0 V02N0401
arc: JC2 H00L0000
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF4
arc: N1_V02N0601 JF6
arc: N3_V06N0003 JF3
arc: N3_V06N0303 JF5
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C16:CIB_EBR
arc: E1_H01E0001 JF0
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 N1_V02S0701
arc: JA1 H02E0501
arc: JA5 W1_H02E0501
arc: JA7 E1_H02W0701
arc: JC0 H00R0100
arc: JC4 H01E0001
arc: JC6 H02E0401
arc: N1_V01N0001 JF2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 JF1
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0303 N3_V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C17:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF6
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 JF7
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 JF5
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C18:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF0
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H01W0100 JF4
arc: JA1 H02W0501
arc: JA3 V02N0701
arc: JA7 V02N0101
arc: JC0 V02N0401
arc: JC2 H00L0000
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF1
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 JF2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E1_H02W0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C19:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02W0701
arc: JC0 H00L0100
arc: JC1 V02S0401
arc: JC2 W1_H02E0401
arc: JC3 H00R0100
arc: JC4 H02E0401
arc: JC5 E1_H02W0401
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 JF7
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0001 V06N0003
arc: W1_H02W0501 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C20:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF6
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: H01W0000 JF3
arc: H01W0100 JF0
arc: JA1 E1_H02W0501
arc: JA3 N1_V02S0701
arc: JA7 N1_V02S0101
arc: JC0 H02W0601
arc: JC2 V02N0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 JF4
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 JF2
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C21:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: JA1 V02S0701
arc: JA5 V02S0101
arc: JA7 V00T0100
arc: JC0 N1_V02S0401
arc: JC4 H02E0601
arc: JC6 V02S0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V01N0001
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C22:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0101 JF3
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 JF4
arc: E3_H06E0303 JF6
arc: JA1 H02W0501
arc: JA3 W1_H02E0701
arc: JA7 V00T0100
arc: JC0 H02E0601
arc: JC2 E1_H02W0601
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0101 JF5
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 JF1
arc: N1_V02N0201 JF2
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 JF7
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H02W0601
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C23:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V01N0101
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: H00R0000 H02W0401
arc: JA1 W1_H02E0701
arc: JA5 H02W0701
arc: JA7 H00R0000
arc: JC0 W1_H02E0401
arc: JC4 H02E0601
arc: JC6 E1_H02W0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 V01N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C24:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 JF3
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 JF4
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0401
arc: H01W0000 W3_H06E0103
arc: JA1 H00R0000
arc: JA3 H02E0701
arc: JA7 V02N0301
arc: JC0 V02N0601
arc: JC2 H00L0100
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 JF2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C25:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF0
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: H01W0000 JF2
arc: JA1 H02E0701
arc: JA5 V00B0000
arc: JA7 E1_H01W0000
arc: JC0 H02E0401
arc: JC4 V00B0100
arc: JC6 V00T0100
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0301
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C26:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 JF5
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 JF7
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 JF6
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C27:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: JA1 W1_H02E0701
arc: JA3 H02E0501
arc: JA7 V02N0301
arc: JC0 V02N0601
arc: JC2 H02W0601
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 JF1
arc: N1_V02N0201 JF0
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 JF4
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C28:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0301
arc: H00R0100 H02E0501
arc: JC0 H00R0100
arc: JC1 E1_H02W0601
arc: JC2 H00L0100
arc: JC3 H00L0000
arc: JC4 V00B0100
arc: JC5 H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 JF6
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0701
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C29:CIB_EBR
arc: E1_H01E0101 JF6
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 H02E0501
arc: H01W0000 JF4
arc: H01W0100 JF2
arc: JA1 H02E0701
arc: JA3 V00B0000
arc: JA7 N1_V02S0301
arc: JC0 W1_H02E0601
arc: JC2 H00R0100
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF0
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 JF3
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 JF1
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 JF5
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: V00B0000 H02E0601
arc: W1_H02W0601 E1_H02W0301
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C30:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: H00L0100 H02W0301
arc: JA1 H00L0100
arc: JA5 V02S0101
arc: JA7 H02E0701
arc: JC0 N1_V02S0401
arc: JC4 H02W0401
arc: JC6 V02N0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C31:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF2
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0301
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF1
arc: JA1 V02S0501
arc: JA3 N1_V02S0501
arc: JA7 H00L0000
arc: JC0 H00L0100
arc: JC2 E1_H02W0401
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 JF3
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 JF4
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0203 V06N0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C32:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: H00L0000 H02W0201
arc: JA1 H00L0000
arc: JA5 V02S0301
arc: JA7 V02N0301
arc: JC0 W1_H02E0401
arc: JC4 V00T0100
arc: JC6 V00T0000
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N1_V02S0201
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C33:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 JF5
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 JF7
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0001
arc: JA1 W1_H02E0701
arc: JA3 V00B0000
arc: JA7 H00L0000
arc: JC0 V02N0601
arc: JC2 W1_H02E0601
arc: JCE1 E1_H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 JF3
arc: N3_V06N0203 JF4
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 N1_V02S0201
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N1_V01S0100
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C34:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF1
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 H02E0201
arc: JA1 H00L0000
arc: JA5 W1_H02E0501
arc: JA7 V00T0100
arc: JC0 H02E0601
arc: JC4 H02E0401
arc: JC6 V00B0100
arc: N1_V02N0001 JF0
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C35:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 W1_H02E0601
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 JF5
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 JF4
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02E0501
arc: W1_H02W0101 V02S0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C36:CIB_EBR
arc: E1_H01E0101 JF1
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 H01E0101
arc: H01W0000 JF4
arc: JA1 H02W0701
arc: JA3 V02N0701
arc: JA7 V00T0100
arc: JC0 H02W0601
arc: JC2 E1_H01W0000
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF0
arc: N1_V01N0101 JF2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 JF3
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 JF3
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: V00T0100 W1_H02E0101
arc: W3_H06W0003 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C37:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 H01E0101
arc: H01W0000 W3_H06E0103
arc: JC0 E1_H02W0601
arc: JC1 V02S0601
arc: JC2 H02E0601
arc: JC3 H02E0401
arc: JC4 W1_H02E0601
arc: JC5 V00T0100
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: V00T0100 W1_H02E0301
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C38:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF2
arc: E1_H02E0001 E3_H06W0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H01W0000 JF1
arc: H01W0100 JF3
arc: JA1 H00R0000
arc: JA3 H00L0100
arc: JA7 N1_V02S0301
arc: JC0 H00L0000
arc: JC2 V02S0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF4
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 JF6
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C39:CIB_EBR
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 W1_H02E0601
arc: JA1 H00R0000
arc: JA5 V02S0101
arc: JA7 E1_H01W0000
arc: JC0 V02S0401
arc: JC4 S1_V02N0201
arc: JC6 V02S0001
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C3:CIB_EBR
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C40:CIB_EBR
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E3_H06W0303
arc: W1_H02W0201 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R10C41:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 W1_H02E0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R10C42:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 V06S0203
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: H01W0000 JF0
arc: JA1 H02E0701
arc: JA3 V00T0000
arc: JA7 V02N0301
arc: JC0 H02E0601
arc: JC2 H00L0000
arc: JCE1 H00L0100
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF4
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF3
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 JF6
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 JF1
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 H02E0201
arc: V01S0100 JF1
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0701 JF7
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C43:CIB_EBR
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 W1_H02E0401
arc: JA1 H00R0000
arc: JA5 H02E0701
arc: JA7 H02W0701
arc: JC0 H02E0401
arc: JC4 E1_H02W0601
arc: JC6 V00T0000
arc: N1_V02N0201 JF0
arc: V00T0000 H02E0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C44:CIB_EBR
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 JF6
arc: JA1 V02S0501
arc: JA3 V00B0000
arc: JA7 N1_V02S0301
arc: JC0 E1_H02W0401
arc: JC2 V02S0601
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF3
arc: N1_V01N0101 JF5
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 JF7
arc: N1_V02N0601 E3_H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 JF2
arc: W1_H02W0401 JF4
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C45:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: H01W0000 JF2
arc: H01W0100 JF0
arc: JA1 W1_H02E0501
arc: JA5 V00T0000
arc: JA7 H02E0701
arc: JC0 H00R0100
arc: JC4 E1_H02W0601
arc: JC6 V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 JF1
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 V02S0401
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C46:CIB_EBR
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 H01E0001
arc: H01W0000 JF7
arc: H01W0100 JF4
arc: N1_V01N0101 JF5
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0303 JF6
arc: W1_H02W0401 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C47:CIB_EBR
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 W1_H02E0301
arc: H01W0000 JF0
arc: H01W0100 E3_H06W0303
arc: JA1 H02E0501
arc: JA3 N1_V02S0701
arc: JA7 N1_V02S0301
arc: JC0 H00L0100
arc: JC2 H02E0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V02N0001 JF2
arc: N1_V02N0301 JF3
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF4
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C48:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: JC0 H02W0601
arc: JC1 H00R0100
arc: JC2 V02S0401
arc: JC3 E1_H02W0401
arc: JC4 E1_H01E0101
arc: JC5 H02W0401
arc: N1_V02N0401 JF6
arc: N1_V02N0601 E1_H02W0601
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 JF7
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C49:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H02E0501 E1_H01W0100
arc: H01W0000 JF6
arc: H01W0100 JF1
arc: JA1 H02W0501
arc: JA3 W1_H02E0701
arc: JA7 V00T0100
arc: JC0 W1_H02E0601
arc: JC2 W1_H02E0401
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF2
arc: N1_V02N0001 JF0
arc: V00T0100 W1_H02E0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 JF4
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C4:CIB_EBR
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0501
arc: JA1 H01E0001
arc: JA3 E1_H02W0701
arc: JA5 V02N0301
arc: JA7 H00R0000
arc: JC0 H00R0100
arc: JC2 V02S0401
arc: JC4 H02W0601
arc: JC6 H02W0401
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 H02W0201
arc: JLSR1 V00B0100
arc: N3_V06N0003 JF0
arc: V00B0100 V02N0101
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C50:CIB_EBR
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: JA1 H02W0701
arc: JA5 W1_H02E0701
arc: JA7 H02E0501
arc: JC0 H02W0601
arc: JC4 V00B0100
arc: JC6 W1_H02E0401
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 H01E0001
arc: V00B0100 H02W0501
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C51:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H01W0000 JF3
arc: H01W0100 JF6
arc: JA1 H02E0501
arc: JA3 V00B0000
arc: JA7 N1_V02S0301
arc: JC0 H02W0401
arc: JC2 H00L0000
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF2
arc: N1_V01N0101 JF5
arc: N1_V02N0101 JF1
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 JF4
arc: V00B0000 N1_V02S0201
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 JF7
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C52:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: JA1 H00L0000
arc: JA5 H02E0701
arc: JA7 W1_H02E0701
arc: JC0 H02E0601
arc: JC4 V00B0100
arc: JC6 V00T0100
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: V00B0100 H02E0501
arc: V00T0100 H02E0101
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C53:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W1_H02E0101
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF4
arc: JA1 H00R0000
arc: JA3 N1_V02S0701
arc: JA7 N1_V02S0301
arc: JC0 H00L0100
arc: JC2 V02S0401
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF3
arc: N1_V02N0001 JF2
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 JF7
arc: N1_V02N0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C54:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: H01W0000 JF2
arc: H01W0100 E3_H06W0303
arc: JA1 H02W0501
arc: JA5 V02S0301
arc: JA7 W1_H02E0701
arc: JC0 H02E0601
arc: JC4 V00B0100
arc: JC6 H02E0401
arc: N1_V01N0001 JF1
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 JF0
arc: N1_V02N0401 H01E0001
arc: V00B0100 H02E0501
arc: W1_H02W0101 V02S0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C55:CIB_EBR
arc: H01W0000 E3_H06W0103
arc: H01W0100 JF4
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF5
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 JF6
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C56:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF0
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 JF2
arc: H01W0100 JF4
arc: JA1 V02S0701
arc: JA3 N1_V02S0701
arc: JA7 N1_V02S0301
arc: JC0 E1_H01W0000
arc: JC2 V02S0401
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V02N0101 JF3
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C57:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: H01W0100 JF7
arc: JC0 H02W0601
arc: JC1 V02S0601
arc: JC2 V02S0401
arc: JC3 H02E0601
arc: JC4 V02S0001
arc: JC5 E1_H01E0101
arc: N1_V01N0001 JF6
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C58:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF1
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02E0101
arc: H01W0000 JF4
arc: H01W0100 JF6
arc: JA1 W1_H02E0501
arc: JA3 W1_H02E0701
arc: JA7 N1_V02S0301
arc: JC0 H00L0100
arc: JC2 H02W0401
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V02N0001 JF2
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C59:CIB_EBR
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: JA1 W1_H02E0701
arc: JA5 H02W0501
arc: JA7 H02E0501
arc: JC0 W1_H02E0601
arc: JC4 V00B0100
arc: JC6 V00T0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E3_H06W0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0401 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C5:CIB_EBR
arc: E1_H02E0201 N1_V02S0201
arc: H00L0000 V02S0001
arc: JA1 W1_H02E0701
arc: JA5 W1_H02E0501
arc: JA7 S1_V02N0301
arc: JC0 H00L0000
arc: JC4 H02W0401
arc: JC6 E1_H02W0601
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C60:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: H00R0000 W1_H02E0601
arc: H01W0000 JF6
arc: H01W0100 JF7
arc: JA1 H00R0000
arc: JA3 H02E0501
arc: JA7 N1_V02S0301
arc: JC0 H02E0401
arc: JC2 E1_H02W0401
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF1
arc: N1_V02N0101 JF3
arc: N1_V02N0201 JF2
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 JF4
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C61:CIB_EBR
arc: H01W0100 JF0
arc: JA1 W1_H02E0701
arc: JA5 H02E0501
arc: JA7 H02W0501
arc: JC0 W1_H02E0601
arc: JC4 V00T0100
arc: JC6 H02E0401
arc: N1_V02N0401 E3_H06W0203
arc: V00T0100 W1_H02E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C62:CIB_EBR
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02S0601
arc: H01W0000 JF4
arc: H01W0100 JF7
arc: JA1 H00R0000
arc: JA3 V00B0000
arc: JA7 N1_V02S0301
arc: JC0 H02W0401
arc: JC2 V02S0401
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N1_V01N0001 JF3
arc: N1_V02N0201 JF2
arc: N1_V02N0401 JF6
arc: S1_V02S0101 E3_H06W0103
arc: V00B0000 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C63:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 JF1
arc: H01W0100 JF2
arc: JA1 H02W0501
arc: JA5 V02S0301
arc: JA7 V00T0100
arc: JC0 V02S0601
arc: JC4 H02W0401
arc: JC6 V02S0201
arc: V00T0100 H02E0101
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C64:CIB_EBR
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 JF4
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 JF5
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C65:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W1_H02E0401
arc: H01W0000 JF4
arc: H01W0100 JF0
arc: JA1 W1_H02E0701
arc: JA3 N1_V02S0701
arc: JA7 N1_V02S0301
arc: JC0 W1_H02E0401
arc: JC2 W1_H02E0601
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
arc: N3_V06N0203 E3_H06W0203
arc: W3_H06W0103 JF1
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C66:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: JC0 W1_H02E0401
arc: JC1 V02S0601
arc: JC2 H02E0401
arc: JC3 E1_H02W0401
arc: JC4 H02E0601
arc: JC5 V00B0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
arc: V00B0100 W1_H02E0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C67:CIB_EBR
arc: E1_H01E0001 JF3
arc: H00L0000 W1_H02E0001
arc: H01W0000 JF0
arc: H01W0100 JF1
arc: JA1 H00L0000
arc: JA3 W1_H02E0701
arc: JA7 N1_V02S0301
arc: JC0 E1_H02W0401
arc: JC2 E1_H01W0000
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0000
arc: N3_V06N0303 JF6
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF4
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C68:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: JA1 H02W0501
arc: JA5 W1_H02E0501
arc: JA7 H02W0701
arc: JC0 W1_H02E0401
arc: JC4 W1_H02E0601
arc: JC6 H02W0601
arc: N1_V02N0201 H01E0001
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C69:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0001
arc: H01W0000 JF6
arc: H01W0100 JF2
arc: JA1 H00L0000
arc: JA3 H02E0501
arc: JA7 N1_V02S0301
arc: JC0 E1_H02W0401
arc: JC2 H02E0401
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0000
arc: N1_V01N0101 JF1
arc: N1_V02N0001 JF0
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 JF4
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 JF3
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF5
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C6:CIB_EBR
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 JF3
arc: E3_H06E0103 JF2
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: JA1 N1_V02S0501
arc: JA3 V00B0000
arc: JA5 E1_H02W0701
arc: JA7 H00L0000
arc: JB3 V02S0101
arc: JC0 H00L0100
arc: JC2 H02W0401
arc: JC6 V00T0100
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JD2 H02E0201
arc: JLSR1 V00B0100
arc: N1_V02N0401 S3_V06N0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R10C70:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 H01E0001
arc: H00L0100 H02E0101
arc: JA1 H02E0501
arc: JA5 V02S0301
arc: JA7 W1_H02E0701
arc: JC0 H00L0100
arc: JC4 V00T0000
arc: JC6 H02E0401
arc: V00T0000 H02E0201
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R10C71:CIB_EBR
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: H01W0100 JF3
arc: JA1 H00R0000
arc: JA3 V00T0000
arc: JA7 N1_V02S0101
arc: JC0 H00R0100
arc: JC2 H02E0401
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: N1_V02N0201 H01E0001
arc: N3_V06N0103 JF2
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF6
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF5
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C72:CIB_EBR
arc: E1_H02E0101 V02S0101
arc: H01W0100 JF1
arc: JA1 H02E0501
arc: JA5 V02S0301
arc: JA7 W1_H02E0701
arc: JC0 H02E0401
arc: JC4 V00T0100
arc: JC6 W1_H02E0601
arc: N3_V06N0103 JF2
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02S0101
arc: W3_H06W0003 JF0
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C73:CIB_EBR
arc: E1_H02E0601 W1_H02E0301
arc: H01W0000 JF4
arc: H01W0100 JF7
arc: N1_V01N0101 JF5
arc: W3_H06W0303 JF6
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C74:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: JA1 E1_H01E0001
arc: JA3 N1_V02S0701
arc: JA7 N1_V02S0101
arc: JC0 H02W0401
arc: JC2 V02S0401
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R10C75:CIB_EBR
arc: JC0 W1_H02E0601
arc: JC1 V02S0401
arc: JC2 E1_H01W0000
arc: JC3 H02E0401
arc: JC4 V02S0201
arc: JC5 H02W0401
arc: W1_H02W0401 W3_H06E0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R10C76:CIB_EBR
arc: H01W0000 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203

.tile CIB_R10C7:CIB_EBR
arc: E1_H02E0501 V06S0303
arc: H00L0000 S1_V02N0001
arc: JA1 H00L0000
arc: JA5 H02W0501
arc: JA7 E1_H02W0501
arc: JC0 S1_V02N0601
arc: JC4 E1_H02W0401
arc: JC6 H02E0601
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R10C8:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 JF7
arc: E3_H06E0303 JF6
arc: N1_V01N0001 JF5
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R10C9:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF3
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 JF2
arc: E3_H06E0203 JF4
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: JA1 W1_H02E0501
arc: JA3 H02E0501
arc: JA7 H02E0701
arc: JC0 V02N0401
arc: JC2 H00L0000
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: N1_V02N0301 JF1
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R11C1:CIB_LR
arc: JA0 E1_H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R13C89:CIB_LR
arc: S3_V06S0303 H06E0303

.tile CIB_R14C1:CIB_LR
arc: E1_H02E0201 E3_H06W0103
arc: S1_V02S0701 E3_H06W0203

.tile CIB_R15C1:CIB_LR
arc: S3_V06S0203 H06W0203

.tile CIB_R16C1:CIB_LR
arc: E1_H02E0601 E3_H06W0303
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R16C89:CIB_LR
arc: W3_H06W0303 JQ5

.tile CIB_R18C1:CIB_LR
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 V06S0203

.tile CIB_R19C89:CIB_LR
arc: V01S0100 N3_V06S0303

.tile CIB_R1C11:CIB
arc: S1_V02S0201 H02W0201

.tile CIB_R1C12:CIB
arc: S1_V02S0001 S3_V06N0003
arc: W1_H02W0201 V01N0001

.tile CIB_R1C13:CIB
arc: S1_V02S0301 V01N0101

.tile CIB_R1C15:CIB
arc: S3_V06S0003 JQ0

.tile CIB_R1C16:CIB
arc: JA0 V02N0501
arc: S1_V02S0501 V01N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C18:CIB
arc: S1_V02S0601 H02W0601

.tile CIB_R1C19:CIB
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 V01N0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 V01N0001

.tile CIB_R1C21:CIB
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: V01S0000 S3_V06N0103

.tile CIB_R1C22:CIB
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: W3_H06W0003 S3_V06N0003

.tile CIB_R1C23:CIB
arc: S1_V02S0001 V01N0001

.tile CIB_R1C24:CIB
arc: S1_V02S0401 V01N0001

.tile CIB_R1C25:CIB
arc: S1_V02S0501 V01N0101

.tile CIB_R1C26:CIB
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203

.tile CIB_R1C28:CIB
arc: S1_V02S0401 H06W0203

.tile CIB_R1C31:CIB
arc: W3_H06W0203 E1_H01W0000

.tile CIB_R1C32:CIB
arc: H01W0000 E3_H06W0103

.tile CIB_R1C38:CIB
arc: E1_H02E0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R1C40:CIB
arc: E1_H02E0701 W1_H02E0701

.tile CIB_R1C41:CIB
arc: E1_H02E0601 V02N0601

.tile CIB_R1C42:CIB
arc: E1_H02E0701 S3_V06N0203
arc: JA0 W1_H02E0701
arc: S3_V06S0003 E3_H06W0003
enum: CIB.JB0MUX 0

.tile CIB_R1C43:CIB
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 W1_H02E0601
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C44:CIB
arc: W3_H06W0003 JQ0

.tile CIB_R1C45:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C48:CIB
arc: JD7 E1_H01W0100
arc: W3_H06W0003 JQ0

.tile CIB_R1C49:CIB
arc: H01W0100 W3_H06E0303

.tile CIB_R1C8:CIB
arc: S1_V02S0401 V01N0001

.tile CIB_R20C89:CIB_LR
arc: S1_V02S0701 N1_V01S0100

.tile CIB_R22C10:CIB_DSP
arc: W1_H02W0401 N3_V06S0203

.tile CIB_R22C11:CIB_DSP
arc: N1_V02N0201 S1_V02N0201

.tile CIB_R22C13:CIB_DSP
arc: N1_V02N0701 N3_V06S0203

.tile CIB_R22C17:CIB_DSP
arc: E1_H02E0201 V06S0103
arc: N1_V02N0401 JQ6
arc: N1_V02N0501 JQ7
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5

.tile CIB_R22C18:CIB_DSP
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: N1_V02N0001 JQ0
arc: N1_V02N0201 JQ2
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 JQ7
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0

.tile CIB_R22C19:CIB_DSP
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 JQ6
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V06S0203
arc: JB6 N1_V02S0701
arc: JB7 N1_V02S0501
arc: JD6 W1_H02E0201
arc: JD7 S1_V02N0601
arc: N1_V02N0201 JQ0
arc: N1_V02N0301 JQ1
arc: N1_V02N0501 JQ7
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ2
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R22C20:CIB_DSP
arc: E1_H02E0201 W1_H02E0201
arc: H00R0100 H02E0701
arc: JB0 H00R0100
arc: JB1 V00T0000
arc: JB3 S1_V02N0301
arc: JB5 W1_H02E0301
arc: JB7 H02E0301
arc: JD0 V02S0201
arc: JD1 V00B0100
arc: JD2 E1_H02W0001
arc: JD4 W1_H02E0001
arc: JD6 N1_V02S0601
arc: JLSR1 V00T0100
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 N3_V06S0203
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0

.tile CIB_R22C21:CIB_DSP
arc: H00L0000 N1_V02S0201
arc: JB1 E1_H02W0101
arc: JB3 V02S0301
arc: JB5 H00L0000
arc: JCE3 W1_H02E0101
arc: JD0 V00B0100
arc: JD2 H02E0201
arc: JD4 N1_V02S0401
arc: JLSR0 V00T0100
arc: JLSR1 V00T0100
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 E1_H02W0701
arc: V00T0100 W1_H02E0101
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R22C22:CIB_DSP
arc: N1_V02N0001 N3_V06S0003
arc: W1_H02W0001 S1_V02N0001

.tile CIB_R22C23:CIB_DSP
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0701 N1_V01S0100

.tile CIB_R22C24:CIB_DSP
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701

.tile CIB_R22C25:CIB_DSP
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: W1_H02W0101 N1_V02S0101

.tile CIB_R22C26:CIB_DSP
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R22C27:CIB_DSP
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R22C28:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R22C29:CIB_DSP
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C2:CIB_DSP
arc: N1_V02N0701 E1_H02W0701

.tile CIB_R22C30:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C31:CIB_DSP
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R22C32:CIB_DSP
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R22C33:CIB_DSP
arc: S3_V06S0203 N1_V01S0000

.tile CIB_R22C34:CIB_DSP
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R22C3:CIB_DSP
arc: E1_H02E0001 N3_V06S0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100

.tile CIB_R22C42:CIB_DSP
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R22C44:CIB_DSP
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R22C45:CIB_DSP
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R22C4:CIB_DSP
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R22C5:CIB_DSP
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 H02E0401

.tile CIB_R22C6:CIB_DSP
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203

.tile CIB_R22C7:CIB_DSP
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203

.tile CIB_R22C89:CIB_LR_S
arc: JA3 N1_V02S0701
enum: CIB.JB3MUX 0

.tile CIB_R22C8:CIB_DSP
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401

.tile CIB_R22C9:CIB_DSP
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0301 N3_V06S0003

.tile CIB_R25C89:CIB_LR
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R31C89:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R34C18:CIB_EBR
arc: E1_H02E0001 V02S0001

.tile CIB_R34C19:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0303 JF6
arc: JD6 H02E0001
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C20:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: JA1 H00L0000
arc: JA3 H02W0501
arc: JA5 H02W0701
arc: JA7 V02S0101
arc: JC0 H00L0100
arc: JC2 H02W0401
arc: JC4 V00T0000
arc: JC6 H02E0401
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00B0100
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C21:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: JA1 S1_V02N0501
arc: JA5 V00T0000
arc: JA7 H02E0701
arc: JC0 W1_H02E0601
arc: JC4 H02E0401
arc: JC6 V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C22:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 JF0
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: JA1 H00L0000
arc: JA3 H02E0701
arc: JA5 V00T0000
arc: JA7 H02W0501
arc: JC0 H00L0100
arc: JC2 H02E0601
arc: JC4 H02W0401
arc: JC6 V02S0001
arc: JCE1 H02W0101
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JLSR1 H02W0301
arc: V00T0000 H02W0001
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C23:CIB_EBR
arc: JA1 S1_V02N0501
arc: JA5 W1_H02E0501
arc: JA7 S1_V02N0301
arc: JC0 H02E0401
arc: JC4 N1_V02S0201
arc: JC6 V00T0100
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C24:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 JF3
arc: E3_H06E0103 JF2
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: JA1 N1_V02S0501
arc: JA3 V02S0501
arc: JA5 N1_V02S0101
arc: JA7 H02W0501
arc: JB3 E1_H02W0101
arc: JC0 H00L0100
arc: JC2 V02N0401
arc: JC6 V02S0001
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0000
arc: JD2 V00B0100
arc: JLSR1 E1_H02W0301
arc: V00B0100 E1_H02W0701
arc: V01S0000 N3_V06S0103
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C25:CIB_EBR
arc: E1_H02E0601 V06S0303
arc: JA1 S1_V02N0701
arc: JA5 H02E0701
arc: JA7 H02E0501
arc: JC0 S1_V02N0401
arc: JC4 H02E0401
arc: JC6 H02E0601
arc: N3_V06N0303 W3_H06E0303
arc: W1_H02W0501 V06S0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C26:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: JD4 V00B0000
arc: N3_V06N0203 JF4
arc: V00B0000 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02S0701
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R34C27:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: JA1 H00R0000
arc: JA3 V02S0501
arc: JA5 V02S0301
arc: JA7 V00T0100
arc: JC0 H00R0100
arc: JC2 V02S0401
arc: JC4 N1_V02S0201
arc: JC6 W1_H02E0601
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 H02E0301
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C28:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: H00R0100 H02W0701
arc: JC0 W1_H02E0401
arc: JC1 W1_H02E0601
arc: JC2 H02E0601
arc: JC3 S1_V02N0401
arc: JC4 S1_V02N0201
arc: JC5 H02E0401
arc: JD6 H00R0100
arc: JD7 H02W0001
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 JF7
arc: N3_V06N0303 JF6
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R34C29:CIB_EBR
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 W1_H02E0101
arc: JA1 H02E0501
arc: JA3 W1_H02E0701
arc: JA5 N1_V02S0101
arc: JA7 V00T0100
arc: JC0 H02E0401
arc: JC2 H00L0100
arc: JC6 V02S0001
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00B0000
arc: N3_V06N0203 H06W0203
arc: V00B0000 N1_V02S0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C30:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: JA1 S1_V02N0501
arc: JA5 H02E0501
arc: JA7 H02E0701
arc: JC0 H02E0401
arc: JC4 V02S0201
arc: JC6 N1_V02S0001
arc: N1_V02N0001 W3_H06E0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 W3_H06E0103
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C31:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: JA1 N1_V02S0701
arc: JA3 V00T0000
arc: JA5 N1_V02S0301
arc: JA7 V02S0101
arc: JB1 H02W0101
arc: JC0 V02S0601
arc: JC2 E1_H02W0601
arc: JC6 V02S0201
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: JD0 H00R0000
arc: JLSR1 H02W0501
arc: N3_V06N0003 JF0
arc: N3_V06N0103 JF1
arc: V00T0000 H02W0001
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C32:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: JA1 H02E0501
arc: JA5 V00T0000
arc: JA7 H02E0701
arc: JC0 S1_V02N0601
arc: JC4 W1_H02E0401
arc: JC6 N1_V02S0001
arc: N3_V06N0103 E3_H06W0103
arc: V00T0000 V02S0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C33:CIB_EBR
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: H01W0000 JF2
arc: JA1 V02S0501
arc: JA3 H00L0100
arc: JA5 V02S0301
arc: JA7 N1_V02S0301
arc: JC0 N1_V02S0401
arc: JC2 H00L0000
arc: JC4 N1_V02S0001
arc: JC6 V00T0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0000
arc: JD2 H00R0000
arc: JLSR1 V00B0000
arc: V00B0000 V02N0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0601 V02S0601
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C34:CIB_EBR
arc: JA1 H02E0701
arc: JA5 V00B0000
arc: JA7 W1_H02E0501
arc: JC0 S1_V02N0401
arc: JC4 W1_H02E0601
arc: JC6 H02E0401
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 N1_V02S0001
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C35:CIB_EBR
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R34C36:CIB_EBR
arc: W3_H06W0003 E3_H06W0003

.tile CIB_R34C38:CIB_EBR
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R34C40:CIB_EBR
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R34C41:CIB_EBR
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100

.tile CIB_R34C42:CIB_EBR
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: JA1 V02N0501
arc: JA3 V00B0000
arc: JA5 V02S0301
arc: JA7 H00L0000
arc: JC0 H02E0401
arc: JC2 N1_V01S0100
arc: JC4 N1_V02S0001
arc: JC6 V00T0000
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JD0 V00B0100
arc: JLSR1 H02E0301
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 JF0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C43:CIB_EBR
arc: E1_H02E0601 S1_V02N0601
arc: JA1 H02E0701
arc: JA5 H02E0501
arc: JA7 W1_H02E0501
arc: JC0 S1_V02N0601
arc: JC4 W1_H02E0601
arc: JC6 H02E0401
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C44:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02W0201
arc: JA1 H00L0000
arc: JA3 H02W0701
arc: JA5 H02W0501
arc: JA7 V02S0101
arc: JC0 N1_V02S0601
arc: JC2 H02W0601
arc: JC4 V00T0100
arc: JC6 V00T0000
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JD2 V02N0001
arc: JLSR1 V00B0100
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W3_H06W0103 JF2
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C45:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: JA1 S1_V02N0501
arc: JA5 V00T0000
arc: JA7 H02E0501
arc: JC0 W1_H02E0601
arc: JC4 V00T0100
arc: JC6 V02S0001
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R34C46:CIB_EBR
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: JD4 W1_H02E0001
arc: W3_H06W0203 JF4
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R34C47:CIB_EBR
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 W1_H02E0201
arc: JA1 H00L0000
arc: JA3 W1_H02E0701
arc: JA5 W1_H02E0501
arc: JA7 H02E0701
arc: JC0 N1_V02S0601
arc: JC2 W1_H02E0601
arc: JC4 V00T0100
arc: JC6 V02S0001
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0000
arc: JLSR1 V00B0100
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C48:CIB_EBR
arc: JC0 W1_H02E0401
arc: JC1 N1_V02S0601
arc: JC2 H02E0401
arc: JC3 S1_V02N0401
arc: JC4 W1_H02E0601
arc: JC5 S1_V02N0001
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R34C7:CIB_EBR
arc: V01S0100 S3_V06N0303

.tile CIB_R38C1:CIB_LR
arc: JD7 S1_V02N0401

.tile CIB_R3C1:CIB_LR
arc: E1_H02E0201 E1_H01W0000

.tile CIB_R40C1:CIB_LR
arc: N1_V02N0401 S3_V06N0203

.tile CIB_R46C1:CIB_LR_S
arc: E3_H06E0303 JQ5
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R46C7:CIB_DSP
arc: N3_V06N0303 W3_H06E0303

.tile CIB_R4C1:CIB_PLL0
arc: E1_H02E0401 E1_H01W0000

.tile CIB_R52C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R58C1:CIB_LR_S
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C89:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R64C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R70C11:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R70C13:CIB
arc: N1_V02N0201 JQ0

.tile CIB_R70C14:CIB
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R70C15:CIB
arc: N3_V06N0203 E1_H01W0000

.tile CIB_R70C16:CIB
arc: H01W0000 JQ0

.tile CIB_R70C1:CIB_LR_S
arc: N3_V06N0303 JF5

.tile CIB_R70C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C69:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C70:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C71:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C72:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C73:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C74:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C75:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C76:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C77:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C78:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C79:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R70C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R70C80:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R70C87:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C40:TMID_0
arc: G_TDCC0CLKI G_JTRQPCLKCIB1

.tile MIB_R0C42:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C43:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C44:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R0C45:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C48:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C87:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R10C12:EBR_SPINE_UL1
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C30:EBR_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R10C40:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0000
arc: G_ULPCLK1 G_HPFE0000

.tile MIB_R10C41:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0000
arc: G_URPCLK1 G_HPFE0000

.tile MIB_R10C50:EBR_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R10C77:EBR_SPINE_UR1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R10C90:BANKREF2
enum: BANK.VCCIO 3V3

.tile MIB_R11C0:PICL0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R12C0:PICL1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R15C0:PICL1_DQS0
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R15C90:PICR1_DQS0
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R16C0:PICL2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R16C90:PICR2_DQS1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C15:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C42:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C43:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C44:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C45:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C48:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R21C90:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R22C90:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R30C90:PICR1_DQS3
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R31C90:PICR2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R34C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R45C0:PICL1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R46C0:MIB_CIB_LR
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R58C12:EBR_SPINE_LL1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R58C40:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0000
arc: G_LLPCLK1 G_HPFE0000

.tile MIB_R58C41:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0000
arc: G_LRPCLK1 G_HPFE0000

.tile MIB_R69C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R70C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R71C11:PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R71C13:PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R71C14:PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R71C16:PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R71C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R71C4:EFB0_PICB0
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile R11C10:PLC2
arc: E1_H02E0001 V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 H06W0003
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 W1_H02E0601
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02N0701
arc: A4 V00B0000
arc: A5 S1_V02N0301
arc: A6 V02N0101
arc: B0 S1_V02N0101
arc: B2 H02E0301
arc: B3 V02N0301
arc: B7 W1_H02E0301
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C11:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 E1_H01W0100
arc: S3_V06S0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: B2 E1_H01W0100
arc: C2 V02N0401
arc: CLK0 G_HPBX0100
arc: D2 F0
arc: E1_H01E0001 F2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 E1_H02W0501
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 F0
arc: V01S0000 F2
word: SLICEB.K0.INIT 0000000000001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C12:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: H00R0000 V02N0401
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E3_H06W0103
arc: V00T0000 H02W0001
arc: W1_H02W0401 W3_H06E0203
arc: A0 H01E0001
arc: A2 H02E0501
arc: A7 V02N0101
arc: B2 H00R0000
arc: B7 H02E0101
arc: C0 S1_V02N0401
arc: C2 H02E0401
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D2 H02W0001
arc: D7 V02N0601
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1010111100000000
word: SLICEB.K0.INIT 1010101000000011
word: SLICED.K1.INIT 1100000011000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C13:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 S3_V06N0003
arc: A3 N1_V02S0701
arc: A6 E1_H01W0000
arc: B6 V00T0000
arc: C3 E1_H02W0601
arc: C6 V02N0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D6 H02E0001
arc: E1_H02E0201 Q2
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: LSR1 V00T0100
arc: M2 W1_H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 F3
arc: S3_V06S0303 F6
arc: V00T0000 Q2
word: SLICED.K0.INIT 1111000100000001
word: SLICEB.K1.INIT 1010000010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C14:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: H00R0000 V02N0601
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: V00T0000 H02E0001
arc: W1_H02W0001 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A3 V00T0000
arc: A5 H02E0701
arc: B0 V02N0101
arc: B2 W1_H02E0101
arc: B3 H02W0301
arc: B5 V00B0100
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C5 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D5 H02E0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0501 F7
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: LSR0 H02E0501
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0001 F2
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0100 Q5
arc: V01S0100 F7
word: SLICEB.K1.INIT 1010000010110001
word: SLICEA.K0.INIT 0001000101010101
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000001100
word: SLICED.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C15:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: H00R0100 H02E0501
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 H01E0101
arc: V00T0000 H02W0001
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0501
arc: A3 F5
arc: A5 V00B0000
arc: A6 H02W0701
arc: A7 H00L0000
arc: B0 V01N0001
arc: B2 N1_V02S0301
arc: B5 V02N0501
arc: B6 V02N0701
arc: B7 V00B0000
arc: C0 F6
arc: C2 V02N0401
arc: C3 N1_V01N0001
arc: C5 E1_H02W0601
arc: C6 V02N0001
arc: C7 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 H02E0201
arc: D3 V02N0001
arc: D5 V01N0001
arc: D6 V01N0001
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 Q6
arc: H01W0000 F7
arc: LSR1 W1_H02E0501
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: V00B0000 Q6
arc: V01S0000 F2
arc: V01S0100 F2
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 0000010100001111
word: SLICEA.K0.INIT 0000000010110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0011000000000000
word: SLICED.K0.INIT 0000001100001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C16:PLC2
arc: E3_H06E0103 V06S0103
arc: H00L0000 H02E0001
arc: H00L0100 V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 E3_H06W0003
arc: V00T0100 V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A6 E1_H01W0000
arc: B0 V02N0301
arc: B1 V02N0301
arc: B6 V02N0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C6 E1_H01E0101
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D6 S1_V02N0601
arc: E1_H01E0101 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
word: SLICEA.K0.INIT 1101111101110111
word: SLICEA.K1.INIT 0001001101110111
word: SLICED.K0.INIT 0000001110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C17:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 V01N0101
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 V06N0103

.tile R11C18:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06W0203
arc: W1_H02W0201 V02N0201
arc: W3_H06W0103 E1_H02W0201
arc: A1 S1_V02N0701
arc: B1 S1_V02N0301
arc: C1 H02E0401
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: M0 H02W0601
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: N3_V06N0003 F0
arc: S3_V06S0003 Q3
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 0000111101001111
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R11C19:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 H02E0001
arc: H00R0100 W1_H02E0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 N1_V02S0701
arc: A4 F7
arc: A5 H02E0501
arc: A6 H02W0501
arc: B1 H02W0301
arc: B6 V02S0701
arc: B7 V01S0000
arc: C0 H00L0000
arc: C2 E1_H02W0401
arc: C4 H02E0601
arc: C5 E1_H02W0401
arc: C6 V00B0100
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 H02E0001
arc: D2 V02S0001
arc: D4 F2
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V02N0101 Q1
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1111101010101010
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1100110010101010
word: SLICED.K0.INIT 0001000010110000
word: SLICEC.K1.INIT 0000000000000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R11C20:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 W1_H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A7 E1_H01W0000
arc: B0 V00T0000
arc: B7 E1_H02W0101
arc: C0 H02E0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D7 N1_V02S0601
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111110000110000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C21:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0601 V06S0303
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0401 H02E0401
arc: S3_V06S0203 E3_H06W0203
arc: V00T0100 H02E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02W0701
arc: A2 W1_H02E0701
arc: A4 F5
arc: A6 W1_H02E0701
arc: B0 W1_H02E0301
arc: B2 S1_V02N0101
arc: B5 V02N0701
arc: B6 S1_V02N0701
arc: B7 S1_V02N0501
arc: C2 S1_V02N0601
arc: C4 E1_H02W0601
arc: C5 V00T0100
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 E1_H02W0201
arc: D4 H02W0001
arc: D5 H02E0201
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N3_V06N0303 F5
arc: S1_V02S0701 F7
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 1100111111000000
word: SLICED.K0.INIT 0010000010101000
word: SLICEB.K0.INIT 1000101000000010
word: SLICEA.K0.INIT 1010101011001100
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 0000000000111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R11C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 V06S0303
arc: A1 V02N0701
arc: A4 E1_H01W0000
arc: B1 V02S0101
arc: B2 V02N0301
arc: B3 H00L0000
arc: C1 E1_H02W0401
arc: C2 H02E0601
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D2 S1_V02N0001
arc: D3 E1_H02W0001
arc: D4 F0
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F0
arc: M0 E1_H02W0601
arc: M6 H02W0401
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: S3_V06S0003 F3
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C23:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: A1 E1_H02W0501
arc: A2 E1_H02W0701
arc: A3 V01N0101
arc: A7 H00R0000
arc: B1 E1_H02W0101
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B5 F3
arc: B7 E1_H02W0301
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 N1_V02S0601
arc: C5 E1_H01E0101
arc: C6 S1_V02N0001
arc: C7 H02E0401
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 H02W0201
arc: D3 V02N0201
arc: D5 E1_H01W0100
arc: D6 H00L0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q2
arc: N3_V06N0303 F6
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: W1_H02W0401 Q6
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0000111111111111
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R11C24:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 H06W0203
arc: V00T0000 H02W0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 S3_V06N0203
arc: A1 N1_V02S0501
arc: A3 V00B0000
arc: A6 E1_H01W0000
arc: B1 E1_H01W0100
arc: B2 H00L0000
arc: B3 H02E0101
arc: B4 S1_V02N0501
arc: B6 V00B0000
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C3 N1_V02S0401
arc: C4 V02N0001
arc: C6 V00T0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: D2 W1_H02E0001
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D6 N1_V02S0601
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR0 W1_H02E0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0201 Q2
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: V00B0000 Q4
arc: V00T0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0000000000000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C25:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 E1_H01W0100
arc: W3_H06W0303 V06N0303
arc: A0 V01N0101
arc: A6 V02N0101
arc: B1 V01N0001
arc: B3 V02S0301
arc: B5 S1_V02N0501
arc: B6 W1_H02E0301
arc: C0 H02E0601
arc: C1 V02S0601
arc: C3 H00L0100
arc: C5 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0001
arc: D3 H00R0000
arc: D5 V02S0601
arc: D6 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q5
arc: N3_V06N0303 F5
arc: S3_V06S0303 Q6
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1100110010101010
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R11C26:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 V06S0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0501
arc: A1 V02N0701
arc: A7 N1_V02S0101
arc: B1 V02N0101
arc: B2 H02E0301
arc: B7 H02E0101
arc: C0 V02S0601
arc: C1 H02E0401
arc: C2 V02S0601
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V00T0100
arc: D7 H01W0000
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0201 F0
arc: V01S0100 F7
arc: W1_H02W0101 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1001011000111100
word: SLICEB.K0.INIT 0000110000001100
word: SLICEA.K0.INIT 1111101000001010
word: SLICED.K1.INIT 0000000000010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R11C27:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A2 F5
arc: A3 V02N0501
arc: A5 N1_V02S0301
arc: A6 H00L0000
arc: B0 V02N0301
arc: B1 V02N0101
arc: B4 F3
arc: B6 F3
arc: C1 H02W0401
arc: C2 S1_V02N0401
arc: C3 N1_V01N0001
arc: C4 V01N0101
arc: C5 V02N0001
arc: C6 V01N0101
arc: CE0 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 F2
arc: D4 H02W0201
arc: D5 V01N0001
arc: D6 H00R0100
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q6
arc: E1_H02E0501 F5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0100 F2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F2
arc: N1_V02N0101 F1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 0101000000000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1110101011000000
word: SLICEC.K0.INIT 1111111111110011
word: SLICEA.K0.INIT 1000100000000000
word: SLICEB.K1.INIT 0000000000000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C28:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V01N0001
arc: H00L0000 V02S0001
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 H06W0203
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0701
arc: A1 E1_H02W0701
arc: A5 V02S0301
arc: A7 E1_H01W0000
arc: B0 N1_V02S0101
arc: B1 N1_V02S0301
arc: B6 E1_H02W0301
arc: C0 H00L0000
arc: C1 V02S0601
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C6 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02S0201
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H02E0001 F0
arc: E1_H02E0301 F3
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 H00R0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0301 F1
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V01S0000 F6
arc: V01S0100 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0010101000001010
word: SLICEC.K1.INIT 0000000010101010
word: SLICEA.K1.INIT 0000100001001100
word: SLICED.K0.INIT 1100000000000000
word: SLICED.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R11C29:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 S3_V06N0003
arc: A1 H01E0001
arc: A4 H02E0701
arc: B0 V00T0000
arc: B1 V01N0001
arc: B3 S1_V02N0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C4 E1_H02W0401
arc: C6 V02S0201
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D3 V02N0001
arc: D4 V02N0601
arc: D6 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00B0000 F6
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 0000010101010101
word: SLICED.K0.INIT 0000111111111111
word: SLICEA.K0.INIT 0000001100110011
word: SLICEA.K1.INIT 0000110001000100
word: SLICEB.K1.INIT 0011001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R11C2:PLC2
arc: V00B0000 V02N0201
arc: A0 V01N0101
arc: A1 V01N0101
arc: B1 V02N0101
arc: C0 E1_H02W0601
arc: C1 V02N0601
arc: D1 S1_V02N0201
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 1010000010100000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C30:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06W0203
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0000
arc: A2 N1_V02S0701
arc: A5 N1_V02S0301
arc: B0 S1_V02N0301
arc: B2 N1_V02S0301
arc: B4 S1_V02N0501
arc: B5 N1_V02S0701
arc: B7 S1_V02N0701
arc: C0 H00L0100
arc: C2 H02E0601
arc: C3 W1_H02E0401
arc: C5 H02W0601
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V02S0201
arc: D3 E1_H02W0001
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 W1_H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F4
arc: H01W0100 F0
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0201 F2
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0301 Q1
arc: V00B0000 F6
arc: V00T0100 Q1
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
word: SLICEB.K0.INIT 0000010000010101
word: SLICEC.K1.INIT 0000000100100011
word: SLICEC.K0.INIT 0000000000110011
word: SLICED.K1.INIT 0000000000001100
word: SLICED.K0.INIT 1111111100001111
word: SLICEA.K0.INIT 1111111100100000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R11C31:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 E1_H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 H06E0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 E1_H01W0000
arc: A2 V02S0501
arc: B2 H00R0000
arc: B4 N1_V01S0000
arc: B6 H01E0101
arc: B7 E1_H02W0301
arc: C0 H02W0401
arc: C2 N1_V01N0001
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: C6 E1_H02W0401
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 H02E0001
arc: D6 W1_H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
arc: V01S0100 F3
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 1111000011111110
word: SLICEC.K0.INIT 1100111111000000
word: SLICED.K0.INIT 0000110000000000
word: SLICEB.K1.INIT 1111000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R11C32:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 H01E0101
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: A4 V02S0101
arc: A5 V02S0101
arc: B0 F3
arc: B1 H02E0301
arc: B5 F3
arc: B6 V02S0501
arc: B7 W1_H02E0301
arc: C0 V02N0601
arc: C1 V02S0401
arc: C3 H02W0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V00T0000
arc: C7 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02W0001
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0601 F4
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR1 W1_H02E0501
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F3
arc: S3_V06S0203 F7
arc: V01S0000 Q0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K1.INIT 0011001100000011
word: SLICEA.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000110000001111
word: SLICEC.K0.INIT 1111010111111111
word: SLICEC.K1.INIT 1111011111111111
word: SLICEA.K0.INIT 0000110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C33:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0701
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 E1_H01E0001
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: A6 H02W0501
arc: B0 H02E0301
arc: B4 F3
arc: B5 H02E0101
arc: B6 E1_H02W0301
arc: B7 N1_V02S0701
arc: C0 N1_V02S0601
arc: C1 V02S0601
arc: C2 W1_H02E0401
arc: C3 N1_V02S0401
arc: C5 H02E0401
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H02E0001
arc: D5 H00L0100
arc: D6 F0
arc: D7 N1_V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q2
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00B0000 F4
arc: W1_H02W0101 F1
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1010001000000000
word: SLICED.K0.INIT 0101010100110011
word: SLICED.K1.INIT 0000000000110000
word: SLICEB.K1.INIT 0000000010100000
word: SLICEA.K1.INIT 0000101001011111
word: SLICEC.K0.INIT 1011101111111111
word: SLICEC.K1.INIT 1011111111111111
word: SLICEB.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C34:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02E0701
arc: V00B0000 W1_H02E0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: A1 S1_V02N0701
arc: A2 N1_V02S0701
arc: A4 H02E0701
arc: B0 E1_H01W0100
arc: B2 V02S0101
arc: B4 H00L0000
arc: B6 H01E0101
arc: C0 S1_V02N0401
arc: C1 V02S0601
arc: C2 H02E0601
arc: C4 F6
arc: C5 N1_V02S0201
arc: C6 H02E0601
arc: C7 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D2 N1_V02S0001
arc: D4 H02W0201
arc: D5 H02E0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M2 V00T0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: V00B0100 F5
arc: V01S0100 Q7
arc: W1_H02W0501 F7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0011000000110000
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0011000000110000
word: SLICEB.K0.INIT 1111110011110001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000101000000000
word: SLICEC.K0.INIT 0111000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C35:PLC2
arc: H00R0100 V02S0501
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 H02E0601
arc: W1_H02W0301 V06S0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A4 V00T0000
arc: B0 H02W0301
arc: C0 N1_V02S0601
arc: C4 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D4 V00B0000
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111111111000100
word: SLICEC.K0.INIT 0000111100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R11C36:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0301 H01E0101

.tile R11C38:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203

.tile R11C39:PLC2
arc: N1_V02N0001 H06W0003

.tile R11C3:PLC2
arc: H00R0000 H02W0401
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V02N0301
arc: B2 V02N0101
arc: B3 Q3
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V01S0000 Q7
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C41:PLC2
arc: E1_H02E0301 V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303

.tile R11C42:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 H00L0000
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 H00R0000
arc: C0 N1_V01S0100
arc: C1 N1_V02S0401
arc: C2 V02S0401
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 V00T0000
arc: V00T0000 F2
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 0011011110111111
word: SLICEA.K1.INIT 0000001010100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C44:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303

.tile R11C45:PLC2
arc: N1_V02N0001 S1_V02N0001

.tile R11C48:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R11C4:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E1_H01W0000
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00T0000 H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: A2 V00T0000
arc: B2 H02W0301
arc: B4 V02N0701
arc: C2 H02W0401
arc: C4 H01E0001
arc: C5 F4
arc: C6 F4
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: E3_H06E0103 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H00R0100 F5
arc: LSR1 E1_H02W0501
arc: M2 H02W0601
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: V01S0000 Q6
word: SLICEC.K0.INIT 0000000000001100
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011011000000000
word: SLICED.K0.INIT 1111000011111111
word: SLICEC.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R11C54:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R11C5:PLC2
arc: H00L0000 H02E0001
arc: H00R0100 H02E0501
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 H01E0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 H00L0100
arc: B0 V00B0000
arc: B1 V01N0001
arc: B3 V02N0101
arc: B6 V00B0000
arc: C0 V02N0401
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C6 H02E0601
arc: CE1 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 H02E0201
arc: D6 V02N0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q6
arc: V00B0000 Q6
arc: V01S0000 Q2
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1111111110101001
word: SLICEA.K1.INIT 1111111010101000
word: SLICED.K0.INIT 0011110011001100
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R11C60:PLC2
arc: W3_H06W0103 E1_H02W0101

.tile R11C62:PLC2
arc: W1_H02W0101 V02S0101

.tile R11C6:PLC2
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02N0401
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0003
arc: A5 V02N0301
arc: A7 H02W0501
arc: B0 V00B0000
arc: B2 S1_V02N0101
arc: B3 H00R0000
arc: B4 V02N0701
arc: B6 E1_H02W0301
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C7:PLC2
arc: E1_H02E0001 V01N0001
arc: H00R0000 V02N0401
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: V00B0000 S1_V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E1_H01W0100
arc: A2 V02N0501
arc: A5 E1_H01W0000
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: B6 V00B0000
arc: B7 S1_V02N0701
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C8:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: H01W0100 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 E3_H06W0203
arc: A4 E1_H01W0000
arc: A6 E1_H01W0000
arc: B0 S1_V02N0101
arc: B1 V02N0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 H02E0001
arc: D6 F2
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E1_H02E0601 Q4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q4
arc: LSR0 E1_H02W0501
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0601 F6
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 0101010111111111
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R11C9:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: H00L0000 V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H01E0101
arc: S3_V06S0103 H01E0101
arc: V00B0000 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V02N0501
arc: A4 V02N0101
arc: A7 H02E0501
arc: B0 V00B0000
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B5 H02E0101
arc: B6 V02N0501
arc: CLK0 G_HPBX0100
arc: H01W0000 Q7
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: S1_V02S0701 Q7
arc: V01S0000 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C10:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: V00T0000 V02N0601
arc: A5 V00T0000
arc: B0 H02W0101
arc: B2 H00R0000
arc: B3 V01N0001
arc: B4 S1_V02N0501
arc: B6 V02N0701
arc: CLK0 G_HPBX0100
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q5
arc: V01S0000 F6
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C11:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0401 W1_H02E0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 E3_H06W0203
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C12:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0401 V01N0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02W0401
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0301
arc: A0 H00L0000
arc: A3 H02W0501
arc: A4 F7
arc: A5 N1_V01N0101
arc: A6 H00L0000
arc: A7 H02E0701
arc: B0 H01W0100
arc: B3 H01W0100
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 V02N0501
arc: C0 N1_V01N0001
arc: C1 V02N0601
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 F6
arc: C5 H02W0601
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 F2
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 F2
arc: D6 E1_H02W0201
arc: D7 F0
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 Q5
arc: V01S0100 F3
word: SLICEB.K1.INIT 1010100000001000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0000011000000100
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000110100000000
word: SLICEC.K0.INIT 0000010101010101
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C13:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0501
arc: A1 V01N0101
arc: A2 F7
arc: A3 F5
arc: A4 F7
arc: A5 H02E0701
arc: A6 V02N0101
arc: B0 S1_V02N0301
arc: B1 Q1
arc: B3 V02N0301
arc: B4 H02E0101
arc: B5 V01S0000
arc: B6 H02E0301
arc: B7 E1_H02W0301
arc: C0 N1_V01N0001
arc: C1 V02N0401
arc: C2 H02E0401
arc: C3 H02W0401
arc: C4 H02E0401
arc: C5 H01E0001
arc: C6 H01E0001
arc: CE0 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02S0201
arc: D3 F0
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q1
arc: E1_H02E0001 F2
arc: E1_H02E0301 F1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 H00R0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: S3_V06S0203 F7
arc: V01S0000 Q7
arc: W1_H02W0501 F7
word: SLICEB.K1.INIT 0010000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1010000010100000
word: SLICEC.K0.INIT 1010100000001000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C14:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 W1_H02E0501
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 E1_H01W0100
arc: A1 V02S0701
arc: A3 E1_H01E0001
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: A6 H02E0701
arc: A7 F5
arc: B1 H02W0101
arc: B3 H02E0301
arc: B4 V00B0100
arc: B5 H01E0101
arc: B6 E1_H02W0101
arc: B7 V00B0100
arc: C1 E1_H02W0601
arc: C3 W1_H02E0601
arc: C4 H01E0001
arc: C5 V00B0100
arc: C6 H02E0401
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 H02W0201
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q4
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M4 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0701 F7
arc: S1_V02S0201 F2
arc: V00B0000 Q4
arc: V00B0100 Q7
arc: V01S0000 F4
word: SLICEC.K1.INIT 0001001000010000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000101000000010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100010001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000010000001100
word: SLICED.K0.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C15:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H02W0401
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H02W0301
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: A1 V02N0701
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 N1_V01S0100
arc: A5 W1_H02E0701
arc: A6 N1_V01S0100
arc: B1 Q1
arc: B2 V02N0301
arc: B3 E1_H01W0100
arc: B4 V02S0701
arc: B5 H01E0101
arc: B6 E1_H02W0101
arc: C0 V02N0601
arc: C1 N1_V01S0100
arc: C2 H02E0601
arc: C3 N1_V01S0100
arc: C4 E1_H02W0601
arc: C5 V00T0000
arc: C6 V02N0201
arc: C7 V00T0000
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 F2
arc: D2 V02S0201
arc: D3 H02W0201
arc: D4 H02W0001
arc: D5 H01W0000
arc: D6 W1_H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 Q5
arc: E1_H02E0201 F0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F7
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q5
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0101 F3
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F6
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0100000011000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1000000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C16:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02E0201
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0301 H02E0301
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 V06S0203
arc: A1 H02E0701
arc: A3 V02N0501
arc: A4 N1_V01N0101
arc: A5 H02E0701
arc: A6 F5
arc: A7 H02W0701
arc: B1 H02E0101
arc: B3 H02E0301
arc: B4 V02S0501
arc: B5 W1_H02E0301
arc: B6 H02E0101
arc: C1 H02E0601
arc: C3 H00L0100
arc: C4 F6
arc: C5 H02E0601
arc: C6 H02E0601
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D3 V02S0201
arc: D4 F0
arc: D5 S1_V02N0401
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M2 V00T0000
arc: M5 H02E0001
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 F3
arc: N1_V02N0501 F7
arc: N1_V02N0701 Q5
arc: N3_V06N0203 F4
arc: V00B0000 Q6
arc: V01S0000 Q7
arc: W1_H02W0201 Q2
word: SLICEB.K1.INIT 0000000000001011
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 0001000100000001
word: SLICED.K0.INIT 0010100000100000
word: SLICEC.K0.INIT 0100010001000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C17:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 V02N0101
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: A4 E1_H01W0000
arc: B0 N1_V02S0301
arc: B4 S1_V02N0501
arc: B7 H02E0301
arc: C0 V02N0601
arc: C4 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D4 H02W0201
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0011001101110011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C18:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 W1_H02E0701
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 V06N0303
arc: A2 W1_H02E0701
arc: A5 E1_H01W0000
arc: A6 F5
arc: B0 F3
arc: B2 V02S0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 V00B0100
arc: C0 E1_H01W0000
arc: C2 F4
arc: C3 V02S0401
arc: C4 H02W0601
arc: C5 V02S0001
arc: C6 F4
arc: C7 E1_H01E0101
arc: D0 V02S0001
arc: D2 V02S0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: S1_V02S0001 F0
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V01S0000 F2
arc: V01S0100 F4
arc: W1_H02W0001 F2
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000001100
word: SLICEC.K1.INIT 0000010000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICED.K0.INIT 0001010101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C19:PLC2
arc: E1_H02E0401 V06S0203
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 E3_H06W0103
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: A1 H02W0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 N1_V01S0100
arc: A6 F5
arc: A7 S1_V02N0101
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 H00R0100
arc: B4 E1_H02W0101
arc: B6 V02S0701
arc: B7 V02S0501
arc: C1 H02W0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V00B0100
arc: C5 V02S0201
arc: C6 H02W0601
arc: C7 V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 E1_H02W0201
arc: D5 S1_V02N0601
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N3_V06N0203 F4
arc: S3_V06S0003 F0
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0100010100000101
word: SLICEB.K1.INIT 0101010100010101
word: SLICEC.K0.INIT 0010000000101010
word: SLICED.K1.INIT 0100000000000100
word: SLICEC.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICED.K0.INIT 0000000000001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R12C20:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H01E0101
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: A2 V02S0501
arc: A4 V02S0101
arc: A5 V02S0301
arc: B0 E1_H02W0101
arc: B3 N1_V02S0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H02E0601 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q6
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0303 Q6
arc: V01S0000 F4
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V01N0001
arc: E3_H06E0203 W1_H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 F7
arc: A5 F7
arc: A6 F5
arc: B2 V01N0001
arc: B3 V01N0001
arc: B7 H02E0301
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 V02N0001
arc: C7 W1_H02E0401
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 F2
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00T0100
word: SLICED.K0.INIT 0101111101010000
word: SLICEB.K0.INIT 1111111101010011
word: SLICEB.K1.INIT 0000000001010011
word: SLICED.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0101000001011111
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C22:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0701 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 V00T0100
arc: A6 F5
arc: A7 E1_H01W0000
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 E1_H02W0101
arc: B3 Q3
arc: B5 H00R0000
arc: B6 V00B0100
arc: C0 N1_V01N0001
arc: C1 V02N0601
arc: C2 E1_H02W0401
arc: C4 Q4
arc: C5 F4
arc: C6 H02E0601
arc: C7 F4
arc: CE1 H00L0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 H02W0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 W1_H02E0001
arc: D6 V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: M0 H02W0601
arc: M3 H00R0100
arc: M4 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q3
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q3
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: V01S0100 F7
arc: W1_H02W0001 F2
word: SLICED.K0.INIT 1000101100000000
word: SLICEA.K1.INIT 0001111111011111
word: SLICEA.K0.INIT 0000110001000100
word: SLICED.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 0011001111111110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R12C23:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 N1_V01S0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02S0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0303 V01N0101
arc: A0 E1_H02W0501
arc: A3 V00T0000
arc: A5 E1_H01W0000
arc: A7 E1_H01W0000
arc: B1 S1_V02N0101
arc: B4 H02E0301
arc: B6 E1_H02W0301
arc: C0 H02W0601
arc: C1 F4
arc: C2 H02W0601
arc: C3 H00L0000
arc: C4 H01E0001
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D4 E1_H01W0100
arc: D5 H02E0201
arc: D6 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F7
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q2
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: V00T0000 Q2
arc: V01S0000 F3
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0301 F3
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0011000000111111
word: SLICEC.K0.INIT 0000001111001111
word: SLICEA.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 0000101000001010
word: SLICEB.K0.INIT 0000111100000000
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K1.INIT 0000000000000101
word: SLICEC.K1.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R12C24:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 V01N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 W1_H02E0501
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00L0100
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 H02E0701
arc: A5 S1_V02N0101
arc: A6 N1_V01N0101
arc: B0 V00B0000
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 H02E0101
arc: B5 H02W0101
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 F4
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 S1_V02N0001
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 E1_H02W0201
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: D4 F0
arc: D5 F2
arc: D6 V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q7
arc: H01W0100 F7
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q0
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0101 F1
arc: S1_V02S0301 Q3
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F5
arc: V00B0000 Q6
arc: V00T0000 F0
arc: V01S0000 F6
arc: V01S0100 F6
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0101010000010000
word: SLICEC.K1.INIT 1110111001000100
word: SLICEB.K1.INIT 0001110100000000
word: SLICEB.K0.INIT 0011111101110111
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R12C25:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 V01N0001
arc: H00R0100 V02S0701
arc: N1_V02N0101 V01N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: V00B0100 V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A1 F5
arc: A4 N1_V01N0101
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00L0000
arc: B5 W1_H02E0101
arc: B6 W1_H02E0301
arc: B7 H02E0101
arc: C0 H00L0000
arc: C2 S1_V02N0401
arc: C3 F4
arc: C4 S1_V02N0201
arc: C5 F6
arc: C6 H02E0401
arc: C7 V02N0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D3 E1_H02W0001
arc: D4 V02N0401
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 Q6
arc: H01W0000 F3
arc: H01W0100 F7
arc: M4 W1_H02E0401
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: S1_V02S0401 Q4
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V00T0000 F0
arc: V01S0000 Q6
arc: V01S0100 F6
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W1_H02W0601 Q4
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1111001111000000
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 0101010100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R12C26:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 S1_V02N0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 N1_V01S0100
arc: A3 H00L0100
arc: A4 F5
arc: B3 V02S0101
arc: B7 W1_H02E0301
arc: C0 N1_V02S0601
arc: C3 W1_H02E0601
arc: C4 V00B0100
arc: C5 V02N0201
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D3 S1_V02N0201
arc: D4 H02W0201
arc: D5 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: V00T0100 F3
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000010100000
word: SLICEB.K1.INIT 1010101000101010
word: SLICED.K1.INIT 0000001100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R12C27:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 V06S0303
arc: A2 V02N0701
arc: A3 V02N0701
arc: A5 E1_H02W0501
arc: A6 E1_H02W0501
arc: A7 E1_H02W0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 V02N0701
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 H02W0401
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D3 H02W0201
arc: D5 H02W0201
arc: D6 V00B0000
arc: D7 H02W0201
arc: E1_H02E0101 F3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N1_V02N0301 F3
arc: N3_V06N0003 F3
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000001100000011
word: SLICEA.K1.INIT 0000001100000011
word: SLICEB.K0.INIT 0000011100000011
word: SLICEB.K1.INIT 0000011100000011
word: SLICEC.K0.INIT 0000001100000011
word: SLICEC.K1.INIT 0000011100000101
word: SLICED.K0.INIT 0000011100000101
word: SLICED.K1.INIT 0000011100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C28:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: H00R0100 H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H01W0000
arc: A1 V02N0701
arc: A2 W1_H02E0701
arc: A3 V00T0000
arc: A4 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B1 H02E0101
arc: B2 F3
arc: B3 H02E0301
arc: B7 V02N0501
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C3 H02E0401
arc: C4 V00T0000
arc: C6 V00T0000
arc: C7 H02E0401
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 V02N0601
arc: D6 V02N0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 F2
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q2
arc: LSR0 E1_H02W0301
arc: M0 V00B0100
arc: M4 W1_H02E0401
arc: M5 H00R0100
arc: M6 W1_H02E0401
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F0
arc: N3_V06N0303 F5
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: V01S0000 F3
arc: V01S0100 Q2
arc: W3_H06W0003 F3
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 0011011100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000101000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000101000000000
word: SLICED.K1.INIT 0000000010000000
word: SLICEB.K1.INIT 0001000101010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C29:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V01N0001
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A6 V02S0101
arc: B0 V02N0301
arc: B5 N1_V01S0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F6
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C2:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 S1_V02N0201
arc: A1 E1_H02W0701
arc: A3 H02W0701
arc: B0 V01N0001
arc: B1 V01N0001
arc: B3 Q3
arc: C1 E1_H02W0601
arc: C2 H00L0100
arc: C3 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0100 F0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0000
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q1
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C30:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0203 H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: A2 N1_V02S0701
arc: A3 V02S0701
arc: A4 V00T0000
arc: A5 V00T0000
arc: A6 V02S0101
arc: A7 V02S0301
arc: B3 H00L0000
arc: B4 N1_V01S0000
arc: B5 H01E0101
arc: B6 H02E0301
arc: B7 V02S0701
arc: C2 H02W0401
arc: C3 V02N0401
arc: C4 H01E0001
arc: C5 H02E0401
arc: C7 V02N0201
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D3 N1_V01S0000
arc: D4 V02N0401
arc: D5 H00R0100
arc: D6 W1_H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F5
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0103 Q2
arc: S1_V02S0701 F5
arc: V00B0000 F4
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0101010101000000
word: SLICEC.K0.INIT 1100111000000000
word: SLICEB.K1.INIT 1111101011101010
word: SLICEB.K0.INIT 0000000001010000
word: SLICED.K0.INIT 1000100000000000
word: SLICEC.K1.INIT 0010001000100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C31:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: W3_H06W0003 V06N0003
arc: A0 V01N0101
arc: A1 H02E0701
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 E1_H02W0701
arc: A6 H00L0000
arc: A7 H02E0701
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B5 H02E0101
arc: B6 E1_H02W0301
arc: C0 N1_V01S0100
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 H01E0001
arc: C5 E1_H02W0601
arc: C6 V02N0201
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 W1_H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0000 F1
arc: LSR0 V00B0100
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: V00B0100 F7
arc: V00T0000 Q0
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 1010010100001111
word: SLICEC.K1.INIT 1100111101001101
word: SLICEB.K0.INIT 1101111011101110
word: SLICEB.K1.INIT 1110110111011101
word: SLICEA.K1.INIT 0000101000101010
word: SLICED.K0.INIT 0000000001010111
word: SLICED.K1.INIT 1111111111110101
word: SLICEC.K0.INIT 0101010111110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R12C32:PLC2
arc: E1_H02E0101 H01E0101
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V02S0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A2 F7
arc: B0 E1_H02W0101
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 V02N0401
arc: C2 S1_V02N0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 V00B0100
arc: D6 F2
arc: D7 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0000 F6
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F7
word: SLICED.K0.INIT 0011001100000000
word: SLICEA.K0.INIT 1111111111000000
word: SLICED.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1111000001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C33:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 V06S0103
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V01N0101
arc: A0 S1_V02N0701
arc: B0 H02W0301
arc: B2 H00R0000
arc: C0 N1_V01S0100
arc: C2 V02N0401
arc: C4 Q4
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 Q2
arc: D4 V02N0401
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: S3_V06S0003 F0
arc: V01S0100 F0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0011000011000000
word: SLICEA.K0.INIT 0000000000001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R12C34:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 V01N0101
arc: A1 H00L0100
arc: A7 E1_H01W0000
arc: B0 H02W0301
arc: B2 V02N0301
arc: B3 V02N0101
arc: B5 H02W0101
arc: C0 N1_V01N0001
arc: C1 V02N0601
arc: C5 V02N0201
arc: C7 V02N0201
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 H01E0101
arc: D5 H00L0100
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q2
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: V00B0100 F7
arc: V01S0100 F0
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1100110011111111
word: SLICEB.K1.INIT 1100110011111111
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 0101000001011111
word: SLICEC.K1.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R12C35:PLC2
arc: H00L0000 V02N0201
arc: H00R0100 W1_H02E0501
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0001
arc: A0 V02S0501
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A6 V02S0301
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B6 V00B0100
arc: C0 N1_V01N0001
arc: C3 H00L0000
arc: C4 V02N0201
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D6 W1_H02E0201
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: H01W0000 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H01E0001
arc: M1 W1_H02E0001
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 W1_H02E0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: S1_V02S0201 F0
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q7
arc: V01S0000 F0
arc: V01S0100 Q4
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q5
word: SLICEB.K1.INIT 0101110101010101
word: SLICEC.K0.INIT 0111001100110011
word: SLICED.K0.INIT 0011011100110011
word: SLICEA.K0.INIT 0000010110101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R12C36:PLC2
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02S0301

.tile R12C39:PLC2
arc: N1_V02N0201 W3_H06E0103

.tile R12C3:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02N0601
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06W0003
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0601 H02W0601
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0701 E1_H02W0701
arc: A1 E1_H01E0001
arc: A3 V00B0000
arc: A7 N1_V01S0100
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 V02S0301
arc: B7 N1_V01S0000
arc: C0 H02E0401
arc: C1 H02W0601
arc: C3 N1_V01N0001
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V01S0100
arc: D2 V02S0201
arc: D3 V02S0201
arc: D7 V02S0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: S1_V02S0001 F0
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICED.K1.INIT 0001000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C41:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R12C42:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R12C43:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R12C44:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R12C45:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R12C46:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R12C4:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: H00R0000 H02W0401
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H06W0103
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: A0 E1_H02W0701
arc: B0 V02S0301
arc: C0 E1_H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D2 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0201 F0
word: SLICEA.K0.INIT 0000000011011110
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C5:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 N1_V01N0101
arc: B1 S1_V02N0101
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 V00B0000
arc: C0 W1_H02E0401
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 H02E0401
arc: CE0 V02S0201
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 E1_H02W0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V02S0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 F6
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q5
arc: S1_V02S0301 Q3
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0401 F6
arc: W1_H02W0701 Q7
word: SLICEB.K0.INIT 0000110111110000
word: SLICEB.K1.INIT 0110100010101010
word: SLICEC.K0.INIT 0101101001010010
word: SLICEC.K1.INIT 0110110011000100
word: SLICED.K0.INIT 1111111111111110
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R12C6:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: A4 E1_H02W0701
arc: A6 V02S0301
arc: B0 H02W0101
arc: B2 V02N0101
arc: B3 H00R0000
arc: B5 H02W0301
arc: B7 V02S0501
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V01S0000 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C7:PLC2
arc: H00R0000 E1_H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S1_V02N0101
arc: V00B0000 V02N0201
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: A2 H02W0501
arc: A3 V00T0000
arc: B0 E1_H01W0100
arc: B1 V02N0101
arc: B4 H00R0000
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 V02N0501
arc: E1_H01E0001 F2
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: S1_V02S0501 F7
arc: V01S0000 F6
arc: V01S0100 F1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R12C8:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: B0 V02N0101
arc: B1 E1_H01W0100
arc: B6 W1_H02E0101
arc: C4 W1_H02E0401
arc: C5 V02S0001
arc: C7 H01E0001
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q5
arc: V01S0000 F0
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q7
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000011001100
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R12C9:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0203 E1_H02W0401
arc: A0 V02S0701
arc: A1 V02S0701
arc: A3 F5
arc: A6 N1_V01S0100
arc: A7 H00R0000
arc: B1 V00T0000
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: B7 V00B0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 N1_V01S0100
arc: C4 H01E0001
arc: C6 W1_H02E0401
arc: C7 H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V00T0100
arc: D3 H02E0001
arc: D5 E1_H02W0001
arc: D7 H00L0100
arc: E1_H01E0101 Q6
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 F0
arc: N1_V02N0101 Q3
arc: S1_V02S0501 F5
arc: V01S0000 F7
arc: V01S0100 Q4
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000101011111111
word: SLICEA.K1.INIT 1100111011111111
word: SLICED.K1.INIT 1111111001111111
word: SLICEC.K0.INIT 1100000011000000
word: SLICED.K0.INIT 1010000010100000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0101010100000000
word: SLICEC.K1.INIT 0000000000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R13C10:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 H01E0001
arc: H00R0100 V02S0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 E1_H01W0100
arc: V00B0000 E1_H02W0601
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: A1 H02W0701
arc: A3 V01N0101
arc: A6 H02E0501
arc: B1 V00B0000
arc: B2 S1_V02N0301
arc: B6 H02W0101
arc: C1 E1_H01W0000
arc: C4 N1_V02S0001
arc: C6 H02W0601
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 H00R0100
arc: D6 V01N0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0100 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0001 F0
arc: N1_V02N0601 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: V01S0000 Q4
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1101110000000000
word: SLICED.K0.INIT 0010101010101010
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C11:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V01N0101
arc: A0 H00L0100
arc: A2 H02E0501
arc: A4 N1_V02S0101
arc: A6 H02E0701
arc: A7 H02E0501
arc: B0 N1_V02S0101
arc: B2 H00R0000
arc: B3 H01W0100
arc: B7 V01S0000
arc: C0 F6
arc: C2 V02S0401
arc: C3 V02N0601
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02E0201
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F2
arc: S1_V02S0201 Q0
arc: V01S0000 F6
arc: W1_H02W0601 Q4
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0010001100000011
word: SLICEA.K0.INIT 1111110011111000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R13C12:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00L0000
arc: A3 E1_H01E0001
arc: A4 N1_V01N0101
arc: A7 Q7
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 S1_V02N0301
arc: B3 V02S0301
arc: B4 V02N0701
arc: B6 V01S0000
arc: B7 E1_H02W0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H02W0401
arc: C3 V02S0401
arc: C4 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 F4
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V01S0100
arc: D2 N1_V02S0201
arc: D3 V01S0100
arc: D4 H01W0000
arc: D6 H00R0100
arc: D7 H02W0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0401 Q4
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M4 H02E0401
arc: M5 H02E0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0701 Q5
arc: V01S0000 Q2
arc: V01S0100 Q7
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0000000001100100
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000000011010000
word: SLICEA.K0.INIT 0000001100001111
word: SLICEA.K1.INIT 0000000000000111
word: SLICEB.K0.INIT 0000000000001100
word: SLICED.K0.INIT 0000000000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C13:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 V06N0303
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: A1 H01E0001
arc: A3 V02N0701
arc: A6 F5
arc: B0 V02S0301
arc: B1 H00R0100
arc: B3 W1_H02E0101
arc: B4 V02S0701
arc: B5 V02S0701
arc: C1 V02S0401
arc: C2 F4
arc: C3 F4
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 F0
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 F0
arc: D5 F0
arc: D7 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 Q5
arc: H01W0000 F0
arc: H01W0100 F3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H00L0100
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q1
arc: N1_V02N0301 F1
arc: N1_V02N0401 F4
arc: S1_V02S0001 F0
arc: S1_V02S0701 F7
arc: V01S0000 F0
arc: V01S0100 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000110011
word: SLICEC.K0.INIT 0011001100000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 1010110000000000
word: SLICED.K0.INIT 1010000010100000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C14:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 E1_H02W0301
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: A0 H00L0100
arc: A1 V02S0501
arc: A2 H01E0001
arc: A3 H02E0701
arc: A4 F7
arc: A5 N1_V01N0101
arc: A6 V02N0101
arc: A7 V02S0101
arc: B0 E1_H01W0100
arc: B1 H01W0100
arc: B2 H02E0101
arc: B3 N1_V02S0301
arc: B4 H02W0301
arc: B5 F3
arc: B6 V00T0000
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 V02N0401
arc: C2 F4
arc: C3 W1_H02E0401
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 E1_H02W0201
arc: D2 F0
arc: D3 E1_H02W0201
arc: D4 H02E0001
arc: D5 H02E0201
arc: D6 E1_H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0501 Q7
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0501
arc: M0 W1_H02E0601
arc: M1 E1_H02W0001
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H02W0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q3
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: V01S0000 Q0
arc: V01S0100 Q4
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
word: SLICED.K1.INIT 0000001100000001
word: SLICEC.K0.INIT 0000101010000000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0101010001010000
word: SLICEB.K1.INIT 1011001100000000
word: SLICEC.K1.INIT 1110110000000000
word: SLICEA.K1.INIT 0010101000111111
word: SLICED.K0.INIT 1000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C15:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 V02N0101
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 V02N0701
arc: A2 H02W0701
arc: A3 H02W0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 F5
arc: A7 H02E0501
arc: B0 H00R0100
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: B3 H00R0000
arc: B4 E1_H02W0101
arc: B6 V01S0000
arc: B7 V02N0501
arc: C0 H02E0601
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 N1_V01S0100
arc: C4 V02N0201
arc: C5 H02E0401
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE1 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H01E0101
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: D5 V02N0401
arc: D6 F0
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M3 H00L0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F2
arc: N1_V02N0501 Q7
arc: S1_V02S0101 F1
arc: S1_V02S0401 F6
arc: V01S0000 F7
word: SLICEA.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000010101010101
word: SLICED.K0.INIT 0001000101010001
word: SLICEA.K1.INIT 1100110010000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0101000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C16:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V01N0101
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 H06W0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H02W0201
arc: A0 H01E0001
arc: A3 H02W0501
arc: A4 F5
arc: A5 V02N0301
arc: A6 H00L0000
arc: B2 V01N0001
arc: B4 E1_H02W0301
arc: B5 H02W0101
arc: B6 H02E0301
arc: C0 H02E0601
arc: C2 V02S0601
arc: C3 S1_V02N0401
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D3 V02S0201
arc: D4 H01W0000
arc: D5 S1_V02N0601
arc: D6 H02W0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0000 F3
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1100000011000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000011111011
word: SLICEB.K1.INIT 0000101000000000
word: SLICED.K0.INIT 0000100000000000
word: SLICEA.K0.INIT 1111101011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R13C17:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06W0003
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 V01N0001
arc: W3_H06W0203 V01N0001
arc: A2 V02N0501
arc: A6 E1_H02W0701
arc: B0 H02E0101
arc: B2 E1_H01W0100
arc: B6 H02E0301
arc: B7 V00B0000
arc: C0 H00R0100
arc: C2 E1_H02W0601
arc: C6 E1_H02W0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 H02W0001
arc: D2 Q2
arc: D6 V01N0001
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q2
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 Q7
arc: H01W0000 Q2
arc: M0 V00T0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: V00B0000 F6
word: SLICED.K0.INIT 0010000000000000
word: SLICED.K1.INIT 1100111100001111
word: SLICEA.K0.INIT 1111000000110011
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1110001011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C18:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E3_H06W0303
arc: H00R0100 H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: A1 F5
arc: A2 V00B0000
arc: A4 F5
arc: A7 F5
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B4 V02S0501
arc: B5 V02S0501
arc: C0 W1_H02E0401
arc: C1 F4
arc: C2 N1_V01S0100
arc: C3 H00R0100
arc: C4 N1_V02S0201
arc: D0 V02N0001
arc: D1 N1_V01S0000
arc: D2 F0
arc: D3 F2
arc: D4 V02S0601
arc: D5 E1_H02W0001
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V00T0000 F2
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 0000000001010100
word: SLICEA.K1.INIT 0000001000000011
word: SLICED.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R13C19:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V01N0001
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0501
arc: V00T0100 H02W0301
arc: W1_H02W0601 N1_V01S0000
arc: A2 H02W0701
arc: A4 H02W0701
arc: A7 H02W0701
arc: B0 V00T0000
arc: B2 H00R0000
arc: B4 V00B0100
arc: B5 V02N0501
arc: B7 V00B0100
arc: C0 W1_H02E0401
arc: C2 H02W0401
arc: C4 H02W0401
arc: C5 V00T0100
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D2 V02S0201
arc: D4 V02S0401
arc: D5 W1_H02E0001
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V00T0000 Q2
arc: V01S0000 F2
arc: V01S0100 F4
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000000000111111
word: SLICEA.K0.INIT 0011000000110000
word: SLICED.K1.INIT 0010000000000000
word: SLICEC.K0.INIT 0000000000000100
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R13C20:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A2 E1_H02W0501
arc: A3 F7
arc: A4 F7
arc: A5 V00B0000
arc: A7 Q7
arc: B0 E1_H02W0101
arc: B1 F3
arc: B2 V02S0301
arc: B3 H02E0101
arc: B4 H02E0101
arc: B6 E1_H02W0101
arc: C0 H00L0000
arc: C2 N1_V01S0100
arc: C3 V02N0401
arc: C4 H02W0601
arc: C5 S1_V02N0201
arc: C6 Q6
arc: C7 H02E0401
arc: CE0 N1_V02S0201
arc: CE1 V02N0201
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 F0
arc: D4 F0
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q7
arc: H01W0100 Q0
arc: M0 V00T0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q6
arc: S3_V06S0203 Q7
arc: V00B0000 Q6
arc: V01S0000 Q2
arc: V01S0100 F2
word: SLICED.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 0000000000110011
word: SLICEB.K1.INIT 0000000100110001
word: SLICEA.K0.INIT 1111110000110000
word: SLICEC.K0.INIT 0000010011000100
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 0001000100010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C21:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 H02W0301
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 F7
arc: A2 F7
arc: A4 V00T0000
arc: A6 F7
arc: A7 Q7
arc: B0 V02S0101
arc: B1 F3
arc: B2 F3
arc: B4 E1_H02W0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 N1_V01N0001
arc: C4 H02E0601
arc: C6 H01E0001
arc: C7 S1_V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D4 F2
arc: D6 V01N0001
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: M4 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: S1_V02S0601 F4
arc: V00T0000 F0
arc: V01S0100 F3
arc: W1_H02W0301 F1
arc: W3_H06W0203 Q7
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0011000001010000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100100011111011
word: SLICEB.K0.INIT 1100110011001010
word: SLICEA.K0.INIT 0000010100000011
word: SLICED.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R13C22:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 E1_H02W0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 F5
arc: A1 F5
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 F7
arc: A5 H02W0501
arc: A7 W1_H02E0501
arc: B0 H02E0301
arc: B1 H02E0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B5 H00R0000
arc: B6 E1_H02W0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V01N0101
arc: C5 V02S0201
arc: C6 V02N0201
arc: C7 V00B0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: D5 W1_H02E0201
arc: D6 W1_H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M0 V00T0000
arc: M2 H02E0601
arc: N3_V06N0303 F6
arc: V01S0000 F4
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1101110111001111
word: SLICEA.K1.INIT 1100110001011111
word: SLICEA.K0.INIT 1100110001010000
word: SLICED.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0000000011000000
word: SLICEC.K0.INIT 1011000010000000
word: SLICEC.K1.INIT 1111000011101110
word: SLICEB.K1.INIT 0001000100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C23:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02N0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 N1_V01S0000
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02S0301
arc: A5 V00T0100
arc: A6 V00T0100
arc: A7 V02S0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V02S0101
arc: B4 H00R0000
arc: B5 V02N0501
arc: B6 V02N0501
arc: C0 H00L0100
arc: C1 N1_V01N0001
arc: C3 H02W0401
arc: C4 H02E0401
arc: C5 F4
arc: C6 V01N0101
arc: C7 V02N0201
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 E1_H02W0201
arc: D5 E1_H01W0100
arc: D6 H02W0201
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 F2
arc: M0 H02E0601
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: V00B0100 F7
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 0111011101110100
word: SLICEC.K0.INIT 1011000010000000
word: SLICED.K0.INIT 0111011101110100
word: SLICEA.K1.INIT 0000001010001010
word: SLICEA.K0.INIT 0101011111011111
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1100110010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R13C24:PLC2
arc: E1_H02E0101 V02N0101
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 F7
arc: A5 F7
arc: A6 E1_H01W0000
arc: A7 V02N0101
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 H02E0301
arc: B4 V02N0701
arc: B5 W1_H02E0101
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H02W0601
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 V00B0100
arc: C7 V00T0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02S0001
arc: D3 F0
arc: D4 F2
arc: D5 F2
arc: D6 V02N0401
arc: D7 H02W0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M0 H01E0001
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: S1_V02S0401 Q6
arc: W1_H02W0601 F6
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1100111111011101
word: SLICEC.K0.INIT 0011000000100000
word: SLICEC.K1.INIT 0011001100100011
word: SLICEA.K1.INIT 0000001100010001
word: SLICEB.K1.INIT 1110111001000100
word: SLICEB.K0.INIT 0000100000101010
word: SLICED.K1.INIT 0000000101000101
word: SLICED.K0.INIT 0001000011010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R13C25:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 V01N0001
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 F5
arc: A3 F5
arc: A4 F5
arc: A5 F7
arc: A6 N1_V01S0100
arc: A7 Q7
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0101
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V02N0001
arc: C5 V01N0101
arc: C6 H02W0601
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 F0
arc: D5 E1_H02W0001
arc: D6 W1_H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: H01W0100 Q1
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M6 V00B0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q1
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q6
arc: V01S0000 Q3
arc: V01S0100 Q6
arc: W1_H02W0001 F0
arc: W1_H02W0101 Q1
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 0011111101110111
word: SLICEB.K1.INIT 0000110001000100
word: SLICEC.K0.INIT 0001000000010011
word: SLICEA.K0.INIT 1011100000000000
word: SLICEA.K1.INIT 1011100011111111
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K1.INIT 1010111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R13C26:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02S0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 E1_H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
word: SLICEB.K0.INIT 1110111000000000
word: SLICEA.K0.INIT 0000000001001000
word: SLICEA.K1.INIT 0100100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C27:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V01N0101
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: A4 V02N0101
arc: A5 Q5
arc: A6 V02N0301
arc: B0 E1_H02W0301
arc: CLK0 G_HPBX0100
arc: E1_H02E0501 Q5
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 F7
arc: LSR1 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q5
arc: S3_V06S0303 F5
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R13C28:PLC2
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02E0201
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 H02E0501
arc: A5 S1_V02N0301
arc: A7 V02S0301
arc: B2 F3
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: B5 N1_V02S0701
arc: B7 V02S0501
arc: C2 S1_V02N0401
arc: C3 F4
arc: C4 H02W0401
arc: C5 V00B0100
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D2 S1_V02N0001
arc: D3 V02N0001
arc: D4 E1_H02W0001
arc: D5 N1_V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q1
arc: E1_H02E0501 Q5
arc: E3_H06E0203 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H00L0000
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0103 F2
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 1000100010001000
word: SLICEC.K0.INIT 1010001010000000
word: SLICEB.K1.INIT 0000000000000111
word: SLICEB.K0.INIT 0101000100010001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R13C29:PLC2
arc: E3_H06E0003 H01E0001
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02E0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06N0203
arc: A1 H02E0501
arc: A3 H02E0501
arc: A4 N1_V02S0301
arc: A6 V02N0101
arc: A7 E1_H01W0000
arc: B0 V02S0301
arc: B2 W1_H02E0301
arc: B4 H00L0000
arc: C0 W1_H02E0601
arc: C1 V02N0401
arc: C4 N1_V02S0001
arc: C6 V02S0001
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 F0
arc: D2 V00B0100
arc: D3 H01E0101
arc: D4 H00L0100
arc: D6 W1_H02E0001
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 F3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M3 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: N3_V06N0303 F6
arc: W1_H02W0101 Q1
arc: W1_H02W0501 F7
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1111111110100000
word: SLICEB.K0.INIT 1111111100110011
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111111110100000
word: SLICEC.K0.INIT 1001000000001001
word: SLICED.K0.INIT 0101000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R13C2:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0201
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 H02W0201
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: A1 E1_H02W0701
arc: A2 V02N0701
arc: A3 V02N0501
arc: A4 N1_V01N0101
arc: A5 Q5
arc: B0 H01W0100
arc: B1 H01W0100
arc: B3 E1_H01W0100
arc: B5 H00L0000
arc: C1 V02S0601
arc: C3 V02S0601
arc: C5 E1_H02W0401
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H02W0201
arc: D5 V02S0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: V00T0000 F2
arc: V01S0000 F0
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1110101011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C30:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S3_V06N0303
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 V06N0203
arc: A3 V02S0501
arc: B2 H02E0101
arc: B3 H02E0301
arc: C2 V02N0401
arc: C3 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q0
arc: H01W0100 F0
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111111111111111
word: SLICEB.K0.INIT 1111110011001100
word: SLICEB.K1.INIT 1111010011000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C31:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 E1_H01W0100
arc: H00R0000 H02W0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0701 S3_V06N0203
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02W0501
arc: A7 H02W0501
arc: B0 V02S0301
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H00L0000
arc: B7 H02W0101
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 H02W0601
arc: C7 E1_H01E0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F4
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: N3_V06N0203 F7
arc: V01S0000 F2
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0110100110100101
word: SLICEA.K0.INIT 0000000000110011
word: SLICEB.K0.INIT 0110101010010101
word: SLICEB.K1.INIT 0110101001011001
word: SLICEC.K0.INIT 1110100010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R13C32:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02N0501
arc: A1 V02N0501
arc: A3 F7
arc: A4 E1_H02W0501
arc: A6 F7
arc: A7 H02W0501
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C3 F4
arc: C4 E1_H02W0401
arc: C5 F4
arc: C6 F4
arc: C7 H02W0401
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 E1_H02W0201
arc: D3 V02S0001
arc: D5 H00R0100
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: V00T0000 F2
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0001 Q2
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1111010111110000
word: SLICEB.K1.INIT 1100010011000000
word: SLICED.K1.INIT 0000010100000101
word: SLICEA.K0.INIT 1001100101101001
word: SLICEA.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1111111111001100
word: SLICEC.K0.INIT 0101000001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1

.tile R13C33:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 H01E0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: A2 W1_H02E0501
arc: A6 H00L0000
arc: B0 V00T0000
arc: B2 V02S0101
arc: C0 H02W0601
arc: C6 V01N0101
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D2 H02E0001
arc: D6 V02S0601
arc: E1_H01E0001 F2
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0000 F2
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: V01S0100 F2
word: SLICEB.K0.INIT 0111011110001000
word: SLICEA.K0.INIT 0110011000001111
word: SLICED.K0.INIT 0101101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R13C34:PLC2
arc: H00L0000 H02E0201
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06N0303
arc: A0 V02N0701
arc: A1 F7
arc: A2 V02S0701
arc: B0 V01N0001
arc: B1 Q1
arc: B2 H00L0000
arc: B4 E1_H02W0301
arc: C0 W1_H02E0601
arc: C1 V02N0601
arc: C2 H00R0100
arc: C4 H02W0601
arc: C5 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H02W0001
arc: D2 W1_H02E0201
arc: D4 W1_H02E0201
arc: D5 H00L0100
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: H01W0100 F2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V01S0000 F2
arc: V01S0100 F4
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1100010100110101
word: SLICEA.K1.INIT 0100011000001111
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000001100
word: SLICEB.K0.INIT 0000000011100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R13C35:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02N0501
arc: A1 V02N0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 E1_H02W0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H00R0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 H00R0000
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F0
arc: M0 V00B0000
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 0000000000011011
word: SLICEA.K1.INIT 1111111100011011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R13C36:PLC2
arc: W1_H02W0301 H01E0101

.tile R13C37:PLC2
arc: W1_H02W0101 W3_H06E0103

.tile R13C38:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R13C39:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R13C3:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V02S0201
arc: A1 H00R0000
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: B0 H02W0301
arc: B1 H02W0301
arc: B3 H00R0000
arc: C1 E1_H01W0000
arc: C3 N1_V01N0001
arc: CE0 H00L0000
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: E1_H01E0001 Q4
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: V01S0000 F0
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1110101011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R13C41:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R13C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203

.tile R13C44:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R13C45:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203

.tile R13C4:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0301 H01E0101
arc: S1_V02S0601 H06W0303
arc: V00B0100 V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0501 V02N0501
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 V02N0701
arc: B1 Q1
arc: C1 V02S0601
arc: C2 V02S0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 E1_H02W0201
arc: E1_H01E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q6
arc: H01W0100 F0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 1010000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R13C50:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R13C56:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R13C5:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 H02W0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00B0000
arc: B1 H00R0100
arc: C0 H00R0100
arc: C1 H02E0601
arc: C2 V02S0601
arc: C3 E1_H02W0401
arc: C4 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CE1 N1_V02S0201
arc: CE2 N1_V02S0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V00T0100
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: E1_H01E0101 Q3
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00R0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M1 H00L0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: V00B0000 Q4
arc: V00T0100 Q1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111100010001000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R13C62:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R13C68:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R13C6:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A5 W1_H02E0501
arc: B0 H02E0301
arc: B2 H02E0101
arc: B3 V02N0101
arc: B4 V01S0000
arc: B5 V01S0000
arc: C0 N1_V01N0001
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C5 N1_V02S0001
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 V01S0100
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D5 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q2
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00R0000
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F0
arc: V01S0000 Q5
arc: V01S0100 Q3
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 0000111100000110
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1110101011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R13C74:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R13C7:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 E3_H06W0303
arc: H00R0000 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 V01N0101
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E1_H01W0100
arc: A3 V00B0000
arc: A5 V00T0000
arc: A6 H02E0701
arc: B2 H02E0101
arc: B3 V02N0301
arc: B5 V02N0701
arc: B6 V02N0501
arc: C0 E1_H02W0401
arc: C1 N1_V01S0100
arc: C2 W1_H02E0601
arc: C3 V02N0401
arc: C5 V02N0001
arc: C6 V02N0001
arc: CE0 V02N0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H00R0000
arc: D2 H02W0201
arc: D3 H02E0001
arc: D5 H02E0001
arc: D6 V02N0401
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: S1_V02S0501 F5
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0100000000000000
word: SLICEC.K1.INIT 0100000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R13C80:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R13C86:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R13C8:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 W1_H02E0401
arc: S1_V02S0001 H02W0001
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A2 H02W0501
arc: A6 F5
arc: B1 H02E0301
arc: B4 H00R0000
arc: B5 H00R0000
arc: B6 S1_V02N0701
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 H02W0401
arc: C4 W1_H02E0401
arc: C6 V02S0001
arc: CE0 H02E0101
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H02W0001
arc: D2 W1_H02E0201
arc: D3 N1_V01S0000
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: S1_V02S0401 F6
arc: V01S0100 Q0
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 0000000000110011
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000001100
word: SLICED.K1.INIT 0011001111111111
word: SLICED.K0.INIT 1111111100100001
word: SLICEC.K0.INIT 0011110011001100
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0101010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R13C9:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 V00T0000
arc: A7 N1_V01N0101
arc: B0 V02N0101
arc: B7 V00B0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 F4
arc: C4 V00T0000
arc: C6 V02N0201
arc: C7 H02W0601
arc: CE1 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00T0100
arc: D3 N1_V01S0000
arc: D4 H02E0201
arc: D6 E1_H01W0100
arc: D7 V02S0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F3
arc: N1_V02N0401 Q6
arc: V00T0000 Q2
arc: V01S0000 F1
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 1111111111110101
word: SLICEA.K0.INIT 1101110101001110
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000001010101
word: SLICED.K1.INIT 0000000000001011
word: SLICED.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R14C10:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 N3_V06S0203
arc: A2 H01E0001
arc: A4 V02S0101
arc: B0 H02E0101
arc: B3 H00L0000
arc: B5 N1_V01S0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: V01S0100 F3
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C11:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 H02E0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0601 H02E0601
arc: V00B0100 H02E0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00R0000
arc: A1 W1_H02E0501
arc: A3 H02E0701
arc: A4 E1_H01W0000
arc: A6 H02E0701
arc: A7 E1_H02W0701
arc: B0 V01N0001
arc: B3 V01N0001
arc: B7 V02S0501
arc: C0 E1_H01W0000
arc: C1 F6
arc: C3 H02E0601
arc: C4 E1_H02W0401
arc: C5 F4
arc: C6 V02N0201
arc: C7 H02E0401
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 V00T0100
arc: D4 V02N0601
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0000 F6
arc: H01W0100 F5
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q6
arc: V00B0000 Q6
arc: V00T0000 F2
arc: V00T0100 Q3
arc: V01S0000 Q6
arc: V01S0100 Q0
arc: W1_H02W0601 Q4
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000010100000101
word: SLICEB.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0000101010101010
word: SLICEC.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C12:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 H01E0101
arc: A0 H02W0501
arc: A3 H02W0701
arc: A5 V00T0000
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B3 V02S0101
arc: B5 V02N0701
arc: C3 V02S0601
arc: C5 W1_H02E0401
arc: CE0 W1_H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 V02N0201
arc: D5 E1_H01W0100
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F7
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F6
arc: N1_V02N0401 F6
arc: S1_V02S0001 F0
arc: S1_V02S0601 Q4
arc: S3_V06S0203 Q4
arc: S3_V06S0303 F6
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0010001000000000
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R14C13:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 H01E0001
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H01E0101
arc: V00B0000 H02E0601
arc: V00T0000 V02N0601
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0100
arc: A1 H02W0701
arc: A3 N1_V02S0501
arc: A4 F5
arc: A5 V00T0100
arc: A6 F5
arc: B0 H02W0301
arc: B1 Q1
arc: B2 F3
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 W1_H02E0301
arc: B7 F3
arc: C0 V02S0601
arc: C1 H00L0100
arc: C2 E1_H01W0000
arc: C4 F6
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02S0201
arc: D2 V02N0001
arc: D4 W1_H02E0201
arc: D5 H00L0100
arc: D6 F0
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q6
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0701 F7
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q7
arc: H01W0100 F3
arc: LSR0 V00B0000
arc: M0 H02W0601
arc: M1 H02W0001
arc: M3 H00R0000
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q3
arc: S1_V02S0001 F2
arc: S1_V02S0501 F7
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0201 F2
arc: W1_H02W0701 F7
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1000101100000011
word: SLICED.K0.INIT 0111011100000111
word: SLICEB.K1.INIT 1000100010001000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEC.K1.INIT 0000000000000010
word: SLICEA.K1.INIT 0111111001111111
word: SLICEA.K0.INIT 1111111111101111
word: SLICED.K1.INIT 1100000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1

.tile R14C14:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 H01E0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 H01E0001
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 H01E0101
arc: A1 H01E0001
arc: A4 V02S0301
arc: A7 E1_H02W0701
arc: B1 V00B0000
arc: C1 S1_V02N0401
arc: C4 H02E0601
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q1
arc: E1_H02E0701 F7
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M1 E1_H02W0001
arc: M4 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0101 Q1
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F7
arc: V00B0000 F4
arc: V01S0000 F4
arc: V01S0100 Q4
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010000010100000
word: SLICED.K1.INIT 1010000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R14C15:PLC2
arc: E1_H02E0001 H01E0001
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A2 V02S0501
arc: A3 H02W0501
arc: A4 S1_V02N0301
arc: A5 V02N0101
arc: A6 V00T0100
arc: A7 N1_V02S0301
arc: B0 H02W0301
arc: B2 H02W0101
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 S1_V02N0701
arc: B7 S1_V02N0501
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F2
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M4 H02W0401
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q2
arc: V00B0100 Q5
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C16:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 H06E0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02W0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: A0 E1_H01E0001
arc: A1 H00L0100
arc: A4 W1_H02E0501
arc: A7 N1_V01N0101
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B4 V02S0701
arc: C4 W1_H02E0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D4 H02E0001
arc: D7 V02S0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 F1
arc: V01S0000 Q7
arc: V01S0100 F4
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0101010100000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R14C17:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 V01N0101
arc: H00L0000 E1_H02W0201
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V01N0001
arc: A0 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 H02W0701
arc: B5 E1_H02W0101
arc: C0 H00L0000
arc: C5 E1_H02W0401
arc: C6 S1_V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D5 H00R0100
arc: D6 H02E0201
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0401 F6
arc: W1_H02W0201 Q0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 0000000010000000
word: SLICED.K0.INIT 1111101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R14C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A2 F5
arc: A3 F5
arc: A5 V02N0101
arc: B0 S1_V02N0301
arc: B1 F3
arc: B2 H02W0301
arc: B3 H02W0301
arc: B5 N1_V02S0701
arc: B7 H02W0301
arc: C0 E1_H01W0000
arc: C1 F4
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 H02E0601
arc: C5 N1_V02S0201
arc: C7 V00T0100
arc: CE1 W1_H02E0101
arc: CE2 H00R0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F2
arc: D2 N1_V02S0001
arc: D3 N1_V02S0201
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0301 F1
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q0
arc: S1_V02S0001 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0203 Q7
arc: V01S0000 F3
arc: V01S0100 F2
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000011100000000
word: SLICEA.K0.INIT 0101111111001100
word: SLICEC.K1.INIT 0000011100001111
word: SLICEB.K0.INIT 0101010101010001
word: SLICEB.K1.INIT 0101010101000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C19:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 V02N0501
arc: A5 W1_H02E0701
arc: B0 W1_H02E0101
arc: B1 V01N0001
arc: B2 H02W0301
arc: B3 V02S0301
arc: B4 E1_H02W0101
arc: C0 E1_H02W0601
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 S1_V02N0001
arc: C5 H02W0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 H00R0100
arc: D5 H02E0001
arc: E1_H01E0001 F5
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: H01W0000 F3
arc: H01W0100 Q7
arc: M4 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEC.K0.INIT 0000000000000011
word: SLICEA.K0.INIT 1000000011110111
word: SLICEA.K1.INIT 1011001100010011
word: SLICEB.K0.INIT 1000000011011111
word: SLICEC.K1.INIT 1010101010100000
word: SLICEB.K1.INIT 0000000000000010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C20:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 V06S0103
arc: A1 H02W0701
arc: A4 H02W0501
arc: A5 H02E0701
arc: A6 H02W0501
arc: A7 E1_H02W0501
arc: B0 E1_H02W0101
arc: B1 W1_H02E0301
arc: B4 E1_H02W0101
arc: B6 E1_H02W0101
arc: C0 E1_H02W0401
arc: C1 H00L0100
arc: C2 N1_V01S0100
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 Q2
arc: D3 E1_H02W0201
arc: D4 H02E0001
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: N3_V06N0003 F3
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q7
arc: V00T0000 F0
arc: V01S0000 F1
arc: V01S0100 F7
word: SLICED.K0.INIT 1111100110010000
word: SLICEC.K0.INIT 0110100110010110
word: SLICED.K1.INIT 0000000001010101
word: SLICEA.K0.INIT 1100001100000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011101111
word: SLICEC.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R14C21:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02N0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0701
arc: A1 F5
arc: A3 H02W0701
arc: A5 H02E0501
arc: A6 H02E0701
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H01E0101
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 V02S0401
arc: C1 W1_H02E0401
arc: C2 E1_H02W0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0201
arc: C6 H01E0001
arc: C7 E1_H02W0401
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 N1_V02S0001
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 H00L0100
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 F0
arc: M2 V00T0100
arc: M3 H01W0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q0
arc: V01S0000 Q0
arc: V01S0100 Q7
arc: W1_H02W0401 F6
arc: W1_H02W0701 F7
word: SLICEA.K1.INIT 0101111100000000
word: SLICEC.K0.INIT 0000000000001100
word: SLICED.K1.INIT 0000110001000100
word: SLICEA.K0.INIT 1000101100001111
word: SLICEC.K1.INIT 0000000010100000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1110111001000100
word: SLICED.K0.INIT 1111001011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C22:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H01E0001
arc: A2 H02E0501
arc: A4 V02N0101
arc: A5 V00B0000
arc: A6 F7
arc: A7 V02N0101
arc: B0 V02N0301
arc: B2 H02E0301
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B5 N1_V01S0000
arc: B6 V02S0501
arc: B7 H02E0101
arc: C0 E1_H01W0000
arc: C1 W1_H02E0601
arc: C2 N1_V01N0001
arc: C3 H02E0401
arc: C4 W1_H02E0401
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 W1_H02E0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 E1_H02W0201
arc: D5 F2
arc: D6 H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: M0 H02E0601
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F3
arc: N1_V02N0101 F3
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: S1_V02S0101 Q1
arc: V00T0000 F0
arc: V01S0000 F5
word: SLICED.K0.INIT 0111011101110010
word: SLICEB.K0.INIT 0000101100001000
word: SLICEB.K1.INIT 1100001100111100
word: SLICEC.K1.INIT 0101111101001110
word: SLICEA.K0.INIT 0000000000000010
word: SLICED.K1.INIT 1110100011010100
word: SLICEA.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000100100000110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R14C23:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 E1_H02W0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 F5
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 V02S0301
arc: A5 E1_H02W0501
arc: A6 H00L0000
arc: A7 H00L0000
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H01E0101
arc: B5 H01E0101
arc: B6 H01E0101
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 F4
arc: C3 F4
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00T0100
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F0
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
arc: V01S0100 Q1
arc: W1_H02W0001 F2
word: SLICEA.K1.INIT 0000000011101111
word: SLICEA.K0.INIT 0000000011100000
word: SLICED.K1.INIT 0000001100010001
word: SLICEC.K1.INIT 0000010011000100
word: SLICEB.K1.INIT 1111111000000000
word: SLICEB.K0.INIT 0101010000000000
word: SLICEC.K0.INIT 0001000000010011
word: SLICED.K0.INIT 1000100011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R14C24:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 V00T0100
arc: A5 N1_V02S0301
arc: A6 F5
arc: B0 V00T0000
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B6 H02W0301
arc: B7 V02S0501
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 V02S0401
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F6
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0000000000100000
word: SLICEB.K1.INIT 0000101000101010
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K1.INIT 0000000011000000
word: SLICED.K0.INIT 0000110001000100
word: SLICEC.K0.INIT 0000010100000000
word: SLICEC.K1.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R14C25:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 F5
arc: A3 V00T0000
arc: A4 V02N0101
arc: A5 Q5
arc: A6 F5
arc: A7 Q7
arc: B0 V02N0101
arc: B1 H02W0301
arc: B2 F3
arc: B3 Q3
arc: B6 F3
arc: C0 N1_V02S0401
arc: C2 F4
arc: C4 Q4
arc: C5 V02N0201
arc: C7 V02N0201
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 E1_H02W0001
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F7
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S1_V02S0201 F0
arc: S1_V02S0401 Q6
arc: S1_V02S0501 F7
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W1_H02W0101 F1
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1010111110100000
word: SLICEB.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1010111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R14C26:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 V01N0001
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 H01E0101
arc: W3_H06W0103 E3_H06W0003
arc: A0 F7
arc: A2 F7
arc: A4 V02S0301
arc: B0 F3
arc: B1 V02N0301
arc: B2 V02N0101
arc: B4 V00B0100
arc: B5 W1_H02E0301
arc: B6 W1_H02E0301
arc: B7 H02E0101
arc: C0 F4
arc: C1 H00L0100
arc: C2 H00L0000
arc: C3 S1_V02N0401
arc: C4 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 H02E0001
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 H02W0201
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F6
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V01S0000 F6
arc: W1_H02W0301 F1
arc: W1_H02W0601 F6
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0010000000110011
word: SLICEC.K0.INIT 0011101011000101
word: SLICEB.K0.INIT 0000000010111111
word: SLICED.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1111110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R14C27:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A0 N1_V02S0501
arc: A1 H00L0100
arc: A4 F5
arc: A6 F7
arc: A7 F5
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B3 E1_H02W0101
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 E1_H02W0301
arc: B7 F1
arc: C1 H02E0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C6 F4
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 N1_V01S0000
arc: D2 E1_H02W0201
arc: D3 H02W0201
arc: D4 V02N0601
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0001 Q4
arc: E1_H02E0701 F5
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: M1 E1_H02W0001
arc: M2 W1_H02E0601
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F5
arc: V01S0100 F2
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0101010101110111
word: SLICEC.K1.INIT 0000001100000011
word: SLICEA.K1.INIT 1010000011000000
word: SLICEC.K0.INIT 0100110000000000
word: SLICED.K1.INIT 0000000000010011
word: SLICED.K0.INIT 0000110100000101
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0000001111110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R14C28:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 V06S0003
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 S3_V06N0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0103 E1_H02W0201
arc: A0 W1_H02E0701
arc: A2 E1_H02W0501
arc: A3 H02E0501
arc: A5 H02E0501
arc: A6 F5
arc: A7 H02W0701
arc: B0 W1_H02E0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B5 E1_H02W0301
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: C0 W1_H02E0601
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C5 W1_H02E0401
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D5 E1_H01W0100
arc: D6 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M2 V00T0000
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V00B0000 F6
arc: W1_H02W0601 Q4
arc: W3_H06W0003 F0
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1101001111011111
word: SLICEB.K1.INIT 1000101011001110
word: SLICED.K1.INIT 0111111100000000
word: SLICEC.K1.INIT 1011010110111111
word: SLICED.K0.INIT 0010000010100000
word: SLICEA.K0.INIT 1110110011111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R14C29:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 V06N0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02N0701
arc: A2 V02N0701
arc: A3 V02S0701
arc: A4 V02N0101
arc: A5 E1_H01W0000
arc: A6 H02W0701
arc: A7 F5
arc: B0 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H02W0101
arc: B5 W1_H02E0101
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C3 N1_V02S0601
arc: C4 W1_H02E0401
arc: C5 V02N0201
arc: C6 H02E0401
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 H02W0001
arc: D6 N1_V02S0401
arc: D7 H02E0001
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N3_V06N0303 Q6
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: V01S0000 Q7
arc: V01S0100 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W3_H06W0203 Q7
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 1110110011111111
word: SLICEC.K1.INIT 0111111100000000
word: SLICEC.K0.INIT 0011001000000010
word: SLICED.K1.INIT 0000001000001010
word: SLICEB.K0.INIT 1100111111101111
word: SLICEA.K0.INIT 1100111111101111
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1111000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C2:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 H02W0101
arc: H00R0100 V02S0701
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: A0 H00R0000
arc: A1 H00R0000
arc: A3 H00L0100
arc: B1 V00B0000
arc: B3 E1_H01W0100
arc: C1 N1_V02S0601
arc: C2 E1_H01W0000
arc: C3 N1_V02S0601
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 V00B0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 E1_H02W0601
arc: M2 E1_H02W0601
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q5
arc: V00T0000 F2
arc: V01S0000 F0
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1110101011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C30:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 H02E0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02N0701
arc: A5 H02W0701
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 H02E0301
arc: B3 W1_H02E0101
arc: B6 V02S0501
arc: B7 V00B0000
arc: C0 H02W0601
arc: C1 E1_H02W0601
arc: C2 H00L0000
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 V01N0101
arc: C6 V02S0001
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F7
arc: N1_V02N0401 Q6
arc: N3_V06N0003 F3
arc: S1_V02S0601 F4
arc: S3_V06S0203 F4
arc: V00B0000 Q6
arc: V01S0000 Q1
arc: V01S0100 F4
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F4
arc: W3_H06W0303 Q5
word: SLICED.K1.INIT 0101000011000000
word: SLICED.K0.INIT 1100010111001100
word: SLICEC.K1.INIT 1111111101011111
word: SLICEB.K0.INIT 1011101011111111
word: SLICEB.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1110111111001111
word: SLICEA.K1.INIT 1110110011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R14C31:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H01W0100
arc: A0 N1_V02S0501
arc: A2 V01N0101
arc: A3 H02W0701
arc: A4 N1_V02S0101
arc: A6 S1_V02N0101
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 H02W0301
arc: B4 V00B0100
arc: B6 V02N0501
arc: B7 E1_H02W0101
arc: C0 W1_H02E0401
arc: C1 V02N0601
arc: C2 S1_V02N0601
arc: C3 N1_V02S0601
arc: C4 V02S0201
arc: C6 V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02N0201
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: D4 H00R0100
arc: D6 V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N3_V06N0103 Q1
arc: S1_V02S0301 F3
arc: V00B0100 F7
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0011001100100011
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1010101011111010
word: SLICED.K0.INIT 0000000000110010
word: SLICED.K1.INIT 0000000000110011
word: SLICEA.K1.INIT 1111001111111111
word: SLICEB.K0.INIT 0111011101111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C32:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0701
arc: A3 F5
arc: A4 F7
arc: A5 H02W0701
arc: A6 V02N0101
arc: B3 V02N0301
arc: B5 S1_V02N0701
arc: C0 N1_V01N0001
arc: C3 V02N0401
arc: C5 V02S0201
arc: C6 V01N0101
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
arc: LSR0 E1_H02W0301
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F7
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1010000010100000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0101010111111101
word: SLICEC.K0.INIT 0000000001010101
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 0011001100110010
word: SLICED.K0.INIT 0000111100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R14C33:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0501 V06N0303
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V02N0701
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 F5
arc: A4 V02N0301
arc: A5 F7
arc: B0 S1_V02N0101
arc: B1 V02N0101
arc: B2 V02N0301
arc: B4 H02W0101
arc: B5 V02N0501
arc: B7 S1_V02N0501
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 W1_H02E0401
arc: C5 V02S0201
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02N0201
arc: D2 H01E0101
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 W1_H02E0001
arc: D7 H02W0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 1010111110101100
word: SLICEB.K1.INIT 1111111101011111
word: SLICEC.K0.INIT 1111111101001111
word: SLICEB.K0.INIT 0010111111111111
word: SLICED.K1.INIT 0000111100000011
word: SLICEC.K1.INIT 1010101010101000
word: SLICEA.K0.INIT 0000001111110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R14C34:PLC2
arc: E1_H02E0101 V02S0101
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0701 V01N0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H06E0203
arc: V00B0000 W1_H02E0401
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02S0501
arc: W3_H06W0203 N1_V01S0000
arc: A0 V02N0501
arc: A3 S1_V02N0501
arc: A4 V02N0101
arc: A6 S1_V02N0101
arc: A7 V02N0301
arc: B3 W1_H02E0301
arc: B4 S1_V02N0701
arc: B6 V02N0501
arc: B7 V02N0701
arc: C0 F4
arc: C3 H02W0601
arc: C4 V02S0201
arc: C6 V02N0001
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0201
arc: D1 V01S0100
arc: D3 H02E0001
arc: D4 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR1 E1_H02W0301
arc: M0 W1_H02E0601
arc: M2 V00B0000
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0601 F6
arc: V01S0100 Q3
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 1011101110110000
word: SLICEA.K0.INIT 0000111110101111
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K0.INIT 1011000010111011
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100101111
word: SLICED.K1.INIT 0101010101010100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C35:PLC2
arc: N1_V02N0501 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 H01E0001
arc: A0 H00L0000
arc: B0 V00T0000
arc: C0 V02S0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0110000001101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R14C36:PLC2
arc: W1_H02W0301 W3_H06E0003

.tile R14C3:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H06W0003
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0301
arc: A1 H02W0701
arc: A5 N1_V01N0101
arc: B1 E1_H01W0100
arc: B4 V01S0000
arc: B5 H02E0301
arc: C0 E1_H01W0000
arc: C1 H02E0601
arc: C5 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V00T0100
arc: D4 V00B0000
arc: D5 V02N0401
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M1 V01S0100
arc: M2 N1_V01N0001
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: V01S0000 Q2
arc: V01S0100 F4
arc: W1_H02W0101 Q1
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1110110010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R14C44:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R14C4:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0701 V01N0101
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: A1 N1_V02S0501
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 H02E0701
arc: B1 E1_H02W0101
arc: B3 E1_H01W0100
arc: B5 V01S0000
arc: C0 H02W0601
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C5 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: E1_H01E0101 Q6
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 F2
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F0
arc: V00B0000 F4
arc: V01S0000 Q3
arc: V01S0100 Q1
arc: W1_H02W0701 Q7
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1110101011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 E3_H06W0203
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0401 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A3 H02E0501
arc: B1 Q1
arc: B3 H02W0101
arc: C1 H02E0601
arc: C2 H02E0401
arc: C3 N1_V01N0001
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 H01E0101
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: V00T0000 F0
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1110110010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C6:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: H00R0000 V02N0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 V00B0000
arc: B0 W1_H02E0101
arc: B2 E1_H02W0301
arc: B4 E1_H02W0101
arc: B6 W1_H02E0101
arc: C0 E1_H02W0601
arc: C2 E1_H02W0601
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: C7 V00T0000
arc: D0 H02W0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: N1_V01N0001 F3
arc: N1_V02N0301 F3
arc: V01S0000 F3
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 1111111100110011
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 0000000001010101
word: SLICEA.K1.INIT 0000000001010101
word: SLICEA.K0.INIT 1111000000110011
word: SLICEC.K0.INIT 1010001011110111
word: SLICEB.K0.INIT 1010100011111101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C7:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 S3_V06N0003
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: B1 E1_H01W0100
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02N0201
arc: D2 V00T0100
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R14C8:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 N1_V02S0701
arc: A4 S1_V02N0301
arc: A5 E1_H02W0701
arc: B0 S1_V02N0101
arc: B1 V02N0301
arc: B4 V02N0501
arc: B5 V01S0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 H02W0401
arc: C4 W1_H02E0401
arc: C5 S1_V02N0001
arc: CE0 E1_H02W0101
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 V02S0001
arc: D4 V01N0001
arc: D5 V00B0000
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: V01S0100 Q4
word: SLICEB.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1111110001010100
word: SLICEC.K0.INIT 1011101110110000
word: SLICEA.K0.INIT 1010111000001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C9:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0601 H06W0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: B0 E1_H02W0101
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q0
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
word: SLICED.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C10:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02W0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: B1 H02E0101
arc: C1 H02E0401
arc: C3 E1_H02W0601
arc: C4 Q4
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D3 E1_H02W0001
arc: D4 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00B0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q4
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F4
arc: V01S0000 Q4
arc: V01S0100 F4
arc: W1_H02W0601 Q4
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0011111111111100
word: SLICEC.K0.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C11:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02W0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 H01E0001
arc: V00B0000 H02W0401
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00R0000
arc: A2 H02E0701
arc: A3 V00T0000
arc: A4 E1_H02W0501
arc: B0 H02E0301
arc: B2 H01W0100
arc: B3 H00R0000
arc: B5 N1_V01S0000
arc: C0 F6
arc: C2 V02S0601
arc: C3 F4
arc: C4 F6
arc: C5 H02W0601
arc: C6 H02W0601
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V00B0000
arc: D5 H01W0000
arc: D6 H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q2
arc: S3_V06S0003 Q0
arc: V00T0000 Q2
arc: V01S0000 F5
arc: V01S0100 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111110100000000
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1000101011001111
word: SLICEC.K0.INIT 0101000011110000
word: SLICEB.K1.INIT 0000110000001110
word: SLICEC.K1.INIT 0000000011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C12:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: A2 E1_H01E0001
arc: A3 H00L0100
arc: A6 V02S0101
arc: B0 V00T0000
arc: B3 E1_H01W0100
arc: B6 V02S0701
arc: C0 H02W0401
arc: C2 E1_H02W0601
arc: C3 E1_H02W0401
arc: C6 Q6
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D2 N1_V02S0201
arc: D3 F0
arc: D6 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q5
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: V00T0100 Q3
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0000010101010101
word: SLICEB.K1.INIT 0000000000010011
word: SLICED.K0.INIT 1000000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R15C13:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 N1_V02S0401
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: A1 E1_H01E0001
arc: A3 V02S0501
arc: B1 V02S0101
arc: B3 F1
arc: C1 H02W0401
arc: C3 N1_V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D3 H01E0101
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 F3
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M1 W1_H02E0001
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0601 Q6
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V01S0000 Q1
word: SLICEB.K1.INIT 1011000000110000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C14:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 H01E0101
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N3_V06N0103 H06W0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: A0 H00R0000
arc: A1 H00L0000
arc: A3 V02S0501
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: B0 V02N0101
arc: B1 H02E0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B5 V00B0100
arc: C0 S1_V02N0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 H02E0401
arc: D0 H02W0201
arc: D1 F0
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V02S0601
arc: D5 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M2 V00B0000
arc: M4 W1_H02E0401
arc: V01S0100 F4
word: SLICEB.K0.INIT 0011111111111111
word: SLICEB.K1.INIT 0001010101010101
word: SLICEA.K0.INIT 1010000010000000
word: SLICEA.K1.INIT 0000000001111111
word: SLICEC.K0.INIT 0101111111111111
word: SLICEC.K1.INIT 0001001100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C15:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: N1_V02N0101 H02W0101
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 N3_V06S0003
arc: A0 F7
arc: A3 E1_H01E0001
arc: A4 H02E0501
arc: A5 N1_V01S0100
arc: A7 E1_H02W0701
arc: B3 H00L0000
arc: B5 W1_H02E0301
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C3 E1_H02W0601
arc: C4 H01E0001
arc: C5 E1_H02W0601
arc: C6 V02S0201
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 W1_H02E0201
arc: D4 H01W0000
arc: D5 N1_V02S0401
arc: D6 V00B0000
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F6
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 Q5
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010111111111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111101011111
word: SLICEC.K1.INIT 1111111111101100
word: SLICED.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C16:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 H01E0001
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A1 H02E0501
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A5 W1_H02E0701
arc: A6 N1_V01S0100
arc: A7 H00R0000
arc: B0 V02N0101
arc: B1 V02N0101
arc: B3 H00R0000
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B6 H02E0301
arc: B7 N1_V02S0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 N1_V02S0201
arc: C7 H02W0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0201
arc: D2 H00R0000
arc: D3 N1_V01S0000
arc: D4 W1_H02E0001
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M0 H01E0001
arc: M2 H02W0601
arc: M4 H02E0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00B0000 F4
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0001010101010101
word: SLICEB.K0.INIT 0101111111111111
word: SLICEB.K1.INIT 0000000001111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0011111111111111
word: SLICEC.K1.INIT 0001010101010101
word: SLICED.K0.INIT 0111001111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C17:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: A0 E1_H02W0501
arc: A1 F5
arc: A3 F7
arc: A4 V02N0301
arc: A7 V02N0301
arc: B2 V02S0301
arc: B4 V02S0701
arc: B7 V02S0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 F4
arc: C4 V02S0001
arc: C5 H02W0401
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 W1_H02E0001
arc: D5 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N3_V06N0003 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0100 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 0111000000000000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 1010101011111111
word: SLICED.K1.INIT 0000011100000000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R15C18:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A1 V02N0501
arc: A2 W1_H02E0501
arc: A3 N1_V02S0501
arc: A4 N1_V02S0301
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: A7 N1_V01S0100
arc: B1 H02W0101
arc: B2 H02E0301
arc: B3 E1_H02W0101
arc: B4 V00B0100
arc: B5 N1_V02S0701
arc: B6 V01S0000
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02S0601
arc: C3 E1_H01W0000
arc: C4 H02E0601
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: C7 W1_H02E0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D2 H02E0001
arc: D3 V02S0001
arc: D4 N1_V02S0401
arc: D5 N1_V02S0601
arc: D6 N1_V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 F0
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 Q2
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0000101100001000
word: SLICEC.K0.INIT 1100100010001000
word: SLICEB.K0.INIT 0111001111111111
word: SLICEB.K1.INIT 1110110010100000
word: SLICED.K1.INIT 1101010100000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C19:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 H02W0701
arc: A3 E1_H01E0001
arc: A6 V02S0301
arc: A7 H00R0000
arc: B0 H02W0301
arc: B1 V02S0101
arc: B2 E1_H01W0100
arc: B3 H02W0101
arc: B4 V02S0701
arc: B5 V02N0501
arc: B6 V02S0501
arc: B7 H02E0301
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 E1_H01W0000
arc: C6 V02S0201
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D3 V00T0100
arc: D4 N1_V02S0601
arc: D5 H02W0201
arc: D6 W1_H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F4
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q2
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 0000000000110011
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1100000011000000
word: SLICED.K1.INIT 1010100010001000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K1.INIT 1110110010100000
word: SLICEC.K0.INIT 1100110000000000
word: SLICED.K0.INIT 1010001000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R15C20:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A4 V02N0101
arc: A6 N1_V01N0101
arc: A7 H02E0501
arc: B0 E1_H02W0101
arc: B4 H02E0301
arc: B6 N1_V01S0000
arc: B7 H01E0101
arc: C0 H02W0601
arc: C4 H02E0601
arc: C6 H02W0401
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D4 V02N0401
arc: D6 F0
arc: D7 W1_H02E0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M5 H02E0001
arc: M6 W1_H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F4
arc: S3_V06S0003 Q3
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 1101000001010000
word: SLICEA.K0.INIT 1101000011011101
word: SLICEC.K0.INIT 1110000010100000
word: SLICED.K0.INIT 1100010000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C21:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0201
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: A4 H02W0501
arc: A5 H02E0501
arc: A6 H00R0000
arc: A7 H00L0000
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H02E0301
arc: B6 V00T0000
arc: C0 H02W0601
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 E1_H02W0401
arc: C4 V00T0000
arc: C6 E1_H02W0401
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 S1_V02N0601
arc: D5 H01W0000
arc: D6 E1_H01W0100
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F7
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F0
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 Q4
arc: V01S0100 F7
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0001000010110000
word: SLICED.K0.INIT 0000110001000100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R15C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0203 H01E0001
arc: V00B0100 H02E0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: A1 F5
arc: A2 H02E0701
arc: A3 H02E0701
arc: B0 V00T0000
arc: B1 S1_V02N0101
arc: B3 H00R0000
arc: B5 N1_V02S0701
arc: B6 V02S0701
arc: B7 N1_V02S0701
arc: C0 F4
arc: C1 S1_V02N0401
arc: C2 E1_H02W0601
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 V00B0100
arc: C7 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 V02S0401
arc: D7 V02S0401
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0001 F2
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0011111100111111
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000001100001111
word: SLICEA.K1.INIT 0010011100000000
word: SLICEB.K0.INIT 1111000001010000
word: SLICEB.K1.INIT 1100010010000000
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K1.INIT 0000001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R15C23:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 V06S0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 V02S0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 V06S0203
arc: A2 F5
arc: A3 F5
arc: A4 F7
arc: A6 F5
arc: A7 N1_V02S0101
arc: B1 E1_H02W0101
arc: B2 E1_H01W0100
arc: B3 H02E0301
arc: B4 E1_H02W0101
arc: B5 E1_H02W0301
arc: B6 H02W0301
arc: B7 N1_V02S0501
arc: C0 H02E0401
arc: C1 E1_H02W0601
arc: C2 H00L0000
arc: C3 E1_H01W0000
arc: C4 V02S0001
arc: C5 W1_H02E0601
arc: C6 V02S0001
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: D7 H02E0201
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: V00T0100 F1
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 0111011100111111
word: SLICEB.K0.INIT 0101000000110000
word: SLICEC.K0.INIT 0000000011001010
word: SLICEA.K1.INIT 0011001100001111
word: SLICED.K0.INIT 0011010100000000
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K1.INIT 1100101010101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C24:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A2 H02W0501
arc: A5 E1_H02W0501
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 V00B0100
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 V02S0401
arc: C3 F4
arc: C4 E1_H02W0601
arc: C5 F4
arc: C7 V00B0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 V02S0601
arc: D6 F2
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00B0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: S1_V02S0501 Q5
arc: V00B0000 F6
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W1_H02W0301 F3
word: SLICEA.K1.INIT 0100010000001100
word: SLICEA.K0.INIT 0111011100111111
word: SLICED.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 0000000001000111
word: SLICED.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 1110001011100010
word: SLICEC.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C25:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 W3_H06E0203
arc: V00T0100 V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02S0501
arc: A4 V02S0301
arc: A5 E1_H02W0701
arc: A6 F5
arc: B0 F3
arc: B1 F3
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 V00B0100
arc: B5 H01E0101
arc: B7 E1_H02W0301
arc: C0 E1_H02W0401
arc: C2 N1_V02S0601
arc: C3 N1_V01S0100
arc: C4 V02S0201
arc: C5 V02S0001
arc: C6 F4
arc: C7 N1_V02S0001
arc: D0 F2
arc: D1 E1_H02W0001
arc: D2 V00T0100
arc: D3 N1_V01S0000
arc: D4 E1_H02W0001
arc: D5 E1_H01W0100
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: V00B0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0201 F2
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1100110010101010
word: SLICED.K0.INIT 0000010100000101
word: SLICEC.K1.INIT 0000001000000111
word: SLICEC.K0.INIT 0010001000001010
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111001111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R15C26:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 H00L0000
arc: B0 V02S0301
arc: B4 V02N0701
arc: B7 H02E0101
arc: C0 F4
arc: C1 V02S0601
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 H02W0601
arc: C7 V00T0100
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 V00B0000
arc: D7 H00R0100
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F1
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: W1_H02W0101 F3
arc: W1_H02W0301 F1
arc: W1_H02W0501 F7
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1101110110001101
word: SLICEC.K0.INIT 0000000000111111
word: SLICED.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R15C27:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A2 V02S0701
arc: A3 V02S0501
arc: A4 S1_V02N0301
arc: A5 V02S0101
arc: A6 H00R0000
arc: B0 V00T0000
arc: B3 H02W0101
arc: B4 H00L0000
arc: B5 N1_V02S0701
arc: B6 V00B0000
arc: C0 N1_V01N0001
arc: C2 H02W0401
arc: C3 N1_V01S0100
arc: C4 E1_H02W0601
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 V02S0201
arc: D0 F2
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 V01N0001
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 V00T0100
arc: N1_V01N0001 F7
arc: N1_V02N0401 F6
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: V00B0000 F4
arc: V00T0100 F3
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1110000000000000
word: SLICED.K0.INIT 0000000000000100
word: SLICEA.K0.INIT 1110101011111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0111000000000000
word: SLICEB.K0.INIT 0000000001011111
word: SLICEC.K1.INIT 1100010010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C28:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 V01N0001
arc: A0 V02N0501
arc: A1 N1_V02S0701
arc: A3 H02E0701
arc: A5 S1_V02N0301
arc: A6 V02N0301
arc: B0 V00T0000
arc: B1 V00B0000
arc: B3 E1_H02W0301
arc: B5 H00L0000
arc: B6 V01S0000
arc: B7 H02E0301
arc: C0 V02N0401
arc: C1 H02E0401
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C5 F4
arc: C6 W1_H02E0401
arc: C7 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 E1_H01W0100
arc: D5 E1_H02W0201
arc: D6 E1_H02W0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR1 V00T0100
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: N3_V06N0003 F0
arc: N3_V06N0303 F5
arc: V01S0000 F4
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0701 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 1111111011111100
word: SLICED.K1.INIT 0000000011111100
word: SLICEA.K0.INIT 1111000011110010
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0010001001110111
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1100111110101010
word: SLICED.K0.INIT 0000101100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R15C29:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 V02S0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H01E0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V06S0303
arc: A0 V02N0501
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A4 E1_H02W0701
arc: A5 N1_V02S0301
arc: B0 V01N0001
arc: B1 E1_H02W0301
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: C0 V02N0601
arc: C1 E1_H02W0601
arc: C2 N1_V02S0401
arc: C3 F4
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 S1_V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q2
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: S1_V02S0501 F5
arc: V01S0100 F4
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 1111001111111011
word: SLICEA.K1.INIT 1111111100111011
word: SLICEC.K0.INIT 0000000010101010
word: SLICEB.K0.INIT 1111111100111011
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0011001110111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R15C2:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 E1_H02W0201
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: A0 V02N0701
arc: A1 V02N0701
arc: A3 V02N0701
arc: A4 F5
arc: A5 E1_H02W0701
arc: A6 E1_H02W0501
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 H02W0101
arc: B5 H00L0000
arc: B6 V00T0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: C6 F4
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H01W0000
arc: D5 S1_V02N0401
arc: D6 V01N0001
arc: E1_H01E0101 F2
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 H02W0601
arc: M2 H02W0601
arc: V00T0000 F0
word: SLICEA.K0.INIT 1011111011000111
word: SLICEA.K1.INIT 0110111111111110
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 1111111011011011
word: SLICEC.K1.INIT 0000000011100000
word: SLICEC.K0.INIT 0100000001000100
word: SLICED.K0.INIT 0000000000011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R15C30:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 V06N0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 N1_V01S0000
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H02E0701
arc: A3 S1_V02N0701
arc: A4 V02N0101
arc: A6 E1_H02W0501
arc: B0 V02S0301
arc: B1 V00B0000
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 V00B0100
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 N1_V02S0401
arc: C4 V02N0001
arc: C6 N1_V02S0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02N0601
arc: D6 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F4
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0003 F3
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000010101010101
word: SLICEB.K0.INIT 0011001100100111
word: SLICEA.K1.INIT 1111001011111111
word: SLICEB.K1.INIT 0000010100000111
word: SLICEC.K0.INIT 1101000011011101
word: SLICEA.K0.INIT 1111001011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R15C31:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06N0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: V00B0100 V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 E1_H02W0701
arc: A4 W1_H02E0701
arc: A5 V02S0101
arc: A6 W1_H02E0701
arc: A7 S1_V02N0101
arc: B0 S1_V02N0101
arc: B1 N1_V02S0301
arc: B2 E1_H02W0101
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: B5 S1_V02N0701
arc: B6 V02N0501
arc: B7 V01S0000
arc: C0 V02N0401
arc: C1 E1_H02W0601
arc: C2 S1_V02N0601
arc: C3 F4
arc: C5 V01N0101
arc: C6 V02S0001
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 F0
arc: D2 S1_V02N0201
arc: D3 H02W0001
arc: D5 S1_V02N0601
arc: D6 E1_H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F3
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 1111101100000000
word: SLICEA.K0.INIT 0111111111111111
word: SLICEC.K0.INIT 0001000100010001
word: SLICED.K0.INIT 0000111100001110
word: SLICEB.K1.INIT 1111110000000000
word: SLICED.K1.INIT 0000000010001100
word: SLICEB.K0.INIT 1100111110001010
word: SLICEC.K1.INIT 1010100011111100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C32:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06N0203
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 S1_V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 V01N0101
arc: A1 F7
arc: A2 V02N0501
arc: A4 H02E0701
arc: A5 H02E0501
arc: A6 V02N0301
arc: B0 V02S0301
arc: B1 F3
arc: B2 S1_V02N0301
arc: B4 N1_V02S0501
arc: B5 V00B0100
arc: B6 S1_V02N0701
arc: B7 S1_V02N0501
arc: C2 S1_V02N0601
arc: C3 H00L0000
arc: C4 S1_V02N0201
arc: C5 V00T0000
arc: C7 V00T0100
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D2 E1_H02W0201
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D5 S1_V02N0401
arc: D6 V00B0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F3
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N1_V02N0501 F5
arc: V00B0000 F4
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 F1
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 1011101110101010
word: SLICED.K1.INIT 0011001100000011
word: SLICED.K0.INIT 0111011101000100
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0000111101000111
word: SLICEB.K0.INIT 0000110000001101
word: SLICEC.K1.INIT 1100000011010000
word: SLICEA.K1.INIT 1000100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R15C33:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0601 H01E0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: A0 H01E0001
arc: A2 H02E0501
arc: B0 W1_H02E0301
arc: B2 V02N0301
arc: C0 H02E0401
arc: C2 H02E0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D2 V02S0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1111111111010101
word: SLICEA.K0.INIT 1011101111111011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R15C34:PLC2
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: A1 V02N0501
arc: A2 F7
arc: A3 W1_H02E0701
arc: A4 S1_V02N0101
arc: A5 V02N0301
arc: A7 W1_H02E0701
arc: B1 V02N0101
arc: B3 W1_H02E0301
arc: B4 H02E0101
arc: B5 H00L0000
arc: B7 H02W0301
arc: C1 H00L0100
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 S1_V02N0001
arc: C5 F4
arc: C7 V02N0201
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 W1_H02E0201
arc: D2 W1_H02E0001
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 V02N0601
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1010001011110011
word: SLICEC.K1.INIT 1111000011100000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111100101111
word: SLICEB.K1.INIT 0011001100110010
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1111101011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R15C35:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301

.tile R15C3:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00T0000 V02N0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 H01E0001
arc: A2 V00B0000
arc: A3 F7
arc: A4 H02E0701
arc: A5 E1_H02W0501
arc: A6 E1_H02W0501
arc: A7 H02E0701
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H02W0301
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 V02N0601
arc: C2 F6
arc: C3 H00R0100
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 V02N0001
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 F0
arc: D3 F2
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: M4 H02E0401
arc: S1_V02S0601 F4
word: SLICEA.K0.INIT 1100110000001100
word: SLICEA.K1.INIT 1100110000001100
word: SLICED.K0.INIT 0100000000010001
word: SLICEB.K0.INIT 0000000000110001
word: SLICED.K1.INIT 0110110111110011
word: SLICEB.K1.INIT 1111011100000000
word: SLICEC.K0.INIT 0010000111001100
word: SLICEC.K1.INIT 0000000001011110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C41:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R15C42:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R15C44:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R15C45:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R15C4:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0201
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02E0501
arc: A1 V02N0701
arc: A3 H01E0001
arc: A5 S1_V02N0301
arc: B0 V02N0301
arc: B1 V02N0101
arc: B5 V02S0701
arc: C0 V02N0401
arc: C1 H02E0601
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0001
arc: D3 F0
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 H01W0000
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H02E0101 F3
arc: E1_H02E0501 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0100 F6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M4 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: S1_V02S0501 F7
arc: S3_V06S0303 F6
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 1111111011111111
word: SLICEA.K1.INIT 0111111010010110
word: SLICED.K1.INIT 1111000000001111
word: SLICEB.K1.INIT 0000101010101010
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111100010001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C5:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: H00L0000 S1_V02N0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0701
arc: A1 H00L0100
arc: A2 V02N0501
arc: A3 V00T0000
arc: A4 F5
arc: A5 E1_H02W0701
arc: A7 N1_V01N0101
arc: B0 H02E0301
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 H00R0100
arc: B4 E1_H02W0101
arc: B5 V02N0501
arc: B6 H01E0101
arc: B7 E1_H02W0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C2 W1_H02E0601
arc: C3 V02N0401
arc: C4 W1_H02E0401
arc: C5 H02E0401
arc: C6 H02E0601
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 V02N0601
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F2
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICED.K0.INIT 0000111100001100
word: SLICEB.K0.INIT 1011110111110111
word: SLICEB.K1.INIT 0000010111111101
word: SLICED.K1.INIT 0000001010101010
word: SLICEC.K1.INIT 1100001000000000
word: SLICEC.K0.INIT 0000000000010000
word: SLICEA.K0.INIT 1101010100000000
word: SLICEA.K1.INIT 1010001010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C6:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00T0100 V02S0501
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: A1 F7
arc: A2 H02W0701
arc: A3 H02W0701
arc: A6 E1_H02W0501
arc: A7 W1_H02E0501
arc: B0 V02S0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 V02N0701
arc: C0 H02E0401
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C3 V02N0401
arc: C6 S1_V02N0201
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 E1_H01W0100
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: N1_V02N0601 F6
arc: V01S0000 F1
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0001000100100000
word: SLICEB.K1.INIT 0010000100010011
word: SLICED.K1.INIT 0000000011110101
word: SLICEA.K1.INIT 1111111000000000
word: SLICED.K0.INIT 1010111100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R15C7:PLC2
arc: H00R0100 V02N0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02W0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02N0501
arc: A1 V02N0501
arc: A4 F7
arc: A7 V02S0301
arc: B0 H02E0101
arc: B1 H00R0100
arc: B4 V00B0100
arc: B7 H02W0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C4 V02N0201
arc: C6 E1_H02W0601
arc: C7 W1_H02E0601
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D4 V02N0401
arc: D6 E1_H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: S1_V02S0301 F1
arc: S1_V02S0401 F6
arc: V01S0000 F6
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1101000100000000
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0011110011011111
word: SLICEA.K1.INIT 0100001101001010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0011001011111110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R15C8:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 V02S0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A4 V00B0000
arc: A7 N1_V01S0100
arc: B0 V00T0000
arc: B2 E1_H02W0301
arc: B3 V02S0101
arc: B5 E1_H02W0101
arc: B6 N1_V01S0000
arc: E1_H02E0501 F5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0301 F3
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
arc: S3_V06S0203 F4
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R15C9:PLC2
arc: E1_H02E0001 V01N0001
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 V01N0001
arc: W1_H02W0701 V01N0101
arc: A4 H02E0501
arc: B3 Q3
arc: B4 H02E0301
arc: C2 E1_H01W0000
arc: C4 E1_H02W0401
arc: C6 Q6
arc: C7 H02W0601
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D3 V02N0201
arc: D4 H02W0201
arc: D6 H01W0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00L0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0101 Q3
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 Q6
arc: V01S0100 F3
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q3
arc: W1_H02W0301 F3
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q6
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000011001100
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 1111001000100010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R16C10:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: H00L0000 H02W0201
arc: H00R0000 H02W0601
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H01E0001
arc: A3 H02E0701
arc: A4 F5
arc: A5 N1_V01S0100
arc: A6 H02E0501
arc: A7 H02E0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 F3
arc: B5 S1_V02N0501
arc: B6 H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 H02E0401
arc: C4 V02N0001
arc: C5 V00B0100
arc: C6 H02E0601
arc: C7 H02E0401
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H02E0001
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 F2
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 F0
arc: S1_V02S0501 Q7
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
arc: V01S0100 F0
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000010010
word: SLICEA.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 0110000000010000
word: SLICEC.K1.INIT 0000000001010001
word: SLICEB.K1.INIT 1110100110011111
word: SLICEC.K0.INIT 1010001010101010
word: SLICED.K0.INIT 1110110000101101
word: SLICED.K1.INIT 0101111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C11:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: H00L0000 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 N1_V01S0100
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q2
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: M2 V00B0100
arc: M5 H00L0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V00B0100 Q7
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C12:PLC2
arc: H00L0000 H02E0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 S1_V02N0701
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E3_H06W0103
arc: V00T0000 H02E0201
arc: W1_H02W0201 V02N0201
arc: W3_H06W0203 E3_H06W0203
arc: B4 H02W0101
arc: C4 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: H01W0000 Q4
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: V00B0000 Q6
arc: V00B0100 Q7
word: SLICEC.K0.INIT 0011000000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C13:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 N1_V02S0101
arc: W3_H06W0003 E3_H06W0303
arc: B6 N1_V02S0501
arc: C6 H01E0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: E1_H02E0501 Q5
arc: F6 F6_SLICE
arc: H01W0100 Q4
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0501 Q5
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
word: SLICED.K0.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C14:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V06N0203
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 F5
arc: A1 V01N0101
arc: A2 V02S0501
arc: A3 V02N0501
arc: A4 V02S0301
arc: A5 V00T0000
arc: A6 V02N0101
arc: A7 V02S0101
arc: B0 N1_V02S0301
arc: B1 H02E0301
arc: B2 F3
arc: B3 H02E0101
arc: B4 V02S0501
arc: B5 S1_V02N0701
arc: B6 V00B0000
arc: B7 H02E0101
arc: C0 F4
arc: C1 H00L0100
arc: C2 N1_V01S0100
arc: C3 N1_V02S0401
arc: C4 H02W0401
arc: C5 H01E0001
arc: C6 H02E0401
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 N1_V02S0401
arc: D6 V02N0601
arc: D7 F2
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E1_H02E0601 F6
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
word: SLICEA.K1.INIT 1000010000100001
word: SLICED.K0.INIT 1000010000100001
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011100001111
word: SLICEA.K0.INIT 0111111101011111
word: SLICEB.K1.INIT 1010000010000000
word: SLICEB.K0.INIT 0001000000110000
word: SLICED.K1.INIT 0100010011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C15:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 H06W0103
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02S0401
arc: A0 F5
arc: A2 N1_V02S0701
arc: A4 V00T0000
arc: A5 V02N0101
arc: B0 V01N0001
arc: B2 V02S0301
arc: B4 H02E0101
arc: B5 V02N0701
arc: C0 H02E0601
arc: C2 S1_V02N0401
arc: C4 H02W0401
arc: C5 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D2 W1_H02E0201
arc: D4 F2
arc: D5 V02N0401
arc: E1_H01E0101 Q1
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: M1 V01S0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F4
arc: S1_V02S0001 F0
arc: V01S0100 Q3
word: SLICEC.K1.INIT 1001000000001001
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1010000010000000
word: SLICEC.K0.INIT 0000000001111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C16:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V02N0701
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 V01N0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V06S0203
arc: C0 E1_H01W0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D4 H01W0000
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q5
arc: M3 H02W0201
arc: M4 H02E0401
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0701 Q5
arc: V01S0000 Q4
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R16C17:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: W1_H02W0201 V02N0201
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 V02N0101
arc: A5 H02E0701
arc: B0 H01W0100
arc: B2 H00R0000
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 H00L0000
arc: CLK0 G_HPBX0100
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F5
arc: H01W0100 Q6
arc: LSR1 H02W0501
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C18:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N1_V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0501 H01E0101
arc: W3_H06W0203 E1_H01W0000
arc: A4 H02W0701
arc: B2 V01N0001
arc: B4 W1_H02E0301
arc: C4 V02S0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 0011001100110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0010000000101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C19:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 H02W0601
arc: V00B0100 H02E0501
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: A2 H02W0701
arc: A3 N1_V02S0501
arc: A4 V02S0101
arc: A5 H02W0501
arc: A6 E1_H02W0501
arc: A7 F5
arc: B0 V00B0000
arc: B2 F3
arc: B3 N1_V02S0301
arc: B4 E1_H02W0301
arc: B5 H00R0000
arc: B6 H01E0101
arc: C0 S1_V02N0401
arc: C2 F4
arc: C3 E1_H02W0401
arc: C4 H02E0401
arc: C5 V02S0201
arc: C6 H02W0601
arc: C7 E1_H01E0101
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 N1_V02S0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0100 F1
arc: V01S0000 F7
arc: V01S0100 F1
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1010101010000000
word: SLICED.K1.INIT 1111000001010000
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0011001100100000
word: SLICEB.K0.INIT 0000101110111011
word: SLICEB.K1.INIT 1100010001000100
word: SLICEA.K0.INIT 0000000000000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R16C20:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02S0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 H06W0003
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 W1_H02E0701
arc: A4 V00B0000
arc: A5 V02S0301
arc: A6 H02E0501
arc: A7 H00L0000
arc: B0 H02E0301
arc: B3 W1_H02E0101
arc: B4 W1_H02E0101
arc: B5 V02S0501
arc: B6 F3
arc: B7 N1_V02S0501
arc: C0 H02E0601
arc: C1 N1_V02S0601
arc: C2 N1_V01S0100
arc: C3 E1_H02W0601
arc: C4 E1_H01E0101
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D3 V02S0201
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 E1_H01W0100
arc: D7 W1_H02E0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0701 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 1010000010100000
word: SLICED.K1.INIT 1100110010000000
word: SLICEC.K1.INIT 0001000011010000
word: SLICEC.K0.INIT 1110110000000000
word: SLICED.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0000110100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C21:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H02W0701
arc: A2 N1_V02S0501
arc: A3 H02W0501
arc: A5 H02W0501
arc: A6 F7
arc: A7 H02E0501
arc: B2 E1_H01W0100
arc: B3 E1_H02W0301
arc: B5 H00R0000
arc: B6 H02W0101
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 E1_H02W0401
arc: C2 N1_V02S0401
arc: C3 V02S0601
arc: C5 S1_V02N0201
arc: C6 H02W0401
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 N1_V02S0201
arc: D3 E1_H02W0201
arc: D5 V01N0001
arc: D6 F2
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0601 F4
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0000100001001100
word: SLICED.K1.INIT 1111100000000000
word: SLICEB.K0.INIT 1000000010101010
word: SLICED.K0.INIT 1101000011011101
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111011110110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R16C22:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A1 V02S0501
arc: A3 V00T0000
arc: A6 V02N0301
arc: A7 H00L0000
arc: B0 N1_V02S0101
arc: B1 V00T0000
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 V02S0501
arc: B7 V02S0501
arc: C1 H00L0100
arc: C2 H02E0601
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 H02W0601
arc: C7 S1_V02N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 E1_H02W0001
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 H02W0201
arc: D5 S1_V02N0601
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0101 F1
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 0001110100000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111001100000000
word: SLICEB.K1.INIT 1011101100000000
word: SLICED.K0.INIT 0100011100000000
word: SLICEA.K1.INIT 0010000001110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 E1_H01W0000
arc: A1 V02S0701
arc: A5 H02E0501
arc: A6 H02E0501
arc: A7 V02N0101
arc: B1 V00B0000
arc: B3 E1_H01W0100
arc: B4 H02W0301
arc: B5 N1_V02S0501
arc: B6 H02E0301
arc: B7 N1_V01S0000
arc: C0 H02E0401
arc: C1 V02S0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 V02S0001
arc: C6 V00T0000
arc: C7 V02N0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D2 V02N0201
arc: D5 W1_H02E0001
arc: D6 H00R0100
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F7
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: V01S0100 Q4
arc: W1_H02W0101 F1
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 0000111000000100
word: SLICEA.K1.INIT 0010111100001111
word: SLICEC.K1.INIT 0000000011011100
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1100000011000000
word: SLICED.K1.INIT 0101000000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R16C24:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0501
arc: A2 S1_V02N0501
arc: A3 V02N0501
arc: A6 H00L0000
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B3 V02N0101
arc: B5 H00L0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D7 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M3 H00L0100
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: S3_V06S0303 F5
arc: V01S0000 Q5
arc: W1_H02W0301 Q3
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0101010100001111
word: SLICEB.K1.INIT 1100110010101010
word: SLICEC.K1.INIT 0000110000001100
word: SLICED.K0.INIT 1010000010100000
word: SLICED.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 1010110010101100
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R16C25:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 W1_H02E0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 F7
arc: A1 E1_H02W0501
arc: A2 V01N0101
arc: A3 V02N0701
arc: A4 F5
arc: A5 Q5
arc: A6 V00T0100
arc: B0 E1_H02W0101
arc: B1 V02N0101
arc: B2 E1_H02W0101
arc: B4 E1_H02W0301
arc: B6 V00T0000
arc: B7 V01S0000
arc: C0 H02W0401
arc: C1 V02S0401
arc: C2 H02W0401
arc: C3 F6
arc: C4 H02W0401
arc: C5 H02E0601
arc: C6 W1_H02E0401
arc: C7 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: W1_H02W0701 Q5
word: SLICEA.K1.INIT 0000001000000111
word: SLICEA.K0.INIT 0000010000000111
word: SLICEC.K1.INIT 0000111101010101
word: SLICEC.K0.INIT 0000000100001101
word: SLICEB.K0.INIT 0000010000000111
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 1010101011100010
word: SLICEB.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R16C26:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A1 V02S0701
arc: A3 V02N0501
arc: A5 H02E0701
arc: A6 V02N0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B5 V02S0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00R0100
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D5 V00B0000
arc: D6 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 Q5
arc: H01W0000 F6
arc: H01W0100 F5
arc: M0 V00B0100
arc: M2 H02W0601
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: N1_V02N0201 F0
arc: S1_V02S0401 F6
arc: S1_V02S0701 Q5
arc: V01S0000 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q5
word: SLICEC.K1.INIT 1111111111001110
word: SLICEA.K0.INIT 1010000010000000
word: SLICEA.K1.INIT 1111010111000100
word: SLICED.K1.INIT 1111000000001111
word: SLICED.K0.INIT 0101101010101010
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1110111001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R16C27:PLC2
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A1 E1_H02W0501
arc: A3 V00T0000
arc: A6 N1_V01N0101
arc: B3 Q3
arc: B6 V00T0000
arc: C0 S1_V02N0601
arc: C2 N1_V01N0001
arc: C6 H02W0601
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D6 H02W0001
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q2
arc: N3_V06N0003 Q0
arc: V00T0000 Q2
arc: W1_H02W0201 Q2
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1010101011111111
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0000000001100110
word: SLICED.K0.INIT 1111111100000111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C28:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06N0303
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 H06W0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A2 V00T0000
arc: A3 H02E0701
arc: A4 W1_H02E0701
arc: A7 V00T0100
arc: B0 E1_H02W0101
arc: B2 V02N0101
arc: B3 V01N0001
arc: B7 W1_H02E0101
arc: C0 V02N0601
arc: C2 F4
arc: C3 H02E0601
arc: C4 E1_H02W0601
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: D4 H00R0100
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q2
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 0011001100111011
word: SLICED.K1.INIT 0000001000100010
word: SLICEA.K0.INIT 1111001111110111
word: SLICEC.K0.INIT 0101000000000000
word: SLICEB.K0.INIT 0000101111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R16C29:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 S1_V02N0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0501
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A2 S1_V02N0501
arc: A3 F5
arc: A4 H02E0501
arc: A5 V02N0101
arc: A6 S1_V02N0101
arc: A7 H02E0501
arc: B0 V00B0000
arc: B2 V02N0301
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 V02S0501
arc: B6 V02N0701
arc: B7 S1_V02N0501
arc: C0 V02N0401
arc: C2 V02N0601
arc: C3 H00R0100
arc: C4 N1_V02S0201
arc: C5 V00B0100
arc: C6 S1_V02N0001
arc: C7 E1_H02W0601
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q7
arc: V01S0100 F4
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1110000011101110
word: SLICEC.K1.INIT 1010001011110011
word: SLICED.K1.INIT 0000000011101100
word: SLICEB.K0.INIT 0011011100110111
word: SLICEA.K0.INIT 1100111000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0101010101010001
word: SLICEB.K1.INIT 0101111101111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C2:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0701 V02S0701
arc: H00R0000 H02W0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0301
arc: A1 H02W0501
arc: A2 F5
arc: A5 H02W0501
arc: A6 F7
arc: A7 V02S0101
arc: B1 V02S0301
arc: B2 S1_V02N0301
arc: B6 E1_H02W0101
arc: B7 V00B0000
arc: C1 H02W0401
arc: C2 E1_H02W0401
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C5 V00B0100
arc: C7 V02N0201
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 F0
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: N1_V01N0001 F6
arc: S1_V02S0501 F5
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101100110000101
word: SLICEB.K0.INIT 0011001101011111
word: SLICED.K1.INIT 0000010100000001
word: SLICED.K0.INIT 0000000000100010
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1010010100000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R16C30:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02N0601
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02S0201
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 V06N0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A2 V02N0501
arc: A3 H01E0001
arc: A4 E1_H02W0501
arc: A5 S1_V02N0301
arc: A7 H02W0501
arc: B0 H02W0301
arc: B3 V02N0301
arc: B4 H02W0101
arc: B5 E1_H02W0101
arc: B7 H02E0301
arc: C0 H00L0000
arc: C2 H00R0100
arc: C3 E1_H01W0000
arc: C4 S1_V02N0201
arc: C5 V00T0000
arc: C7 H02E0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D2 V01S0100
arc: D3 V00T0100
arc: D4 V02N0601
arc: D5 H02W0001
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F0
arc: N3_V06N0203 F4
arc: V01S0100 F3
arc: W3_H06W0103 Q2
word: SLICEC.K1.INIT 0001010101010101
word: SLICEC.K0.INIT 0000100000000000
word: SLICEA.K0.INIT 0101110101010101
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 0101010001000100
word: SLICED.K1.INIT 1100111101000101
word: SLICEB.K0.INIT 1010111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R16C31:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A1 F5
arc: A2 H00L0100
arc: A3 H02W0701
arc: A5 H02W0701
arc: A6 W1_H02E0501
arc: B0 S1_V02N0101
arc: B2 S1_V02N0301
arc: B5 H02E0101
arc: B7 H02E0101
arc: C0 H02W0401
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 V01N0101
arc: C6 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q2
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: V01S0000 F6
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000000001010111
word: SLICEB.K0.INIT 1100110011011100
word: SLICEA.K0.INIT 1000101010101010
word: SLICEA.K1.INIT 0000101010101010
word: SLICED.K1.INIT 1100110000000000
word: SLICED.K0.INIT 0101000001010000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0000101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R16C32:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 H01E0001
arc: H00L0100 H02E0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203
arc: A0 H02E0701
arc: A1 S1_V02N0501
arc: A4 F7
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B3 S1_V02N0101
arc: B7 H02W0301
arc: C1 H00L0100
arc: C2 S1_V02N0401
arc: C3 H02E0401
arc: C5 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 H02E0001
arc: D3 F2
arc: D4 S1_V02N0401
arc: D5 V01N0001
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F7
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q1
arc: N3_V06N0103 Q1
arc: V01S0000 F2
arc: V01S0100 F7
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 0011001101110111
word: SLICEA.K1.INIT 0011011100000000
word: SLICED.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 0000000001010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R16C33:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0401
arc: V00T0000 H02E0201
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: A0 H01E0001
arc: A2 W1_H02E0701
arc: A3 F7
arc: A4 F5
arc: A5 W1_H02E0501
arc: A6 F5
arc: A7 F5
arc: B0 H00R0100
arc: B3 V02N0301
arc: B4 H02E0101
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 H00L0000
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: C7 V00T0000
arc: D0 F2
arc: D2 V02N0001
arc: D3 H01E0101
arc: D4 H02E0001
arc: D5 V02N0401
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: M0 H02E0601
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: N1_V02N0101 F3
word: SLICEC.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0000111100000111
word: SLICED.K0.INIT 1111100000000000
word: SLICEB.K1.INIT 0101010000000000
word: SLICEA.K0.INIT 0000000010000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000010101010
word: SLICED.K1.INIT 0000000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R16C34:PLC2
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 H01E0001
arc: A0 H01E0001
arc: A2 V01N0101
arc: A3 V00B0000
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B5 V02N0701
arc: C0 V02N0601
arc: C2 H00L0100
arc: C3 H00L0100
arc: C5 E1_H01E0101
arc: D0 F2
arc: D2 V00B0100
arc: D3 V00B0100
arc: D5 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: N3_V06N0303 F5
word: SLICEB.K0.INIT 0100000000000000
word: SLICEA.K0.INIT 0000000011111010
word: SLICEB.K1.INIT 0100000000000000
word: SLICEC.K1.INIT 0000111100001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R16C35:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 E3_H06W0103

.tile R16C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: A1 H02W0501
arc: A2 F5
arc: A3 F7
arc: A4 V02S0101
arc: A5 H02E0701
arc: A6 V02S0101
arc: B1 V00T0000
arc: B2 V02S0101
arc: B3 H02E0101
arc: B5 V02S0501
arc: B6 V02N0501
arc: B7 H02E0301
arc: C1 W1_H02E0601
arc: C2 H02W0401
arc: C3 H02W0601
arc: C4 V01N0101
arc: C5 E1_H01E0101
arc: C6 S1_V02N0201
arc: C7 H02W0401
arc: D1 H01E0101
arc: D2 F0
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 V02N0401
arc: D6 H00L0100
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: M0 V00T0100
arc: S1_V02S0201 F2
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111010111111111
word: SLICEC.K1.INIT 0111100010111111
word: SLICEB.K0.INIT 1111101100000000
word: SLICEC.K0.INIT 0101000011110000
word: SLICED.K1.INIT 0011000000110000
word: SLICEB.K1.INIT 0000000011010000
word: SLICED.K0.INIT 0000000001111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C41:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R16C42:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R16C44:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R16C45:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R16C47:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R16C4:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E3_H06W0203
arc: A0 H02E0501
arc: A1 F5
arc: A2 H02E0701
arc: A3 H02W0501
arc: A6 V02S0101
arc: A7 H02E0501
arc: B1 V01N0001
arc: B2 V02S0101
arc: B3 H02E0101
arc: B4 V02S0501
arc: B5 W1_H02E0301
arc: B6 V00B0100
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C1 H00L0100
arc: C2 F4
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 E1_H01E0101
arc: C6 V02N0201
arc: C7 V01N0101
arc: D0 H02E0001
arc: D1 H02W0201
arc: D2 F0
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D6 F0
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: V00B0100 F7
arc: W1_H02W0101 F1
word: SLICEA.K1.INIT 1111111000000000
word: SLICEB.K0.INIT 1100110000001000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 0001000100110000
word: SLICEA.K0.INIT 0000101000000000
word: SLICEC.K0.INIT 1111000000110000
word: SLICED.K1.INIT 0011000010010000
word: SLICED.K0.INIT 0000000000000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C53:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R16C59:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R16C5:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V06N0203
arc: H00L0100 H02W0101
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H06E0203
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 E1_H02W0501
arc: A1 V01N0101
arc: A2 F5
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: A5 F7
arc: A6 V02S0301
arc: A7 V02N0301
arc: B1 W1_H02E0101
arc: B2 H02E0101
arc: B3 H00R0000
arc: B4 H02E0301
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: B7 V00T0000
arc: C1 W1_H02E0401
arc: C2 W1_H02E0601
arc: C3 N1_V01S0100
arc: C5 F4
arc: C6 F4
arc: C7 H02E0401
arc: D1 V00T0100
arc: D2 N1_V01S0000
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 H02W0201
arc: D6 W1_H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: V00B0000 F6
word: SLICED.K1.INIT 0000010000000111
word: SLICEC.K0.INIT 1100110010001000
word: SLICED.K0.INIT 0000010000001100
word: SLICEC.K1.INIT 1100110011001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110111111101100
word: SLICEB.K1.INIT 0000001100001011
word: SLICEB.K0.INIT 0101000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R16C65:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R16C6:PLC2
arc: E1_H02E0301 V02S0301
arc: H00L0000 H02W0201
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H06W0203
arc: V00T0000 H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: A0 V02S0501
arc: A1 E1_H02W0501
arc: A2 F7
arc: A3 F5
arc: A4 H02E0501
arc: A5 H02W0701
arc: A6 W1_H02E0501
arc: A7 H02E0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 S1_V02N0101
arc: B4 H01E0101
arc: B5 S1_V02N0701
arc: B6 V02N0501
arc: B7 H02E0101
arc: C0 W1_H02E0401
arc: C1 V02S0601
arc: C2 H00L0000
arc: C3 E1_H02W0601
arc: C4 H01E0001
arc: C6 E1_H01E0101
arc: C7 S1_V02N0001
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 V02N0001
arc: D3 F2
arc: D4 E1_H02W0201
arc: D5 H02E0001
arc: D6 S1_V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: S1_V02S0501 F5
arc: V01S0100 F3
word: SLICED.K1.INIT 0111011111001111
word: SLICEB.K0.INIT 1010000000100000
word: SLICEC.K1.INIT 0010001000000000
word: SLICEB.K1.INIT 0000101000001111
word: SLICED.K0.INIT 0000000011001000
word: SLICEC.K0.INIT 1111101101010001
word: SLICEA.K0.INIT 1100110111110010
word: SLICEA.K1.INIT 0111011110111100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C71:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R16C77:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R16C7:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 H06W0203
arc: V00B0100 V02S0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02S0201
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 E1_H02W0501
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02S0301
arc: A5 V02S0101
arc: A6 V02S0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H01E0001
arc: C6 S1_V02N0001
arc: C7 V02S0201
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 E1_H01W0100
arc: D6 S1_V02N0401
arc: D7 F0
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0100
arc: M2 H02E0601
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: S1_V02S0401 F4
arc: S3_V06S0303 F6
arc: V01S0100 F7
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 0001000100010000
word: SLICEB.K1.INIT 0101010101010100
word: SLICEA.K0.INIT 0010110001101100
word: SLICEA.K1.INIT 1110100100110001
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 1000100010001000
word: SLICED.K0.INIT 0000000010100000
word: SLICEC.K0.INIT 0000111100001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R16C8:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02S0701
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 N1_V02S0201
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A2 E1_H02W0701
arc: A3 H02W0701
arc: A4 H02E0501
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 H00R0000
arc: B0 N1_V02S0301
arc: B1 H02W0101
arc: B2 H02W0301
arc: B3 E1_H01W0100
arc: B4 H02E0301
arc: B5 H00L0000
arc: B7 V02S0501
arc: C0 V02S0601
arc: C2 H00R0100
arc: C3 H02W0401
arc: C4 H02E0601
arc: C5 H02W0601
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D2 H00R0000
arc: D3 H02W0001
arc: D4 H01W0000
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: H01W0100 F6
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
arc: W1_H02W0101 F1
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0000101000100010
word: SLICEB.K1.INIT 1001001100000000
word: SLICEC.K1.INIT 0111001100000000
word: SLICED.K0.INIT 0101010100000101
word: SLICED.K1.INIT 1100110010001100
word: SLICEC.K0.INIT 0011011100000000
word: SLICEA.K0.INIT 1011001110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C9:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02N0101
arc: H00R0100 H02E0701
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02E0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02W0501
arc: A1 E1_H01E0001
arc: A2 H02W0501
arc: A3 E1_H01E0001
arc: A4 V00T0000
arc: A6 H02W0701
arc: A7 E1_H01W0000
arc: B0 H01W0100
arc: B1 E1_H01W0100
arc: B2 V02N0301
arc: B3 E1_H01W0100
arc: B4 V02S0501
arc: B6 V00B0100
arc: B7 V00B0100
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02W0401
arc: C6 V00T0100
arc: C7 V00T0100
arc: CE1 V02N0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 F2
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q3
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F4
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: V00T0000 F0
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 1110111110111111
word: SLICED.K1.INIT 0111101110111011
word: SLICEA.K0.INIT 0011010010011101
word: SLICEA.K1.INIT 1110110101111110
word: SLICEB.K0.INIT 1000101010010101
word: SLICEB.K1.INIT 0111101110110010
word: SLICEC.K0.INIT 1111010011000100
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C10:PLC2
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N1_V01S0100
arc: A0 H00R0000
arc: A1 H00R0000
arc: A4 H02E0701
arc: A5 V00T0000
arc: A7 F5
arc: B0 H02E0301
arc: B1 H02E0301
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 H02E0401
arc: C1 H02E0401
arc: C4 H02E0601
arc: C5 F4
arc: C6 N1_V02S0001
arc: C7 E1_H01E0101
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D4 H02E0201
arc: D5 V01N0001
arc: D6 N1_V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 0000001000010000
word: SLICEC.K1.INIT 0000000000101010
word: SLICEA.K0.INIT 0000111011000101
word: SLICEA.K1.INIT 1100100101111001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000110000001000
word: SLICED.K0.INIT 1100110011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R17C11:PLC2
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0701 H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 V02S0701
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C12:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 E1_H01W0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H02W0101
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A4 V02N0101
arc: B4 H00L0000
arc: C4 H02W0601
arc: C6 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D4 V00B0000
arc: D6 E1_H02W0201
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F4
word: SLICED.K0.INIT 0000111111111111
word: SLICEC.K0.INIT 1101000011011101
word: SLICEA.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C13:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 H01E0101
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: A2 V00T0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 V02N0301
arc: B3 Q3
arc: B4 V01S0000
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q5
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: S1_V02S0501 Q7
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C14:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H01E0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E1_H01W0000
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R17C15:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: A3 F5
arc: A4 V00T0000
arc: A5 V02N0301
arc: A6 H02E0701
arc: A7 H00R0000
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 V00B0100
arc: C3 F6
arc: C4 V02N0001
arc: C5 H02E0601
arc: C6 W1_H02E0401
arc: C7 V01N0101
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 W1_H02E0201
arc: D7 H02W0201
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M2 V00B0000
arc: N1_V01N0001 F4
arc: V01S0100 F7
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 1001000000001001
word: SLICEC.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1001000000001001
word: SLICED.K1.INIT 0101111100000101
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1101111100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R17C16:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0701
arc: C0 V02N0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C17:PLC2
arc: E1_H02E0601 V06S0303
arc: H00R0000 V02N0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0301
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0601
arc: W3_H06W0103 E3_H06W0103
arc: A0 N1_V02S0501
arc: A5 S1_V02N0101
arc: B0 V01N0001
arc: B4 H00R0000
arc: C2 V02N0401
arc: C4 V00T0000
arc: C5 N1_V02S0001
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D5 S1_V02N0401
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F2
arc: N1_V02N0301 F3
arc: S1_V02S0601 F4
arc: V01S0100 Q0
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1110111001000100
word: SLICEC.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R17C18:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A3 H02W0701
arc: A5 N1_V01N0101
arc: B2 E1_H02W0301
arc: B3 H00L0000
arc: B4 F3
arc: B5 V02S0701
arc: C0 V02N0401
arc: C2 H02E0601
arc: C3 N1_V01N0001
arc: C5 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 V00T0100
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 H02W0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: LSR0 H02W0301
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F3
arc: N3_V06N0203 F4
arc: W1_H02W0001 F0
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000110000001111
word: SLICEB.K1.INIT 1010001010000000
word: SLICEC.K0.INIT 0000000011001100
word: SLICEC.K1.INIT 0010001100110011
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R17C19:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 V01N0001
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 V02S0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0701 N3_V06S0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A3 H02W0501
arc: A7 V02S0101
arc: B0 H00R0100
arc: B3 V02S0301
arc: B5 V02S0501
arc: B7 H02E0101
arc: C0 E1_H02W0401
arc: C1 H00R0100
arc: C3 V02N0601
arc: C7 V02N0001
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V01S0100
arc: D5 N1_V02S0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 E1_H02W0601
arc: M2 H02W0601
arc: N3_V06N0003 F0
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V01S0100 F7
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0011000000100000
word: SLICEA.K0.INIT 0100010000000101
word: SLICEA.K1.INIT 0101000000000000
word: SLICEC.K1.INIT 0000000000110011
word: SLICED.K1.INIT 0000111000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C20:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 H02W0001
arc: W1_H02W0601 V01N0001
arc: A0 H02W0701
arc: A3 S1_V02N0501
arc: A4 H02E0501
arc: A5 V00T0000
arc: B1 Q1
arc: B2 H00R0000
arc: B3 H00R0100
arc: B5 V02N0501
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 F4
arc: C3 H00L0000
arc: C4 S1_V02N0201
arc: C5 V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 S1_V02N0001
arc: D2 Q2
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 V00B0000
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q1
arc: LSR0 H02E0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 1100101000000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEC.K0.INIT 0000101000000000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 0001000011010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C21:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02E0101
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 H02W0401
arc: V00T0000 H02E0201
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H02E0501
arc: A2 H02W0701
arc: A3 H02W0701
arc: A5 V00T0000
arc: A6 F5
arc: A7 S1_V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 H02E0101
arc: B4 F1
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 N1_V01S0000
arc: C0 H00L0000
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 H02E0401
arc: C4 W1_H02E0601
arc: C5 S1_V02N0201
arc: C6 F4
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 E1_H02W0001
arc: D4 N1_V02S0401
arc: D5 E1_H01W0100
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0501 Q7
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: M1 V01S0100
arc: M2 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V00B0100 F7
arc: V01S0100 F2
arc: W1_H02W0001 Q0
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1101100011011000
word: SLICEB.K1.INIT 1110010011100100
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 0010011100000000
word: SLICEC.K0.INIT 0000110000001111
word: SLICED.K1.INIT 1110000010100000
word: SLICED.K0.INIT 0000000000010000
word: SLICEC.K1.INIT 0000000010100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R17C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 S1_V02N0301
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 N1_V02S0701
arc: A1 E1_H02W0701
arc: A2 V02S0501
arc: A3 V02S0501
arc: A5 S1_V02N0101
arc: A6 H02W0501
arc: A7 H00R0000
arc: B1 S1_V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0501
arc: B6 H02E0301
arc: B7 H02W0101
arc: C0 V02N0401
arc: C1 H00L0100
arc: C2 H00R0100
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V02S0001
arc: D3 V02N0201
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F1
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1011111110000000
word: SLICEB.K0.INIT 1110010011100100
word: SLICEB.K1.INIT 1110111001000100
word: SLICED.K0.INIT 0101010101000000
word: SLICEA.K1.INIT 0011000001010000
word: SLICEC.K0.INIT 1100000011110000
word: SLICEC.K1.INIT 1010000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R17C23:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H06E0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02S0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 F7
arc: A5 V00B0000
arc: A6 E1_H02W0501
arc: A7 H00L0000
arc: B0 H01W0100
arc: B2 S1_V02N0301
arc: B3 V02N0101
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B7 F3
arc: C0 N1_V01S0100
arc: C1 V02S0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C6 S1_V02N0001
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 F2
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 E1_H02W0201
arc: D7 S1_V02N0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F6
arc: V01S0000 Q4
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0011010100000000
word: SLICED.K1.INIT 0011001100100000
word: SLICEC.K0.INIT 0000011100000000
word: SLICED.K0.INIT 1010101000001010
word: SLICEC.K1.INIT 0000101000100010
word: SLICEB.K0.INIT 0010000000101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C24:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: V00B0100 V02S0301
arc: V00T0100 H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00R0000
arc: A2 E1_H02W0701
arc: A7 V00T0100
arc: B1 Q1
arc: B3 E1_H02W0301
arc: B5 W1_H02E0101
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 V02N0601
arc: C2 H02W0401
arc: C3 W1_H02E0401
arc: C5 V02N0201
arc: C7 H02W0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H00R0000
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D5 E1_H02W0201
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0301 Q1
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 0000111100110011
word: SLICED.K1.INIT 1110101000101010
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R17C25:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H02W0601
arc: A0 F7
arc: A1 H01E0001
arc: A2 H02W0501
arc: A4 V00T0000
arc: A5 V00T0100
arc: A6 E1_H02W0701
arc: A7 H00L0000
arc: B0 V02N0301
arc: B1 W1_H02E0301
arc: B3 V02N0101
arc: B5 W1_H02E0101
arc: B6 V02N0501
arc: B7 V00B0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00R0100
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C6 V02S0001
arc: C7 V02N0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D2 V00B0100
arc: D3 H02W0001
arc: D4 V01N0001
arc: D5 H01W0000
arc: D6 H02W0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0100 F5
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F4
arc: N1_V02N0101 F3
arc: N1_V02N0201 Q2
arc: V00T0000 Q0
arc: W1_H02W0101 Q1
word: SLICED.K0.INIT 0000101000001100
word: SLICEB.K1.INIT 0011001100001111
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1011111110000000
word: SLICEB.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1110001010101010
word: SLICEA.K0.INIT 1010110010101100
word: SLICEA.K1.INIT 1010110010101100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1

.tile R17C26:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 H01E0101
arc: A0 H01E0001
arc: A1 F5
arc: A2 V02N0701
arc: A3 V02N0701
arc: A5 H02E0701
arc: B0 V01N0001
arc: B1 H00R0100
arc: B5 N1_V01S0000
arc: C0 N1_V02S0401
arc: C1 V02N0601
arc: C2 H00L0000
arc: C3 H02E0601
arc: C5 V02N0201
arc: CE0 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 V01S0100
arc: D5 V02S0401
arc: E1_H01E0001 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: M2 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 Q0
arc: V00T0000 F2
arc: V01S0000 Q6
arc: V01S0100 Q6
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 0000000011100010
word: SLICEA.K0.INIT 1110111011110000
word: SLICEA.K1.INIT 1110111011110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C27:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 V06S0303
arc: A0 H02W0701
arc: A3 V00T0000
arc: A4 V02N0301
arc: B0 F3
arc: B3 H02E0301
arc: C0 H02W0401
arc: C3 F4
arc: C4 S1_V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000010100000000
word: SLICEB.K1.INIT 0100110001011111
word: SLICEA.K0.INIT 1111101111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C28:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 N3_V06S0003
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0501 N3_V06S0303
arc: A0 S1_V02N0501
arc: A1 V01N0101
arc: A2 F5
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 H00R0000
arc: A7 F5
arc: B0 V00T0000
arc: B1 V02N0301
arc: B3 V01N0001
arc: B4 E1_H02W0301
arc: B6 H02W0101
arc: B7 H01E0101
arc: C0 S1_V02N0401
arc: C1 E1_H02W0601
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C4 H02W0601
arc: C6 V02S0201
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 F2
arc: D2 V02S0201
arc: D3 H02E0001
arc: D4 S1_V02N0601
arc: D5 V02N0601
arc: D6 V01N0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0401 F4
arc: W1_H02W0701 F7
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 0101000111110011
word: SLICEA.K0.INIT 0111010101010101
word: SLICEB.K1.INIT 0000001100001111
word: SLICEC.K1.INIT 0000000001010101
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 1010101000001000
word: SLICEB.K0.INIT 0000000010100000
word: SLICEC.K0.INIT 0001000010110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R17C29:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 V06N0203
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 H02W0401
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 N3_V06S0303
arc: A1 F5
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 V02N0301
arc: B0 S1_V02N0101
arc: B1 V01N0001
arc: B5 H02E0101
arc: B6 E1_H02W0301
arc: B7 E1_H02W0101
arc: C0 H00L0100
arc: C1 H02W0601
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C5 S1_V02N0001
arc: C6 V00T0100
arc: C7 F4
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: D4 S1_V02N0401
arc: D5 H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q0
arc: W1_H02W0201 F2
word: SLICEB.K1.INIT 0000010100000101
word: SLICED.K1.INIT 0000001100000011
word: SLICEC.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 0000100000001010
word: SLICEC.K1.INIT 0000000011011111
word: SLICED.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 1111111100111111
word: SLICEB.K0.INIT 0101000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R17C2:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02S0501
arc: V00B0100 N1_V02S0301
arc: A0 E1_H02W0701
arc: A1 V02S0701
arc: A2 V02N0501
arc: A3 H02W0501
arc: A4 H02W0501
arc: A5 V00T0000
arc: A6 F7
arc: A7 H02W0701
arc: B0 N1_V02S0301
arc: B1 E1_H02W0101
arc: B2 E1_H01W0100
arc: B3 N1_V02S0301
arc: B4 H02W0301
arc: B5 N1_V01S0000
arc: B6 V02S0701
arc: C0 N1_V02S0601
arc: C1 N1_V01N0001
arc: C2 V02S0401
arc: C4 V00B0100
arc: C5 V01N0101
arc: C6 H02W0401
arc: C7 V00B0100
arc: D0 V01S0100
arc: D1 H00R0000
arc: D2 V02S0201
arc: D3 V02S0001
arc: D4 V02S0401
arc: D5 H02W0201
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: S1_V02S0301 F3
arc: V00T0000 F0
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICED.K0.INIT 0100000001000100
word: SLICED.K1.INIT 0000010100000000
word: SLICEB.K0.INIT 0000100001001000
word: SLICEA.K0.INIT 1111000010000000
word: SLICEC.K1.INIT 0001010101010101
word: SLICEC.K0.INIT 0111110011100111
word: SLICEA.K1.INIT 0000101000101010
word: SLICEB.K1.INIT 0000000001100110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R17C30:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 V01N0001
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H06W0103
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H02W0501
arc: A1 F5
arc: A2 S1_V02N0501
arc: A3 E1_H01E0001
arc: A4 N1_V02S0301
arc: A6 E1_H02W0501
arc: A7 S1_V02N0101
arc: B1 S1_V02N0301
arc: B3 V02S0301
arc: B4 S1_V02N0701
arc: B6 V00B0100
arc: B7 E1_H02W0101
arc: C1 V02N0601
arc: C2 H00R0100
arc: C3 S1_V02N0401
arc: C4 S1_V02N0001
arc: C5 H02W0401
arc: C6 W1_H02E0401
arc: C7 H01E0001
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 F0
arc: D4 H01W0000
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 W1_H02E0301
arc: M0 V00T0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: N3_V06N0203 Q7
arc: V00B0100 F7
arc: W1_H02W0201 F2
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000010010101110
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0011001000110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0100010101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R17C31:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 N1_V01S0000
arc: A0 H02E0501
arc: A1 F5
arc: A2 S1_V02N0701
arc: A5 V00B0000
arc: A6 V02N0101
arc: B1 V02N0101
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 F3
arc: C0 H00R0100
arc: C1 V02N0601
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 V02N0201
arc: C5 E1_H02W0601
arc: C7 F4
arc: D0 H02E0201
arc: D1 V00B0100
arc: D3 S1_V02N0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 S1_V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F6
arc: H01W0100 F3
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0501 F7
arc: V00B0000 F4
arc: V01S0100 F3
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100000011000000
word: SLICEC.K1.INIT 1110000010100000
word: SLICEA.K1.INIT 0011001100110010
word: SLICED.K0.INIT 0100010000000000
word: SLICEB.K0.INIT 0000010100000101
word: SLICEA.K0.INIT 0000000000000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R17C32:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 E1_H01W0000
arc: H00L0100 H02W0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00T0100 H02W0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 V01N0101
arc: A0 H00R0000
arc: A1 H02E0701
arc: A3 E1_H02W0701
arc: A4 S1_V02N0101
arc: A5 E1_H02W0701
arc: A6 H02E0501
arc: B0 H00R0100
arc: B1 S1_V02N0301
arc: B4 S1_V02N0701
arc: C0 H02E0401
arc: C1 H00R0100
arc: C2 E1_H02W0401
arc: C3 H00L0000
arc: C4 S1_V02N0001
arc: C6 E1_H01E0101
arc: CE2 S1_V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: H01W0100 F6
arc: M0 V00B0000
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N1_V02N0401 F6
arc: S1_V02S0701 F5
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000101010001
word: SLICEA.K0.INIT 0000000001010011
word: SLICEA.K1.INIT 1100110111101111
word: SLICEB.K1.INIT 0101000000000000
word: SLICED.K0.INIT 1010000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R17C33:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V06S0303
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 V01N0001
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 V01N0001
arc: W3_H06W0203 E1_H01W0000
arc: A0 V01N0101
arc: A1 W1_H02E0701
arc: A2 F5
arc: A3 F5
arc: A4 W1_H02E0701
arc: A5 V02N0101
arc: A7 F5
arc: B0 N1_V02S0101
arc: B1 V00B0000
arc: B2 H01W0100
arc: B3 Q3
arc: C0 W1_H02E0401
arc: C1 V02S0401
arc: C2 H02E0401
arc: C3 N1_V01N0001
arc: C4 V02S0001
arc: C5 W1_H02E0601
arc: C7 H02E0601
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 H01W0000
arc: D5 V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q7
arc: E1_H02E0001 F0
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M5 H00L0000
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F2
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V01S0000 F2
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000010110101111
word: SLICEB.K0.INIT 0000000000100111
word: SLICEB.K1.INIT 1111111100011011
word: SLICEC.K1.INIT 0101111100001010
word: SLICEC.K0.INIT 0000010110101111
word: SLICEA.K0.INIT 0000000100110001
word: SLICEA.K1.INIT 1111111100100111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C34:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A3 E1_H01E0001
arc: A6 H02E0501
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H00L0000
arc: B3 H00L0000
arc: B6 H01E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C6 Q6
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 V01S0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 F0
arc: H01W0100 Q1
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: V00B0000 F6
arc: V01S0100 Q6
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0001101100011011
word: SLICEA.K0.INIT 0000010100000011
word: SLICEA.K1.INIT 1111010111110011
word: SLICEB.K1.INIT 0001000000010011
word: SLICEB.K0.INIT 0100000001001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C35:PLC2
arc: H00L0100 V02N0101
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 N1_V02S0701
arc: V00T0000 H02E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B5 V01S0000
arc: C0 V02N0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C5 V00T0000
arc: C7 E1_H01E0101
arc: CE0 V02N0201
arc: CE2 W1_H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 H02E0001
arc: D2 V01S0100
arc: D3 V01S0100
arc: D5 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 N1_V01N0001
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: V00B0100 F7
arc: V01S0000 Q1
arc: V01S0100 Q5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000100001101
word: SLICEB.K1.INIT 1111000111111101
word: SLICEC.K1.INIT 0000111100110011
word: SLICED.K1.INIT 0101010100001111
word: SLICEA.K0.INIT 0000000000011011
word: SLICEA.K1.INIT 1111001011110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C37:PLC2
arc: W1_H02W0701 V02N0701

.tile R17C3:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02S0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V02S0201
arc: V00B0100 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02S0701
arc: A1 N1_V02S0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A6 H00L0000
arc: A7 F5
arc: B0 F1
arc: B1 H02E0301
arc: B3 V02N0301
arc: B6 H01E0101
arc: C0 F4
arc: C1 H00R0100
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 V02S0201
arc: C7 E1_H02W0401
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02S0601
arc: D5 H02E0201
arc: D6 H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 F4
arc: M2 V00B0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0701 F7
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F2
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0011111100000000
word: SLICED.K0.INIT 0100110001011111
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0101111100000000
word: SLICEA.K1.INIT 1110010110111110
word: SLICEB.K0.INIT 0101000011110000
word: SLICEB.K1.INIT 0001000000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C41:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R17C44:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R17C4:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 N1_V02S0701
arc: A1 E1_H02W0501
arc: A2 H02E0701
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 F7
arc: A6 V02S0301
arc: B1 H02E0101
arc: C1 H00R0100
arc: C3 H00R0100
arc: C4 V02S0201
arc: C6 V00T0000
arc: C7 V00B0100
arc: D1 H01E0101
arc: D2 H00R0000
arc: D3 F2
arc: D4 H02W0001
arc: D5 H00R0100
arc: D6 N1_V02S0601
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
arc: M0 E1_H02W0601
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101111111111111
word: SLICED.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 0000101000000000
word: SLICEC.K1.INIT 0000000001010101
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0101101010101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R17C5:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0000 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H06W0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 V02N0401
arc: A0 E1_H02W0501
arc: A2 S1_V02N0501
arc: A5 F7
arc: A6 V00T0100
arc: A7 H00L0000
arc: B0 V02N0101
arc: B2 N1_V02S0101
arc: B4 S1_V02N0701
arc: B6 H02E0301
arc: B7 N1_V02S0701
arc: C0 N1_V02S0401
arc: C2 E1_H02W0401
arc: C3 W1_H02E0401
arc: C4 E1_H02W0601
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 V02N0201
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 F0
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 N1_V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0301 F3
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: N1_V01N0101 F3
arc: S1_V02S0101 F3
arc: V01S0100 F6
word: SLICED.K1.INIT 0000111100001101
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1000100010101000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 0100110001011111
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0111000000110000
word: SLICEC.K1.INIT 1010000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R17C6:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02N0201
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V01N0101
arc: A3 F5
arc: A4 F7
arc: A5 H02W0701
arc: A6 H00L0000
arc: A7 W1_H02E0701
arc: B0 V02S0301
arc: B2 H02W0101
arc: B3 N1_V02S0301
arc: B4 V02N0501
arc: B5 H02W0101
arc: B6 W1_H02E0101
arc: B7 V02S0501
arc: C0 N1_V02S0601
arc: C1 S1_V02N0601
arc: C2 N1_V01S0100
arc: C3 N1_V02S0401
arc: C4 E1_H02W0601
arc: C5 V00T0000
arc: C6 F4
arc: C7 H02E0401
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: V00T0000 F0
word: SLICEA.K0.INIT 1111101110110111
word: SLICEA.K1.INIT 1010111111110000
word: SLICEB.K0.INIT 0000111000001111
word: SLICEC.K1.INIT 0101010000000000
word: SLICEB.K1.INIT 0011001100010000
word: SLICED.K1.INIT 0000000100010001
word: SLICEC.K0.INIT 0000000010110000
word: SLICED.K0.INIT 1111000011100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C7:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 H02W0001
arc: H00R0100 V02S0701
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: A0 F7
arc: A1 F7
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V02S0101
arc: A6 H02W0501
arc: A7 W1_H02E0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V02N0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 E1_H02W0301
arc: B6 E1_H02W0101
arc: B7 V00B0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 F4
arc: C3 F4
arc: C4 H01E0001
arc: C6 N1_V02S0001
arc: C7 V01N0101
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 F5
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1000110011001100
word: SLICEC.K1.INIT 0000000011001100
word: SLICED.K1.INIT 0000100000001010
word: SLICEA.K0.INIT 0100010000000100
word: SLICEA.K1.INIT 0111011100110111
word: SLICEC.K0.INIT 0000000100001111
word: SLICEB.K0.INIT 1010001010000000
word: SLICEB.K1.INIT 1111011111010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C8:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A1 N1_V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 H02W0501
arc: A5 H02W0501
arc: A6 H00L0000
arc: A7 V02S0101
arc: B0 N1_V02S0101
arc: B2 V02S0301
arc: B3 H02W0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 S1_V02N0501
arc: B7 H02W0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 F4
arc: C7 H02E0401
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 H02W0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 F0
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 V00T0000
arc: W1_H02W0001 F2
word: SLICED.K1.INIT 1111001000000000
word: SLICEB.K0.INIT 1101111111110011
word: SLICEB.K1.INIT 0010101011001000
word: SLICEA.K0.INIT 0100000001000100
word: SLICEA.K1.INIT 1010000010101010
word: SLICEC.K0.INIT 1100100011001100
word: SLICEC.K1.INIT 0100000001000100
word: SLICED.K0.INIT 0001000000010001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C9:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N3_V06N0203 H06W0203
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02N0701
arc: A4 H02W0701
arc: A5 N1_V01S0100
arc: A6 F5
arc: A7 E1_H02W0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B3 N1_V02S0301
arc: B4 H01E0101
arc: B5 S1_V02N0701
arc: B7 N1_V02S0701
arc: C0 N1_V02S0601
arc: C1 V02S0601
arc: C2 N1_V02S0401
arc: C3 N1_V01S0100
arc: C4 V02N0201
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: D0 H02W0001
arc: D1 H00R0000
arc: D2 N1_V01S0000
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 H02W0201
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00B0100
arc: S1_V02S0001 F2
arc: V00B0000 F4
arc: W1_H02W0001 F0
arc: W1_H02W0401 F6
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 0000010001010101
word: SLICEC.K0.INIT 0000000100000000
word: SLICEC.K1.INIT 0000000011011000
word: SLICED.K0.INIT 1010111100000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0101000110010110
word: SLICEA.K1.INIT 1101111101111100
word: SLICED.K1.INIT 0000000000000111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R18C10:PLC2
arc: H00R0100 N1_V02S0501
arc: N1_V02N0501 H06E0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0501 N1_V02S0501
arc: V00T0000 H02E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A4 V00T0000
arc: B0 H02E0101
arc: B1 H02E0101
arc: B4 H02E0101
arc: B7 H02E0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H02E0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C7 V02N0001
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 N1_V02S0001
arc: D4 W1_H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: M0 V00T0000
arc: N1_V01N0001 F2
arc: V00B0100 F7
arc: V01S0000 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000110011000000
word: SLICEC.K0.INIT 1000001100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111110111111111
word: SLICEA.K1.INIT 1110101111101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C11:PLC2
arc: N1_V02N0601 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06S0003
arc: A0 V02S0701
arc: A1 V01N0101
arc: A2 S1_V02N0701
arc: A4 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B4 V02N0701
arc: B5 F1
arc: C0 N1_V01S0100
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: C4 V00T0000
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 H02W0001
arc: D4 V01N0001
arc: D5 H02W0001
arc: E1_H01E0101 F4
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F4
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: N3_V06N0103 Q2
arc: S1_V02S0701 F5
arc: V01S0100 F0
word: SLICEA.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 0000001100010010
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1111111000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C12:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 V06S0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H02W0101
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V06S0303
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 H02W0501
arc: A5 N1_V02S0101
arc: A6 V02N0301
arc: A7 V02S0101
arc: B0 V01N0001
arc: B2 H02W0301
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 V02N0501
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C13:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V06S0203
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0601
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06S0303
arc: A0 H02E0701
arc: A1 N1_V02S0501
arc: A2 V02N0501
arc: A3 V00T0000
arc: A4 V02N0301
arc: A5 H02W0701
arc: B0 V00B0000
arc: B1 S1_V02N0101
arc: B2 S1_V02N0301
arc: B3 H02E0101
arc: B4 H02W0101
arc: B5 S1_V02N0501
arc: F6 F6_SLICE
arc: V01S0000 F6
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C14:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0701
arc: V00T0000 H02E0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0701 N1_V02S0701
arc: A2 V00T0000
arc: A3 V02S0701
arc: A4 H02E0501
arc: A5 N1_V02S0301
arc: A6 H00L0000
arc: A7 V02S0101
arc: B0 V02N0301
arc: B2 V02S0301
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 H02E0301
arc: B7 V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: M0 H02W0601
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V00T0100 Q3
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C15:PLC2
arc: H00L0100 V02S0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: A0 W1_H02E0701
arc: A1 N1_V02S0501
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 H02E0701
arc: B0 V02S0101
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: B5 V02S0501
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: M0 V00T0100
arc: M3 H00R0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F6
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C16:PLC2
arc: E1_H02E0301 V01N0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N3_V06N0103 H06W0103
arc: V00B0000 V02S0001
arc: A1 E1_H02W0701
arc: B0 V01N0001
arc: C0 H02W0601
arc: C1 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R18C17:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 V06S0303
arc: H00R0000 V02S0601
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: V00B0100 V02S0301
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: A2 V02N0501
arc: A4 V02N0301
arc: B0 E1_H02W0301
arc: B2 H00R0000
arc: B3 W1_H02E0301
arc: B5 H02E0301
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0601 Q6
arc: S1_V02S0301 F3
arc: V01S0000 F4
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R18C18:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0701 V06S0203
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R18C19:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 H02W0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0701
arc: B1 Q1
arc: C0 E1_H01W0000
arc: C1 S1_V02N0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H00R0000
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R18C20:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V01N0101
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 N3_V06S0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A4 H02E0501
arc: A7 V02N0301
arc: B1 F3
arc: B2 H01W0100
arc: B3 E1_H02W0101
arc: B5 N1_V02S0701
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: C0 F4
arc: C1 H00L0100
arc: C2 E1_H02W0601
arc: C3 H02W0601
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 H02E0601
arc: C7 W1_H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 W1_H02E0201
arc: D2 V01S0100
arc: D3 V02S0201
arc: D4 V00B0000
arc: D5 V01N0001
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
arc: V01S0000 F3
arc: V01S0100 F4
arc: W1_H02W0401 F6
word: SLICEB.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0011000000000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0000101000000000
word: SLICEB.K0.INIT 1111110000001100
word: SLICED.K1.INIT 0000001010100010
word: SLICEC.K1.INIT 1111001100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R18C21:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 E1_H02W0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: A1 F7
arc: A4 V00T0000
arc: A5 V02N0301
arc: A6 F5
arc: A7 H00L0000
arc: B1 V02S0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 V02N0701
arc: C1 F6
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 H00L0100
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: LSR0 V00T0100
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0003 F0
arc: V00B0000 F4
word: SLICEC.K1.INIT 0011000001010000
word: SLICEC.K0.INIT 0000101000100010
word: SLICED.K1.INIT 0000000011111000
word: SLICED.K0.INIT 0101010001010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011111101110111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C22:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06N0103
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 H02E0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 W1_H02E0501
arc: A1 V02S0501
arc: A3 V02N0501
arc: A5 E1_H02W0501
arc: A6 N1_V01N0101
arc: B0 F1
arc: B1 V02S0101
arc: B2 S1_V02N0301
arc: B3 E1_H01W0100
arc: B4 F3
arc: B5 F3
arc: B7 W1_H02E0301
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 V00T0100
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 F4
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q5
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K1.INIT 1111011110000000
word: SLICEA.K0.INIT 1100110010101010
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1100111111000000
word: SLICEB.K1.INIT 0000100000001010
word: SLICEC.K0.INIT 0000110011001100
word: SLICEC.K1.INIT 0000010001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C23:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 V06N0103
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: S1_V02S0001 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: A0 V01N0101
arc: A1 F5
arc: A2 V00T0000
arc: A3 E1_H02W0501
arc: A4 F7
arc: A5 V02S0101
arc: A6 V02S0101
arc: B0 S1_V02N0301
arc: B1 F3
arc: B2 V01N0001
arc: B3 H02W0301
arc: B4 H00L0000
arc: B5 H02W0301
arc: B7 H02W0101
arc: C0 H02W0601
arc: C1 W1_H02E0401
arc: C2 E1_H01W0000
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C6 H02W0601
arc: C7 V00T0000
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 S1_V02N0001
arc: D2 N1_V02S0001
arc: D3 V02N0201
arc: D4 N1_V02S0401
arc: D5 H02W0201
arc: D6 E1_H02W0001
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F6
arc: H01W0100 F0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00B0100
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: V01S0000 Q2
arc: V01S0100 Q6
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 0101010101000100
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0100010100000000
word: SLICED.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0100000001010000
word: SLICED.K0.INIT 0101010101010000
word: SLICEA.K0.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R18C24:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 V02S0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E1_H02W0501
arc: A3 V02S0501
arc: A4 N1_V02S0101
arc: A5 V02N0301
arc: B0 W1_H02E0101
arc: B1 V02N0301
arc: B2 V02N0301
arc: B4 H02E0101
arc: B6 V02N0701
arc: C0 V02S0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 H02E0401
arc: C6 V00T0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 S1_V02N0201
arc: D2 V02N0201
arc: D3 V01S0100
arc: D4 W1_H02E0001
arc: D5 S1_V02N0401
arc: D6 E1_H01W0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 1010000010101010
word: SLICEB.K0.INIT 1111000000110000
word: SLICEC.K0.INIT 1101000010000000
word: SLICEA.K1.INIT 1111000000110000
word: SLICEA.K0.INIT 1111001111000000
word: SLICED.K0.INIT 1111000000110000
word: SLICEC.K1.INIT 1111000001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R18C25:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: A1 F5
arc: A2 E1_H01E0001
arc: A5 N1_V01N0101
arc: A6 N1_V01N0101
arc: A7 H00L0000
arc: B0 H02E0101
arc: B3 V02N0101
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 V02N0501
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C5 H02W0601
arc: C6 E1_H02W0401
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: M2 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0101 Q1
arc: V00T0000 F2
arc: V01S0000 Q0
arc: V01S0100 F6
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1100000010100000
word: SLICED.K0.INIT 1100110011100100
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1100110011100100
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R18C26:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02S0201
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A2 V01N0101
arc: A3 H01E0001
arc: A4 V02N0101
arc: A5 H02E0501
arc: A6 H02W0701
arc: B0 V00B0000
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 V02N0701
arc: B5 N1_V02S0701
arc: B7 V01S0000
arc: C0 V02N0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V02S0001
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D4 N1_V02S0401
arc: D5 N1_V02S0401
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: M3 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V02N0001 Q0
arc: S1_V02S0201 F2
arc: V01S0000 Q3
arc: V01S0100 F3
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 1010110000000000
word: SLICEC.K1.INIT 0000000010101100
word: SLICEA.K0.INIT 1110111011110000
word: SLICEB.K1.INIT 0000111000000010
word: SLICEB.K0.INIT 1010000011000000
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C27:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0701 V02S0701
arc: H00R0000 H02E0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0701
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 E1_H02W0701
arc: A0 H02E0501
arc: A2 F5
arc: B0 H02W0301
arc: B1 H02W0301
arc: B5 E1_H02W0101
arc: C1 N1_V01N0001
arc: C2 E1_H02W0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0201
arc: D5 V02N0601
arc: E1_H01E0001 F2
arc: E1_H02E0601 Q6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0000
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N3_V06N0303 F5
arc: V00T0000 F0
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000101000000000
word: SLICEC.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R18C28:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N3_V06S0203
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 F5
arc: A5 V02S0101
arc: A6 V02N0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H00R0100
arc: B4 V02N0701
arc: B5 F3
arc: B7 F3
arc: C0 F4
arc: C1 F4
arc: C2 E1_H02W0401
arc: C3 W1_H02E0601
arc: C5 F4
arc: C6 V01N0101
arc: C7 H02W0401
arc: D0 H02E0001
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 E1_H02W0001
arc: D4 W1_H02E0201
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N1_V02N0201 F0
arc: V00B0100 F7
arc: V01S0100 F6
arc: W1_H02W0101 F3
word: SLICEC.K0.INIT 0000000000110011
word: SLICED.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000111100000101
word: SLICEB.K0.INIT 0101010100000001
word: SLICEC.K1.INIT 0101010001000100
word: SLICEA.K0.INIT 1110111100000000
word: SLICEA.K1.INIT 1010111111001111
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R18C29:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 V02N0701
arc: A4 S1_V02N0301
arc: A6 F5
arc: A7 V02S0101
arc: B1 H02E0301
arc: B2 H02W0101
arc: B4 H00L0000
arc: B7 V02N0501
arc: C0 F4
arc: C1 F4
arc: C2 H02E0401
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 E1_H02W0201
arc: D5 H02E0001
arc: D7 F2
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 H02E0601
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 1111101111110011
word: SLICEA.K0.INIT 1111101011110000
word: SLICEC.K0.INIT 0000001100000001
word: SLICEB.K0.INIT 0000010100000001
word: SLICED.K1.INIT 0000000010111111
word: SLICED.K0.INIT 0000010100000101
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R18C2:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: H00R0100 H02W0701
arc: N1_V02N0301 V01N0101
arc: S1_V02S0601 H02W0601
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0100 H02W0301
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A3 N1_V02S0701
arc: A6 E1_H02W0701
arc: A7 V02N0301
arc: B0 H00R0100
arc: B1 V02N0301
arc: B2 H02W0301
arc: B3 H01W0100
arc: B5 V02N0501
arc: B6 N1_V01S0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02E0401
arc: C3 H00R0100
arc: C5 E1_H01E0101
arc: C6 H02W0401
arc: D0 N1_V02S0001
arc: D1 V00B0100
arc: D3 H02W0001
arc: D5 F2
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: M0 V00T0100
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: S1_V02S0201 F0
arc: S1_V02S0701 F5
arc: V01S0100 F6
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0001000101010001
word: SLICEA.K1.INIT 0100000101010101
word: SLICEB.K0.INIT 0011000000110000
word: SLICEB.K1.INIT 1000000010000010
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0001010100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C30:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 H02W0101
arc: H00R0100 V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06W0203
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A6 F5
arc: A7 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02N0501
arc: C1 H00L0100
arc: C4 H02E0401
arc: C5 H02E0401
arc: C7 S1_V02N0001
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 F2
arc: D5 F2
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: M0 V00T0000
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N3_V06N0303 F6
arc: S1_V02S0201 F2
arc: V00B0100 F7
arc: V01S0100 F3
arc: W1_H02W0401 F4
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 0010001000000000
word: SLICEA.K1.INIT 0010000011111111
word: SLICED.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K0.INIT 0000000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R18C31:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 S1_V02N0301
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V01S0100
arc: A1 F5
arc: A3 H00L0100
arc: A6 F5
arc: B3 E1_H02W0101
arc: C0 H02W0601
arc: C2 F4
arc: C3 H02E0401
arc: C4 V02N0201
arc: C5 E1_H02W0601
arc: C7 F4
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: D2 F0
arc: D3 H02E0001
arc: D4 E1_H02W0201
arc: D5 F0
arc: D6 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F7
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: N3_V06N0303 F6
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: V01S0000 F1
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 1100000010000000
word: SLICED.K0.INIT 0000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R18C32:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: A0 E1_H01E0001
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A6 F5
arc: A7 V02N0101
arc: B0 V02N0301
arc: B1 Q1
arc: B2 V02N0301
arc: B3 Q3
arc: B4 V01S0000
arc: B5 S1_V02N0701
arc: B6 V00B0000
arc: B7 H02W0301
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 H02E0601
arc: C4 V02S0201
arc: C5 E1_H01E0101
arc: C6 V02N0001
arc: C7 F4
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 V01S0100
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D5 H01W0000
arc: D6 V02S0601
arc: D7 V01N0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 F0
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: V01S0000 Q1
arc: V01S0100 Q4
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000000001010011
word: SLICEB.K1.INIT 1111111100011011
word: SLICEB.K0.INIT 0000000100100011
word: SLICEC.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 0000001100010001
word: SLICEA.K1.INIT 1111111100011011
word: SLICED.K1.INIT 0101000000010001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R18C33:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 V02S0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02N0501
arc: A3 V02S0701
arc: A4 V00T0000
arc: A5 Q5
arc: B0 S1_V02N0101
arc: B1 H01W0100
arc: B3 Q3
arc: B4 V02S0701
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 V02N0401
arc: C4 V00B0100
arc: C5 S1_V02N0001
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 H00R0000
arc: D5 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 W1_H02E0201
arc: M5 H02E0001
arc: M6 W1_H02E0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F2
arc: N1_V02N0501 F5
arc: N1_V02N0701 F7
arc: N3_V06N0203 Q7
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: S3_V06S0103 F2
arc: V00B0000 F4
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V01S0000 F7
arc: V01S0100 Q5
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0001110100011101
word: SLICEA.K0.INIT 0000000100100011
word: SLICEA.K1.INIT 1111111100100111
word: SLICEC.K1.INIT 0000010111110101
word: SLICEB.K0.INIT 0000010100000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEB.K1.INIT 0001000110111011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R18C34:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 H01E0001
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02W0401
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: A4 V00T0100
arc: B0 V00B0000
arc: B1 V00B0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C4 V02N0201
arc: CE0 H00R0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D4 V00B0000
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H01W0000 F0
arc: M0 H02W0601
arc: M1 H00R0000
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F0
arc: V00B0000 Q4
arc: V00T0100 Q1
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 0000010100000011
word: SLICEA.K1.INIT 1111010111110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C35:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: A0 H00R0000
arc: A1 H00R0000
arc: A4 W1_H02E0501
arc: B0 V02N0101
arc: B1 V02N0101
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C4 Q4
arc: CE2 V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D4 V00B0000
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0000 F0
arc: M0 H01E0001
arc: M4 V00T0100
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0001 F0
arc: V00B0000 Q6
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000000011101
word: SLICEA.K1.INIT 1111111100011101
word: SLICEC.K0.INIT 0000101001011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R18C37:PLC2
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0201 E1_H01W0000

.tile R18C38:PLC2
arc: H01W0000 W3_H06E0103

.tile R18C3:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 H01E0001
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H06W0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 N1_V02S0701
arc: A1 F5
arc: A3 V02N0501
arc: A4 N1_V01S0100
arc: A5 V00T0000
arc: A6 N1_V02S0301
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 V02S0301
arc: B4 E1_H02W0301
arc: B5 F3
arc: B6 V00B0100
arc: B7 N1_V02S0701
arc: C0 H02W0401
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C3 H00R0100
arc: C4 F6
arc: C5 F4
arc: C6 V02S0001
arc: C7 H02W0401
arc: D0 H02W0201
arc: D1 F0
arc: D2 W1_H02E0001
arc: D3 V02N0201
arc: D4 F2
arc: D5 V01N0001
arc: D6 V02N0601
arc: D7 H02E0001
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: V01S0000 F2
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000010000001000
word: SLICEC.K0.INIT 1100110011000100
word: SLICEB.K1.INIT 1111101000000000
word: SLICEC.K1.INIT 1111000010110000
word: SLICED.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 1110000010000000
word: SLICEA.K1.INIT 0010001000101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C41:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R18C42:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R18C43:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R18C44:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R18C45:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R18C46:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R18C4:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06S0303
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V02S0401
arc: A0 V02S0501
arc: A1 H02E0701
arc: A2 H02W0501
arc: A3 H02E0501
arc: A4 F5
arc: A6 N1_V01S0100
arc: A7 E1_H02W0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 H02E0301
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B6 V02S0701
arc: B7 W1_H02E0101
arc: C1 H00L0100
arc: C2 E1_H02W0601
arc: C3 F4
arc: C4 V00T0000
arc: C5 H02E0601
arc: C7 V02S0201
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 H01W0000
arc: D5 H00R0100
arc: D6 N1_V02S0401
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: V00B0000 F6
arc: V00T0000 F2
arc: V01S0100 F2
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000000010001000
word: SLICEA.K1.INIT 0101010101000000
word: SLICEB.K0.INIT 0000000000100000
word: SLICED.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 0000110000000000
word: SLICEC.K0.INIT 0000000000000100
word: SLICED.K1.INIT 1010101010000000
word: SLICEB.K1.INIT 1000100010101000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R18C5:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06W0203
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V06S0203
arc: A0 F7
arc: A1 F7
arc: A2 N1_V02S0701
arc: A4 V00T0000
arc: A6 F7
arc: A7 V02S0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: B7 N1_V02S0701
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 V02N0601
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 N1_V02S0001
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H00R0000
arc: D4 F2
arc: D5 F2
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H01E0001
arc: M2 V00B0000
arc: M4 V00B0100
arc: S1_V02S0701 F7
arc: V01S0100 F0
word: SLICED.K0.INIT 0000000000001010
word: SLICED.K1.INIT 0010001010101010
word: SLICEA.K0.INIT 1111111111110101
word: SLICEA.K1.INIT 1100110011000100
word: SLICEB.K0.INIT 0000000100000011
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1000101000000010
word: SLICEC.K1.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R18C6:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V01N0001
arc: H00L0000 N1_V02S0201
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 F5
arc: A5 H02E0701
arc: A6 H00L0000
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 V02N0501
arc: C1 H00R0100
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 W1_H02E0201
arc: D5 E1_H01W0100
arc: D6 W1_H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0000
arc: M2 V00T0000
arc: N1_V01N0101 F7
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: V01S0000 F7
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0000110100001111
word: SLICEC.K0.INIT 0000000011010101
word: SLICEA.K0.INIT 1010101010001000
word: SLICEA.K1.INIT 1010101010001010
word: SLICED.K0.INIT 1111000011010000
word: SLICEB.K0.INIT 1010000010000000
word: SLICEB.K1.INIT 1111000011010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R18C7:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: H00L0100 H02W0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: A1 H02W0701
arc: A2 N1_V02S0501
arc: B1 E1_H01W0100
arc: B2 F3
arc: B3 N1_V02S0301
arc: B4 E1_H02W0301
arc: B6 N1_V02S0501
arc: B7 N1_V02S0701
arc: C0 H00R0100
arc: C1 F4
arc: C2 V02N0401
arc: C3 V02S0601
arc: C4 V02S0001
arc: C5 E1_H01E0101
arc: C7 V00T0100
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 E1_H02W0001
arc: D4 H00L0100
arc: D5 F0
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0701 F5
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0601 F6
arc: S1_V02S0501 F5
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0201 F2
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1100111111110011
word: SLICED.K1.INIT 0000001100110011
word: SLICEB.K0.INIT 1111010000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1010111110001101
word: SLICEA.K0.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R18C8:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H01E0101
arc: S1_V02S0301 W3_H06E0003
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 V06S0203
arc: A0 V02S0701
arc: A2 W1_H02E0701
arc: A3 H02W0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: A6 F5
arc: A7 H02E0501
arc: B0 V02S0301
arc: B4 N1_V02S0501
arc: B5 V00B0100
arc: B6 F3
arc: B7 V00B0000
arc: C0 H02W0601
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 W1_H02E0601
arc: C5 W1_H02E0401
arc: C6 E1_H02W0601
arc: C7 V02S0001
arc: D0 V02S0201
arc: D2 S1_V02N0201
arc: D3 H00R0000
arc: D4 F2
arc: D5 H01W0000
arc: D6 V02S0601
arc: D7 F2
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00T0100
word: SLICEC.K1.INIT 1101000011000000
word: SLICEB.K0.INIT 0000000001010000
word: SLICED.K1.INIT 0000000011111101
word: SLICEC.K0.INIT 0000000001010001
word: SLICEB.K1.INIT 0000111100000101
word: SLICEA.K0.INIT 0000000101010101
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C9:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: H00R0000 V02S0401
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 V06S0303
arc: A0 N1_V02S0501
arc: A1 F7
arc: A2 N1_V02S0701
arc: A3 V02N0501
arc: A4 V02S0301
arc: A5 H02W0701
arc: A6 H00L0000
arc: A7 V02N0301
arc: B0 N1_V02S0101
arc: B1 E1_H02W0301
arc: B2 N1_V02S0101
arc: B3 H02E0101
arc: B4 H02W0101
arc: B5 E1_H02W0101
arc: B7 V00B0000
arc: C0 H00L0100
arc: C1 N1_V01N0001
arc: C2 V02S0601
arc: C3 W1_H02E0401
arc: C4 H01E0001
arc: C5 H02E0601
arc: C6 V00T0000
arc: C7 F4
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 S1_V02N0201
arc: D4 E1_H01W0100
arc: D5 N1_V02S0601
arc: D6 F0
arc: D7 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 F3
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 0100010100000101
word: SLICED.K1.INIT 0000110000001110
word: SLICEC.K1.INIT 0001010100010001
word: SLICEA.K1.INIT 0000000011111101
word: SLICEB.K1.INIT 0000110001001100
word: SLICEA.K0.INIT 0110000011110000
word: SLICEB.K0.INIT 1111110110100101
word: SLICED.K0.INIT 1010111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R19C10:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: V00B0000 V02S0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06S0003
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 V00T0100
arc: A5 V00T0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0101
arc: B5 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 H02E0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 H00R0100
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 V00B0000
word: SLICEA.K0.INIT 1011011011101011
word: SLICEA.K1.INIT 1011000100110100
word: SLICEB.K0.INIT 0100100100010110
word: SLICEB.K1.INIT 1100110001101110
word: SLICEC.K0.INIT 1110001011110011
word: SLICEC.K1.INIT 1010100111111101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R19C11:PLC2
arc: E1_H02E0701 V06S0203
arc: H00R0100 V02S0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: V00B0100 E1_H02W0701
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06S0303
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 F5
arc: A5 N1_V01S0100
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B0 V01N0001
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 Q3
arc: B4 V02N0501
arc: B7 V01S0000
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 V02N0601
arc: C4 V00T0000
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: LSR0 H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 Q3
word: SLICEC.K1.INIT 0000000001010101
word: SLICED.K1.INIT 0010000000000001
word: SLICEA.K0.INIT 1100110011111111
word: SLICED.K0.INIT 0101000000000000
word: SLICEC.K0.INIT 0000000011110100
word: SLICEA.K1.INIT 0001000100010101
word: SLICEB.K0.INIT 0011001110110011
word: SLICEB.K1.INIT 0100011011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C12:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 V01N0101
arc: S1_V02S0301 N1_V02S0201
arc: W1_H02W0501 V02N0501
arc: A1 H02W0501
arc: A5 V02S0101
arc: A6 H02W0701
arc: B1 N1_V02S0101
arc: B5 V02N0701
arc: C1 V02N0401
arc: C5 N1_V02S0201
arc: C6 H01E0001
arc: D1 V02N0201
arc: D5 S1_V02N0401
arc: D6 E1_H02W0201
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0100
arc: N1_V02N0601 F6
arc: S1_V02S0601 F6
arc: V00B0100 F5
arc: V01S0100 F6
word: SLICED.K0.INIT 1111010111111111
word: SLICEC.K1.INIT 1010111100100011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001001000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C13:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V01N0101
arc: A1 H02E0701
arc: A2 H02W0701
arc: A3 H02E0501
arc: A5 E1_H02W0701
arc: A6 W1_H02E0701
arc: A7 H00L0000
arc: B1 E1_H02W0101
arc: B2 F3
arc: B3 N1_V02S0301
arc: B4 S1_V02N0701
arc: B5 H02W0301
arc: B6 V00T0000
arc: B7 H02E0101
arc: C1 N1_V02S0401
arc: C2 E1_H01W0000
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 V02S0201
arc: C6 F4
arc: C7 V02N0201
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 H00R0000
arc: D4 V01N0001
arc: D5 F0
arc: D6 E1_H01W0100
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: M0 H02W0601
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1000001001000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 1010001010101010
word: SLICEC.K0.INIT 0011000000110011
word: SLICED.K0.INIT 1001000000000000
word: SLICEB.K1.INIT 1001000000000000
word: SLICEB.K0.INIT 0111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R19C14:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N3_V06N0203 S3_V06N0103
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 H01E0001
arc: A0 H02E0701
arc: A1 V02S0701
arc: A3 V01N0101
arc: A4 V02N0301
arc: A5 V02N0101
arc: A6 V02N0301
arc: B0 S1_V02N0301
arc: B1 V02S0101
arc: B2 S1_V02N0301
arc: B3 F1
arc: B4 E1_H02W0101
arc: B5 V02S0501
arc: B6 H02E0101
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 W1_H02E0601
arc: C2 V02N0401
arc: C3 F6
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 H02E0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 F0
arc: D4 V02N0401
arc: D5 W1_H02E0001
arc: D6 H02W0201
arc: D7 V01N0001
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1000001001000001
word: SLICEA.K0.INIT 1000001001000001
word: SLICEB.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0011000011110011
word: SLICEC.K0.INIT 1001000000001001
word: SLICED.K1.INIT 1100001100000000
word: SLICEC.K1.INIT 1000010010100101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R19C15:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: V00B0000 N1_V02S0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 H01E0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0001 Q2
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 Q1
arc: V00T0000 Q0
arc: V01S0100 Q3
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C16:PLC2
arc: H00L0000 V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: V00B0000 V02S0001
arc: W1_H02W0101 V02N0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q0
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 H02E0001
arc: M3 H01W0100
arc: M4 W1_H02E0401
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q0
arc: N1_V02N0601 Q4
arc: S1_V02S0401 Q6
arc: V00T0100 Q3
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C17:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: W3_H06W0003 E3_H06W0303
arc: B0 V00B0000
arc: B1 V02S0301
arc: C0 S1_V02N0601
arc: C1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V02S0001
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R19C18:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: H00R0100 V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: V00T0000 H02E0201
arc: A1 V02N0701
arc: A4 E1_H01W0000
arc: B1 H00R0100
arc: B4 V00B0100
arc: C1 H02W0601
arc: C4 V01N0101
arc: C5 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D4 V01N0001
arc: D5 E1_H02W0201
arc: D7 V02N0401
arc: E1_H01E0101 F0
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: M0 V00B0000
arc: M2 H02E0601
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: S1_V02S0001 Q2
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V00B0100 F7
word: SLICED.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 1111000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R19C19:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02E0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 V01N0001
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C20:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0203 V06S0203
arc: H00L0000 H02W0201
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: A2 H02W0501
arc: A3 F7
arc: A4 F5
arc: A5 F7
arc: B0 V00T0000
arc: B4 F3
arc: B5 S1_V02N0501
arc: B7 H02W0301
arc: C0 H02W0601
arc: C2 H00L0000
arc: C3 E1_H01W0000
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: C7 S1_V02N0201
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 H02E0001
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: V00T0000 F2
word: SLICEB.K0.INIT 0101000000000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0010000000110000
word: SLICED.K1.INIT 1111000000110000
word: SLICEB.K1.INIT 0000000011111010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R19C21:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 E3_H06W0303
arc: H00R0100 H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H01E0001
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: B1 E1_H02W0301
arc: C0 H02W0601
arc: C1 V02N0601
arc: C4 V02S0001
arc: C5 V02N0001
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 S1_V02N0001
arc: D4 H00R0100
arc: D5 H00R0100
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: LSR1 H02W0301
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000000110000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R19C22:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0701 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 F7
arc: A4 E1_H02W0501
arc: A5 W1_H02E0501
arc: A6 V02S0301
arc: A7 V02N0101
arc: B1 Q1
arc: B4 V02S0701
arc: B5 E1_H02W0101
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C1 E1_H02W0601
arc: C4 N1_V02S0001
arc: C5 F4
arc: C6 V01N0101
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V01S0100
arc: D4 H02W0001
arc: D5 E1_H01W0100
arc: D6 N1_V02S0601
arc: D7 V02N0401
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: V01S0000 Q0
arc: V01S0100 F7
word: SLICED.K1.INIT 0000101000000000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111000010101010
word: SLICED.K0.INIT 1100110010101100
word: SLICEC.K0.INIT 0001110100000000
word: SLICEC.K1.INIT 0000111000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R19C23:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0201
arc: D2 V02S0001
arc: D3 N1_V01S0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q2
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: B0 V00T0000
arc: B1 Q1
arc: B2 V02N0101
arc: C0 H02W0601
arc: C1 V02N0601
arc: C2 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F2
arc: D2 H00R0000
arc: E1_H01E0001 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R19C25:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V01N0101
arc: H00L0000 H02E0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E1_H01W0100
arc: A0 F7
arc: A1 H00L0100
arc: A4 V02S0301
arc: A7 V02S0301
arc: B0 H02E0301
arc: B1 V02S0301
arc: B2 V02N0301
arc: B3 F1
arc: B4 V01S0000
arc: B7 N1_V02S0501
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 H00L0000
arc: C4 N1_V02S0201
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: V01S0000 Q2
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1110110001001100
word: SLICED.K1.INIT 1101100011110000
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1110001010101010
word: SLICEB.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C26:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0203 H01E0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0001 V06S0003
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 V06S0203
arc: A0 N1_V02S0501
arc: A1 H00L0000
arc: A2 H02E0501
arc: B0 N1_V02S0101
arc: B1 H01W0100
arc: B2 F1
arc: C0 N1_V01S0100
arc: C1 H02E0401
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 H00R0000
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: W1_H02W0201 Q2
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110111011100100
word: SLICEA.K1.INIT 1010101011001010
word: SLICEB.K0.INIT 1100110010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C27:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02N0501
arc: B0 E1_H02W0101
arc: C0 V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111111011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C28:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 N1_V02S0301
arc: H00L0000 V02N0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0301 N1_V02S0301
arc: A1 H00L0000
arc: A2 F5
arc: A3 V02S0701
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 E1_H02W0501
arc: A7 V02N0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 F3
arc: B3 H02E0301
arc: B4 V02N0501
arc: B7 H02E0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 V02N0401
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 H01E0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 W1_H02E0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F7
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0000111110110001
word: SLICEC.K0.INIT 0010101010101010
word: SLICEC.K1.INIT 0101111100000000
word: SLICEB.K1.INIT 0101010101010001
word: SLICEB.K0.INIT 0011101110111011
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1011001111111111
word: SLICED.K0.INIT 0000101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R19C29:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: A1 F7
arc: A3 V00B0000
arc: A4 V02N0101
arc: A5 V02S0301
arc: A6 F5
arc: A7 H02W0701
arc: B0 F3
arc: B1 E1_H02W0101
arc: B2 V02S0101
arc: B3 H00L0000
arc: B4 E1_H02W0101
arc: B7 H02W0301
arc: C0 E1_H02W0601
arc: C1 V02N0601
arc: C2 N1_V01N0001
arc: C3 F4
arc: C4 V02S0201
arc: C5 S1_V02N0001
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H02W0001
arc: D5 W1_H02E0001
arc: D6 H02W0201
arc: D7 H00L0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: V01S0000 F6
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 0100000001010101
word: SLICED.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 0010011100000000
word: SLICEB.K1.INIT 0000101100001111
word: SLICEA.K0.INIT 0011001111110011
word: SLICEC.K1.INIT 0000000010100000
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R19C2:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H02W0701
arc: V00B0100 H02W0701
arc: A0 V01N0101
arc: A1 F5
arc: A2 E1_H02W0701
arc: A3 H02W0701
arc: A5 N1_V01S0100
arc: A6 E1_H02W0701
arc: A7 H02W0701
arc: B0 H00R0100
arc: B1 V01N0001
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02W0301
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 H02W0301
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 V02S0601
arc: C3 E1_H02W0401
arc: C5 S1_V02N0201
arc: C6 H02W0401
arc: C7 S1_V02N0001
arc: D0 V02S0201
arc: D1 F0
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H02W0001
arc: D5 V02N0401
arc: D6 H00L0100
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 E1_H02W0601
arc: N1_V01N0101 F4
arc: V00B0000 F4
arc: V01S0100 F4
word: SLICEC.K0.INIT 0011001100000000
word: SLICED.K0.INIT 0101010000000100
word: SLICEC.K1.INIT 0010101000001010
word: SLICEA.K0.INIT 0001000001010101
word: SLICEB.K0.INIT 0110111010110011
word: SLICEB.K1.INIT 1111100111101100
word: SLICED.K1.INIT 0000010000001001
word: SLICEA.K1.INIT 0001000100110001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C30:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02W0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: A0 F5
arc: A3 V02S0701
arc: A6 H02W0501
arc: A7 H02W0701
arc: B0 E1_H01W0100
arc: B5 F3
arc: B6 V00B0100
arc: C0 E1_H02W0601
arc: C2 N1_V01S0100
arc: C3 E1_H02W0601
arc: C4 E1_H02W0601
arc: C6 V01N0101
arc: C7 E1_H02W0601
arc: D0 E1_H02W0201
arc: D2 H02E0001
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 F2
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 V00T0100
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0701 F7
arc: V01S0000 F4
arc: V01S0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000010101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R19C31:PLC2
arc: E1_H02E0101 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A3 F7
arc: A7 F5
arc: B1 V02S0101
arc: B2 V02S0301
arc: B6 F3
arc: C0 H00R0100
arc: C1 V02N0601
arc: C4 E1_H02W0401
arc: C5 N1_V02S0001
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 F2
arc: D2 F0
arc: D3 H02W0001
arc: D4 F2
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M3 H00L0000
arc: M4 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F0
arc: N1_V02N0101 F1
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q3
arc: S1_V02S0601 Q4
arc: V01S0000 F2
arc: V01S0100 F3
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0011001100000000
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R19C32:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 H02W0501
arc: A2 H02W0701
arc: A5 Q5
arc: B0 V00B0000
arc: B1 Q1
arc: B2 H00R0000
arc: B6 H02E0101
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C5 E1_H01E0101
arc: C6 V00T0100
arc: C7 V02S0201
arc: CE0 H00L0000
arc: CE1 E1_H02W0101
arc: CE2 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 Q2
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F7
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F7
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: N3_V06N0203 F7
arc: V00B0000 Q6
arc: V00B0100 F5
arc: V00T0100 Q1
arc: V01S0000 F0
arc: V01S0100 Q6
arc: W1_H02W0001 F0
arc: W1_H02W0501 F7
word: SLICEB.K0.INIT 0001000110111011
word: SLICED.K0.INIT 0000001111001111
word: SLICEA.K0.INIT 0000000100001011
word: SLICEA.K1.INIT 1111001011110111
word: SLICEC.K1.INIT 0000111101010101
word: SLICED.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R19C33:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: B0 V02N0101
arc: B1 Q1
arc: B7 V00B0000
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 H02E0401
arc: C3 H02E0401
arc: C7 V02N0001
arc: CE0 V02S0201
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 S1_V02N0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F2
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 H02E0001
arc: M3 H00R0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F3
arc: N1_V02N0001 F0
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: N3_V06N0003 F0
arc: S1_V02S0201 F2
arc: S1_V02S0301 Q3
arc: V00B0000 Q4
arc: V01S0000 F3
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0000001111110011
word: SLICEA.K0.INIT 0000001100010001
word: SLICEA.K1.INIT 1111111100011011
word: SLICEB.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C34:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H01E0001
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A1 V02N0701
arc: A5 H02E0501
arc: B0 V00B0000
arc: B1 H00R0100
arc: C0 H00R0100
arc: C1 N1_V01N0001
arc: C5 E1_H01E0101
arc: CE0 V02S0201
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D5 V00B0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H00R0100 Q5
arc: M0 V00B0100
arc: M1 H00R0000
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0501 Q7
arc: V00B0000 Q6
arc: V01S0100 Q7
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000000100111
word: SLICEA.K1.INIT 1111111100011011
word: SLICEC.K1.INIT 0000101001011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C35:PLC2
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: V00T0100 S1_V02N0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A6 W1_H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 H01E0001
arc: C6 Q6
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02E0201
arc: D6 H00L0100
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 F2
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N3_V06N0003 F0
arc: V00B0000 F6
arc: V01S0000 Q3
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000111100110011
word: SLICEA.K0.INIT 0000000000011101
word: SLICEA.K1.INIT 1111111100011101
word: SLICEB.K0.INIT 0000000000011011
word: SLICEB.K1.INIT 1111111100011011
word: SLICED.K0.INIT 0000010110101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R19C36:PLC2
arc: W1_H02W0601 H01E0001

.tile R19C3:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02N0601
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V06S0203
arc: A0 V01N0101
arc: A1 F5
arc: A2 V00T0000
arc: A3 H01E0001
arc: A4 F7
arc: A5 H02E0701
arc: B0 V02S0101
arc: B1 N1_V02S0301
arc: B2 E1_H02W0301
arc: B3 S1_V02N0101
arc: B4 N1_V01S0000
arc: B5 H00R0000
arc: B6 S1_V02N0501
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C2 V02S0601
arc: C3 E1_H02W0401
arc: C4 S1_V02N0201
arc: C5 F4
arc: C6 V02N0001
arc: C7 H02E0401
arc: D0 V00T0100
arc: D1 H02E0001
arc: D2 H02W0201
arc: D3 F2
arc: D4 F0
arc: D5 N1_V02S0401
arc: D6 E1_H01W0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: N1_V02N0701 F7
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0010001100110011
word: SLICED.K0.INIT 0011111100000000
word: SLICEB.K1.INIT 1111101100000000
word: SLICEA.K0.INIT 0000000011001000
word: SLICEC.K0.INIT 0000000000011111
word: SLICEC.K1.INIT 0100000011000000
word: SLICEA.K1.INIT 0000010100001101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C41:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R19C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R19C44:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R19C45:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R19C4:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A1 V02S0701
arc: A2 V02S0501
arc: A3 H01E0001
arc: A4 H02E0701
arc: A5 H02E0501
arc: A6 W1_H02E0501
arc: A7 F5
arc: B1 S1_V02N0101
arc: B2 H02W0101
arc: B4 V02N0501
arc: B5 V02N0701
arc: B7 S1_V02N0501
arc: C1 N1_V02S0601
arc: C2 V02S0401
arc: C3 S1_V02N0401
arc: C4 W1_H02E0401
arc: C5 V00B0100
arc: C6 V02N0201
arc: C7 F4
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 E1_H02W0001
arc: D5 F2
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00T0100
arc: S1_V02S0001 F0
arc: V00T0100 F3
word: SLICED.K0.INIT 0000010100000000
word: SLICEB.K1.INIT 0000000001010000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0011001000000000
word: SLICEB.K0.INIT 0000000000001000
word: SLICEC.K1.INIT 0000000001110000
word: SLICEC.K0.INIT 0110011111101111
word: SLICED.K1.INIT 0010001010100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C5:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 V02S0701
arc: A1 S1_V02N0701
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 F5
arc: A6 E1_H02W0701
arc: A7 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: B7 H02E0301
arc: C0 H02E0401
arc: C1 V02N0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02E0401
arc: C6 V00T0000
arc: C7 V02N0201
arc: D0 H00R0000
arc: D1 N1_V02S0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 E1_H02W0001
arc: D6 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 W1_H02E0601
arc: M2 E1_H02W0601
arc: N1_V01N0001 F6
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: V01S0000 F0
word: SLICED.K0.INIT 0000101000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0011000011110000
word: SLICEA.K1.INIT 0000000000101010
word: SLICEC.K0.INIT 0000000011101111
word: SLICED.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0101011111110111
word: SLICEB.K1.INIT 0000001010100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C6:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V01S0000
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02E0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 H01E0001
arc: A0 H02E0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A5 E1_H02W0701
arc: A6 W1_H02E0701
arc: A7 V02N0101
arc: B0 W1_H02E0101
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 E1_H02W0101
arc: B5 H00R0000
arc: B6 H02E0101
arc: B7 V02S0501
arc: C0 W1_H02E0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 W1_H02E0601
arc: C5 H02W0401
arc: C6 H02W0401
arc: C7 F4
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00B0000
arc: M2 V00B0100
arc: N1_V01N0001 F5
arc: V00B0000 F6
arc: V01S0000 F0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000011101111
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K0.INIT 1010100000001000
word: SLICEC.K0.INIT 0000001100000000
word: SLICED.K1.INIT 0000100000001100
word: SLICEC.K1.INIT 0001001100010011
word: SLICEB.K0.INIT 0001000000010001
word: SLICEB.K1.INIT 1011101010111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R19C7:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V01S0000
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H02W0701
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 V02S0701
arc: A3 V02S0501
arc: A4 F5
arc: A5 N1_V02S0301
arc: A6 F5
arc: B0 V00T0000
arc: B1 V00T0000
arc: B4 S1_V02N0701
arc: B5 V02S0701
arc: B6 S1_V02N0701
arc: B7 E1_H02W0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C3 H02W0601
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 E1_H02W0001
arc: D3 F0
arc: D4 F2
arc: D5 H02W0201
arc: D6 E1_H01W0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 V00T0100
arc: V00B0100 F7
arc: V01S0000 F3
arc: V01S0100 F4
word: SLICEC.K0.INIT 0001000000010001
word: SLICEA.K0.INIT 0011001100110010
word: SLICEA.K1.INIT 0010001100110011
word: SLICEB.K1.INIT 0000010100000000
word: SLICED.K0.INIT 0001000100000001
word: SLICEC.K1.INIT 0001001000010011
word: SLICED.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0000000000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R19C8:PLC2
arc: H00R0000 H02W0401
arc: N1_V02N0201 H01E0001
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 H02E0701
arc: A5 V02N0101
arc: A7 H02E0501
arc: B1 V00T0000
arc: B2 V01N0001
arc: B3 V01N0001
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 V01S0000
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C2 H02W0601
arc: C4 E1_H02W0401
arc: C5 H02E0601
arc: C7 W1_H02E0401
arc: D1 V01S0100
arc: D2 H02E0201
arc: D3 H00R0000
arc: D4 E1_H02W0201
arc: D5 H02E0201
arc: D6 H02W0201
arc: D7 E1_H02W0001
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F3
arc: M0 V00B0100
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: S1_V02S0001 F0
arc: V00B0100 F5
arc: V01S0000 F2
arc: V01S0100 F4
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1100100011000000
word: SLICEC.K1.INIT 0000111000001111
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0011000011110000
word: SLICED.K1.INIT 0000000010110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C9:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: H00R0100 H02W0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0701 H02W0701
arc: V00B0100 V02S0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 V06S0203
arc: A1 E1_H02W0501
arc: A2 F7
arc: A3 W1_H02E0501
arc: A4 F5
arc: A6 S1_V02N0101
arc: A7 F5
arc: B1 H02W0301
arc: B2 V01N0001
arc: B3 S1_V02N0301
arc: B4 H02W0101
arc: B7 N1_V02S0501
arc: C1 E1_H01W0000
arc: C2 E1_H02W0601
arc: C3 N1_V02S0601
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C6 N1_V02S0201
arc: C7 V00B0100
arc: D1 H02W0001
arc: D2 S1_V02N0201
arc: D3 H00R0000
arc: D5 N1_V02S0601
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F5
arc: M0 V00B0000
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: S1_V02S0501 F5
arc: V00B0000 F6
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000000001001000
word: SLICEB.K0.INIT 0000000100000011
word: SLICED.K0.INIT 1111000001010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111011111010001
word: SLICEC.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0111000001110000
word: SLICEB.K1.INIT 1101111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C10:PLC2
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02N0401

.tile R20C11:PLC2
arc: H00L0000 V02S0201
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: W3_H06W0103 E3_H06W0003
arc: A1 H00R0000
arc: A3 H00L0100
arc: A7 H00R0000
arc: B1 Q1
arc: B3 H00R0000
arc: B7 N1_V01S0000
arc: C1 N1_V01S0100
arc: C3 N1_V01S0100
arc: C7 V00T0100
arc: CE0 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D3 V02S0001
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q1
arc: N1_V02N0401 Q4
arc: N1_V02N0501 F7
arc: N1_V02N0601 Q4
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 F0
word: SLICED.K1.INIT 0010000000100001
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0011001111000100
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0110010011000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C12:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: V00T0000 V02S0601
arc: W1_H02W0501 N3_V06S0303
arc: A5 Q5
arc: A7 Q7
arc: B0 H02W0301
arc: B2 V02S0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C13:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: W1_H02W0301 N1_V02S0301
arc: W3_H06W0103 E3_H06W0103
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C14:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 W1_H02E0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0501
arc: W3_H06W0003 E3_H06W0003
arc: A2 W1_H02E0701
arc: A3 V00B0000
arc: B2 W1_H02E0301
arc: B3 H02E0101
arc: C2 V02N0601
arc: C3 V02N0601
arc: D2 V00B0100
arc: D3 H02E0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F3
word: SLICEB.K1.INIT 1000010000100001
word: SLICEB.K0.INIT 1000101011001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C15:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: V00T0000 E1_H02W0001
arc: W1_H02W0301 N3_V06S0003
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q0
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: M0 H02E0601
arc: M2 V00B0100
arc: M3 H00R0000
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V01S0000 Q2
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C16:PLC2
arc: E1_H02E0301 V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 E3_H06W0103
arc: V00T0000 V02S0401
arc: W1_H02W0401 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: E1_H02E0101 Q3
arc: H00R0000 Q4
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 V01S0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: V00B0100 Q5
arc: V01S0000 Q0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C17:PLC2
arc: H00R0000 V02N0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H02E0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: W3_H06W0003 E3_H06W0003
arc: B0 H02E0101
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C18:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 V02S0501
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 N3_V06S0003
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0101
arc: B2 H00R0000
arc: B3 Q3
arc: B6 V01S0000
arc: CLK0 G_HPBX0100
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: V00B0000 Q4
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C19:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 V06S0303
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N1_V02S0701
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: B0 V00T0000
arc: B1 Q1
arc: CLK0 G_HPBX0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C20:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: A0 F5
arc: A1 F5
arc: B1 Q1
arc: B5 V02S0501
arc: C0 H00L0000
arc: C5 E1_H02W0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D5 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0301 Q1
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1010101011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R20C21:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: A0 V02N0501
arc: C0 H02W0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R20C22:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 N3_V06S0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: B0 F3
arc: B1 Q1
arc: B3 E1_H02W0101
arc: C0 H00L0000
arc: C1 E1_H02W0601
arc: C3 V02S0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 V01S0100
arc: D3 H02E0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: V01S0100 F3
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K1.INIT 0000110000000000
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C23:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 N3_V06S0203
arc: A0 F5
arc: A5 N1_V01N0101
arc: B5 H02W0101
arc: C0 N1_V01N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D5 V02S0601
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 1000100000000000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R20C24:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 S1_V02N0601
arc: B0 H02E0301
arc: B1 H02W0101
arc: B2 E1_H01W0100
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: C2 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 H00R0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C25:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V06S0003
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 N3_V06S0303
arc: A0 W1_H02E0501
arc: A1 F5
arc: A2 F5
arc: B5 E1_H02W0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C5 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V02S0001
arc: D5 V02N0601
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q1
arc: V01S0100 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R20C26:PLC2
arc: H00L0000 H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: W1_H02W0701 N3_V06S0203
arc: A0 F7
arc: A7 V02S0101
arc: B7 V00T0000
arc: C0 H00L0000
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: V00T0000 Q0
arc: W1_H02W0201 Q0
word: SLICED.K1.INIT 1100110010101100
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R20C27:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 N1_V01S0100
arc: W3_H06W0303 N3_V06S0303

.tile R20C28:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: A2 E1_H01E0001
arc: B2 H02E0301
arc: C2 E1_H02W0601
arc: D2 V00B0100
arc: F2 F2_SLICE
arc: H01W0100 F2
word: SLICEB.K0.INIT 0101010001000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C29:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: H00L0000 E1_H02W0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: W3_H06W0103 V06S0103
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A4 V00T0000
arc: A5 F7
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0301
arc: B4 V00B0100
arc: B5 E1_H02W0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C3 E1_H01W0000
arc: C4 V02S0201
arc: C5 F4
arc: C7 H02W0401
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02E0201
arc: D3 V01S0100
arc: D4 H02W0201
arc: D5 V02S0601
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: M0 V00B0000
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N3_V06N0203 F7
arc: V01S0000 F0
arc: V01S0100 F7
word: SLICEA.K0.INIT 1010000010000000
word: SLICEA.K1.INIT 1111000011010000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0000010000001111
word: SLICEC.K1.INIT 0101010000000000
word: SLICEB.K0.INIT 0011001000010000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R20C2:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0401 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 S1_V02N0701
arc: A4 V00T0100
arc: A5 V00T0100
arc: A6 V02N0301
arc: A7 E1_H02W0501
arc: B1 V02S0301
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B6 V02S0701
arc: B7 V00T0000
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 F4
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 E1_H01W0100
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 V00B0000
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: V00T0000 F0
word: SLICEB.K0.INIT 0000010011000100
word: SLICEB.K1.INIT 0000100010100010
word: SLICEC.K0.INIT 0111010010101010
word: SLICEC.K1.INIT 0101111110101000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0101010001001000
word: SLICED.K1.INIT 0001001100000000
word: SLICED.K0.INIT 0001010100001011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R20C30:PLC2
arc: E1_H02E0001 V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 N3_V06S0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: B0 V02S0301
arc: B1 H00R0100
arc: B6 V02S0701
arc: C0 H00R0100
arc: C1 V02N0601
arc: C5 E1_H02W0601
arc: C6 E1_H02W0601
arc: D0 H00R0000
arc: D1 H02W0201
arc: D5 E1_H02W0201
arc: D6 H02E0001
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M0 V00T0100
arc: N1_V01N0101 F5
arc: N3_V06N0003 F0
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000011000000
word: SLICEA.K0.INIT 0000000100100011
word: SLICEA.K1.INIT 1111111100011011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C31:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 V02S0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0203 S1_V02N0701
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0301
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N3_V06S0203
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02S0101
arc: A5 N1_V01N0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0601
arc: C5 E1_H02W0401
arc: C6 H02W0401
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: N1_V01N0001 F5
arc: N1_V02N0001 F0
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: V00B0000 F4
arc: V01S0100 F0
arc: W1_H02W0001 F0
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 0000000100110001
word: SLICEA.K1.INIT 1100110111111101
word: SLICEB.K1.INIT 1111111100011011
word: SLICEB.K0.INIT 0000000000011011
word: SLICEC.K1.INIT 0000101001011111
word: SLICED.K0.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R20C32:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A7 Q7
arc: B0 V02S0301
arc: B1 Q1
arc: B3 Q3
arc: C0 H02W0601
arc: C1 H02W0601
arc: C3 H02E0401
arc: C7 H02W0601
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0201
arc: D3 V00T0100
arc: D7 V02N0601
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F0
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F0
arc: N3_V06N0003 F0
arc: V00B0100 F7
arc: V00T0100 Q1
arc: W1_H02W0001 Q2
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0101000001011111
word: SLICEA.K0.INIT 0001000000010011
word: SLICEA.K1.INIT 1111111101010011
word: SLICEB.K1.INIT 0000001111110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R20C33:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N3_V06N0203 E1_H01W0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A2 H02W0501
arc: A3 H02W0501
arc: A5 N1_V01N0101
arc: A7 V02S0301
arc: B0 V02S0101
arc: B1 Q1
arc: B2 V02S0301
arc: B3 V02S0301
arc: C0 V02N0401
arc: C1 V02N0601
arc: C2 H02W0401
arc: C3 V02N0601
arc: C5 V00T0100
arc: C7 E1_H01E0101
arc: CE0 N1_V02S0201
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V01S0100
arc: D3 H02W0001
arc: D5 H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F0
arc: H01W0100 F2
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N3_V06N0103 F2
arc: V00B0100 F7
arc: V00T0100 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0000001100000101
word: SLICEA.K1.INIT 1111010111110011
word: SLICEB.K1.INIT 1111001111110101
word: SLICEB.K0.INIT 0000000000110101
word: SLICEC.K1.INIT 0000111101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R20C34:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: A0 H02E0501
arc: A1 H02E0501
arc: A5 Q5
arc: B0 H02E0101
arc: B1 Q1
arc: B3 H01W0100
arc: B5 V02S0501
arc: C0 H02E0601
arc: C1 H02E0601
arc: C3 H00L0000
arc: C5 H02E0601
arc: CE0 N1_V02S0201
arc: CE2 V02S0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02E0201
arc: D3 V00T0100
arc: E1_H01E0001 F0
arc: E1_H02E0301 F3
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00R0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 F0
arc: V00B0100 F5
arc: V00T0100 Q1
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0000001111110011
word: SLICEC.K1.INIT 0101001101010011
word: SLICEA.K1.INIT 1111111101010011
word: SLICEA.K0.INIT 0001000000010011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C35:PLC2
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H01E0001
arc: V00T0100 H02E0301
arc: A0 H02E0701
arc: A1 H02E0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 1111111100110101
word: SLICEA.K0.INIT 0000000000110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C3:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02N0601
arc: A0 V02S0501
arc: A1 N1_V02S0701
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 H02E0501
arc: A6 F5
arc: B0 F3
arc: B1 H02E0101
arc: B2 V01N0001
arc: B3 S1_V02N0101
arc: B4 N1_V02S0501
arc: B6 N1_V02S0701
arc: B7 V02N0501
arc: C0 E1_H01W0000
arc: C1 F4
arc: C2 H00R0100
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 H02E0601
arc: C6 V00B0100
arc: C7 S1_V02N0001
arc: D0 H01E0101
arc: D1 H00R0000
arc: D2 F0
arc: D3 V01S0100
arc: D4 E1_H01W0100
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F6
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: V01S0100 F7
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000001100000000
word: SLICEB.K1.INIT 0101010000000000
word: SLICEC.K0.INIT 1110001111101111
word: SLICEA.K1.INIT 1101000011110000
word: SLICED.K0.INIT 1111000001110000
word: SLICEA.K0.INIT 0011000000010000
word: SLICEB.K0.INIT 0100010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R20C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R20C44:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R20C45:PLC2
arc: S3_V06S0303 N1_V01S0100

.tile R20C4:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 H01E0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: W1_H02W0501 V02N0501
arc: A2 F5
arc: A3 E1_H02W0701
arc: A4 V02N0301
arc: A7 H02E0701
arc: B0 V02N0301
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B4 V00B0100
arc: B5 V02S0701
arc: B7 F3
arc: C0 V02N0401
arc: C1 V02S0401
arc: C2 S1_V02N0401
arc: C3 V02S0401
arc: C4 V02S0001
arc: C5 H02E0401
arc: C6 S1_V02N0001
arc: C7 V02S0201
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 W1_H02E0001
arc: D3 E1_H02W0001
arc: D4 F2
arc: D5 V02S0601
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0301 F1
arc: E1_H02E0601 F6
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
arc: V00B0100 F7
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 1111011111101111
word: SLICEC.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110000000100
word: SLICED.K1.INIT 0000000010110011
word: SLICEC.K0.INIT 0101010101010100
word: SLICEA.K0.INIT 0011001100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C5:PLC2
arc: H00L0100 V02N0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02N0501
arc: A1 V02S0701
arc: A5 H02W0701
arc: A6 V02N0301
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 V00T0000
arc: B5 V02S0501
arc: B6 H02E0101
arc: B7 N1_V01S0000
arc: C0 S1_V02N0401
arc: C1 H02W0601
arc: C5 V02N0201
arc: C6 F4
arc: C7 V02N0001
arc: D0 S1_V02N0001
arc: D1 W1_H02E0001
arc: D5 H02E0001
arc: D6 E1_H01W0100
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 V00B0100
word: SLICEA.K0.INIT 0000000101111000
word: SLICEA.K1.INIT 1110000101001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1011000010100000
word: SLICED.K0.INIT 1111001101010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R20C6:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 W1_H02E0601
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A1 W1_H02E0501
arc: A2 N1_V02S0501
arc: A3 V02N0501
arc: A4 V02S0301
arc: A5 S1_V02N0301
arc: A6 H00L0000
arc: A7 W1_H02E0701
arc: B0 W1_H02E0301
arc: B1 V02N0101
arc: B2 E1_H02W0301
arc: B4 V02S0701
arc: B5 S1_V02N0701
arc: B6 H01E0101
arc: B7 V02S0501
arc: C0 W1_H02E0601
arc: C1 E1_H01W0000
arc: C2 H00R0100
arc: C3 S1_V02N0401
arc: C4 S1_V02N0001
arc: C5 W1_H02E0401
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: D0 H00R0000
arc: D1 V01S0100
arc: D2 W1_H02E0201
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D5 V00B0000
arc: D6 F2
arc: D7 S1_V02N0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 F1
arc: M4 V00B0100
arc: N1_V01N0001 F6
arc: N1_V02N0101 F3
arc: V01S0100 F4
word: SLICEA.K0.INIT 1111110000000000
word: SLICED.K1.INIT 0000111100001110
word: SLICEB.K0.INIT 0000001010101010
word: SLICED.K0.INIT 0100000011001100
word: SLICEB.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 0000010000001100
word: SLICEC.K1.INIT 1010000011000000
word: SLICEA.K1.INIT 0000111100001011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R20C7:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 V02N0201
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E3_H06W0103
arc: V00B0100 V02N0301
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 F5
arc: A5 F7
arc: A6 V02S0301
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 E1_H02W0101
arc: B5 H00L0000
arc: B6 N1_V01S0000
arc: B7 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02N0001
arc: C5 V01N0101
arc: C6 V02N0201
arc: C7 E1_H02W0401
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 F0
arc: D5 V02S0401
arc: D6 F2
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0100
arc: M2 V00B0100
word: SLICEA.K0.INIT 1110111101100101
word: SLICEA.K1.INIT 1100111111011011
word: SLICED.K1.INIT 0011000011111100
word: SLICEC.K1.INIT 0000111100000111
word: SLICEC.K0.INIT 0101000000010000
word: SLICEB.K0.INIT 1010111101011101
word: SLICEB.K1.INIT 0110111100001111
word: SLICED.K0.INIT 1110000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R20C8:PLC2
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0701 H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A2 H02W0701
arc: A4 E1_H01W0000
arc: A5 F7
arc: A6 F5
arc: B0 N1_V02S0301
arc: B1 V02N0301
arc: B4 H00R0000
arc: B6 H02E0101
arc: C0 H02W0401
arc: C1 H00R0100
arc: C4 V02N0201
arc: C5 V02S0001
arc: C6 V02N0001
arc: C7 E1_H02W0401
arc: D0 E1_H02W0201
arc: D2 H02W0001
arc: D4 F0
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: N1_V01N0001 F1
arc: N1_V02N0101 F1
arc: N1_V02N0201 F2
arc: V00B0000 F4
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 1100110011001000
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 0101010101010001
word: SLICED.K0.INIT 1100010111110101
word: SLICEB.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 0000110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1

.tile R20C9:PLC2
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0101
arc: N1_V02N0601 W3_H06E0303
arc: V00B0100 V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06S0203
arc: A0 S1_V02N0701
arc: A1 V02S0701
arc: A4 S1_V02N0301
arc: A5 F7
arc: A6 H00L0000
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B4 S1_V02N0701
arc: B5 H00L0000
arc: B6 V00B0000
arc: B7 V02S0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C4 V02N0001
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 H01E0001
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D4 H00L0100
arc: D5 F0
arc: D6 S1_V02N0601
arc: D7 N1_V02S0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: M0 V00B0100
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: V00B0000 F4
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 1101111110111101
word: SLICED.K0.INIT 0001010100000101
word: SLICEA.K0.INIT 0100000000000000
word: SLICEA.K1.INIT 0000100010001010
word: SLICED.K1.INIT 1111110000000000
word: SLICEC.K1.INIT 0000111100001011
word: SLICEB.K0.INIT 0000000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R21C10:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 N3_V06S0203

.tile R21C11:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000

.tile R21C12:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R21C13:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100

.tile R21C14:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H02E0601

.tile R21C17:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q1
arc: H00R0000 Q4
arc: M1 H02W0001
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C18:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: N1_V02N0101 H02W0101
arc: S3_V06S0003 N3_V06S0003
arc: CLK0 G_HPBX0100
arc: M2 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: W1_H02W0001 Q2
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C19:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: W1_H02W0101 V06S0103

.tile R21C20:PLC2
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: V00B0100 V02S0301
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q1
arc: E1_H02E0601 Q6
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M1 H00L0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C21:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 N3_V06S0303
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 N1_V01S0100
arc: C0 W1_H02E0401
arc: C2 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D2 H00R0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C22:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: H00R0000 H02W0601
arc: W1_H02W0701 N3_V06S0203
arc: A3 H00L0100
arc: B1 H02E0101
arc: B3 V02S0101
arc: C1 S1_V02N0401
arc: C3 V02S0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D3 V02S0001
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: N3_V06N0103 Q1
arc: V01S0100 F3
word: SLICEB.K1.INIT 1011101010001010
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R21C23:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 H02E0401
arc: N1_V02N0401 H02E0401
arc: N3_V06N0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: C0 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C24:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02E0501
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0701
arc: A0 H02W0501
arc: A4 V00T0000
arc: B1 H01W0100
arc: B2 V02S0101
arc: B4 H00L0000
arc: C0 H00L0000
arc: C1 N1_V01S0100
arc: C2 F4
arc: C4 H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V00T0100
arc: D2 V00B0100
arc: D4 E1_H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q2
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q3
arc: M0 H02W0601
arc: M3 H02W0201
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: V00T0000 Q2
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1010101011001010
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R21C25:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303

.tile R21C26:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 V06S0003

.tile R21C27:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R21C29:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303

.tile R21C2:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601

.tile R21C30:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0601 H02W0601

.tile R21C31:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N3_V06N0003 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0601 N1_V02S0601

.tile R21C32:PLC2
arc: E1_H02E0401 V06S0203
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 N1_V02S0001

.tile R21C33:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V06S0103

.tile R21C34:PLC2
arc: N1_V02N0401 W1_H02E0401

.tile R21C35:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R21C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: A7 E1_H02W0701
arc: B7 V02N0501
arc: C7 V01N0101
arc: D7 V01N0001
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
word: SLICED.K1.INIT 1001110011110110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C41:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R21C42:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R21C44:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R21C45:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R21C4:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: D0 V02N0001
arc: D1 H02E0201
arc: F0 F5A_SLICE
arc: M0 H01E0001
arc: N1_V02N0001 F0
word: SLICEA.K0.INIT 1000000001110000
word: SLICEA.K1.INIT 1011000001100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C5:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 E1_H02W0601

.tile R21C6:PLC2
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0501 N3_V06S0303

.tile R21C7:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H06W0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203

.tile R21C8:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: V00B0100 H02W0701
arc: V00T0100 H02W0301
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: C0 H00R0100
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: N1_V01N0001 F2
arc: N1_V02N0201 F0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0111000011110000
word: SLICEB.K0.INIT 1111011011011001
word: SLICEB.K1.INIT 0110010100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C9:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 N3_V06S0303

.tile R23C11:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R23C13:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R23C20:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R23C21:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R23C22:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R23C23:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R23C26:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R23C28:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R23C32:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R23C33:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R23C41:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R23C44:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R24C11:PLC2
arc: N1_V02N0201 S3_V06N0103

.tile R24C14:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile R24C19:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R24C20:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R24C21:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R24C22:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R24C23:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R24C25:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R24C26:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R24C27:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R24C28:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R24C29:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R24C31:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R24C32:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R24C33:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R24C41:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R24C42:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R24C43:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R24C44:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R24C45:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R24C46:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R25C14:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R25C19:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R25C20:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R25C21:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R25C22:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R25C23:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R25C24:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R25C25:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R25C26:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R25C27:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R25C28:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R25C29:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R25C30:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R25C31:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R25C32:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R25C33:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R25C35:PLC2
arc: N3_V06N0003 E3_H06W0003

.tile R25C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303

.tile R25C42:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R25C44:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R25C45:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R25C47:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R25C53:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R25C59:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R25C65:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R25C71:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R25C77:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R25C83:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R26C15:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R26C20:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R26C21:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R26C23:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R26C24:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R26C26:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R26C27:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303

.tile R26C28:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R26C29:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R26C30:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R26C31:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R26C32:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R26C33:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R26C41:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R26C44:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R26C45:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R27C18:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R27C21:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R27C23:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C24:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R27C26:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R27C27:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C29:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R27C31:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R27C32:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R27C33:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R27C41:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R27C42:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R27C44:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R27C45:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R28C21:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R28C24:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R28C25:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R28C26:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203

.tile R28C27:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R28C28:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R28C29:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R28C30:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R28C31:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R28C32:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R28C33:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R28C34:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R28C42:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R28C44:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R28C45:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R29C11:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R29C13:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R29C20:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R29C23:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R29C26:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C28:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R29C32:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R29C33:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R29C41:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R29C44:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R29C6:PLC2
arc: S1_V02S0601 S3_V06N0303

.tile R2C10:PLC2
arc: E1_H02E0001 V01N0001
arc: H00L0100 H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V01N0001
arc: A0 S1_V02N0701
arc: A1 V01N0101
arc: B0 V01N0001
arc: B1 E1_H02W0301
arc: C0 E1_H02W0401
arc: C1 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: E1_H01E0001 Q6
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 Q0
arc: M2 N1_V01N0001
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111101011011000
word: SLICEA.K1.INIT 1111110010101100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C11:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V06N0203
arc: H00R0100 H02W0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 E1_H01W0000
arc: W3_H06W0203 S3_V06N0203
arc: A3 S1_V02N0501
arc: C1 S1_V02N0401
arc: C3 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 W1_H02E0001
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: H00R0000 Q6
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111101010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C12:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 V06N0303
arc: H00L0100 H02E0101
arc: V00B0000 V02N0201
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06N0203
arc: A0 H02E0701
arc: B0 V00B0000
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 H02E0401
arc: M6 N1_V01N0101
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: V00T0100 Q1
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1110111011100100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C13:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0601 V06N0303
arc: S1_V02S0101 H06W0103
arc: V00B0100 H02W0701
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06N0303
arc: A0 V01N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: C1 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: E1_H01E0101 F1
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q4
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M4 H02E0401
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: S1_V02S0601 Q6
arc: V01S0100 F1
word: SLICEA.K0.INIT 0010001000000000
word: SLICEA.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C14:PLC2
arc: S1_V02S0701 H01E0101
arc: V00B0000 H02E0401
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: A0 S1_V02N0501
arc: A3 S1_V02N0501
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: C0 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000001010000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R2C15:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 S1_V02N0401
arc: V00B0100 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: A3 E1_H02W0701
arc: C1 W1_H02E0601
arc: C3 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 H00R0000
arc: D2 W1_H02E0001
arc: D3 H00R0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H01W0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0100 F1
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111101010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C16:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V06N0203
arc: H00R0100 V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0701 H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: CLK0 G_HPBX0100
arc: H00L0000 Q0
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: V00B0000 Q4
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C17:PLC2
arc: S1_V02S0101 E1_H02W0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0701 S3_V06N0203

.tile R2C18:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 S1_V02N0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H06E0203
arc: V00T0000 V02N0601
arc: W1_H02W0501 V06N0303
arc: A0 V02N0501
arc: A1 H00R0000
arc: A2 V02N0501
arc: A3 W1_H02E0701
arc: A4 V00T0000
arc: A6 H02W0701
arc: A7 H02W0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B3 Q3
arc: B4 V01S0000
arc: B6 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 S1_V02N0401
arc: C1 W1_H02E0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 W1_H02E0401
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 H00R0000
arc: D4 S1_V02N0401
arc: D6 H01W0000
arc: D7 H00L0100
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V00T0100 Q1
arc: V01S0000 Q4
word: SLICED.K0.INIT 0100110001011111
word: SLICEA.K0.INIT 0111001001010000
word: SLICEA.K1.INIT 0011101000001010
word: SLICEB.K0.INIT 0100111001000100
word: SLICEB.K1.INIT 0101110100001000
word: SLICEC.K0.INIT 0100111101000000
word: SLICED.K1.INIT 0100010111001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C19:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 E1_H01W0100
arc: H00R0100 H02W0501
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: V00T0000 H02E0001
arc: W1_H02W0701 N1_V01S0100
arc: A1 E1_H02W0701
arc: A3 V02N0501
arc: A5 E1_H02W0701
arc: A7 E1_H02W0501
arc: B0 H02W0101
arc: B2 H02W0101
arc: B3 Q3
arc: C0 F4
arc: C2 F4
arc: C3 V02N0601
arc: C4 V00T0000
arc: CE0 H00L0100
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02S0001
arc: D2 Q2
arc: D3 H02W0201
arc: D4 V02N0601
arc: D5 H02E0201
arc: D7 H00R0100
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0701 F5
arc: V01S0000 Q3
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0000000010101010
word: SLICEA.K0.INIT 1111110011001100
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1111110011001100
word: SLICEB.K1.INIT 0101110100001000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R2C20:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: H00R0100 H02E0701
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: A5 S1_V02N0301
arc: A6 H00L0000
arc: A7 H00L0000
arc: B0 F3
arc: B2 F3
arc: B5 H01E0101
arc: B6 S1_V02N0501
arc: C0 H02E0601
arc: C1 E1_H01W0000
arc: C2 H02E0601
arc: C3 V02N0401
arc: C5 H02W0601
arc: C6 V00B0100
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 E1_H02W0201
arc: D2 Q2
arc: D3 W1_H02E0001
arc: D5 H02E0001
arc: D6 E1_H02W0201
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F1
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1111110011001100
word: SLICED.K0.INIT 0100010111001111
word: SLICEB.K0.INIT 1111110011001100
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R2C21:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0601 S3_V06N0303
arc: A2 H02W0701
arc: A6 F7
arc: A7 H02W0701
arc: B0 H02E0301
arc: B2 H00R0000
arc: B7 V00B0100
arc: C0 W1_H02E0601
arc: C1 H02W0401
arc: C2 S1_V02N0601
arc: C7 E1_H02W0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02N0201
arc: D2 E1_H02W0001
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F1
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1111110011001100
word: SLICED.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C22:PLC2
arc: H00R0000 S1_V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 S1_V02N0701
arc: A2 V02S0701
arc: A4 V00T0000
arc: B0 W1_H02E0101
arc: B2 H00R0000
arc: B4 W1_H02E0101
arc: B7 H02E0101
arc: C0 H02E0401
arc: C2 V02N0401
arc: C4 V00T0100
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D2 H01E0101
arc: D4 V02S0401
arc: D7 W1_H02E0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0000 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0201 Q0
arc: V00T0000 Q0
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111110011001100
word: SLICEC.K0.INIT 0000111000001100
word: SLICEB.K0.INIT 1011101110101011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C23:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: H00R0000 E1_H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: V00B0100 E1_H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V06N0303
arc: A1 H00L0100
arc: A2 S1_V02N0701
arc: B0 S1_V02N0301
arc: B3 E1_H01W0100
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 N1_V01N0001
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V02S0001
arc: D3 H00R0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: M0 V00B0100
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: MUXCLK1 CLK0
arc: S1_V02S0201 F0
arc: V01S0000 F2
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C24:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: A0 H02W0501
arc: A1 V02N0501
arc: A5 N1_V01N0101
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 Q3
arc: B4 S1_V02N0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 H00R0100
arc: E1_H01E0001 Q6
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K1.INIT 0000000100000101
word: SLICEA.K0.INIT 0000010100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C25:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 V02N0401
arc: S1_V02S0101 H02E0101
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 V02N0501
arc: A3 V02N0701
arc: A4 E1_H02W0501
arc: B1 E1_H01W0100
arc: B3 S1_V02N0301
arc: B4 H02E0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 H02W0601
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D3 S1_V02N0201
arc: D4 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: M2 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: S1_V02S0401 Q6
arc: V01S0000 F4
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000000010110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C26:PLC2
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: V00B0100 H02W0701
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: B0 H02E0301
arc: B1 V01N0001
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C27:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: S1_V02S0501 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V06N0203

.tile R2C29:PLC2
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W1_H02E0601

.tile R2C2:PLC2
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q3
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: M0 V00T0100
arc: M1 H00R0100
arc: M3 H02W0201
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0401 Q6
arc: V00T0000 Q0
arc: V00T0100 Q1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C33:PLC2
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 V01N0001

.tile R2C35:PLC2
arc: E3_H06E0303 S3_V06N0303

.tile R2C3:PLC2
arc: H00L0000 V02N0201
arc: W1_H02W0201 V01N0001
arc: CLK0 G_HPBX0100
arc: E3_H06E0203 Q7
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 Q7
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C41:PLC2
arc: N1_V02N0601 W3_H06E0303

.tile R2C5:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: H00R0000 Q6
arc: M1 E1_H02W0001
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: S1_V02S0401 Q4
arc: V00B0100 Q7
arc: V01S0000 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C6:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: CLK0 G_HPBX0100
arc: H01W0000 Q1
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 N1_V01N0101
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q4
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0100 Q0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C7:PLC2
arc: H00R0000 E1_H02W0401
arc: S1_V02S0001 V01N0001
arc: V00B0100 H02W0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E1_H02E0501 Q7
arc: H00L0000 Q0
arc: H00R0100 Q5
arc: H01W0000 Q2
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 W1_H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: W1_H02W0301 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C8:PLC2
arc: E1_H02E0601 V06N0303
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 H06W0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: W1_H02W0201 E1_H01W0000
arc: A0 V02N0501
arc: B0 V02N0101
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H01W0100 Q4
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1110111011100100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C9:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 E1_H02W0701
arc: V00T0100 H02W0301
arc: W1_H02W0401 V01N0001
arc: A0 V02N0501
arc: B0 S1_V02N0301
arc: C0 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H01W0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0000 Q2
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1110111011100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C11:PLC2
arc: N3_V06N0103 H06E0103

.tile R30C14:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R30C19:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R30C20:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R30C21:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R30C22:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R30C23:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R30C25:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile R30C26:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R30C27:PLC2
arc: S1_V02S0401 N3_V06S0203

.tile R30C28:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R30C29:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R30C31:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203

.tile R30C32:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R30C33:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R30C41:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R30C42:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R30C43:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R30C44:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203

.tile R30C45:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303

.tile R30C46:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R30C6:PLC2
arc: E1_H02E0601 V02S0601

.tile R30C8:PLC2
arc: CLK0 G_HPBX0100
arc: E3_H06E0103 Q2
arc: M2 W1_H02E0601
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C14:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R31C19:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R31C20:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R31C21:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R31C22:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R31C23:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R31C24:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R31C25:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R31C26:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R31C27:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R31C28:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R31C29:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R31C30:PLC2
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N3_V06S0103

.tile R31C31:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R31C32:PLC2
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303

.tile R31C33:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R31C41:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R31C42:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R31C44:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R31C45:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R31C47:PLC2
arc: S1_V02S0501 H06E0303

.tile R32C15:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R32C19:PLC2
arc: S1_V02S0601 N1_V02S0601

.tile R32C20:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601

.tile R32C21:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303

.tile R32C22:PLC2
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401

.tile R32C23:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: W1_H02W0301 N3_V06S0003

.tile R32C24:PLC2
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303

.tile R32C26:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 N3_V06S0303

.tile R32C27:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303

.tile R32C28:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R32C29:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203

.tile R32C30:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 H06E0003

.tile R32C31:PLC2
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203

.tile R32C32:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0301 N3_V06S0003

.tile R32C33:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0601
arc: W1_H02W0001 N3_V06S0003

.tile R32C34:PLC2
arc: S1_V02S0001 H02E0001

.tile R32C41:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile R32C42:PLC2
arc: S1_V02S0001 H02E0001
arc: S1_V02S0701 N1_V02S0601

.tile R32C44:PLC2
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203

.tile R32C45:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303

.tile R32C46:PLC2
arc: S1_V02S0601 N1_V02S0601

.tile R32C47:PLC2
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203

.tile R32C48:PLC2
arc: S1_V02S0601 H06E0303

.tile R33C18:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R33C20:PLC2
arc: S1_V02S0101 N1_V02S0101

.tile R33C21:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0701 N1_V02S0601
arc: V01S0000 N3_V06S0103

.tile R33C22:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 H02W0401

.tile R33C23:PLC2
arc: W1_H02W0401 N3_V06S0203

.tile R33C24:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303

.tile R33C26:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203

.tile R33C27:PLC2
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203

.tile R33C29:PLC2
arc: S1_V02S0001 N1_V02S0501
arc: V01S0000 N3_V06S0103

.tile R33C30:PLC2
arc: S1_V02S0201 N1_V02S0701

.tile R33C31:PLC2
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203

.tile R33C32:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N1_V02S0601
arc: W1_H02W0401 N3_V06S0203

.tile R33C33:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303

.tile R33C41:PLC2
arc: S1_V02S0401 N1_V01S0000
arc: V01S0100 N3_V06S0303

.tile R33C42:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: V01S0100 N3_V06S0303

.tile R33C44:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 N1_V02S0601

.tile R33C45:PLC2
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0601 N3_V06S0303

.tile R33C47:PLC2
arc: S1_V02S0001 N1_V02S0501

.tile R35C11:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R35C13:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R35C20:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R35C23:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 N3_V06S0003

.tile R35C24:PLC2
arc: N1_V02N0401 N1_V01S0000

.tile R35C26:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203

.tile R35C27:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 N1_V01S0000

.tile R35C28:PLC2
arc: E1_H02E0201 N3_V06S0103

.tile R35C29:PLC2
arc: N1_V02N0201 H02E0201

.tile R35C31:PLC2
arc: N1_V02N0501 H02W0501

.tile R35C32:PLC2
arc: W1_H02W0501 N3_V06S0303

.tile R35C33:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 N3_V06S0203

.tile R35C41:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R35C42:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 N1_V01S0100

.tile R35C44:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R35C47:PLC2
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003

.tile R35C6:PLC2
arc: V00B0100 H02W0701
arc: CLK0 G_HPBX0100
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C7:PLC2
arc: W1_H02W0701 N1_V01S0100

.tile R36C21:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0501 N3_V06S0303

.tile R36C23:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 W1_H02E0501

.tile R36C25:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 N3_V06S0203

.tile R36C26:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: W1_H02W0401 N3_V06S0203

.tile R36C28:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W1_H02E0401

.tile R36C30:PLC2
arc: N1_V02N0501 W1_H02E0501

.tile R36C31:PLC2
arc: E3_H06E0203 N3_V06S0203

.tile R36C32:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303

.tile R36C34:PLC2
arc: N1_V02N0401 H06E0203

.tile R36C41:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R36C43:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R36C44:PLC2
arc: E1_H02E0401 N3_V06S0203

.tile R36C45:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303

.tile R36C46:PLC2
arc: E1_H02E0401 W1_H02E0401

.tile R36C48:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 W1_H02E0401

.tile R37C13:PLC2
arc: E1_H02E0501 S3_V06N0303

.tile R37C14:PLC2
arc: V00B0100 H02E0501
arc: CLK0 G_HPBX0100
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C15:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R3C10:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0203 V01N0001
arc: H00R0000 W1_H02E0601
arc: S1_V02S0001 H02E0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H02W0301
arc: A0 H00L0100
arc: A4 F5
arc: A5 S1_V02N0101
arc: A6 F5
arc: B0 H00R0100
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B6 E1_H02W0301
arc: C0 V02N0601
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 V00B0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 H02W0201
arc: D6 H02E0201
arc: E1_H01E0001 Q7
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0000 Q4
arc: H01W0100 F5
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M5 W1_H02E0001
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W1_H02W0301 Q3
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 1101000001010000
word: SLICEA.K0.INIT 1010110000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1110111011110000
word: SLICED.K0.INIT 1110111011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C11:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: S1_V02S0001 S3_V06N0003
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: A2 E1_H02W0701
arc: B5 S1_V02N0701
arc: C5 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: D5 E1_H02W0001
arc: E1_H01E0101 Q7
arc: E1_H02E0101 F3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111101010101
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 0000111100110011
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C12:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V01S0000
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0100
arc: A4 S1_V02N0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B3 Q3
arc: B4 S1_V02N0701
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q5
arc: E1_H02E0101 F1
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M3 H02E0201
arc: M4 W1_H02E0401
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0401 Q4
arc: S3_V06S0203 F4
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 Q3
arc: V01S0100 Q7
arc: W1_H02W0501 Q5
word: SLICEC.K0.INIT 0000000000000100
word: SLICEA.K0.INIT 0000001100110011
word: SLICEA.K1.INIT 0000000100010001
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0000001100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C13:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H02E0301
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02N0501
arc: A3 H01E0001
arc: A4 H02W0701
arc: B0 S1_V02N0301
arc: B3 W1_H02E0101
arc: B7 H01E0101
arc: C0 H00L0000
arc: C3 N1_V01S0100
arc: C4 V00T0100
arc: C7 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D3 F0
arc: D4 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: S1_V02S0501 F5
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: W1_H02W0701 Q7
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0101000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R3C14:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 V02N0701
arc: N1_V02N0401 H01E0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 V06N0203
arc: A1 V02S0701
arc: B1 H02E0101
arc: C1 E1_H02W0601
arc: D1 H01E0101
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111101111111111
word: SLICEA.K0.INIT 1111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C15:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 W1_H02E0401
arc: H00L0100 S1_V02N0301
arc: H00R0100 S1_V02N0501
arc: W1_H02W0201 E1_H02W0701
arc: A1 W1_H02E0701
arc: A5 W1_H02E0701
arc: B1 S1_V02N0301
arc: B5 V02N0701
arc: C1 W1_H02E0601
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: D1 S1_V02N0201
arc: D5 H00L0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H02W0201
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 H02E0401
arc: S3_V06S0003 F3
arc: V01S0100 F3
word: SLICEA.K1.INIT 1111111111101111
word: SLICEC.K1.INIT 0000111100001011
word: SLICED.K1.INIT 0000111100001111
word: SLICED.K0.INIT 0000111100001111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C16:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0103 H06E0103
arc: V00B0100 W1_H02E0701
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: A3 V02S0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: B4 H00L0000
arc: B5 V02N0701
arc: C1 V02N0401
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: E1_H01E0001 Q4
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q5
arc: V00T0100 F1
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 1111110010101100
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111010111110000
word: SLICEC.K1.INIT 1111110010111000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C17:PLC2
arc: E1_H02E0401 H01E0001
arc: E3_H06E0103 S3_V06N0103
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: A0 H00L0000
arc: A7 H02W0501
arc: B6 V02N0701
arc: C0 H00L0100
arc: C1 H00L0100
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D6 H01W0000
arc: D7 H02W0001
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0301 Q1
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0701 F7
word: SLICED.K0.INIT 0000110000111111
word: SLICEA.K0.INIT 0101111110100000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000010100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R3C18:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 E1_H02W0601
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00R0000
arc: A2 H02W0501
arc: A3 H00L0100
arc: A5 N1_V01N0101
arc: B0 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 N1_V01S0000
arc: C0 E1_H01W0000
arc: C2 E1_H02W0601
arc: C3 H02W0401
arc: C5 V02N0201
arc: CE0 V02S0201
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D2 Q2
arc: D3 H00R0000
arc: D5 E1_H02W0001
arc: E1_H01E0001 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q3
arc: V01S0000 Q3
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0101110000001100
word: SLICEB.K0.INIT 0100111001000100
word: SLICEB.K1.INIT 0000110010101100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C19:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 E1_H02W0601
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 S1_V02N0701
arc: A3 H01E0001
arc: A5 V00B0000
arc: B0 H02E0101
arc: B3 H00R0100
arc: B5 H02W0301
arc: B7 N1_V01S0000
arc: C0 E1_H01W0000
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C5 H02W0401
arc: C6 H01E0001
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D3 H02W0001
arc: D5 H02E0001
arc: D6 H02E0201
arc: E1_H02E0501 F5
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00T0000
arc: M2 H02E0601
arc: M6 W1_H02E0401
arc: MUXCLK3 CLK0
arc: S1_V02S0601 F6
arc: V00T0000 F2
arc: V01S0000 F0
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1100000011000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1110000011000000
word: SLICEC.K1.INIT 0000000001110000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R3C20:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 E1_H02W0501
arc: N1_V02N0401 S1_V02N0101
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W3_H06W0303 V06N0303
arc: A1 F5
arc: A2 F7
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 E1_H01W0000
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B1 V02N0101
arc: B2 H02W0101
arc: B3 H02E0101
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 V02N0701
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 H02E0601
arc: C4 H02E0601
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: D1 F2
arc: D2 S1_V02N0201
arc: D3 V02S0201
arc: D4 V02N0601
arc: D5 V02S0401
arc: D6 S1_V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00B0100
arc: S1_V02S0201 F0
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100010100000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1110110000000000
word: SLICEC.K1.INIT 1000000010101010
word: SLICEB.K0.INIT 0000110111011101
word: SLICED.K0.INIT 0011000111110101
word: SLICEB.K1.INIT 0010001110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 V06N0303
arc: H00R0000 H02E0401
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: W1_H02W0101 N1_V02S0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0501
arc: A2 F7
arc: A3 F7
arc: A4 S1_V02N0101
arc: A5 E1_H01W0000
arc: A7 S1_V02N0101
arc: B0 W1_H02E0301
arc: B2 E1_H02W0101
arc: B4 V02N0501
arc: B5 H00R0000
arc: B6 H02W0301
arc: C0 W1_H02E0401
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 E1_H02W0601
arc: C5 E1_H01E0101
arc: C6 H02W0401
arc: C7 E1_H02W0601
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02W0201
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0000
arc: M2 V00B0100
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: V01S0000 F4
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1011001100000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1010100010001000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 0000000001111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C22:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02S0201
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 W3_H06E0303
arc: A1 E1_H02W0501
arc: A3 S1_V02N0701
arc: A4 F7
arc: A6 S1_V02N0301
arc: A7 E1_H02W0501
arc: B2 S1_V02N0301
arc: B3 H00L0000
arc: B4 V02N0701
arc: C1 S1_V02N0401
arc: C2 S1_V02N0601
arc: C3 N1_V01S0100
arc: C4 E1_H02W0601
arc: C5 H02E0601
arc: C6 V02N0201
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 V02N0201
arc: D3 W1_H02E0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0601 Q4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: V01S0000 F1
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 0010001110101111
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1111000010000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000010100000000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 1010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: A0 V01N0101
arc: A1 H02E0501
arc: A5 F7
arc: A6 V00T0100
arc: A7 V02N0101
arc: B2 V01N0001
arc: B3 H00L0000
arc: B5 V02N0501
arc: B6 H02W0301
arc: B7 V02N0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C5 H02W0401
arc: C6 V01N0101
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D5 V02N0401
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0701 F5
arc: V01S0100 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1001110110111111
word: SLICED.K1.INIT 1111010100111111
word: SLICEC.K1.INIT 0000001000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C24:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02S0201
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 H02W0501
arc: A2 F5
arc: A3 S1_V02N0701
arc: A4 V02S0101
arc: A6 F7
arc: A7 Q7
arc: B2 H02W0101
arc: B3 Q3
arc: B4 V02S0701
arc: B6 F3
arc: B7 S1_V02N0701
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 Q4
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 S1_V02N0201
arc: D2 Q2
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 F2
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H02E0201
arc: M4 H02E0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q7
arc: V01S0000 Q2
arc: V01S0100 Q7
arc: W1_H02W0101 Q3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000000001000000
word: SLICED.K1.INIT 0000100000000000
word: SLICEC.K0.INIT 0001000000000000
word: SLICEB.K0.INIT 1000101010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C25:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: H00L0100 E1_H02W0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: A3 S1_V02N0701
arc: A4 F5
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 H02E0101
arc: B1 V01N0001
arc: B2 V02N0101
arc: B4 E1_H02W0301
arc: B6 V00T0000
arc: B7 V02N0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02S0601
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 E1_H02W0601
arc: C6 H02E0601
arc: C7 W1_H02E0601
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H00L0100
arc: D5 V02N0601
arc: D6 E1_H02W0201
arc: D7 H02E0201
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0100 F6
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: M2 V00B0000
arc: M3 H02W0201
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q5
arc: S3_V06S0303 Q5
arc: V01S0000 F2
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q5
word: SLICED.K0.INIT 1000101010101010
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 0000101010101010
word: SLICEC.K0.INIT 1101010100000000
word: SLICED.K1.INIT 1001101111011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C26:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0601 V06N0303
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: A0 N1_V02S0701
arc: A1 H00R0000
arc: A2 V02N0701
arc: A5 W1_H02E0701
arc: B2 H02E0301
arc: B3 V01N0001
arc: B4 V02N0501
arc: C0 S1_V02N0601
arc: C1 N1_V02S0401
arc: C3 H00L0100
arc: C4 V02N0001
arc: C5 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0701 Q7
arc: S1_V02S0201 F2
arc: S1_V02S0601 F4
arc: V01S0000 Q5
arc: V01S0100 Q1
arc: W1_H02W0201 F0
word: SLICEB.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C27:PLC2
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 S3_V06N0303
arc: A1 V02S0501
arc: A2 V02N0701
arc: A3 H02E0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: C0 N1_V01S0100
arc: C1 H02E0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 V02N0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F2
arc: M0 V00T0000
arc: M2 V00B0100
arc: M6 H02W0401
arc: MUXCLK3 CLK0
arc: S3_V06S0303 Q6
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1100111100111111
word: SLICEA.K1.INIT 0000110100000111
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C28:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 S3_V06N0003
arc: H01W0000 W3_H06E0103
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 E3_H06W0203

.tile R3C29:PLC2
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E1_H02W0601
arc: A0 H02E0701
arc: A4 H02W0701
arc: A5 H02W0701
arc: B0 H02E0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: C0 V02S0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: D0 V02N0001
arc: D4 F0
arc: D5 F0
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: M4 E1_H02W0401
arc: S1_V02S0401 F4
word: SLICEC.K0.INIT 0010001000100011
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000010000010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C2:PLC2
arc: H00R0100 H02W0501
arc: V00T0000 V02S0401
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q0
arc: E1_H02E0501 Q5
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: H00R0000 Q6
arc: H01W0000 Q4
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: V01S0100 Q3
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C30:PLC2
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0301 V06N0003
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 S3_V06N0203

.tile R3C31:PLC2
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H02W0301

.tile R3C32:PLC2
arc: E1_H02E0701 V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 S3_V06N0303

.tile R3C33:PLC2
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A2 H02W0501
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C34:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C35:PLC2
arc: S1_V02S0301 H02W0301
arc: V01S0100 S3_V06N0303

.tile R3C36:PLC2
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203

.tile R3C37:PLC2
arc: V01S0100 S3_V06N0303
arc: W3_H06W0203 S3_V06N0203

.tile R3C38:PLC2
arc: N1_V02N0701 S3_V06N0203

.tile R3C39:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R3C3:PLC2
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02W0401
arc: A0 H02W0701
arc: A2 V02S0701
arc: A3 H01E0001
arc: A5 H02E0501
arc: B2 E1_H01W0100
arc: B4 V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: E1_H02E0401 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0201 Q2
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R3C40:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203

.tile R3C42:PLC2
arc: W3_H06W0003 S3_V06N0003

.tile R3C43:PLC2
arc: N1_V02N0701 H06E0203

.tile R3C45:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R3C46:PLC2
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203

.tile R3C4:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 H02E0401
arc: V00B0100 H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06N0203
arc: B6 H01E0101
arc: C6 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D6 S1_V02N0601
arc: E1_H01E0001 Q5
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: M0 V00B0100
arc: M1 V01S0100
arc: M3 H00R0000
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q1
arc: V00T0000 Q0
arc: V01S0000 Q6
arc: V01S0100 Q3
word: SLICED.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C51:PLC2
arc: W3_H06W0303 S3_V06N0303

.tile R3C5:PLC2
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: V00T0000 V02S0401
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q2
arc: E3_H06E0303 Q6
arc: H01W0100 Q1
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: S1_V02S0101 Q3
arc: W1_H02W0701 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C6:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 H01E0101
arc: H00R0000 V02S0401
arc: N1_V02N0701 E1_H02W0701
arc: V00B0000 V02S0201
arc: W1_H02W0601 E1_H02W0301
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q6
arc: H01W0100 Q0
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q4
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C7:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 H02E0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 H02E0301
arc: W1_H02W0601 E1_H02W0601
arc: A3 S1_V02N0501
arc: C0 V02N0401
arc: C1 S1_V02N0601
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D3 V02N0201
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0701 Q5
arc: V01S0000 F1
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111100001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C8:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 V01N0001
arc: V00B0100 V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0301 S1_V02N0301
arc: A3 V02S0701
arc: B0 E1_H02W0101
arc: B2 E1_H02W0101
arc: C1 H02E0601
arc: C3 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D3 V00T0100
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q4
arc: V01S0000 Q3
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111111101010000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C9:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V06N0103
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0701 V01N0101
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A4 S1_V02N0301
arc: B0 H02W0301
arc: B2 H02W0301
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: C1 W1_H02E0601
arc: C3 S1_V02N0401
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D3 V02N0001
arc: D4 E1_H01W0100
arc: E1_H01E0001 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V00T0100 F1
arc: V01S0000 Q5
arc: W1_H02W0601 Q6
word: SLICEC.K0.INIT 1111110010101100
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111111100001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C7:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R41C11:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R41C13:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R43C13:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R44C15:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R47C11:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R47C13:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R49C13:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R4C10:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 H02W0101
arc: H00R0000 H02E0601
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 V01N0001
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02S0701
arc: A2 V00B0000
arc: A5 S1_V02N0101
arc: A6 N1_V01S0100
arc: B2 H00R0100
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 S1_V02N0501
arc: C2 S1_V02N0401
arc: C5 E1_H02W0601
arc: C6 V02N0001
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0201
arc: D5 H01W0000
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F6
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q5
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V00B0000 Q6
arc: V01S0100 F4
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q3
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C11:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H01W0000
arc: B2 E1_H02W0101
arc: C4 H01E0001
arc: C5 V00B0100
arc: CLK0 G_HPBX0100
arc: D2 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011001100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C12:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 W1_H02E0601
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V01N0101
arc: A1 S1_V02N0501
arc: A6 N1_V01S0100
arc: B2 H00R0100
arc: B6 S1_V02N0501
arc: C1 N1_V01N0001
arc: C2 S1_V02N0601
arc: C6 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D2 V02N0201
arc: D6 V01N0001
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q3
arc: H01W0100 F1
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: V01S0100 Q3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000110010000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C13:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V01N0101
arc: A0 V01N0101
arc: A2 H02W0501
arc: A3 H02W0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: B0 H02E0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B5 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 S1_V02N0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 H02E0601
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 F2
arc: D5 F2
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F0
arc: S1_V02S0001 F2
arc: S1_V02S0301 F3
arc: S3_V06S0103 F2
arc: V00T0100 F3
arc: V01S0000 F5
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEC.K0.INIT 0000010100001111
word: SLICEC.K1.INIT 0000000100000011
word: SLICED.K0.INIT 0000111111111111
word: SLICED.K1.INIT 0000001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R4C14:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0501
arc: A2 V01N0101
arc: A3 S1_V02N0501
arc: A5 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 F3
arc: B5 F3
arc: B7 F3
arc: C0 V02S0401
arc: C3 H00L0000
arc: C4 H02E0401
arc: C5 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 H01W0000
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 Q2
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 H02E0601
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q2
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: V01S0100 F3
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 0000000000100000
word: SLICEC.K0.INIT 0000001100001111
word: SLICEC.K1.INIT 0000000000000111
word: SLICED.K0.INIT 0101010111111111
word: SLICED.K1.INIT 0000000001110111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C15:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: V00T0000 H02E0001
arc: A1 W1_H02E0701
arc: A5 W1_H02E0701
arc: B1 V01N0001
arc: B5 H01E0101
arc: C1 V02N0601
arc: C4 V01N0101
arc: C5 V02N0001
arc: C6 V01N0101
arc: C7 V02N0001
arc: D0 V02N0001
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 V01N0001
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H01E0001
arc: M1 H00L0000
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 V00T0000
word: SLICED.K0.INIT 1111000000001111
word: SLICEC.K1.INIT 1111000010000111
word: SLICEC.K0.INIT 1111000000001111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111000000001111
word: SLICEA.K1.INIT 0010110100001111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R4C16:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0501 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02E0701
arc: A4 S1_V02N0101
arc: A6 S1_V02N0301
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: C0 W1_H02E0601
arc: C1 V02N0601
arc: C2 H02E0401
arc: C3 V02N0601
arc: C4 V02N0201
arc: C6 V02N0201
arc: D0 V02N0201
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00B0000
arc: S1_V02S0301 F3
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000010111000
word: SLICEA.K1.INIT 0000111100001100
word: SLICEB.K0.INIT 0000000011110011
word: SLICEB.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000111100000101
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000111100000101
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R4C17:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0101
arc: N1_V02N0701 H01E0101
arc: V00B0000 H02E0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02N0001
arc: A0 H00L0000
arc: A1 W1_H02E0501
arc: A4 V02S0301
arc: B0 H02W0101
arc: B1 E1_H02W0101
arc: B4 E1_H02W0101
arc: C0 V02S0601
arc: C1 H02E0401
arc: C2 H02E0401
arc: C4 H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D4 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 F2
word: SLICEC.K0.INIT 1100100000001000
word: SLICEA.K0.INIT 0100111001000100
word: SLICEA.K1.INIT 1000110010000000
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R4C18:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: S1_V02S0601 V01N0001
arc: V00T0000 V02S0601
arc: W1_H02W0101 S1_V02N0101
arc: A0 H00L0000
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 V02N0101
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 S1_V02N0101
arc: B3 H00L0000
arc: B4 H00R0000
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: B7 H01E0101
arc: C0 V02S0601
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 V02N0201
arc: C6 V01N0101
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D3 E1_H02W0001
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 V01N0001
arc: D7 E1_H02W0201
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V00B0000 Q4
arc: V00B0100 F7
word: SLICEA.K0.INIT 0000101011001100
word: SLICEC.K0.INIT 0000110010101010
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0100110000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0111011100000111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C19:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 F7
arc: A1 H02E0701
arc: A2 H02E0501
arc: A4 H02E0701
arc: A5 E1_H02W0701
arc: A6 H02W0701
arc: A7 W1_H02E0501
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: B2 V02S0101
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 N1_V01S0000
arc: B6 E1_H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 V02S0401
arc: C3 W1_H02E0601
arc: C4 N1_V02S0201
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 H01E0101
arc: D3 E1_H02W0001
arc: D4 V02S0601
arc: D5 H01W0000
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F4
word: SLICEC.K0.INIT 0000000000101010
word: SLICEB.K1.INIT 0000001100001111
word: SLICEC.K1.INIT 0100110000000000
word: SLICEA.K0.INIT 1111110111001100
word: SLICEA.K1.INIT 1111101111110011
word: SLICED.K1.INIT 0000010101010101
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0111011100000111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R4C20:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: A0 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0501
arc: A4 H02E0701
arc: A5 S1_V02N0301
arc: A6 N1_V01N0101
arc: A7 E1_H01W0000
arc: B0 V02N0301
arc: B1 F3
arc: B2 V02N0301
arc: B4 V01S0000
arc: B5 H00L0000
arc: B6 V02N0701
arc: B7 H01E0101
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C3 N1_V01S0100
arc: C4 E1_H02W0401
arc: C5 E1_H01E0101
arc: C6 S1_V02N0001
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 F0
arc: D4 H00R0100
arc: D5 H02E0201
arc: D6 H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0401 F4
arc: V01S0000 Q2
word: SLICEC.K0.INIT 1010101000101010
word: SLICEA.K0.INIT 0111011100000000
word: SLICEB.K1.INIT 0101000000000000
word: SLICEA.K1.INIT 1100110011111100
word: SLICEB.K0.INIT 1111100011110000
word: SLICED.K0.INIT 0100110001011111
word: SLICEC.K1.INIT 0111000000000000
word: SLICED.K1.INIT 0000010001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C21:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 V02N0101
arc: H00R0100 H02E0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A1 F5
arc: A2 F7
arc: A3 H00L0100
arc: A5 N1_V02S0101
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 H01W0100
arc: B2 V02N0301
arc: B3 H02W0101
arc: B5 V02S0701
arc: B6 E1_H02W0101
arc: B7 W1_H02E0101
arc: C0 F4
arc: C1 V02N0601
arc: C3 E1_H02W0401
arc: C4 H02W0601
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: D0 H02W0201
arc: D1 V00T0100
arc: D2 V02S0201
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 H02W0201
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: V01S0000 F1
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICEA.K1.INIT 0111000011110000
word: SLICEA.K0.INIT 0100110000001100
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000101100001111
word: SLICEB.K0.INIT 0010001010101010
word: SLICEC.K1.INIT 0100110001011111
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C22:PLC2
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02S0701
arc: A0 E1_H02W0701
arc: A1 V02N0501
arc: A3 F5
arc: A4 V02N0301
arc: A5 H02W0701
arc: A6 S1_V02N0301
arc: B0 V00T0000
arc: B1 V02S0301
arc: B3 H00L0000
arc: B4 V01S0000
arc: B6 V02N0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 V02N0201
arc: C6 E1_H02W0401
arc: C7 E1_H02W0601
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D3 H01E0101
arc: D4 H02W0201
arc: D5 F0
arc: D6 E1_H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 H02W0601
arc: N1_V01N0101 F4
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000000000100
word: SLICED.K0.INIT 0010000000000000
word: SLICED.K1.INIT 0000111111111111
word: SLICEA.K0.INIT 1111000011010000
word: SLICEA.K1.INIT 1010000010110000
word: SLICEC.K1.INIT 0000000001010000
word: SLICEB.K1.INIT 1100111111001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R4C23:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: A0 H02E0701
arc: A2 V01N0101
arc: A5 Q5
arc: B2 S1_V02N0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B6 H02W0301
arc: B7 V02S0501
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: M4 V00B0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: N1_V02N0701 F7
arc: S1_V02S0201 F2
arc: S1_V02S0601 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C24:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E1_H01W0100
arc: H00L0000 V02S0201
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: A0 V02S0701
arc: A2 V00T0000
arc: A3 V02S0501
arc: A4 V00B0000
arc: A6 E1_H02W0701
arc: B1 Q1
arc: B5 E1_H02W0301
arc: B7 N1_V01S0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q3
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02W0201
arc: H00L0100 V02N0101
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H06E0203
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0701
arc: A1 V01N0101
arc: A6 E1_H01W0000
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 H02W0101
arc: B5 S1_V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0101 F1
arc: E1_H02E0501 F5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H01W0000 F6
arc: H01W0100 F2
arc: M0 V00B0000
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0401 Q4
arc: N1_V02N0601 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 F1
arc: W1_H02W0001 Q0
arc: W1_H02W0301 F3
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C26:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0100 H02W0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 N1_V01S0000
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A5 V02N0101
arc: A6 V02S0301
arc: B2 W1_H02E0301
arc: B4 H02E0301
arc: B6 V02S0701
arc: B7 V02N0701
arc: C3 N1_V01S0100
arc: C4 S1_V02N0201
arc: C5 H02E0601
arc: C6 H02W0401
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D6 H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q4
arc: E3_H06E0303 F6
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q3
arc: H01W0100 F7
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: N1_V02N0701 F5
arc: S1_V02S0101 Q3
arc: S1_V02S0501 F7
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V00T0000 F2
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F7
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0000100001001100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111111111111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R4C27:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 H01E0101
arc: A0 V01N0101
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 S1_V02N0301
arc: A5 W1_H02E0501
arc: A6 V02S0101
arc: A7 H02E0501
arc: B1 V01N0001
arc: B2 H00R0000
arc: B3 W1_H02E0101
arc: B4 V02S0701
arc: B5 F3
arc: B6 V02S0701
arc: B7 V02S0501
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 N1_V01N0001
arc: C4 V02S0201
arc: C5 V00T0000
arc: C6 F4
arc: C7 S1_V02N0001
arc: D0 H02E0201
arc: D1 W1_H02E0001
arc: D2 N1_V01S0000
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 F2
arc: D6 H02E0001
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F7
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0101111100001010
word: SLICEA.K1.INIT 0011111100001100
word: SLICED.K1.INIT 0000010000001100
word: SLICEB.K0.INIT 0010111100000000
word: SLICEB.K1.INIT 0111011100000000
word: SLICEC.K1.INIT 1011001100000000
word: SLICEC.K0.INIT 0010001000101010
word: SLICED.K0.INIT 1100000011010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C28:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 E1_H02W0601
arc: V00T0100 V02N0701
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V01N0101
arc: A3 V01N0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B5 V02N0701
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: S3_V06S0003 F3
word: SLICEC.K1.INIT 1111000000110000
word: SLICED.K0.INIT 1111000000110000
word: SLICED.K1.INIT 1111000000110000
word: SLICEA.K0.INIT 1000100011001000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1000100010001100
word: SLICEB.K1.INIT 1111010100000000
word: SLICEB.K0.INIT 1111010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R4C29:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 H02W0301
arc: N1_V02N0001 E3_H06W0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: V00T0100 E1_H02W0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 N1_V02S0501
arc: A0 H02W0501
arc: A2 H00L0100
arc: A3 H00L0100
arc: A6 F5
arc: A7 V00T0100
arc: B0 V02S0301
arc: B2 V01N0001
arc: B3 V02S0301
arc: B5 E1_H02W0101
arc: B6 V02N0501
arc: B7 F3
arc: C0 V02N0401
arc: C2 V02S0601
arc: C3 E1_H01W0000
arc: C5 E1_H02W0601
arc: C6 S1_V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 V02S0001
arc: D3 H02E0201
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00B0000
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: V00B0000 F6
arc: V00T0000 F0
arc: W1_H02W0601 Q6
word: SLICEB.K1.INIT 0011001000010000
word: SLICEB.K0.INIT 1110000001000000
word: SLICED.K1.INIT 1111000011010000
word: SLICEC.K1.INIT 0000000000000011
word: SLICED.K0.INIT 1010100011111100
word: SLICEA.K0.INIT 0101010000010000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R4C2:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 E3_H06W0303
arc: V00B0100 H02W0701
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q1
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: V01S0100 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C30:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: H00R0100 V02S0701
arc: V00B0000 V02S0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E1_H01W0100
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A7 V02S0301
arc: B2 H00R0100
arc: B7 W1_H02E0101
arc: C2 V02N0601
arc: C3 V02S0401
arc: C7 E1_H01E0101
arc: D2 V01S0100
arc: D3 V01S0100
arc: D7 E1_H02W0201
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M2 V00B0000
arc: V01S0100 F7
word: SLICEB.K0.INIT 1111001111100010
word: SLICEB.K1.INIT 1111111111111010
word: SLICED.K1.INIT 0000000000100111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R4C31:PLC2
arc: E1_H02E0601 V01N0001
arc: H01W0100 W3_H06E0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 W1_H02E0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301

.tile R4C32:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 W3_H06E0303
arc: S1_V02S0101 V01N0101
arc: W1_H02W0201 V02S0201
arc: W3_H06W0203 S3_V06N0203

.tile R4C33:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 V01N0101
arc: V00B0000 S1_V02N0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V02S0501
arc: A4 N1_V02S0101
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B4 V02S0501
arc: B7 V02S0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 N1_V02S0401
arc: C4 V00T0000
arc: C7 E1_H01E0101
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D7 E1_H02W0001
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0010001000100011
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000010000010101
word: SLICEB.K0.INIT 0000000000000101
word: SLICEC.K0.INIT 1111111000000000
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R4C34:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 S1_V02N0001
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 F5
arc: A1 F5
arc: A4 S1_V02N0301
arc: A5 V02S0101
arc: A7 V02S0101
arc: B0 V02N0101
arc: B4 H00L0000
arc: B5 V02S0701
arc: B7 V02S0701
arc: C0 V02S0401
arc: C1 S1_V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H02W0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 Q2
arc: D4 E1_H02W0201
arc: D5 H01W0000
arc: D7 H00R0100
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: V00B0100 F7
arc: W1_H02W0201 Q2
word: SLICEC.K1.INIT 0000001000010011
word: SLICED.K1.INIT 0000010010001100
word: SLICEA.K0.INIT 1111110010111000
word: SLICEA.K1.INIT 1111111110101111
word: SLICEC.K0.INIT 0101000101000000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R4C35:PLC2
arc: H00R0000 H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 V02S0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00R0000
arc: A2 H02E0701
arc: A3 H02E0701
arc: B0 E1_H02W0101
arc: B1 F3
arc: B2 W1_H02E0301
arc: B3 H02E0101
arc: C0 N1_V01N0001
arc: C1 H02E0401
arc: C2 S1_V02N0401
arc: C3 H02E0601
arc: D0 F2
arc: D1 F2
arc: D2 E1_H02W0201
arc: D3 H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F3
arc: S1_V02S0001 F0
word: SLICEB.K1.INIT 0000000101000101
word: SLICEB.K0.INIT 0000001010100010
word: SLICEA.K0.INIT 1110111011100100
word: SLICEA.K1.INIT 1111111111001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R4C36:PLC2
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R4C37:PLC2
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103

.tile R4C3:PLC2
arc: E1_H02E0001 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: V00B0000 H02W0401
arc: A0 V02S0701
arc: A2 E1_H02W0701
arc: A4 H02E0501
arc: B2 H02E0101
arc: B3 H02W0301
arc: B5 H01E0101
arc: CLK0 G_HPBX0100
arc: E1_H02E0401 Q6
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: V01S0000 Q2
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R4C40:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R4C41:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R4C42:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R4C43:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R4C46:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303

.tile R4C47:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R4C48:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R4C49:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R4C4:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: V00B0100 V02S0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: C4 H02E0401
arc: CLK0 G_HPBX0100
arc: D4 V02N0601
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0100 Q5
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q1
word: SLICEC.K0.INIT 1111000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R4C52:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R4C53:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R4C54:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R4C55:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R4C58:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R4C59:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R4C5:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0701 H01E0101
arc: CLK0 G_HPBX0100
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V00T0000 Q0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C60:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R4C61:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R4C64:PLC2
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R4C65:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203

.tile R4C66:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R4C67:PLC2
arc: W3_H06W0303 S3_V06N0303

.tile R4C6:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W1_H02E0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0401
arc: A3 S1_V02N0501
arc: C1 V02N0601
arc: C3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 V00B0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q7
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0100 F1
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111101010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C71:PLC2
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R4C72:PLC2
arc: W3_H06W0103 S3_V06N0103

.tile R4C7:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02W0701
arc: W1_H02W0201 H01E0001
arc: A3 V02N0501
arc: C1 E1_H01W0000
arc: C3 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: E1_H01E0001 Q5
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0301 Q3
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C8:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 V02N0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: S1_V02S0301 V01N0101
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02N0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A3 V02N0501
arc: A6 H02W0701
arc: B6 V02N0501
arc: B7 S1_V02N0501
arc: C1 H02E0601
arc: C3 H02W0401
arc: C6 V00T0000
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 V01S0100
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: D6 H01W0000
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 Q7
arc: H01W0000 F7
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0501 F7
arc: S1_V02S0501 F7
arc: V00B0100 F7
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0011000011110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100001010
word: SLICED.K0.INIT 1111111111000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R4C9:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: A4 V02N0301
arc: A5 V00B0000
arc: B1 V02N0101
arc: B3 V02N0101
arc: B4 H02E0301
arc: B7 V00B0000
arc: C0 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 S1_V02N0401
arc: C4 H02E0401
arc: C5 E1_H02W0401
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D1 H01E0101
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q5
arc: E1_H02E0701 F5
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: N1_V02N0101 F1
arc: S1_V02S0701 F5
arc: V01S0000 F7
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 1111110010101100
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111100001100
word: SLICEC.K1.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C15:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R53C11:PLC2
arc: V00T0100 V02N0501
arc: CLK0 G_HPBX0100
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C13:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R54C11:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R55C13:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R56C15:PLC2
arc: V00B0000 V02N0201
arc: CLK0 G_HPBX0100
arc: M0 V00B0000
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R57C15:PLC2
arc: N1_V02N0201 S1_V02N0701

.tile R59C13:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R59C15:PLC2
arc: N1_V02N0701 S3_V06N0203

.tile R5C10:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 H06W0003
arc: S1_V02S0601 H02W0601
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: A4 V00T0100
arc: B0 V02N0301
arc: B3 Q3
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 E1_H02W0301
arc: C0 N1_V01N0001
arc: C3 H00L0000
arc: C4 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 H02E0201
arc: D6 H00R0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q7
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 Q3
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: S1_V02S0401 F4
arc: S3_V06S0303 Q6
arc: V01S0000 F1
arc: V01S0100 Q3
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0010000000000000
word: SLICEA.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0000000011001100
word: SLICED.K0.INIT 1111111111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R5C11:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 H01E0101
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 F5
arc: A2 V02N0701
arc: A3 H01E0001
arc: A4 V02N0301
arc: A5 H02W0501
arc: A6 H02E0501
arc: A7 W1_H02E0501
arc: B0 H02E0101
arc: B2 V02N0301
arc: B3 H02E0301
arc: B4 V02N0701
arc: B5 S1_V02N0701
arc: B6 V02N0701
arc: B7 W1_H02E0101
arc: C0 H02W0401
arc: C2 V02N0601
arc: C3 E1_H02W0601
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 V02N0201
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 V02N0201
arc: D3 F2
arc: D4 V02N0601
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 Q7
arc: E1_H02E0001 F0
arc: E1_H02E0501 Q7
arc: E1_H02E0601 F6
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0100 Q5
arc: H01W0000 F2
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q1
arc: N1_V02N0701 Q7
arc: N3_V06N0203 F7
arc: S1_V02S0501 F7
arc: V00B0000 Q6
arc: V00T0100 Q3
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0010000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 0000000000100000
word: SLICEC.K0.INIT 0000000000001000
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C12:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V01N0001
arc: H00R0000 H02E0401
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 V01N0101
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02E0701
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 F7
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 H00L0000
arc: A7 F5
arc: B0 S1_V02N0101
arc: B1 H01W0100
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 V02N0501
arc: B7 W1_H02E0301
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 E1_H02W0601
arc: C4 V01N0101
arc: C5 V02N0001
arc: C6 S1_V02N0001
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D5 H02W0201
arc: D6 V01N0001
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0201 Q0
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 W1_H02E0401
arc: M5 H00L0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F2
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F6
arc: W1_H02W0701 Q5
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000000000100
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0000010000000000
word: SLICEB.K0.INIT 0000000000100000
word: SLICEC.K0.INIT 0000100000000000
word: SLICEA.K0.INIT 0011001101110111
word: SLICEB.K1.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C13:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02E0501
arc: A4 H02W0701
arc: A5 H02E0501
arc: A6 E1_H02W0501
arc: B3 V01N0001
arc: B4 H02E0101
arc: B5 S1_V02N0501
arc: B7 F1
arc: C0 H00L0000
arc: C3 N1_V01N0001
arc: C4 V01N0101
arc: C5 F4
arc: C6 E1_H02W0401
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 H02E0201
arc: D4 H02W0001
arc: D6 H00L0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0100 F6
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q6
arc: N3_V06N0003 Q3
arc: N3_V06N0303 F6
arc: V01S0000 Q6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1010101010100000
word: SLICEA.K0.INIT 0000101000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011000000
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K1.INIT 0000011100000111
word: SLICEC.K0.INIT 0000000010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R5C14:PLC2
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0201
arc: H00R0100 H02W0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 V01N0101
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 V02N0701
arc: A4 V00T0100
arc: A5 H02E0501
arc: A6 H00L0000
arc: A7 H02E0701
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 V01N0001
arc: B4 N1_V01S0000
arc: B6 V02N0501
arc: B7 E1_H02W0101
arc: C0 W1_H02E0401
arc: C2 S1_V02N0401
arc: C4 V02S0201
arc: C5 V00B0100
arc: C6 V02N0001
arc: C7 V01N0101
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02E0001
arc: D4 H02E0201
arc: D5 E1_H01W0100
arc: D6 V01N0001
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: N1_V02N0401 F6
arc: V00B0100 F7
arc: V01S0100 F4
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K1.INIT 0000000000010101
word: SLICEA.K0.INIT 0000000010000000
word: SLICEA.K1.INIT 0000000001000100
word: SLICEB.K0.INIT 0000100000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C15:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: H00R0000 H02W0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: B4 F3
arc: B5 F3
arc: B6 F3
arc: B7 F3
arc: C0 V02N0601
arc: C1 S1_V02N0601
arc: C2 E1_H02W0601
arc: C3 H02W0601
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 H01E0001
arc: D0 F2
arc: D1 H00R0000
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D4 F2
arc: D5 F2
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00B0000
arc: N1_V01N0001 F2
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: S1_V02S0001 F2
arc: S1_V02S0701 F5
arc: V01S0000 F2
word: SLICEA.K1.INIT 1111110000001100
word: SLICED.K1.INIT 0000000010000000
word: SLICED.K0.INIT 1111111110000000
word: SLICEC.K1.INIT 1111111101111111
word: SLICEC.K0.INIT 0000000001111111
word: SLICEA.K0.INIT 0011110010011001
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R5C16:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0303 W1_H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H01E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: A2 V02S0501
arc: A3 H01E0001
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: B0 H02E0301
arc: B2 N1_V02S0301
arc: B3 V02S0301
arc: B4 V02N0501
arc: B5 V02N0701
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: MUXCLK3 CLK0
arc: S1_V02S0601 F4
arc: V01S0000 F2
arc: V01S0100 F3
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C17:PLC2
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 H02E0301
arc: S1_V02S0601 H01E0001
arc: V00T0000 H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: A3 V00B0000
arc: B3 E1_H02W0301
arc: B6 S1_V02N0701
arc: C3 W1_H02E0401
arc: C4 V02N0201
arc: C6 H02E0401
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D3 V02N0001
arc: D4 W1_H02E0001
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M1 H02E0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F6
arc: S1_V02S0101 F3
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V00B0000 F4
arc: V01S0000 F7
arc: V01S0100 F6
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000001000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C18:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0303 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H01W0000
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 E1_H01E0001
arc: A3 F7
arc: A4 H02W0701
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 F3
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02W0101
arc: B6 H02E0101
arc: C0 H02W0401
arc: C1 E1_H02W0601
arc: C2 H02W0401
arc: C3 N1_V02S0401
arc: C4 H02E0601
arc: C6 V02N0001
arc: C7 H02E0401
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 V02N0201
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 H02W0201
arc: D6 V02S0601
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 F4
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: V00T0100 Q1
word: SLICEC.K0.INIT 0100010100000101
word: SLICEA.K0.INIT 0010000011111111
word: SLICEA.K1.INIT 0011101100110011
word: SLICEB.K1.INIT 1111001110101010
word: SLICED.K1.INIT 0101000001010101
word: SLICEB.K0.INIT 1111001110101010
word: SLICED.K0.INIT 0000000011001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R5C19:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0201
arc: H00R0000 V02S0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: A2 H02E0501
arc: A3 H02E0501
arc: A6 V02N0101
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H00L0000
arc: C3 H00L0000
arc: C5 E1_H02W0401
arc: C6 V00T0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D5 V02N0401
arc: D6 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 F5
arc: H01W0000 F1
arc: LSR0 H02E0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: N3_V06N0103 F1
arc: S1_V02S0001 F2
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 1111110011111111
word: SLICEB.K0.INIT 1101110111010001
word: SLICEB.K1.INIT 0001000111010001
word: SLICEA.K1.INIT 0000111111111111
word: SLICED.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C20:PLC2
arc: E1_H02E0401 V01N0001
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0003
arc: A0 F7
arc: A2 V02N0701
arc: A4 F5
arc: A5 H02W0701
arc: A6 V02S0101
arc: A7 E1_H02W0501
arc: B0 H02W0101
arc: B2 S1_V02N0101
arc: B4 E1_H02W0301
arc: B5 H00L0000
arc: B6 V02S0501
arc: B7 E1_H02W0101
arc: C0 V02N0401
arc: C2 F4
arc: C4 E1_H02W0401
arc: C6 Q6
arc: C7 N1_V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 V00B0100
arc: D4 V02S0401
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F6
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0010001000100111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0100010000000000
word: SLICEC.K0.INIT 1100100011001100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0011000000110101
word: SLICED.K1.INIT 0010101000001010
word: SLICED.K0.INIT 1100111101000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C21:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A1 S1_V02N0701
arc: A2 E1_H02W0501
arc: A3 V00B0000
arc: A5 V02N0101
arc: A6 V02N0101
arc: A7 N1_V02S0101
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02N0101
arc: B4 V01S0000
arc: B5 E1_H02W0101
arc: B7 N1_V01S0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C5 H02E0401
arc: C7 V02N0001
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H02W0201
arc: D3 V02N0201
arc: D4 V01N0001
arc: D5 H02W0201
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: M0 V00B0100
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N1_V02N0601 F4
arc: S1_V02S0701 F5
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 1111000011101110
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R5C22:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 H02E0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 S3_V06N0003
arc: A0 V02N0701
arc: A3 V02S0701
arc: A5 H02E0701
arc: A6 H00L0000
arc: A7 F5
arc: B0 V02N0101
arc: B3 H02W0301
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 H02E0301
arc: C0 E1_H02W0601
arc: C3 H00L0000
arc: C6 V02S0201
arc: C7 V01N0101
arc: D0 H02W0201
arc: D3 H02W0201
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: M2 E1_H02W0601
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0000000000010000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000001000100
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R5C23:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A2 F7
arc: A3 V02S0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 S1_V02N0301
arc: B0 F3
arc: B1 H02W0301
arc: B3 H00R0000
arc: B5 V02S0701
arc: B6 S1_V02N0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H02W0401
arc: C3 E1_H02W0601
arc: C4 V02S0201
arc: C6 V02S0001
arc: C7 H02E0401
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0601
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: M0 V00T0000
arc: M3 H01W0100
arc: M4 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q3
arc: V01S0000 F0
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1110111001000100
word: SLICEA.K0.INIT 1100010001000100
word: SLICEA.K1.INIT 1111001100110011
word: SLICEB.K1.INIT 1010110000000000
word: SLICED.K1.INIT 0000000000001111
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C24:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 V02N0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: A0 S1_V02N0501
arc: A2 H02W0501
arc: A3 H02W0701
arc: A4 N1_V01N0101
arc: A5 V02S0101
arc: A6 F5
arc: A7 V02N0301
arc: B0 H02E0301
arc: B5 V02S0701
arc: B7 S1_V02N0501
arc: C0 V02N0601
arc: C2 F4
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D2 H02W0201
arc: D3 H00R0000
arc: D4 E1_H02W0201
arc: D5 S1_V02N0601
arc: D6 F0
arc: D7 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M2 V00T0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V00T0000 F2
arc: V01S0100 Q6
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1111111001010100
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1110111100000000
word: SLICEC.K1.INIT 1100000010100000
word: SLICED.K0.INIT 0000111100001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C25:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 N1_V01S0000
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 N1_V02S0701
arc: A2 E1_H02W0701
arc: A4 S1_V02N0101
arc: A7 V02N0101
arc: B0 V02N0301
arc: B3 V01N0001
arc: B5 S1_V02N0701
arc: B6 S1_V02N0701
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C2 N1_V01S0100
arc: C3 F4
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: C7 N1_V02S0201
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D6 S1_V02N0401
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: LSR0 H02E0301
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0401 F6
arc: S3_V06S0303 F5
arc: V01S0000 Q1
arc: V01S0100 F2
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1010111110101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1010100010100000
word: SLICEC.K1.INIT 0011001100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C26:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 S3_V06N0003
arc: A1 S1_V02N0501
arc: A2 W1_H02E0701
arc: A4 W1_H02E0501
arc: A5 V02N0301
arc: A7 E1_H02W0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B3 V02N0101
arc: B5 H02W0301
arc: B6 E1_H02W0101
arc: C0 F4
arc: C2 H02E0601
arc: C3 S1_V02N0601
arc: C4 V02S0201
arc: C5 S1_V02N0001
arc: C6 V02S0201
arc: C7 V00T0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02W0001
arc: D5 V00B0000
arc: D6 H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M2 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N3_V06N0303 F6
arc: S1_V02S0201 F0
arc: V01S0100 Q2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0101000001011111
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0000111101010101
word: SLICED.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 0000000100000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1100110010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C27:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 S3_V06N0303
arc: V00T0100 V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 F5
arc: A3 F5
arc: A4 S1_V02N0101
arc: A7 E1_H02W0501
arc: B0 W1_H02E0301
arc: B3 V02S0101
arc: B4 S1_V02N0501
arc: B7 H02W0101
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: C4 V02S0001
arc: C5 H02W0401
arc: C7 F4
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 H01E0101
arc: D5 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H02E0601 F4
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F5
arc: M0 V00T0100
arc: M2 H02E0601
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N3_V06N0303 F5
arc: S1_V02S0001 F0
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000001000000010
word: SLICED.K1.INIT 1011000001110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1110111001000100
word: SLICEA.K0.INIT 1010101000110011
word: SLICEA.K1.INIT 1010101011110000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R5C28:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H06E0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 V01N0101
arc: A1 V01N0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: V00T0000 F2
arc: V01S0000 Q4
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 0010001000001111
word: SLICEA.K1.INIT 1110111000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R5C29:PLC2
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02W0401
arc: V00T0100 V02N0701
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02W0701
arc: A2 V02N0501
arc: A3 E1_H02W0701
arc: A4 S1_V02N0101
arc: A7 V02S0301
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 E1_H02W0301
arc: B4 S1_V02N0701
arc: B5 W1_H02E0301
arc: B7 V00B0000
arc: C0 E1_H02W0601
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 V02S0601
arc: C4 E1_H01E0101
arc: C5 S1_V02N0201
arc: C7 S1_V02N0001
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 N1_V02S0401
arc: D5 F2
arc: D7 E1_H02W0001
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00T0100
arc: M4 W1_H02E0401
arc: N1_V01N0001 F0
arc: V00B0100 F7
arc: V01S0100 F3
word: SLICEA.K0.INIT 1111010111100100
word: SLICEA.K1.INIT 1111111111111100
word: SLICED.K1.INIT 0010001000101010
word: SLICEB.K0.INIT 1111000100000000
word: SLICEB.K1.INIT 0000001000010011
word: SLICEC.K0.INIT 1111111001010100
word: SLICEC.K1.INIT 1111111111111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R5C2:PLC2
arc: E1_H02E0201 E1_H01W0000

.tile R5C30:PLC2
arc: E1_H02E0401 V02N0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: A3 S1_V02N0501
arc: A5 S1_V02N0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B5 S1_V02N0501
arc: B7 S1_V02N0501
arc: C3 V02N0601
arc: C7 V00B0100
arc: D3 V00B0100
arc: D5 V02N0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000001000100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R5C31:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 V02N0501
arc: H00R0000 V02S0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 S3_V06N0203
arc: A0 V02N0701
arc: A1 V02N0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: D0 V00B0100
arc: D1 H00R0000
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: N1_V01N0001 F0
word: SLICEA.K0.INIT 0000001000010011
word: SLICEA.K1.INIT 1100111011011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R5C32:PLC2
arc: E1_H02E0101 V01N0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: S1_V02S0001 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 S3_V06N0103
arc: A0 N1_V02S0501
arc: A2 S1_V02N0701
arc: A7 V02N0301
arc: B3 S1_V02N0301
arc: B4 S1_V02N0501
arc: B5 V02N0701
arc: B6 V00B0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q4
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C33:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V01N0101
arc: H00L0000 N1_V02S0201
arc: N1_V02N0501 V01N0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 N1_V01S0100
arc: A0 H00L0000
arc: A3 S1_V02N0701
arc: A5 S1_V02N0301
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B4 V02N0501
arc: B6 H02E0101
arc: B7 W1_H02E0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H02E0201 Q2
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 F6
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 H02E0401
arc: M5 H02E0001
arc: M6 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 Q7
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C34:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 V01N0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 S1_V02N0301
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 H02E0301
arc: B3 Q3
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0101 F1
arc: V01S0000 F0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R5C35:PLC2
arc: H00R0000 V02S0601
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0401 S1_V02N0401
arc: A0 H00R0000
arc: B0 V02N0301
arc: C0 V02N0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100000011101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R5C3:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: CLK0 G_HPBX0100
arc: E1_H02E0701 Q5
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0000 Q4
arc: M0 V00T0000
arc: M1 V01S0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V01S0000 Q0
arc: V01S0100 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C4:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02E0601
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: E1_H02E0501 Q5
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0100 Q1
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: V01S0000 Q2
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C5:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 H01E0001
arc: H00L0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: W1_H02W0401 E1_H01W0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q3
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: M0 V00B0000
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0701 Q5
arc: V00B0000 Q4
arc: V01S0000 Q2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C6:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 H02W0301
arc: H00R0100 H02W0701
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q6
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: H00L0000 Q0
arc: H01W0000 Q1
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: V00T0000 Q2
arc: V01S0000 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C7:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E3_H06W0303
arc: A3 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 H01W0100
arc: B2 E1_H02W0101
arc: B3 H01W0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D3 V02S0201
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M6 W1_H02E0401
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111111101000100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C8:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0401
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: A3 V02N0701
arc: A4 V02N0301
arc: A5 V02N0101
arc: A6 H00L0000
arc: A7 V02N0101
arc: B4 E1_H02W0101
arc: B6 E1_H02W0101
arc: C1 H02E0601
arc: C3 H02E0601
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 N1_V01S0000
arc: D2 E1_H02W0201
arc: D3 N1_V01S0000
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F4
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M5 H00L0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N3_V06N0303 F5
arc: S1_V02S0401 F4
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V01S0000 F6
arc: V01S0100 Q3
arc: W1_H02W0501 F5
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111101010000
word: SLICED.K0.INIT 0001000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R5C9:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A0 F7
arc: A1 H01E0001
arc: A2 V02N0501
arc: A5 V02N0101
arc: A6 H02W0501
arc: A7 S1_V02N0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: B3 S1_V02N0101
arc: B5 E1_H02W0301
arc: B7 V00T0000
arc: C0 V02S0601
arc: C1 H00R0100
arc: C5 E1_H01E0101
arc: C6 V02N0001
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 H02E0201
arc: D5 E1_H01W0100
arc: D6 V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F3
arc: E1_H02E0301 Q3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0100 F6
arc: M2 N1_V01N0001
arc: M3 W1_H02E0201
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: S3_V06S0203 F7
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F6
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 1111101011011000
word: SLICEA.K1.INIT 1111101011011000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000010000001100
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R60C11:PLC2
arc: H00R0000 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R61C13:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R62C11:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R64C11:PLC2
arc: N1_V02N0301 S3_V06N0003

.tile R64C15:PLC2
arc: S1_V02S0401 S3_V06N0203

.tile R65C13:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R65C15:PLC2
arc: H00R0000 V02S0401
arc: CLK0 G_HPBX0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R67C13:PLC2
arc: V00B0000 V02N0201
arc: CLK0 G_HPBX0100
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N3_V06N0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R68C13:PLC2
arc: E1_H02E0701 V06S0203
arc: N1_V02N0201 S1_V02N0201

.tile R68C14:PLC2
arc: S1_V02S0701 H02E0701

.tile R6C10:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: V00B0000 N1_V02S0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H02W0501
arc: A5 Q5
arc: A6 F7
arc: B1 V02N0101
arc: B3 V02N0301
arc: B5 H02W0301
arc: B6 H02E0101
arc: B7 H02W0101
arc: C0 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 H02W0401
arc: C5 H02W0601
arc: C6 H02E0401
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D3 V02N0201
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F1
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q3
arc: N1_V02N0501 F7
arc: S1_V02S0601 F6
arc: V01S0000 Q5
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 0000110000001100
word: SLICED.K0.INIT 0000001000000000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111100001100
word: SLICEC.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R6C11:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 N1_V01S0000
arc: A0 H02E0501
arc: A3 V02S0701
arc: A4 F7
arc: A6 H02W0701
arc: A7 E1_H01W0000
arc: B0 V02N0301
arc: B3 V02N0101
arc: B4 F3
arc: B6 H02W0301
arc: B7 V02S0701
arc: C0 H02W0401
arc: C2 V02S0601
arc: C3 E1_H01W0000
arc: C4 S1_V02N0001
arc: C6 H02W0601
arc: C7 V02N0001
arc: D0 V00B0100
arc: D2 V02S0201
arc: D3 E1_H02W0201
arc: D4 V02N0401
arc: D6 E1_H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M0 H02E0601
arc: M4 V00B0000
arc: S1_V02S0401 F4
arc: V00B0100 F7
arc: V01S0000 F4
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0000000100000000
word: SLICEB.K1.INIT 0100000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C12:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 V02N0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: A0 H02W0701
arc: A1 V02N0501
arc: A2 E1_H01E0001
arc: A3 V01N0101
arc: A4 N1_V01S0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0301
arc: B2 F3
arc: B3 E1_H01W0100
arc: B4 H00L0000
arc: B5 F3
arc: B7 V00T0000
arc: C0 V02N0601
arc: C2 F4
arc: C3 H00L0000
arc: C4 V01N0101
arc: C5 V02S0201
arc: C7 V02S0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D3 V02S0001
arc: D4 E1_H01W0100
arc: D5 V01N0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: H01W0100 F6
arc: M2 H02E0601
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0301 F1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0303 Q5
arc: V00T0000 Q0
arc: V00T0100 F1
arc: V01S0000 Q0
arc: V01S0100 F1
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q7
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000100000000000
word: SLICEB.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 0001000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0101111101111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C13:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 E1_H02W0301
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 N1_V02S0701
arc: A1 H02W0501
arc: A3 F5
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 E1_H01W0000
arc: A7 H02E0501
arc: B0 V00B0000
arc: B1 H02W0301
arc: B3 Q3
arc: B4 H00L0000
arc: B5 H00L0000
arc: B7 H01E0101
arc: C0 V02S0601
arc: C1 E1_H01W0000
arc: C3 F4
arc: C4 V02N0001
arc: C5 V02N0001
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0201
arc: D1 H02W0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 E1_H01W0100
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H02E0001 F2
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: M2 V00T0000
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q0
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0501 F7
arc: V01S0000 Q3
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0010000000000000
word: SLICED.K1.INIT 0000000001000000
word: SLICEC.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 0000000000000100
word: SLICEA.K0.INIT 1100111111011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C14:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02W0601
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 H02W0501
arc: A3 E1_H01E0001
arc: A5 V00T0100
arc: B0 H02W0101
arc: B1 H00R0100
arc: B2 E1_H02W0101
arc: B3 Q3
arc: B5 E1_H02W0301
arc: C0 V02N0601
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 H00L0000
arc: C5 W1_H02E0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 V01S0100
arc: D2 Q2
arc: D3 V00B0100
arc: D5 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F5
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: M3 H02W0201
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F3
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
word: SLICEB.K0.INIT 0011010111000101
word: SLICEA.K0.INIT 0110000001101111
word: SLICEB.K1.INIT 0000100000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1101111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C15:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 W1_H02E0501
arc: A3 V02N0501
arc: A4 H02E0501
arc: A6 F5
arc: A7 H02E0501
arc: B0 V00B0000
arc: B3 H02E0101
arc: B5 V02N0701
arc: B6 N1_V01S0000
arc: B7 H01E0101
arc: C0 F4
arc: C2 V02N0401
arc: C3 H00R0100
arc: C4 W1_H02E0601
arc: C5 H02W0401
arc: C6 V02N0201
arc: C7 V00B0100
arc: D0 V02S0201
arc: D2 V01S0100
arc: D3 H02W0201
arc: D4 H02E0201
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00T0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: N1_V02N0201 F0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0100 F3
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0101010101101010
word: SLICEC.K1.INIT 0011111111110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000010
word: SLICEB.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R6C16:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02N0401
arc: W3_H06W0103 E1_H02W0201
arc: A1 V02N0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 E1_H01W0000
arc: A6 N1_V01S0100
arc: A7 F5
arc: B1 V02S0101
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 W1_H02E0301
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 H02E0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 W1_H02E0601
arc: C5 V00T0000
arc: C6 V02N0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 S1_V02N0001
arc: D2 H02W0001
arc: D3 H02W0201
arc: D4 H02E0001
arc: D5 S1_V02N0401
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H01E0001
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: S1_V02S0201 F0
arc: V00B0000 F4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1100111011100000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 0000000000010101
word: SLICEB.K0.INIT 1010101010111111
word: SLICEB.K1.INIT 1010101000010011
word: SLICED.K0.INIT 0101111100000000
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1101111100010011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R6C17:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: H00L0100 V02N0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 H01E0001
arc: S1_V02S0601 H01E0001
arc: V00B0100 H02E0701
arc: V00T0100 V02N0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0501
arc: A7 Q7
arc: B0 V02N0101
arc: B1 H02E0301
arc: B2 F3
arc: B3 H02E0301
arc: B6 E1_H02W0101
arc: B7 F3
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C3 N1_V01S0100
arc: C6 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 V02N0201
arc: D6 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0101 F2
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: M0 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: V01S0000 F0
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 0010001000110011
word: SLICEB.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 0000111100001100
word: SLICED.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0000001000000000
word: SLICEA.K1.INIT 0000000000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R6C18:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0501 H01E0101
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A0 V02S0501
arc: A1 V02S0501
arc: A4 V02N0101
arc: A5 V02S0301
arc: A7 H02W0701
arc: B0 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 F3
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 E1_H02W0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C6 E1_H02W0401
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D2 W1_H02E0201
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 V02S0601
arc: D6 V02S0401
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: N3_V06N0003 F3
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000001000000
word: SLICED.K1.INIT 0000111100001011
word: SLICEB.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0101010101010001
word: SLICEB.K1.INIT 1111000011000000
word: SLICEA.K1.INIT 1111111110101111
word: SLICEA.K0.INIT 0100010111101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C19:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02W0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A5 W1_H02E0501
arc: A6 E1_H02W0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 V02S0301
arc: B3 V02S0301
arc: B6 V02N0501
arc: B7 W1_H02E0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 V00B0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H02W0201
arc: D3 H02W0201
arc: D5 W1_H02E0201
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F6
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M2 V00T0100
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: V01S0000 F5
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 1011000110111011
word: SLICEB.K1.INIT 0001000100011011
word: SLICEA.K0.INIT 1011000110111011
word: SLICEA.K1.INIT 0001000100011011
word: SLICED.K0.INIT 0100010011101110
word: SLICEC.K1.INIT 0101000001010101
word: SLICED.K1.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R6C20:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: A0 F7
arc: A1 H00L0000
arc: A3 H02W0501
arc: A5 E1_H02W0501
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B7 V02S0501
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 H02E0601
arc: C5 V02N0201
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02W0201
arc: D3 H02E0201
arc: D5 H02W0001
arc: D6 H00R0100
arc: D7 W1_H02E0001
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: M2 V00T0100
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N3_V06N0303 F5
arc: V00B0000 F6
arc: V01S0000 Q5
arc: W1_H02W0101 F1
word: SLICEC.K1.INIT 0101000000000000
word: SLICEA.K1.INIT 0101101000000000
word: SLICEB.K1.INIT 0101101010101010
word: SLICEB.K0.INIT 0000111100001111
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1101110100010001
word: SLICEA.K0.INIT 0111011101110100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C21:PLC2
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 F7
arc: A2 H02W0501
arc: A4 F5
arc: A6 F7
arc: B0 V02N0301
arc: B1 V02S0101
arc: B2 V01N0001
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 V02S0501
arc: C0 E1_H02W0601
arc: C1 H02W0401
arc: C4 N1_V02S0001
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 H02E0401
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 F2
arc: D2 V02N0201
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: V01S0100 Q0
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0011000011111100
word: SLICEC.K0.INIT 1011101110111000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111000110010
word: SLICED.K0.INIT 0011001100100011
word: SLICEA.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 1100110010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R6C22:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02N0501
arc: A2 F5
arc: A4 N1_V02S0101
arc: A5 E1_H02W0501
arc: A7 S1_V02N0101
arc: B2 V02S0301
arc: B4 N1_V02S0501
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C1 N1_V02S0401
arc: C2 F4
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V02S0201
arc: C7 E1_H02W0601
arc: D0 H00R0000
arc: D2 V00B0100
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: M2 V00B0000
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: N3_V06N0203 F7
arc: V00B0000 F6
arc: W1_H02W0201 F2
arc: W1_H02W0301 F1
word: SLICEA.K1.INIT 1010000010100000
word: SLICED.K0.INIT 0000110011001100
word: SLICEC.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111010100111111
word: SLICEB.K0.INIT 1110111110101111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R6C23:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0203 E1_H01W0000
arc: A2 E1_H01E0001
arc: A4 V00T0000
arc: A5 H02E0501
arc: B0 H02E0101
arc: B2 V02S0101
arc: B3 H00R0000
arc: B6 H02E0301
arc: B7 V02S0501
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: V01S0000 F4
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C24:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 W3_H06E0203
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0501
arc: A2 V00B0000
arc: A4 V00T0000
arc: A7 V02S0101
arc: B1 V02N0101
arc: B3 N1_V02S0301
arc: B5 E1_H02W0301
arc: B6 N1_V02S0701
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F7
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: V01S0000 F1
arc: V01S0100 F3
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C25:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: A0 N1_V02S0701
arc: A4 N1_V02S0101
arc: A5 H02E0501
arc: B1 N1_V02S0301
arc: B2 H00R0000
arc: B3 V02S0301
arc: B6 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: S1_V02S0401 F6
arc: V01S0100 F3
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C26:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A2 H02W0701
arc: A4 E1_H02W0701
arc: A6 H02E0501
arc: A7 H02E0501
arc: B3 W1_H02E0301
arc: B4 H00L0000
arc: B5 H02E0301
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 S1_V02N0001
arc: C5 V02S0001
arc: C6 V02S0001
arc: C7 V00T0000
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 H02W0201
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 V02S0401
arc: E1_H01E0001 F3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 F4
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0701 F7
arc: N3_V06N0103 Q2
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: W1_H02W0401 Q6
word: SLICED.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 0000001111110011
word: SLICEB.K1.INIT 0000111100110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0101111100001010
word: SLICED.K0.INIT 0101000001011111
word: SLICEC.K0.INIT 1010101000111100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C27:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 H01E0001
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 S1_V02N0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 V06S0303
arc: A0 H02E0701
arc: A2 F5
arc: A3 F5
arc: A6 V02N0301
arc: A7 N1_V01N0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B5 H02W0101
arc: C0 F4
arc: C2 E1_H01W0000
arc: C4 H02E0401
arc: C5 E1_H02W0401
arc: C6 V02N0201
arc: C7 F4
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 S1_V02N0201
arc: D4 N1_V02S0601
arc: D5 E1_H01W0100
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q1
arc: H01W0100 F0
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H01W0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0101 Q3
arc: V00B0100 F7
arc: V01S0100 F2
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1111011111000100
word: SLICEA.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 1101000100010001
word: SLICEB.K1.INIT 1111111101010101
word: SLICED.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 0000001111110011
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000101001011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C28:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A5 N1_V02S0101
arc: B3 V02N0301
arc: B4 E1_H02W0101
arc: B5 E1_H02W0301
arc: B7 V00T0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C3 V02N0401
arc: C5 H02E0401
arc: C7 H02W0401
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 N1_V01S0000
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 H00R0100
arc: D7 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F3
arc: V00T0000 Q0
arc: W1_H02W0101 Q1
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000001111110011
word: SLICEC.K1.INIT 0100010000001100
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R6C29:PLC2
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06W0003
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H02W0001
arc: A0 H01E0001
arc: A2 W1_H02E0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 H02E0501
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 W1_H02E0101
arc: B1 H02E0101
arc: B2 V02N0101
arc: B3 E1_H02W0301
arc: B4 E1_H02W0301
arc: B5 V02S0701
arc: B6 V02S0701
arc: B7 V00B0100
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: C5 F4
arc: C6 V00T0100
arc: C7 E1_H02W0601
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 E1_H02W0201
arc: D3 H02E0201
arc: D4 W1_H02E0001
arc: D5 H00L0100
arc: D6 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0101 F6
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M2 V00T0000
arc: M5 H02E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F2
arc: N1_V02N0701 F7
arc: V00T0000 F0
arc: V00T0100 F3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1100100011111011
word: SLICEA.K1.INIT 1100000011001100
word: SLICEB.K0.INIT 1011100000000000
word: SLICEC.K1.INIT 0000000011111110
word: SLICED.K0.INIT 1010101010100010
word: SLICEB.K1.INIT 0000100000101010
word: SLICED.K1.INIT 0000010010001100
word: SLICEC.K0.INIT 0000001000010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C2:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: CLK0 G_HPBX0100
arc: E1_H02E0601 Q6
arc: H01W0100 Q1
arc: M1 H02W0001
arc: M3 H01W0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00T0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C30:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V06N0203
arc: H00R0000 S1_V02N0401
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 E1_H02W0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 S1_V02N0501
arc: A4 F5
arc: A5 V02S0101
arc: A7 V02S0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 S1_V02N0301
arc: B4 V00B0100
arc: B5 H02W0101
arc: B7 H01E0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 F4
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D4 H00R0100
arc: D5 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: W1_H02W0001 Q2
word: SLICEC.K1.INIT 1111110110101000
word: SLICED.K1.INIT 1111110110101000
word: SLICEA.K0.INIT 0000000100100011
word: SLICEA.K1.INIT 1100110111101111
word: SLICEC.K0.INIT 1011000010000000
word: SLICEB.K0.INIT 0001000100011011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R6C31:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 V02N0401
arc: H00R0000 V02N0601
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 H01E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: A0 V02S0701
arc: A1 F5
arc: A4 V02N0301
arc: A5 V02N0101
arc: B0 V02S0101
arc: B1 V00B0000
arc: B4 V02N0701
arc: B5 H00R0000
arc: C0 V02N0401
arc: C1 F4
arc: C4 N1_V02S0201
arc: C5 V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D4 N1_V02S0401
arc: D5 E1_H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: S3_V06S0003 Q0
arc: W1_H02W0101 F1
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 1111101100000000
word: SLICEC.K0.INIT 0000100001001100
word: SLICEC.K1.INIT 0000000100001101
word: SLICEA.K0.INIT 1100101011001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R6C32:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 V01N0001
arc: A1 E1_H02W0701
arc: B0 V00B0000
arc: B1 H02E0101
arc: C0 H02E0401
arc: C1 E1_H02W0401
arc: C6 H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: D6 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0601 F6
arc: S3_V06S0003 Q0
arc: V01S0100 F6
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 0000000001000000
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R6C33:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 V06N0303
arc: A3 V00B0000
arc: A4 E1_H01W0000
arc: A5 S1_V02N0101
arc: A7 F5
arc: B0 H02E0101
arc: B1 V02S0101
arc: B2 V01N0001
arc: B3 N1_V02S0101
arc: B4 E1_H02W0301
arc: B5 V02S0701
arc: B7 V02S0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 N1_V02S0601
arc: C3 V02S0601
arc: C4 F6
arc: C5 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02W0001
arc: D2 V00T0100
arc: D3 N1_V02S0201
arc: D4 F2
arc: D5 V02S0601
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q1
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q1
arc: W1_H02W0601 F6
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 0000000000000011
word: SLICEC.K0.INIT 0101010000000000
word: SLICEC.K1.INIT 1011101101011111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000010101
word: SLICEB.K1.INIT 0000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R6C34:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 H02W0701
arc: B0 V02S0101
arc: B2 E1_H01W0100
arc: C0 V02N0401
arc: C2 S1_V02N0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D2 H02W0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0100010100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R6C35:PLC2
arc: H00L0100 V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0701 N1_V01S0100
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A2 H02W0701
arc: A6 W1_H02E0701
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 V02S0301
arc: B6 V00B0100
arc: C0 N1_V01N0001
arc: C2 H02E0601
arc: C6 E1_H02W0601
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 F0
arc: D2 V01S0100
arc: D6 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0101 F1
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C36:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: S1_V02S0101 H06E0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 H01E0101
arc: A0 V02N0501
arc: A2 E1_H01E0001
arc: A4 V00T0000
arc: B0 V02N0301
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: C0 E1_H02W0601
arc: C2 F4
arc: C3 F4
arc: C4 S1_V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D2 V02N0201
arc: D3 F0
arc: D4 H02W0201
arc: E1_H01E0001 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: M0 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V02N0201 F2
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000010010001100
word: SLICEA.K0.INIT 0000000101000101
word: SLICEB.K0.INIT 1111101111001000
word: SLICEB.K1.INIT 1111111111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C37:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02N0601

.tile R6C38:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: W1_H02W0601 E3_H06W0303

.tile R6C39:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0003 H06E0003
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R6C3:PLC2
arc: E1_H02E0601 V01N0001
arc: H00R0000 H02E0401
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 N1_V01S0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q7
arc: E3_H06E0303 Q6
arc: H00R0100 Q5
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 Q0
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q4
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C40:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: CLK0 G_HPBX0100
arc: M2 E1_H02W0601
arc: MUXCLK1 CLK0
arc: W3_H06W0103 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C41:PLC2
arc: S3_V06S0103 H06E0103

.tile R6C42:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 V06N0103

.tile R6C43:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003

.tile R6C44:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0303 E1_H02W0501

.tile R6C45:PLC2
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E3_H06W0203

.tile R6C46:PLC2
arc: S1_V02S0101 H06E0103
arc: S3_V06S0103 H06E0103
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 V06N0203

.tile R6C47:PLC2
arc: W1_H02W0001 S1_V02N0001

.tile R6C48:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R6C4:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 W1_H02E0601
arc: N3_V06N0203 S3_V06N0103
arc: V00B0100 H02W0501
arc: V00T0100 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E3_H06E0103 Q1
arc: H00L0000 Q2
arc: H00R0100 Q7
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00B0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0601 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C51:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R6C57:PLC2
arc: W3_H06W0203 E1_H02W0701

.tile R6C59:PLC2
arc: W1_H02W0701 S1_V02N0701

.tile R6C5:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 H01E0001
arc: H00R0000 H02W0601
arc: S3_V06S0003 H06W0003
arc: W1_H02W0701 E1_H02W0701
arc: CLK0 G_HPBX0100
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: M0 W1_H02E0601
arc: M1 V01S0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0501 Q5
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q3
arc: W1_H02W0501 Q7
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C6:PLC2
arc: H00R0000 S1_V02N0401
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 H02E0501
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: A3 H02E0501
arc: A7 H02E0501
arc: C0 W1_H02E0601
arc: C1 E1_H02W0401
arc: C2 W1_H02E0601
arc: C3 E1_H02W0601
arc: C5 E1_H02W0401
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D1 V02N0001
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 H02E0001
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0000 Q7
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0101 Q3
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111101010000
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111101010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C7:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0401
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: A7 H02W0501
arc: B0 V02N0301
arc: B2 V02N0301
arc: B3 S1_V02N0101
arc: B4 V02N0501
arc: B6 V02N0501
arc: C1 S1_V02N0601
arc: C3 E1_H02W0401
arc: C5 V02N0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D3 V00B0100
arc: D5 V02N0601
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0100 F1
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0003 Q3
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111111100001100
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1100110011001100
word: SLICED.K1.INIT 1111111101010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C8:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A3 S1_V02N0501
arc: A4 S1_V02N0101
arc: A6 S1_V02N0101
arc: B7 S1_V02N0501
arc: C0 N1_V01S0100
arc: C1 H02E0601
arc: C2 N1_V01S0100
arc: C3 H02E0601
arc: C5 S1_V02N0001
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D3 V00T0100
arc: D5 S1_V02N0401
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0000 Q7
arc: H01W0100 F1
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111101010000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1111111100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C9:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02W0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: A3 V01N0101
arc: A7 E1_H02W0701
arc: C1 S1_V02N0601
arc: C3 E1_H02W0401
arc: C5 V01N0101
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02N0201
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 E1_H02W0001
arc: D5 V01N0001
arc: D6 E1_H02W0001
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0000 Q7
arc: H01W0100 F1
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0003 Q3
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100001010
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111101010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C10:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 V01N0001
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02S0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 V02N0601
arc: B1 H02E0101
arc: B3 H02E0101
arc: C3 H02W0401
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 H02E0201
arc: D2 H02W0201
arc: D3 H02E0001
arc: E1_H01E0101 F1
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q7
arc: V01S0100 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C11:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02S0401
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0501 N1_V02S0501
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: B5 W1_H02E0301
arc: C4 H02E0601
arc: C5 V00B0100
arc: CLK0 G_HPBX0100
arc: D4 V02S0601
arc: D5 H02W0201
arc: E1_H01E0001 F3
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100001111
word: SLICEC.K1.INIT 0011001100001111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C12:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06N0003
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 N1_V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V01S0000
arc: A0 S1_V02N0701
arc: A1 H02W0501
arc: A2 V02N0701
arc: A4 S1_V02N0301
arc: A5 F7
arc: A6 H02W0701
arc: A7 E1_H02W0501
arc: B1 H01W0100
arc: B2 W1_H02E0101
arc: B5 V02N0501
arc: B7 E1_H02W0301
arc: C0 N1_V01S0100
arc: C1 H00L0000
arc: C2 N1_V02S0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 N1_V02S0001
arc: C7 H02W0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 N1_V02S0001
arc: D2 H00R0000
arc: D4 H00R0100
arc: D5 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q0
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: V00B0100 Q5
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0601 F6
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010000010100000
word: SLICED.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 0000010101010101
word: SLICEC.K1.INIT 0000000000010011
word: SLICEA.K0.INIT 0000010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C13:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A5 F7
arc: A6 V02S0101
arc: A7 Q7
arc: B0 V02N0301
arc: B3 Q3
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 H02E0101
arc: C0 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D3 V02N0001
arc: D5 H02E0201
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 E1_H02W0201
arc: M4 W1_H02E0401
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q7
arc: V01S0100 Q3
arc: W1_H02W0301 F1
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 0000110000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C14:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S3_V06N0303
arc: S3_V06S0003 E3_H06W0003
arc: V00T0000 W1_H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 W1_H02E0701
arc: B1 V02N0301
arc: C1 V02S0401
arc: D1 H01E0101
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H02E0001
arc: M6 V00T0000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111110111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C15:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02E0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 V02S0701
arc: A3 V02S0501
arc: B1 V02S0101
arc: B3 V02S0301
arc: C1 W1_H02E0601
arc: C2 H00R0100
arc: C3 W1_H02E0601
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 H00L0000
arc: M6 H02E0401
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K0.INIT 1111000000001111
word: SLICED.K1.INIT 1111000000001111
word: SLICEA.K0.INIT 0101010101010101
word: SLICEB.K0.INIT 1111000000001111
word: SLICEB.K1.INIT 1010101010010101
word: SLICEA.K1.INIT 0101010110010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R7C16:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 V06N0303
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V02S0601
arc: V00T0000 V02S0401
arc: V00T0100 H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0701 S1_V02N0701
arc: A4 F5
arc: A5 N1_V02S0301
arc: A7 E1_H02W0701
arc: B1 H01W0100
arc: B3 H01W0100
arc: B4 V02S0701
arc: B5 W1_H02E0301
arc: C3 H02W0601
arc: C4 V02S0201
arc: C5 S1_V02N0201
arc: C7 H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 V02S0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 H01W0000
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M4 V00T0000
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100001100
word: SLICEC.K0.INIT 1000001000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 1100100111000011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C17:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 H01E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0203 H06W0203
arc: V00B0100 W1_H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 V01N0001
arc: A0 F5
arc: A1 F5
arc: A3 F7
arc: A6 F7
arc: B4 V01S0000
arc: B5 W1_H02E0301
arc: B6 V00B0100
arc: B7 V02S0501
arc: C1 N1_V01N0001
arc: C2 F4
arc: C3 F4
arc: C6 V02S0001
arc: C7 S1_V02N0001
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 N1_V02S0401
arc: D5 H02E0201
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 H02E0601
arc: N1_V01N0001 F7
arc: N1_V02N0301 F1
arc: S3_V06S0303 F6
word: SLICEA.K1.INIT 1111101011110000
word: SLICED.K0.INIT 0000100000000000
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111111010
word: SLICEA.K0.INIT 1010101000000000
word: SLICED.K1.INIT 1100000000001100
word: SLICEC.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R7C18:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 W1_H02E0301
arc: H00R0100 H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0701 V01N0101
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02S0601
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02N0701
arc: A3 N1_V02S0701
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A7 V02N0101
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 F3
arc: B3 E1_H02W0101
arc: B4 H02W0101
arc: B5 H02W0101
arc: C1 H00L0100
arc: C2 N1_V01S0100
arc: C4 S1_V02N0001
arc: C5 W1_H02E0401
arc: C6 N1_V02S0001
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 F0
arc: D4 V00B0000
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M4 V00T0000
arc: N1_V01N0001 F4
arc: S1_V02S0501 F7
arc: V01S0100 F6
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0100000011000000
word: SLICEC.K0.INIT 1010100000000000
word: SLICEC.K1.INIT 1011000010110000
word: SLICED.K1.INIT 0000000010101010
word: SLICED.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 1110111000000000
word: SLICEA.K1.INIT 1111110011101110
word: SLICEB.K1.INIT 0000000001110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R7C19:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 V01N0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 N1_V01N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B4 V02S0701
arc: B5 H00L0000
arc: B6 S1_V02N0501
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 E1_H02W0601
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V02S0201
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 F2
arc: D6 H00L0100
arc: E1_H01E0001 F4
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: S1_V02S0401 F6
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 0100011100000000
word: SLICEA.K0.INIT 1010111100110011
word: SLICEA.K1.INIT 0000010100110011
word: SLICED.K0.INIT 0000000000110011
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0011000000110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R7C20:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 H02W0601
arc: W1_H02W0101 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 H01E0001
arc: B0 V00B0000
arc: C0 H02W0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1010111010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C21:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S3_V06N0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A4 F5
arc: A6 F5
arc: A7 S1_V02N0101
arc: B0 V02S0101
arc: B2 V02N0301
arc: B5 S1_V02N0701
arc: B6 E1_H02W0301
arc: B7 E1_H02W0101
arc: C0 H00L0100
arc: C1 F4
arc: C4 V00B0100
arc: C6 V02N0201
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 V02S0001
arc: D2 V02N0201
arc: D4 F2
arc: D5 V00B0000
arc: D6 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F7
arc: H01W0000 Q6
arc: H01W0100 F7
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: S3_V06S0003 Q0
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0301 F1
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0000000100000001
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0000000000110011
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1111010001000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C22:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 H02W0501
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: B4 V02S0701
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C5 V01N0101
arc: C7 E1_H02W0401
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 H02E0201
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 E1_H01W0100
arc: D6 V01N0001
arc: D7 V02N0401
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 F4
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 V01S0000
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0501 Q7
arc: V00B0100 F7
arc: V00T0000 F2
arc: V01S0000 F0
arc: V01S0100 Q5
word: SLICED.K0.INIT 1101110110001000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1010000011110101
word: SLICEC.K0.INIT 0101010100110011
word: SLICED.K1.INIT 0011001100001111
word: SLICEA.K0.INIT 1010000011110101
word: SLICEA.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1111101001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C23:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 S3_V06N0103
arc: A0 S1_V02N0501
arc: A2 V02S0701
arc: A3 V02S0501
arc: A4 H02W0501
arc: A5 H02E0701
arc: A6 V02N0101
arc: A7 H02E0501
arc: B2 N1_V02S0301
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 H02W0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F3
arc: E1_H02E0401 Q6
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F7
arc: M1 H00L0100
arc: M2 H02E0601
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: S1_V02S0001 Q2
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: V01S0100 F6
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C24:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0601
arc: V00T0000 H02W0201
arc: W1_H02W0101 V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00R0000
arc: A1 N1_V02S0501
arc: A2 V00T0000
arc: A3 V02N0501
arc: A4 V02S0101
arc: A5 V02S0301
arc: A6 V02N0101
arc: A7 E1_H02W0501
arc: B0 H02E0301
arc: B1 W1_H02E0101
arc: B2 H00R0100
arc: B3 H02E0101
arc: B4 E1_H02W0101
arc: B5 H02W0301
arc: B6 V00B0000
arc: B7 W1_H02E0301
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M1 H02W0001
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0701 F7
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 F2
arc: V01S0100 F1
arc: W1_H02W0301 F3
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C25:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 H01E0001
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02S0201
arc: V00T0000 H02W0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A1 H02E0701
arc: A2 E1_H02W0501
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 N1_V02S0301
arc: A6 V02S0101
arc: A7 H00L0000
arc: B0 H00R0100
arc: B1 V02N0101
arc: B2 E1_H02W0301
arc: B3 S1_V02N0301
arc: B4 H00R0000
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: B7 N1_V01S0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: N1_V01N0001 F2
arc: N1_V02N0101 F3
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: S1_V02S0701 F5
arc: V01S0100 F4
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C26:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A4 H02E0501
arc: A7 H00R0000
arc: B0 V02S0101
arc: B5 W1_H02E0101
arc: B6 H01E0101
arc: B7 W1_H02E0101
arc: C4 H02W0401
arc: C5 N1_V02S0001
arc: C6 N1_V02S0001
arc: C7 H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: N3_V06N0203 F4
arc: V01S0100 F6
word: SLICED.K0.INIT 0011000000111111
word: SLICEC.K1.INIT 0011000000111111
word: SLICED.K1.INIT 1100101011001010
word: SLICEC.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C27:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 N1_V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 V02N0601
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 H02E0701
arc: A5 V00T0100
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V00T0100
arc: C5 H02E0401
arc: C6 W1_H02E0401
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 E1_H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: V00T0100 Q1
arc: V01S0100 F0
word: SLICED.K1.INIT 0011001100001111
word: SLICED.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1111000001010101
word: SLICEC.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1100000011001111
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1010000010101111
word: SLICEB.K1.INIT 1010111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C28:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02W0101
arc: W3_H06W0103 S3_V06N0103
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0701
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B1 H00R0100
arc: C1 E1_H02W0401
arc: C7 V00B0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D3 V00B0100
arc: D5 V02N0601
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: V01S0000 Q7
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0101010101010101
word: SLICEC.K1.INIT 0000000001010101
word: SLICED.K0.INIT 0101010101010101
word: SLICED.K1.INIT 0000010100000101
word: SLICEB.K0.INIT 0101010101010101
word: SLICEB.K1.INIT 0000000001010101
word: SLICEA.K0.INIT 0101010101010101
word: SLICEA.K1.INIT 0101010101010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R7C29:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 N1_V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0701
arc: V00T0100 H02E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: A0 V01N0101
arc: A4 V00T0100
arc: B0 H02E0101
arc: B4 V02N0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: C6 S1_V02N0201
arc: D0 S1_V02N0201
arc: D2 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000111100001011
word: SLICEA.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000000011110111
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R7C2:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: V00B0100 H02W0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q2
arc: E3_H06E0303 Q6
arc: H00R0000 Q4
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0100 Q3
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C30:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 W1_H02E0001
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H06W0303
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: A0 W1_H02E0501
arc: A1 S1_V02N0701
arc: A3 E1_H02W0701
arc: A5 V02S0301
arc: B1 V02S0301
arc: B3 E1_H02W0301
arc: B5 S1_V02N0701
arc: C0 H00L0000
arc: C1 W1_H02E0601
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C7 V01N0101
arc: CE0 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D3 E1_H02W0201
arc: D4 H02W0201
arc: D5 S1_V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000101
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 0011001100110010
word: SLICEB.K1.INIT 0000001000010011
word: SLICEC.K1.INIT 0001000100010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C31:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 F5
arc: A3 F5
arc: A5 H02E0501
arc: A7 H02E0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 V02N0101
arc: B4 E1_H02W0101
arc: B5 W1_H02E0101
arc: B7 V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C3 E1_H02W0601
arc: C4 S1_V02N0001
arc: C5 V00T0000
arc: C7 H02W0401
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: D4 F2
arc: D5 S1_V02N0601
arc: D7 V02N0601
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 H02W0501
arc: M0 V00B0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q3
arc: V00B0000 F4
arc: V00B0100 F7
word: SLICED.K1.INIT 1010101100000000
word: SLICEC.K1.INIT 1010000010100010
word: SLICEB.K0.INIT 1111111000110010
word: SLICEB.K1.INIT 1111111111111010
word: SLICEC.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 0001101100010001
word: SLICEA.K1.INIT 1011101110110001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C32:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02W0701
arc: V00B0100 H02W0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: A1 N1_V02S0701
arc: A4 E1_H02W0701
arc: A5 H02W0501
arc: A6 F5
arc: B0 H02E0101
arc: B2 H02W0301
arc: C0 N1_V02S0401
arc: C1 V02S0401
arc: C2 H02W0401
arc: C5 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0001
arc: D4 H02W0201
arc: D5 V02S0601
arc: D6 H00L0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F4
arc: V01S0000 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000001010101
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111110000001100
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 0101000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R7C33:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S3_V06S0203 H01E0001
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 V02S0501
arc: A3 F5
arc: A5 Q5
arc: A6 V02N0101
arc: A7 F5
arc: B2 H00R0000
arc: B4 V02N0701
arc: B5 V02N0701
arc: C0 H02E0601
arc: C1 F4
arc: C2 F4
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V00T0100
arc: D2 H02W0001
arc: D3 N1_V02S0201
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00B0000 F6
arc: V00B0100 Q5
arc: V01S0000 Q2
arc: V01S0100 F6
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 0000001100000011
word: SLICEC.K1.INIT 1110111011101110
word: SLICED.K1.INIT 1010111110101010
word: SLICED.K0.INIT 1010000010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R7C34:PLC2
arc: E1_H02E0501 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02E0501
arc: V00B0000 H02E0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V01N0101
arc: A1 E1_H01E0001
arc: A4 S1_V02N0101
arc: A5 H02E0501
arc: A6 V02N0301
arc: A7 V02N0301
arc: B1 V02S0101
arc: B3 V01N0001
arc: B4 V02N0501
arc: C0 F4
arc: C1 F4
arc: C2 V02N0601
arc: C3 F6
arc: C4 V02N0201
arc: C5 V02S0001
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F5
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q2
arc: W1_H02W0401 Q6
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0000101000000000
word: SLICEC.K1.INIT 0101000000000000
word: SLICEB.K1.INIT 1100000011110000
word: SLICEB.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0010000010101010
word: SLICEA.K1.INIT 1111000011100000
word: SLICED.K0.INIT 1111111111111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R7C35:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: V00B0100 H02E0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 N1_V02S0601
arc: B5 V02S0701
arc: C5 V02S0001
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D5 S1_V02N0401
arc: F5 F5_SLICE
arc: LSR1 H02E0501
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0601 Q4
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1111001111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C36:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 H06E0003
arc: W1_H02W0601 E1_H02W0301

.tile R7C37:PLC2
arc: N1_V02N0601 H02E0601

.tile R7C38:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 E3_H06W0203

.tile R7C39:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103

.tile R7C3:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: H00L0000 V02S0001
arc: N1_V02N0601 S3_V06N0303
arc: V00B0100 V02N0301
arc: V00T0100 V02N0501
arc: CLK0 G_HPBX0100
arc: E3_H06E0203 Q4
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0101 Q1
arc: V00T0000 Q0
arc: W1_H02W0501 Q5
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C41:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203

.tile R7C42:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N3_V06N0203 S1_V02N0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203

.tile R7C44:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0203 E1_H02W0701

.tile R7C45:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203

.tile R7C46:PLC2
arc: W1_H02W0701 S1_V02N0701

.tile R7C47:PLC2
arc: S1_V02S0101 H06E0103

.tile R7C48:PLC2
arc: S1_V02S0101 H06E0103

.tile R7C4:PLC2
arc: E1_H02E0001 V01N0001
arc: V00T0000 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H02E0501 Q7
arc: H00L0000 Q0
arc: H00R0100 Q5
arc: M0 V00B0000
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: W1_H02W0001 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C50:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303

.tile R7C51:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303

.tile R7C53:PLC2
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003

.tile R7C56:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303

.tile R7C57:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303

.tile R7C59:PLC2
arc: S3_V06S0203 H06E0203

.tile R7C5:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: V00B0100 V02N0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q4
arc: E1_H02E0301 Q1
arc: H00R0100 Q5
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 Q2
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V00T0100 Q3
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C60:PLC2
arc: S3_V06S0203 H06E0203

.tile R7C62:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R7C63:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101

.tile R7C65:PLC2
arc: S3_V06S0003 H06E0003

.tile R7C66:PLC2
arc: S1_V02S0101 H06E0103

.tile R7C68:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203

.tile R7C69:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303

.tile R7C6:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 H01E0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 H06W0003
arc: S1_V02S0001 H06W0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 E1_H01W0000
arc: A3 V02N0701
arc: C1 H02W0601
arc: C3 E1_H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 H02W0001
arc: D2 V01S0100
arc: D3 H02W0201
arc: E1_H01E0001 Q6
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 Q3
arc: V01S0000 F1
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111101010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C70:PLC2
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H01E0101

.tile R7C71:PLC2
arc: S1_V02S0301 H06E0003

.tile R7C74:PLC2
arc: S1_V02S0401 W3_H06E0203

.tile R7C75:PLC2
arc: S1_V02S0201 W3_H06E0103

.tile R7C7:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 H01E0001
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: C3 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0201
arc: D3 E1_H02W0201
arc: E1_H01E0101 F1
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 H00L0100
arc: M6 N1_V01N0101
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111111100001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C8:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 W1_H02E0101
arc: H00R0100 W1_H02E0501
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02S0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V02S0701
arc: B3 E1_H01W0100
arc: C1 E1_H01W0000
arc: C3 V02N0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D1 H02W0201
arc: D2 E1_H02W0201
arc: D3 H02W0001
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: H01W0100 F1
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q3
arc: S1_V02S0601 Q4
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C9:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0601
arc: N1_V02N0301 V01N0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0501
arc: A4 E1_H02W0501
arc: A6 E1_H02W0501
arc: B0 E1_H02W0101
arc: B7 F3
arc: C0 S1_V02N0601
arc: C3 S1_V02N0601
arc: C5 E1_H01E0101
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D3 H02W0001
arc: D5 F0
arc: D7 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0201 F0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M3 W1_H02E0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F3
arc: N1_V02N0001 F0
arc: N1_V02N0101 Q3
arc: N1_V02N0201 F0
arc: V01S0000 F3
arc: V01S0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0101 Q3
arc: W1_H02W0201 F0
arc: W1_H02W0301 F3
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000100000001111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1111111100001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C10:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: H00L0100 V02N0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 N1_V02S0601
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 H01E0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A7 H02W0701
arc: B0 V02S0101
arc: C0 S1_V02N0601
arc: C2 H02E0601
arc: C5 H01E0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 W1_H02E0201
arc: D4 E1_H02W0001
arc: D5 F2
arc: D6 E1_H02W0001
arc: D7 F2
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H00R0100 F5
arc: H01W0000 F2
arc: H01W0100 F2
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: S3_V06S0003 Q0
arc: V00T0100 Q1
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q3
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111010111110000
word: SLICEA.K0.INIT 1111111111000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C11:PLC2
arc: E1_H02E0001 V02N0001
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A4 W1_H02E0701
arc: B0 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 H02E0301
arc: B4 H02W0101
arc: C1 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q6
arc: H01W0100 F1
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 Q5
arc: V01S0000 Q3
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111111100110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C12:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0201
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 H06W0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0301
arc: A4 V02S0301
arc: B0 V02S0101
arc: B1 V02S0101
arc: B7 W1_H02E0301
arc: C0 V02N0601
arc: C1 N1_V01N0001
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D5 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0000 F1
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 W1_H02E0401
arc: M5 H02E0001
arc: M6 W1_H02E0401
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 0000000011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111111100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C13:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H02W0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 N1_V01S0000
arc: A5 H02W0501
arc: A7 H02W0501
arc: B0 H02E0301
arc: B3 Q3
arc: B5 H01E0101
arc: C0 E1_H02W0401
arc: C3 H00L0000
arc: C7 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D3 H02E0001
arc: D5 H02W0201
arc: D7 H02W0201
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F1
arc: S1_V02S0501 F5
arc: V00T0100 Q3
word: SLICEA.K0.INIT 0000000000110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000010001000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C14:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 N1_V02S0501
arc: B1 W1_H02E0101
arc: C1 H00R0100
arc: C2 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M5 H00L0100
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C15:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 H02W0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06E0203
arc: V00T0000 H02E0001
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02E0501
arc: A3 H02E0501
arc: B1 H02E0301
arc: B3 H02E0301
arc: C1 H02E0401
arc: C3 H02E0401
arc: D1 H02E0201
arc: D3 H02E0201
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: S1_V02S0301 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001100100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R8C16:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V01N0001
arc: H00L0000 V02S0201
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A4 H02W0701
arc: A5 H02W0701
arc: A7 H02E0501
arc: B1 E1_H01W0100
arc: B4 V02S0701
arc: B5 V02S0501
arc: C0 N1_V01N0001
arc: C4 F6
arc: C5 F6
arc: C6 V01N0101
arc: C7 F4
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 V02S0401
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q7
arc: E1_H02E0501 Q5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q7
arc: H01W0100 F1
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F6
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q5
arc: S3_V06S0303 Q5
arc: V01S0000 F1
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000001010000
word: SLICEA.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100110011011111
word: SLICEC.K1.INIT 1100110000010101
word: SLICED.K1.INIT 0101000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R8C17:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 V01N0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A3 F7
arc: A6 V02N0101
arc: A7 S1_V02N0101
arc: B5 N1_V01S0000
arc: C1 W1_H02E0401
arc: C3 W1_H02E0401
arc: C5 H02E0401
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 H02E0201
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N3_V06N0203 F7
arc: S3_V06S0203 F7
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0101111100000000
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K1.INIT 0101000011110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111010111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 H02E0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A2 H00L0100
arc: A3 V02S0501
arc: A4 F5
arc: A5 V02N0101
arc: A6 F5
arc: B0 F3
arc: B1 F3
arc: B2 F3
arc: B3 H00R0000
arc: B4 V00B0100
arc: B6 V00B0100
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C2 V02N0401
arc: C3 N1_V01S0100
arc: C4 V01N0101
arc: C5 W1_H02E0401
arc: C6 H02E0601
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D3 N1_V02S0001
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N1_V02N0701 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000000010011
word: SLICED.K0.INIT 0001000000110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1110001011100010
word: SLICEB.K0.INIT 1011100010111000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R8C19:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A1 H00L0100
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 V02N0301
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 V02N0301
arc: B2 V02S0301
arc: B3 H02W0101
arc: B4 S1_V02N0501
arc: B5 V00B0100
arc: B6 E1_H02W0101
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C1 V02N0601
arc: C4 H02W0601
arc: C5 H02W0401
arc: C6 H02W0601
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 H02E0001
arc: D5 H02E0201
arc: D6 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q1
arc: V01S0000 Q3
arc: V01S0100 F4
word: SLICEA.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 1101110110001000
word: SLICEB.K1.INIT 1101110110001000
word: SLICED.K0.INIT 0000001010100010
word: SLICEC.K1.INIT 0000010010001100
word: SLICED.K1.INIT 0010000000101010
word: SLICEC.K0.INIT 0000001010100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R8C20:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0001
arc: H00R0100 V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 E1_H02W0701
arc: A6 H00L0000
arc: B0 H02W0301
arc: B6 V00T0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C6 S1_V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D6 H02E0201
arc: E1_H01E0001 Q0
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q1
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 0000010000010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C21:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 N1_V01S0100
arc: A1 V02N0501
arc: B0 W1_H02E0301
arc: C0 N1_V01N0001
arc: C1 W1_H02E0601
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V02N0201
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q2
arc: N3_V06N0103 Q2
arc: S1_V02S0301 Q1
arc: S3_V06S0303 Q6
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C22:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: A1 H02W0701
arc: A2 V00B0000
arc: A4 E1_H02W0701
arc: B0 S1_V02N0301
arc: B5 H02W0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C4 V02S0201
arc: C5 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02E0201
arc: D2 H02E0001
arc: D4 V02S0401
arc: D5 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q5
arc: V01S0100 Q4
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R8C23:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 N1_V01S0100
arc: A5 S1_V02N0301
arc: A7 N1_V02S0101
arc: B0 V02S0301
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: B3 H02E0101
arc: B4 H02E0101
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 H00L0000
arc: C1 H02E0601
arc: C4 H01E0001
arc: C5 N1_V02S0001
arc: C6 V02N0201
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 V02S0201
arc: D3 H01E0101
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q6
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q3
arc: V00T0100 Q3
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0201 Q2
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 1011101110001000
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 0011001101010101
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 0000101001011111
word: SLICEA.K0.INIT 1100110000001111
word: SLICEB.K0.INIT 0100010001110111
word: SLICEC.K0.INIT 1011100010111000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C24:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A6 V02S0101
arc: B2 H02E0301
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 F6
arc: C1 W1_H02E0401
arc: C2 H02E0601
arc: C4 H02E0601
arc: C5 V02S0201
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 W1_H02E0001
arc: D4 W1_H02E0201
arc: D5 E1_H02W0001
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1010101011110000
word: SLICED.K1.INIT 0000001111001111
word: SLICED.K0.INIT 0001000111011101
word: SLICEC.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000110000111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R8C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A1 V02N0501
arc: A5 H02E0701
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 H02E0301
arc: B4 N1_V02S0501
arc: B5 V00B0100
arc: B7 V02S0501
arc: C2 H00L0100
arc: C3 E1_H02W0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C6 V02S0001
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D3 V02S0001
arc: D4 V02S0601
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F6
arc: H01W0100 F6
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H02W0201
arc: M5 V01S0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: N3_V06N0103 Q1
arc: S1_V02S0401 F6
arc: S1_V02S0701 Q7
arc: V01S0000 F0
arc: V01S0100 F4
arc: W1_H02W0401 F6
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1100110001010101
word: SLICEA.K1.INIT 1110111000100010
word: SLICEB.K0.INIT 1100000011110011
word: SLICEC.K1.INIT 0101001101010011
word: SLICEC.K0.INIT 0000001111110011
word: SLICED.K1.INIT 0000001111110011
word: SLICED.K0.INIT 1111111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C26:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 E1_H02W0501
arc: A2 F7
arc: A4 V02S0101
arc: A5 S1_V02N0301
arc: A7 H00L0000
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 E1_H02W0101
arc: B7 V00B0000
arc: C0 N1_V01S0100
arc: C1 H02E0601
arc: C2 H02W0601
arc: C3 V02N0401
arc: C6 W1_H02E0401
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 E1_H02W0201
arc: D4 N1_V02S0601
arc: D5 H00R0100
arc: D6 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0401 F4
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: M0 V00T0100
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F3
arc: V00T0100 F3
arc: V01S0000 F6
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
word: SLICEB.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1000100011011101
word: SLICEC.K1.INIT 1100110010101010
word: SLICED.K0.INIT 1100000011110011
word: SLICED.K1.INIT 1100110001011010
word: SLICEB.K0.INIT 0000101011111010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R8C27:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 H01E0001
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: A7 H02W0701
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B7 V02N0501
arc: C0 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 E1_H02W0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 V00B0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 W1_H02E0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00T0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: M6 W1_H02E0401
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: S1_V02S0601 F4
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111010111100100
word: SLICEA.K1.INIT 1111111111101110
word: SLICEB.K1.INIT 0000000101000101
word: SLICEB.K0.INIT 0000001000000111
word: SLICED.K0.INIT 1111010100000101
word: SLICED.K1.INIT 1110111001000100
word: SLICEC.K0.INIT 0000111101010101
word: SLICEC.K1.INIT 0000111110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R8C28:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 H02W0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 S3_V06N0103
arc: A1 V02N0501
arc: A3 W1_H02E0501
arc: A5 W1_H02E0701
arc: A6 W1_H02E0701
arc: A7 S1_V02N0101
arc: B1 V02N0301
arc: B2 H00R0000
arc: B5 S1_V02N0701
arc: B6 H02W0301
arc: B7 V00B0100
arc: C0 E1_H02W0401
arc: C1 W1_H02E0601
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 H02W0601
arc: C6 V00B0100
arc: C7 V02N0201
arc: CE0 N1_V02S0201
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 H02W0201
arc: D2 V02S0001
arc: D3 H00R0000
arc: D5 S1_V02N0601
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: M2 H02E0601
arc: M4 W1_H02E0401
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0701 F7
arc: V00T0000 F2
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000010011000100
word: SLICED.K0.INIT 0010000001110000
word: SLICEA.K1.INIT 0000010010001100
word: SLICEC.K1.INIT 0001000010110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C29:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02S0701
arc: A2 F5
arc: A3 W1_H02E0501
arc: A4 E1_H02W0701
arc: A6 N1_V02S0101
arc: B0 F3
arc: B1 H02W0301
arc: B2 V02S0101
arc: B4 E1_H02W0101
arc: B5 H02W0301
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 E1_H01W0000
arc: C2 V02S0401
arc: C3 V02N0601
arc: C4 S1_V02N0001
arc: C5 E1_H02W0401
arc: C6 V00B0100
arc: C7 W1_H02E0401
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 V00B0000
arc: D6 N1_V02S0601
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V02N0401 F4
arc: N3_V06N0303 F6
arc: S1_V02S0001 F0
arc: S3_V06S0103 Q2
arc: V00B0100 F7
arc: V01S0100 F3
arc: W1_H02W0701 F7
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1010001100000011
word: SLICEA.K1.INIT 1100110011111111
word: SLICEB.K1.INIT 0000010111110101
word: SLICEC.K0.INIT 0000010100010001
word: SLICED.K1.INIT 1100001100001111
word: SLICEC.K1.INIT 1111000000110000
word: SLICEB.K0.INIT 1100100010001000
word: SLICED.K0.INIT 0000100110010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C30:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02W0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: A1 V02S0701
arc: A2 S1_V02N0501
arc: A4 H02W0501
arc: A5 V00B0000
arc: B0 H02E0301
arc: B2 H02E0301
arc: B4 V01S0000
arc: B5 W1_H02E0301
arc: B7 E1_H02W0301
arc: C1 E1_H01W0000
arc: C2 H02W0601
arc: C4 V02N0001
arc: C5 E1_H02W0601
arc: C6 H02E0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 E1_H02W0201
arc: D6 S1_V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q0
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F6
arc: S1_V02S0301 Q1
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V01S0100 F6
arc: W1_H02W0001 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0011001111111111
word: SLICED.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000001010011
word: SLICEC.K1.INIT 1111111000110011
word: SLICEB.K0.INIT 0000000011111011
word: SLICEA.K1.INIT 0101000011110000
word: SLICED.K0.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R8C31:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 H01E0001
arc: E3_H06E0203 H01E0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 H01E0101
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A2 E1_H01E0001
arc: A3 V02N0701
arc: A5 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 N1_V02S0101
arc: B3 V02N0301
arc: B5 S1_V02N0701
arc: C0 H00R0100
arc: C1 H00R0100
arc: C3 H02W0401
arc: C4 V00B0100
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 H01E0101
arc: D3 E1_H02W0201
arc: D5 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H01W0000 F1
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F5
arc: V01S0100 Q1
arc: W1_H02W0201 F2
word: SLICEB.K1.INIT 0000000101000101
word: SLICEA.K0.INIT 1111111111111011
word: SLICEA.K1.INIT 0000000000001100
word: SLICEB.K0.INIT 1110111000000000
word: SLICED.K0.INIT 0000111100001111
word: SLICEC.K0.INIT 0000111100001111
word: SLICED.K1.INIT 0101010100000101
word: SLICEC.K1.INIT 0001010101000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C32:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 W1_H02E0201
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H01E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0103 H06E0103
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 N1_V01S0000
arc: A1 V02S0501
arc: A2 E1_H02W0701
arc: A3 F7
arc: A6 H00L0000
arc: A7 E1_H02W0701
arc: B0 V02S0301
arc: B1 N1_V02S0301
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: C0 H02W0401
arc: C3 E1_H02W0401
arc: C4 V00T0000
arc: C6 Q6
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 H01E0101
arc: D4 E1_H02W0001
arc: D6 V02N0601
arc: D7 V00B0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q6
arc: E1_H02E0001 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 H02E0601
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0401 Q6
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F6
arc: V01S0000 F4
arc: V01S0100 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0101000000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1010101010101000
word: SLICED.K1.INIT 0000000001011111
word: SLICEC.K0.INIT 0000110000000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1010101011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R8C33:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H01E0001
arc: V00T0000 H02W0201
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 N1_V01S0000
arc: A0 H00L0100
arc: A2 H02W0701
arc: A4 E1_H01W0000
arc: A5 N1_V01N0101
arc: A6 V00T0100
arc: A7 H00R0000
arc: B0 H02W0101
arc: B1 V02S0101
arc: B2 W1_H02E0301
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C2 F6
arc: C3 F4
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 E1_H01E0101
arc: C7 S1_V02N0201
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V00T0100
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D5 H01W0000
arc: D6 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q2
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V00B0100 F7
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1011111110101111
word: SLICEA.K0.INIT 1000100000000100
word: SLICED.K0.INIT 0000010111111011
word: SLICEB.K0.INIT 0001101100011011
word: SLICEA.K1.INIT 0011001111111111
word: SLICEC.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 0000000000001010
word: SLICEB.K1.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R8C34:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 H01E0001
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00R0000
arc: A1 H00L0000
arc: A3 V01N0101
arc: A4 S1_V02N0301
arc: A5 V00T0100
arc: A6 H00L0000
arc: A7 H02E0701
arc: B1 V02S0101
arc: B2 H00R0000
arc: B3 V01N0001
arc: B4 H00R0000
arc: B5 H00L0000
arc: B6 H02E0101
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 V02N0401
arc: C2 H02E0601
arc: C4 W1_H02E0401
arc: C5 E1_H01E0101
arc: C6 W1_H02E0601
arc: C7 F6
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 V02S0001
arc: D2 H02W0001
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D5 V00B0000
arc: D6 W1_H02E0201
arc: D7 H02E0001
arc: E1_H01E0101 Q2
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F3
arc: N1_V02N0301 Q1
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0000000010001000
word: SLICEC.K0.INIT 1111111011001100
word: SLICED.K0.INIT 0101000101010101
word: SLICED.K1.INIT 0000001000001010
word: SLICEA.K0.INIT 0000000011111010
word: SLICEC.K1.INIT 1100101111011011
word: SLICEA.K1.INIT 1110110011111100
word: SLICEB.K0.INIT 0000001111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C35:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02E0601
arc: V00B0000 V02N0201
arc: V00T0100 N1_V02S0501
arc: A1 W1_H02E0701
arc: A2 H02E0501
arc: A5 V02N0301
arc: B0 H02E0101
arc: B2 F1
arc: B3 F1
arc: C0 N1_V01N0001
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D5 N1_V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR0 W1_H02E0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N3_V06N0303 F5
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEC.K1.INIT 1010101011110000
word: SLICEA.K1.INIT 0000000010101010
word: SLICEB.K1.INIT 0000001100110011
word: SLICEB.K0.INIT 0000101110111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R8C36:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N1_V02S0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0501
arc: W1_H02W0201 W3_H06E0103
arc: A0 E1_H02W0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 E1_H01E0001
arc: A4 V02N0301
arc: A6 H00L0000
arc: B0 V02N0301
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 V01N0001
arc: B4 V00B0100
arc: B6 F3
arc: B7 F3
arc: C0 S1_V02N0601
arc: C1 V02N0401
arc: C2 F4
arc: C3 V02N0601
arc: C4 H02E0601
arc: C6 V02N0001
arc: C7 V02N0001
arc: D0 H02E0201
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D3 H02E0001
arc: D4 H00R0100
arc: D6 E1_H01W0100
arc: D7 F2
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: M6 V00T0100
arc: V00T0100 F1
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000100000101010
word: SLICEB.K0.INIT 0100010001001100
word: SLICEA.K1.INIT 0000000100100011
word: SLICEB.K1.INIT 1100000011010000
word: SLICEA.K0.INIT 0000000100100011
word: SLICED.K0.INIT 1110111111100000
word: SLICED.K1.INIT 1111111111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C37:PLC2
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: V00T0000 H02E0001
arc: A0 V02N0701
arc: A2 V02N0501
arc: A3 W1_H02E0501
arc: A4 V02N0301
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 V00T0000
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 V02N0501
arc: B6 V00T0000
arc: B7 F3
arc: C0 V02N0401
arc: C2 H02W0601
arc: C3 H02W0401
arc: C4 H02E0601
arc: C6 F4
arc: C7 E1_H01E0101
arc: D0 F2
arc: D2 E1_H02W0201
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D6 H02E0201
arc: D7 V02N0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 1000100010001100
word: SLICEB.K0.INIT 0000001000010011
word: SLICED.K0.INIT 1000100010001100
word: SLICEC.K0.INIT 0000000101000101
word: SLICED.K1.INIT 0101000001110000
word: SLICEB.K1.INIT 0000000001000111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R8C38:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601

.tile R8C39:PLC2
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H02W0501

.tile R8C3:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 V02S0101
arc: S1_V02S0501 E3_H06W0303
arc: V00T0100 H02W0101
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 Q0
arc: H00L0000 Q2
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
arc: V00B0100 Q7
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C40:PLC2
arc: W1_H02W0001 V02N0001

.tile R8C41:PLC2
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R8C42:PLC2
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H01W0100

.tile R8C43:PLC2
arc: H01W0100 E3_H06W0303

.tile R8C44:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0203 E1_H02W0401

.tile R8C45:PLC2
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003

.tile R8C46:PLC2
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0401 S1_V02N0401

.tile R8C47:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H06E0203
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E3_H06W0203

.tile R8C49:PLC2
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0303 E1_H02W0601

.tile R8C4:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: H00R0100 H02W0501
arc: S1_V02S0501 H06W0303
arc: V00B0100 E1_H02W0701
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q7
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: M0 H02E0601
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: V00T0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C50:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R8C51:PLC2
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H02W0301

.tile R8C53:PLC2
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H06E0203
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0203 E3_H06W0203

.tile R8C56:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203

.tile R8C58:PLC2
arc: S1_V02S0301 W1_H02E0301

.tile R8C59:PLC2
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0501 H06E0303
arc: W3_H06W0203 E1_H02W0401

.tile R8C5:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 H02W0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 H06W0303
arc: V00B0000 H02W0401
arc: V00T0000 E1_H02W0001
arc: W1_H02W0501 N1_V02S0501
arc: CLK0 G_HPBX0100
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 Q1
arc: S1_V02S0001 Q0
arc: V01S0000 Q7
arc: W1_H02W0001 Q2
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C60:PLC2
arc: S1_V02S0301 E1_H02W0301

.tile R8C61:PLC2
arc: W1_H02W0401 S1_V02N0401

.tile R8C62:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003

.tile R8C64:PLC2
arc: E3_H06E0003 W1_H02E0301

.tile R8C65:PLC2
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H06E0203

.tile R8C67:PLC2
arc: S1_V02S0301 H06E0003

.tile R8C68:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303

.tile R8C69:PLC2
arc: S1_V02S0301 H02E0301

.tile R8C6:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 E3_H06W0203
arc: A3 H02E0501
arc: C1 H02W0401
arc: C3 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D1 V02S0001
arc: D2 H02W0201
arc: D3 V02S0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: H01W0100 Q4
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111101010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C71:PLC2
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 H06E0203

.tile R8C74:PLC2
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0701 W3_H06E0203

.tile R8C7:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 V02N0401
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A5 E1_H02W0501
arc: A7 E1_H02W0701
arc: B3 H02W0101
arc: C1 E1_H02W0601
arc: C3 W1_H02E0601
arc: C5 E1_H02W0601
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D6 H02E0201
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0000 Q3
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100001100
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111101011111010
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C8:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 V06S0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 E3_H06W0203
arc: A4 H02E0701
arc: A6 H02E0701
arc: A7 H00L0000
arc: B3 E1_H02W0301
arc: C1 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 H02W0601
arc: C7 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D5 E1_H01W0100
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0000 Q3
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111001111110000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1111111100001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C9:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V02N0601
arc: H00R0000 W1_H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A3 E1_H02W0701
arc: A4 V02N0101
arc: A7 E1_H02W0501
arc: B4 E1_H02W0301
arc: B7 V02N0501
arc: C1 E1_H01W0000
arc: C3 N1_V01N0001
arc: C4 E1_H02W0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 H02W0201
arc: D4 H01W0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q7
arc: E1_H02E0501 F7
arc: E1_H02E0701 Q7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00L0100
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0501 F7
arc: N3_V06N0303 Q6
arc: S3_V06S0203 Q4
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0001000000010001
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111010111110000
word: SLICEC.K0.INIT 1111111110001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C10:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0401 H01E0001
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: A3 V02S0701
arc: C0 E1_H02W0601
arc: C1 N1_V01S0100
arc: C2 E1_H02W0601
arc: C3 N1_V01S0100
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D3 V02S0001
arc: E1_H01E0001 Q7
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q5
arc: V00T0100 F1
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111101010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C11:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 E1_H01W0100
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N3_V06N0003 H01E0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W3_H06W0003 E1_H02W0301
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: M0 W1_H02E0601
arc: M1 V01S0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 Q1
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W1_H02W0101 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C12:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H06W0003
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: B1 E1_H02W0101
arc: B3 Q3
arc: C1 E1_H02W0401
arc: C3 E1_H02W0401
arc: CLK0 G_HPBX0100
arc: D1 V02S0001
arc: D3 E1_H02W0201
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H02W0201
arc: M4 H02E0401
arc: M5 H00R0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0301 F1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R9C13:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V01N0101
arc: H00R0100 V02S0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0501 N1_V02S0501
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06S0003
arc: W3_H06W0003 S3_V06N0003
arc: A3 V00B0000
arc: A7 H02W0501
arc: B3 H02E0301
arc: C3 H02W0601
arc: C5 H02W0401
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D3 H02W0001
arc: D5 H02W0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V00B0000 Q6
arc: V00B0100 F5
arc: V01S0100 Q4
word: SLICEC.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111010100111111
word: SLICED.K1.INIT 0000101000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R9C14:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 V02S0101
arc: H00R0100 V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06N0203
arc: A3 W1_H02E0501
arc: A4 V02N0101
arc: A5 H02E0701
arc: A6 V00T0100
arc: A7 E1_H02W0501
arc: B2 V02S0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02E0101
arc: B7 H02E0301
arc: C2 H02E0401
arc: C3 H00R0100
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 W1_H02E0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0100
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 H02E0201
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N3_V06N0303 F5
arc: V01S0000 Q6
arc: V01S0100 Q5
word: SLICED.K1.INIT 0000001000010011
word: SLICEC.K1.INIT 0001000000010011
word: SLICED.K0.INIT 0000000101000101
word: SLICEC.K0.INIT 0001000100000011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 0000000010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C15:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 V02S0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02S0501
arc: B0 H02E0101
arc: C0 H02W0601
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 H02W0601
arc: D0 H02W0001
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: N1_V01N0001 F3
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1110111011100000
word: SLICEA.K1.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R9C16:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E1_H01W0100
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 S3_V06N0103
arc: A1 W1_H02E0501
arc: A4 V02N0101
arc: A7 E1_H02W0701
arc: B1 W1_H02E0101
arc: B4 H02W0101
arc: B7 H02W0101
arc: C1 V02S0401
arc: C2 V02N0401
arc: C4 E1_H02W0601
arc: C6 S1_V02N0201
arc: C7 V00B0100
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D4 V01N0001
arc: D6 V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: M0 V00B0000
arc: N1_V01N0001 F0
arc: S3_V06S0003 F0
arc: W1_H02W0001 F2
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0000001000010011
word: SLICEC.K0.INIT 0000000100110001
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C17:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 E1_H02W0001
arc: A2 V02N0501
arc: A5 V00T0000
arc: A6 V02N0301
arc: B1 H02E0301
arc: B2 E1_H02W0301
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: C1 H02E0601
arc: C2 H02W0601
arc: C5 H02W0401
arc: C6 V00T0100
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 V00B0100
arc: D2 V02N0201
arc: D5 H02W0001
arc: D6 H02E0201
arc: E1_H02E0501 F5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F0
arc: N3_V06N0103 F2
word: SLICEA.K1.INIT 0011110011001100
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0000000100001101
word: SLICEC.K1.INIT 0000001010001010
word: SLICEB.K0.INIT 0100000001001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R9C18:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 N1_V02S0701
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 V02S0301
arc: A6 V02S0101
arc: A7 H00R0000
arc: B0 V00T0000
arc: B2 H02E0101
arc: B3 V02N0301
arc: B4 V02S0501
arc: B5 H02E0301
arc: B6 S1_V02N0501
arc: B7 V02N0701
arc: CLK0 G_HPBX0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: M1 V01S0100
arc: M4 V00B0100
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: S1_V02S0301 Q1
arc: V00B0100 Q7
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C19:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0101
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 H00L0000
arc: A2 S1_V02N0701
arc: A3 H02E0501
arc: A4 S1_V02N0301
arc: A5 V00T0100
arc: A6 E1_H01W0000
arc: A7 V02S0301
arc: B0 N1_V02S0301
arc: B1 V02N0301
arc: B2 H02E0101
arc: B3 S1_V02N0101
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B6 V02S0701
arc: B7 H02W0301
arc: CE0 H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0001 F0
arc: N1_V02N0601 F4
arc: S1_V02S0201 F2
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: S3_V06S0203 Q7
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C20:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06N0303
arc: H00L0000 V02N0001
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 V02N0501
arc: B0 H02E0101
arc: B1 H00R0100
arc: B4 V02S0501
arc: B5 S1_V02N0501
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0000 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q3
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C21:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 V02S0701
arc: B0 N1_V02S0301
arc: B2 E1_H01W0100
arc: B4 V02S0501
arc: B5 H02E0101
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: E1_H02E0401 Q4
arc: F6 F6_SLICE
arc: LSR0 H02E0301
arc: M4 H02E0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C22:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 E1_H02W0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0003 E3_H06W0303
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0501
arc: B2 V02N0101
arc: B3 H02W0301
arc: B4 H02E0101
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 V02N0701
arc: C2 H02W0601
arc: C3 V02N0401
arc: C4 N1_V02S0201
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 H02W0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 V02S0601
arc: D5 W1_H02E0201
arc: D6 H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N3_V06N0103 F2
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1100111111000000
word: SLICED.K0.INIT 0000001000010011
word: SLICEB.K1.INIT 0000000100100011
word: SLICEB.K0.INIT 0000001000000111
word: SLICEC.K1.INIT 0000010000010101
word: SLICED.K1.INIT 0001000000010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C23:PLC2
arc: E1_H02E0201 V02N0201
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0601
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 E1_H01W0100
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A5 H02W0701
arc: B0 V02N0301
arc: B2 H00R0000
arc: B4 S1_V02N0501
arc: B5 E1_H02W0301
arc: B6 H02E0101
arc: B7 N1_V02S0501
arc: C0 N1_V02S0601
arc: C1 S1_V02N0401
arc: C2 N1_V01S0100
arc: C3 W1_H02E0401
arc: C4 H02E0601
arc: C5 W1_H02E0601
arc: C6 S1_V02N0201
arc: C7 H02E0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D5 V02N0401
arc: D6 N1_V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F5
arc: E1_H01E0101 F0
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR0 H02E0301
arc: M0 E1_H02W0601
arc: M2 E1_H02W0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: S1_V02S0601 Q4
word: SLICED.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1111110000110000
word: SLICEC.K0.INIT 1010110010101100
word: SLICEC.K1.INIT 0000010010001100
word: SLICEB.K0.INIT 1100110000001111
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R9C24:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 H02W0201
arc: H00R0100 H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H06W0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A3 N1_V02S0501
arc: A4 E1_H02W0501
arc: A5 V02N0301
arc: B0 V00T0000
arc: B1 E1_H02W0101
arc: B2 V02S0301
arc: B4 H02W0301
arc: B6 S1_V02N0501
arc: B7 W1_H02E0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 H00L0000
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 V02S0001
arc: C6 V00T0100
arc: C7 V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 V02S0201
arc: D3 W1_H02E0201
arc: D4 V02N0601
arc: D5 N1_V02S0601
arc: D6 N1_V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H02E0001 F0
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0401 Q6
arc: N3_V06N0003 F3
arc: N3_V06N0203 F7
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: V00T0000 F2
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000001111110011
word: SLICEA.K0.INIT 1111000000110011
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000010010001100
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R9C25:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0003
arc: A1 S1_V02N0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02S0101
arc: A5 V02S0301
arc: A7 H02W0501
arc: B0 V02N0301
arc: B1 Q1
arc: B4 V02S0501
arc: B7 V00B0100
arc: C0 N1_V01S0100
arc: C2 S1_V02N0601
arc: C3 V02N0601
arc: C5 N1_V02S0001
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 V00B0000
arc: D5 H00L0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q6
arc: H01W0100 F0
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 V00T0000
arc: M3 H01W0100
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q3
arc: V01S0100 Q1
word: SLICED.K1.INIT 0000010010001100
word: SLICEB.K0.INIT 1010101000001111
word: SLICEB.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1100110000001111
word: SLICEA.K1.INIT 1100110010101010
word: SLICEC.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1010101000110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C26:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 W1_H02E0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 H02W0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: B0 V00T0000
arc: B2 H01W0100
arc: B4 E1_H02W0301
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 N1_V02S0501
arc: C0 W1_H02E0601
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 V02S0601
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 H02W0401
arc: C7 S1_V02N0001
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 V00T0100
arc: D4 V02N0401
arc: D5 W1_H02E0201
arc: D6 S1_V02N0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q3
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q3
arc: N1_V02N0501 Q7
arc: S1_V02S0101 Q3
arc: V00B0000 F4
arc: V00T0000 F2
arc: V01S0000 Q7
word: SLICED.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111111001010100
word: SLICEA.K1.INIT 1111111111111010
word: SLICEC.K1.INIT 1100110011001000
word: SLICEC.K0.INIT 0000010010001100
word: SLICED.K0.INIT 1100110011001000
word: SLICEB.K0.INIT 0000010000000111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R9C27:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N1_V01S0100
arc: A0 S1_V02N0701
arc: A1 F7
arc: A2 H00L0100
arc: A4 E1_H01W0000
arc: A6 H02E0501
arc: A7 H02E0501
arc: B1 E1_H01W0100
arc: B4 V00B0100
arc: B5 H02E0301
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C1 E1_H02W0401
arc: C2 N1_V02S0401
arc: C4 N1_V02S0001
arc: C5 S1_V02N0001
arc: C6 W1_H02E0401
arc: C7 H02E0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 H01E0101
arc: D2 S1_V02N0201
arc: D3 V01S0100
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: LSR0 V00T0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: S3_V06S0303 F5
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0101010110101010
word: SLICED.K0.INIT 0000001010001010
word: SLICEA.K1.INIT 1111101100000000
word: SLICED.K1.INIT 0000001010001010
word: SLICEC.K0.INIT 0001101100011011
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1100000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1

.tile R9C28:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W3_H06E0303
arc: H00L0100 V02S0101
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 S1_V02N0501
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 W1_H02E0501
arc: A5 S1_V02N0301
arc: A6 W1_H02E0501
arc: A7 E1_H02W0701
arc: B1 N1_V02S0301
arc: B2 H02W0301
arc: B3 H02E0101
arc: B4 V02N0501
arc: B5 H02W0101
arc: B6 V00B0000
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 F4
arc: C3 H02E0601
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: C6 W1_H02E0601
arc: C7 E1_H02W0601
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 E1_H02W0001
arc: D3 F2
arc: D4 V02N0401
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q3
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00B0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: N3_V06N0303 F6
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0000010111110101
word: SLICEC.K0.INIT 0001000010110000
word: SLICEA.K1.INIT 0000110011111100
word: SLICEB.K0.INIT 0101011100000000
word: SLICEB.K1.INIT 1010101100000000
word: SLICED.K0.INIT 0000010010001100
word: SLICED.K1.INIT 0001000100010011
word: SLICEC.K1.INIT 1111000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C29:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02S0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02E0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E1_H01W0100
arc: A1 H02W0501
arc: A3 H02W0501
arc: A5 H02W0501
arc: A7 H02W0501
arc: B1 H02W0301
arc: C1 S1_V02N0401
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D1 V00T0100
arc: D3 S1_V02N0001
arc: D5 S1_V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0101 F3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: S3_V06S0003 F3
arc: W3_H06W0203 Q7
word: SLICEB.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C30:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06N0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V02S0701
arc: A3 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 F7
arc: A7 E1_H02W0701
arc: B0 V02S0301
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 H02W0301
arc: B6 V00B0100
arc: B7 H02W0301
arc: C0 H02W0601
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C3 H02W0401
arc: C4 E1_H02W0601
arc: C5 H02E0401
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 E1_H02W0001
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 V02N0601
arc: D6 W1_H02E0201
arc: D7 H02W0201
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N3_V06N0003 F3
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 1111101100000000
word: SLICED.K1.INIT 0000001010001010
word: SLICEB.K1.INIT 0000001010001010
word: SLICEC.K1.INIT 0000101001011111
word: SLICEA.K1.INIT 0000010000010101
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000010101000101
word: SLICEA.K0.INIT 0010000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C31:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E1_H02W0301
arc: A1 H02E0701
arc: A4 H02W0701
arc: A5 H02W0501
arc: A6 H02W0701
arc: A7 H02W0701
arc: B1 S1_V02N0301
arc: B3 S1_V02N0301
arc: B5 H02E0301
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C1 H00R0100
arc: C3 S1_V02N0601
arc: C4 V02N0001
arc: C5 E1_H02W0401
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 H02E0001
arc: D6 V02N0601
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: V01S0000 Q3
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 0100010001001100
word: SLICED.K1.INIT 0000001000010011
word: SLICEC.K0.INIT 0000101001011111
word: SLICED.K0.INIT 0000001000010011
word: SLICEB.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1100111100000000
word: SLICEA.K1.INIT 0010100010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C32:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 F7
arc: A2 V00B0000
arc: A3 F5
arc: A4 E1_H02W0701
arc: A5 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B4 E1_H02W0101
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 E1_H02W0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 H02W0601
arc: C3 F4
arc: C4 E1_H02W0401
arc: C5 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 S1_V02N0001
arc: D2 F0
arc: D3 N1_V02S0001
arc: D4 N1_V02S0401
arc: D5 H02W0201
arc: D6 H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: V01S0000 F2
arc: V01S0100 F7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000001001100
word: SLICEB.K0.INIT 0010000010101010
word: SLICEC.K1.INIT 0000000000111011
word: SLICEC.K0.INIT 1111010111100101
word: SLICEB.K1.INIT 1111010100000000
word: SLICED.K1.INIT 0000000000110000
word: SLICED.K0.INIT 0000000000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C33:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 N1_V01S0000
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 H02W0701
arc: A6 V02S0301
arc: B3 H02W0101
arc: B6 F3
arc: C1 N1_V02S0401
arc: C2 S1_V02N0401
arc: C3 H02W0401
arc: C6 V00B0100
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: D6 W1_H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0401 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0001 Q0
arc: W1_H02W0701 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 0000000011011111
word: SLICED.K0.INIT 1000110011001100
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000010101010
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111101001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV

.tile R9C34:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 H01E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 N1_V01S0100
arc: V00B0100 H02E0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501
arc: A2 H01E0001
arc: A3 H02W0501
arc: A5 V02S0301
arc: A7 F5
arc: B0 V00B0000
arc: B1 V02S0301
arc: B3 H01W0100
arc: B4 S1_V02N0501
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C3 H00R0100
arc: C4 V00T0000
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 H02E0201
arc: D3 F2
arc: D5 S1_V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: LSR0 H02E0501
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F6
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V01S0100 F3
word: SLICEB.K1.INIT 1010101010101100
word: SLICEC.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 0011000000110000
word: SLICEB.K0.INIT 0000000010101010
word: SLICEC.K1.INIT 0101010100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111001000100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C35:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 H01E0001
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02W0501
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00R0000
arc: A1 H02E0501
arc: A2 F5
arc: A3 F5
arc: A4 H02E0501
arc: A5 F7
arc: A6 H02W0701
arc: A7 H02E0701
arc: B0 H02W0101
arc: B1 E1_H02W0301
arc: B2 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 V00B0100
arc: B6 H02W0301
arc: B7 E1_H02W0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V02N0001
arc: C5 F4
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0201
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 H02E0601
arc: M2 V00B0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: N1_V02N0301 Q3
arc: V00B0000 F6
word: SLICEC.K0.INIT 0000010010001100
word: SLICEC.K1.INIT 0011011100000000
word: SLICED.K1.INIT 0001000100000011
word: SLICED.K0.INIT 0000000100100011
word: SLICEA.K0.INIT 0000000101000101
word: SLICEA.K1.INIT 1100110111101111
word: SLICEB.K0.INIT 1100110011111010
word: SLICEB.K1.INIT 1111111111111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R9C36:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 E1_H02W0301
arc: A0 E1_H02W0501
arc: A1 V01N0101
arc: A4 V02N0101
arc: A5 V02N0301
arc: A6 V02S0101
arc: A7 V02S0101
arc: B0 V01N0001
arc: B1 H00R0100
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C3 E1_H01W0000
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0001
arc: D3 H02E0001
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0101 F0
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: H01W0100 F3
arc: M4 V00T0000
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F3
arc: N1_V02N0101 F1
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q7
arc: N3_V06N0203 Q7
arc: V01S0000 Q7
arc: V01S0100 F3
arc: W1_H02W0401 F6
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F3
arc: W3_H06W0203 Q7
word: SLICEB.K1.INIT 0000000000001111
word: SLICED.K0.INIT 0100010001000101
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000100110001
word: SLICEC.K1.INIT 1100110111111101
word: SLICEA.K1.INIT 0000000100110001
word: SLICEA.K0.INIT 0000000100001011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R9C37:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 E3_H06W0303
arc: H00L0100 V02N0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0601 H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02W0501
arc: A4 H02W0501
arc: A5 V02N0101
arc: A7 H02W0501
arc: B0 H02E0301
arc: B1 E1_H01W0100
arc: B2 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 E1_H02W0301
arc: B7 H02W0101
arc: C0 F4
arc: C1 H02W0401
arc: C2 H00L0100
arc: C4 V00T0100
arc: C5 V00B0100
arc: C7 V00T0100
arc: D0 W1_H02E0201
arc: D1 F2
arc: D2 V02N0201
arc: D4 H02W0201
arc: D5 V00B0000
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: W1_H02W0101 F1
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0000001010100010
word: SLICEC.K1.INIT 0001000011010000
word: SLICEA.K0.INIT 1000100010001100
word: SLICEC.K0.INIT 0000001000000111
word: SLICEB.K0.INIT 0000010010001100
word: SLICEA.K1.INIT 0100010001001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C38:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 E1_H02W0401
arc: A4 F5
arc: A5 E1_H02W0501
arc: A7 E1_H02W0501
arc: B4 W1_H02E0301
arc: B5 H02W0301
arc: B7 H02W0301
arc: C4 V00B0100
arc: C5 V02N0201
arc: C7 H02E0401
arc: D4 H00R0100
arc: D5 V02N0601
arc: D7 V02N0401
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F4
word: SLICEC.K1.INIT 0000100001001100
word: SLICEC.K0.INIT 1100000011000100
word: SLICED.K1.INIT 0000000100100011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02E0701
arc: N1_V02N0001 E3_H06W0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A2 F7
arc: A3 E1_H02W0501
arc: A7 H02W0501
arc: B0 F3
arc: B2 H00R0100
arc: B3 H00R0100
arc: B7 H02W0301
arc: C0 H02E0601
arc: C2 E1_H01W0000
arc: C3 W1_H02E0601
arc: C7 V02N0001
arc: D0 F2
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 1010100000001000
word: SLICEB.K1.INIT 1111101111001000
word: SLICEB.K0.INIT 1111101111001000
word: SLICED.K1.INIT 0000000101000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C3:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: V00B0100 H02W0501
arc: CLK0 G_HPBX0100
arc: E3_H06E0003 Q3
arc: H00R0000 Q4
arc: M3 H00R0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C40:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A4 E1_H02W0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C4 V02N0201
arc: D0 V02N0001
arc: D1 V02N0001
arc: D4 V02N0401
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0000
arc: V00B0000 F4
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0011101101111111
word: SLICEA.K1.INIT 0000100001001100
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R9C41:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 H02W0701
arc: H01W0100 E3_H06W0303
arc: S3_V06S0103 H06E0103
arc: V00T0000 W1_H02E0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A1 H02W0501
arc: A3 F7
arc: A5 H02W0501
arc: A7 H02W0501
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B3 H00R0100
arc: B6 F3
arc: B7 W1_H02E0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 N1_V01N0001
arc: C5 V02N0201
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D3 H02W0201
arc: D5 E1_H02W0001
arc: D6 H02W0001
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0100
arc: N1_V01N0001 F0
arc: V00B0100 F5
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 0011011110111111
word: SLICEA.K1.INIT 0000010010001100
word: SLICEB.K1.INIT 1111110010111000
word: SLICED.K1.INIT 0000000101000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C42:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H06E0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A1 H00L0100
arc: A4 E1_H02W0501
arc: A6 V02N0101
arc: A7 H00R0000
arc: B0 E1_H02W0301
arc: B1 V01N0001
arc: B4 E1_H02W0301
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C4 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 V02N0001
arc: D0 H00R0000
arc: D1 V02N0201
arc: D4 V02N0601
arc: D6 V02N0401
arc: D7 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F6
arc: N1_V01N0101 F7
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
word: SLICEC.K0.INIT 0100000001001100
word: SLICED.K0.INIT 0000010011000100
word: SLICED.K1.INIT 0000010010001100
word: SLICEA.K1.INIT 0000001000000111
word: SLICEA.K0.INIT 0000000001000111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R9C43:PLC2
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R9C44:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 V01N0101
arc: A4 V02N0301
arc: B4 E1_H02W0101
arc: C4 E1_H02W0601
arc: D4 V02N0401
arc: F4 F4_SLICE
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000100110001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C45:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 E3_H06W0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R9C46:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0701 V01N0101
arc: V00T0100 W1_H02E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H02W0501
arc: A0 E1_H02W0701
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 N1_V01N0101
arc: B0 E1_H02W0101
arc: B2 V02N0301
arc: B3 Q3
arc: C0 E1_H02W0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0401
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02W0001
arc: E1_H01E0001 Q4
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q4
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: V00B0000 F4
arc: V01S0100 Q3
arc: W1_H02W0001 F0
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q4
word: SLICEB.K0.INIT 0011011110111111
word: SLICEB.K1.INIT 0000010010001100
word: SLICEA.K0.INIT 1111110110101000
word: SLICEC.K0.INIT 1111010110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R9C47:PLC2
arc: S1_V02S0401 N1_V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H02W0701
arc: A4 H02W0701
arc: A5 E1_H02W0501
arc: B0 H02E0301
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B4 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 E1_H02W0601
arc: C4 V00T0000
arc: C5 H02E0601
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 F0
arc: D4 E1_H02W0001
arc: D5 V02N0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: M0 V00B0100
arc: V00B0100 F5
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0011011110111111
word: SLICEA.K1.INIT 0000010010001100
word: SLICEB.K0.INIT 1111110110101000
word: SLICEC.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 0000010100000111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C48:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 E3_H06W0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H06E0203
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A4 V00B0000
arc: A5 V00B0000
arc: B4 W1_H02E0101
arc: C4 E1_H02W0601
arc: C5 H02W0401
arc: D4 V02N0601
arc: D5 E1_H02W0201
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: W1_H02W0501 F5
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000001010001010
word: SLICEC.K1.INIT 0000010110101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R9C49:PLC2
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203

.tile R9C4:PLC2
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02W0301
arc: S1_V02S0401 H01E0001
arc: CLK0 G_HPBX0100
arc: H01W0100 Q0
arc: M0 V00B0000
arc: M2 H02W0601
arc: M3 H01W0100
arc: M5 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: W1_H02W0501 Q5
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C50:PLC2
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0501

.tile R9C51:PLC2
arc: E1_H02E0201 V02N0201
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V01N0101

.tile R9C52:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: B0 H02W0301
arc: B1 H02W0301
arc: B5 H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C5 V02N0201
arc: D0 V02N0001
arc: D1 V02N0001
arc: D5 H02W0001
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: V00B0100 F5
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0000110000111111
word: SLICEA.K0.INIT 0000000101000101
word: SLICEA.K1.INIT 1010101111101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C53:PLC2
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 H02E0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V01N0001
arc: W3_H06W0303 E3_H06W0303
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 V01N0101
arc: A3 V02N0501
arc: A5 H02E0701
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 H02E0301
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 H02W0601
arc: C7 E1_H02W0401
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 W1_H02E0201
arc: D3 E1_H02W0001
arc: D5 V02N0401
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: M0 V00T0100
arc: W1_H02W0201 F2
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000100000101010
word: SLICEB.K1.INIT 0001000011010000
word: SLICEB.K0.INIT 0000000100001101
word: SLICEC.K1.INIT 0000001000010011
word: SLICEA.K0.INIT 0000010000010101
word: SLICEA.K1.INIT 1010111010111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C54:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: D0 H02W0201
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: M0 E1_H02W0601
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000001000010011
word: SLICEA.K1.INIT 1100111011011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R9C55:PLC2
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0701
arc: A2 H02E0701
arc: A5 H02E0501
arc: B0 H02E0301
arc: B5 H02W0101
arc: C0 E1_H02W0601
arc: C1 V02N0601
arc: C2 V02N0401
arc: C5 H02E0601
arc: D0 V02N0001
arc: D1 H02W0201
arc: D2 E1_H02W0001
arc: D5 E1_H02W0201
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: W1_H02W0301 F1
arc: W3_H06W0003 F0
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000100001001100
word: SLICEC.K1.INIT 0010000000101010
word: SLICEA.K1.INIT 0000101001011111
word: SLICEB.K0.INIT 0000101001011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R9C56:PLC2
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N1_V02S0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000

.tile R9C57:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A4 H02W0701
arc: A7 H02W0701
arc: B4 H02W0301
arc: B7 H02W0301
arc: C4 E1_H02W0401
arc: C7 V02N0001
arc: D4 V02N0401
arc: D7 H02W0001
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000010000010101
word: SLICED.K1.INIT 0000000101000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C58:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R9C59:PLC2
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W3_H06W0303 E1_H01W0100

.tile R9C5:PLC2
arc: S1_V02S0001 E3_H06W0003
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0001
arc: W1_H02W0601 N1_V01S0000
arc: CLK0 G_HPBX0100
arc: E1_H02E0201 Q0
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: M0 V00B0100
arc: M1 V01S0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q5
arc: V01S0100 Q6
arc: W1_H02W0301 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C60:PLC2
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 H06E0303
arc: W1_H02W0101 V02N0101
arc: W3_H06W0203 E3_H06W0203
arc: A2 W1_H02E0701
arc: A5 W1_H02E0701
arc: A7 W1_H02E0701
arc: B2 W1_H02E0301
arc: B7 W1_H02E0301
arc: C2 E1_H02W0601
arc: C5 E1_H02W0401
arc: C7 V01N0101
arc: D2 V02N0201
arc: D5 V01N0001
arc: D7 E1_H02W0201
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0000100001001100
word: SLICED.K1.INIT 0000010010001100
word: SLICEC.K1.INIT 0000101001011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R9C61:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R9C62:PLC2
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001

.tile R9C63:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 N1_V02S0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R9C64:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: A2 E1_H02W0501
arc: A3 E1_H01E0001
arc: A7 H02E0501
arc: B2 H01W0100
arc: B3 H01W0100
arc: B7 E1_H02W0301
arc: C2 H02E0401
arc: C3 E1_H02W0401
arc: C7 V02N0001
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D7 V02N0601
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0000010010001100
word: SLICEB.K0.INIT 0000010011000100
word: SLICED.K1.INIT 0000001000010011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R9C66:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: A4 W1_H02E0701
arc: B4 W1_H02E0101
arc: C4 V02N0201
arc: D4 V02N0601
arc: F4 F4_SLICE
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000010010001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C67:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R9C68:PLC2
arc: W1_H02W0201 V02N0201

.tile R9C69:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: A1 H02W0701
arc: A4 H02W0501
arc: A6 H02W0501
arc: B1 E1_H01W0100
arc: B4 H02W0101
arc: B6 H02W0101
arc: C1 V02N0601
arc: C4 V02N0001
arc: C6 V01N0101
arc: D1 V02N0201
arc: D4 E1_H02W0201
arc: D6 V02N0401
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 0000001010001010
word: SLICED.K0.INIT 0000010010001100
word: SLICEC.K0.INIT 0000010010001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C6:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 N1_V02S0301
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: CLK0 G_HPBX0100
arc: H00R0100 Q7
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M5 V01S0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 Q0
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: V01S0000 Q2
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C70:PLC2
arc: H01W0100 W3_H06E0303
arc: S1_V02S0301 H02E0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203

.tile R9C71:PLC2
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0201 V02N0201

.tile R9C72:PLC2
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H06E0003

.tile R9C73:PLC2
arc: W3_H06W0103 V01N0101

.tile R9C74:PLC2
arc: S1_V02S0401 N1_V02S0401

.tile R9C75:PLC2
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203

.tile R9C7:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00L0100 E1_H02W0301
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: W1_H02W0001 V06S0003
arc: CLK0 G_HPBX0100
arc: E1_H02E0601 Q6
arc: H00R0100 Q7
arc: H01W0100 Q2
arc: M1 H00R0100
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: V00T0100 Q3
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C8:PLC2
arc: E3_H06E0003 V01N0001
arc: H00R0000 N1_V02S0601
arc: V00B0100 N1_V02S0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q7
arc: H00R0100 Q5
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 Q6
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C9:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0601 H06W0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W3_H06W0003 E3_H06W0003
arc: A3 V02S0701
arc: B0 E1_H02W0101
arc: B2 E1_H02W0101
arc: C1 V02S0601
arc: C3 V02S0601
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D3 N1_V01S0000
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: H00R0100 Q7
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0100 Q3
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1111111101010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile TAP_R10C13:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R10C31:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R10C51:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R10C78:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R11C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R11C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R12C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R13C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R14C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R15C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R16C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R17C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R18C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R19C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R20C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R21C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R2C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R2C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R30C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R34C13:TAP_DRIVE_CIB
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R34C31:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R34C51:TAP_DRIVE_CIB
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R35C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R37C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C31:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R53C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R56C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R5C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R60C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100

.tile TAP_R65C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R67C13:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R6C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R7C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R8C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C13:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0100 G_VPTX0100
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R9C51:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.bram_init 3
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 4
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 5
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 6
01c 01c 01f 01f 01d 01f 01c 01e
01e 01d 01c 01d 01c 01c 01f 01f
01e 01f 01e 01e 01e 01f 01c 01c
01e 01e 01d 01f 01e 01c 01f 01d
01c 01e 01e 01f 01c 01c 01f 01c
01f 01c 01e 01f 01c 01c 01c 01e
022 022 021 021 022 020 022 021
021 023 023 020 021 020 022 020
022 021 022 022 023 021 020 022
023 020 022 022 022 020 021 020
020 022 022 021 020 022 022 022
023 021 022 022 023 020 020 022
022 021 022 023 022 020 022 021
022 020 022 020 023 020 020 023
023 020 021 022 021 020 020 022
020 022 023 020 020 022 022 022
020 020 022 020 021 020 020 021
022 020 022 021 021 020 023 022
022 021 023 020 021 022 022 023
023 020 020 023 020 022 020 023
020 021 021 020 020 020 023 022
023 022 020 023 020 022 020 023
1c0 009 001 004 1c0 008 001 004
0c3 008 001 006 0c2 008 000 005
00d 002 001 000 003 002 000 000
003 000 002 002 000 001 002 002
000 000 002 000 001 000 000 001
002 000 002 001 001 000 003 002
002 001 003 000 001 002 002 003
003 000 000 003 000 002 000 003
000 001 001 000 000 000 003 002
003 002 000 003 000 002 000 003
000 001 001 000 000 000 000 003
003 000 000 003 003 000 000 003
001 000 000 000 001 001 000 001
001 000 000 000 002 002 001 000
000 000 000 001 000 001 003 000
001 000 002 002 003 002 001 003
003 003 003 003 001 003 002 000
001 001 000 001 003 000 003 002
003 001 003 003 000 001 003 001
003 003 002 002 000 003 001 000
000 001 003 001 002 002 003 000
000 000 000 000 002 003 002 000
000 001 003 001 002 001 003 000
003 002 003 002 002 000 000 000
001 003 000 000 000 003 000 000
003 000 001 001 003 000 001 001
003 000 000 001 001 001 002 000
000 000 002 000 000 003 001 000
003 001 001 001 003 000 003 001
000 000 000 003 002 002 002 003
003 000 002 002 003 000 002 000
003 000 000 000 003 000 003 002
003 002 000 001 000 002 003 001
002 002 003 001 002 001 003 000
000 001 001 000 001 000 000 000
000 003 000 000 002 000 001 002
000 000 002 000 003 002 003 002
000 000 002 000 000 000 002 000
003 002 001 002 002 001 003 000
000 002 002 003 001 000 002 003
002 003 003 000 000 001 001 002
003 000 002 002 000 002 003 002
000 003 002 003 002 001 002 000
002 002 001 000 003 003 000 003
000 000 002 001 000 002 002 000
001 000 002 003 003 000 000 000
003 000 002 003 003 000 001 000
001 002 000 002 003 000 001 002
002 002 002 001 000 001 003 002
000 000 003 000 003 002 000 000
001 003 001 001 000 001 000 001
001 001 002 000 003 000 003 002
002 003 003 003 002 003 003 003
002 000 000 000 003 002 000 003
002 000 000 000 000 003 000 003
002 003 000 000 000 003 001 002
000 002 002 000 001 003 002 002
000 002 003 001 002 002 002 000
003 000 000 000 002 003 003 000
000 001 001 000 002 003 003 002
003 003 002 002 000 000 002 000
000 002 000 000 000 003 001 002
001 003 003 001 002 002 000 000
002 002 002 000 003 000 001 003
003 000 001 001 003 000 000 001
000 001 002 000 001 000 003 002
000 001 003 002 001 002 000 000
002 000 003 000 001 002 003 002
000 003 001 000 001 003 000 003
003 000 002 001 001 000 002 000
002 000 001 002 002 001 001 003
003 000 000 001 002 000 000 000
002 001 001 002 002 000 002 000
002 002 003 001 002 003 001 001
000 003 003 002 002 001 002 000
000 000 002 000 000 000 002 003
001 000 003 002 002 003 000 002
000 000 002 003 000 002 000 001
000 003 002 001 002 000 003 000
003 002 003 003 002 001 000 001
002 002 000 002 000 001 002 000
000 000 002 002 000 000 002 000
002 001 003 002 000 001 001 002
001 000 000 001 002 000 002 000
000 001 003 000 003 002 000 003
000 001 000 000 002 000 002 000
000 001 003 000 002 003 001 002
002 001 000 001 000 001 001 002
001 002 001 002 002 003 001 003
002 001 002 002 002 000 003 000
000 003 003 002 000 000 003 002
003 002 000 000 000 000 003 002
000 002 001 000 002 000 003 000
001 001 000 000 002 000 000 001
001 002 002 000 000 000 002 000
002 002 001 000 001 002 003 002
000 000 003 000 000 002 003 002
000 000 003 000 001 002 000 000
003 000 002 002 002 001 000 002
002 001 001 002 000 003 000 000
003 002 002 003 002 000 001 000
000 001 003 000 000 003 003 000
003 002 002 000 003 000 002 002
001 001 000 000 001 003 000 000
000 002 002 002 001 001 000 003
002 001 001 001 002 000 001 001
003 000 000 000 002 000 003 001
002 003 000 001 001 003 003 000
002 002 001 002 002 002 000 002
003 003 002 002 002 002 003 000
000 002 002 002 000 000 002 001
001 001 002 000 002 000 002 001
003 002 002 000 002 001 002 002
001 000 000 000 002 001 002 002
002 002 001 003 000 000 001 001
000 000 001 000 000 002 002 002
002 000 002 001 003 001 000 003
000 000 002 001 001 000 000 000
002 001 002 002 000 000 000 000
000 000 001 001 001 001 001 000
001 001 001 001 001 001 000 000
000 000 000 000 001 001 001 001
001 000 000 001 000 000 000 000
001 001 001 001 001 001 000 000
001 000 000 001 001 001 001 000
000 001 000 000 001 001 001 001
001 001 001 000 000 001 000 000
000 000 000 000 001 000 000 000
003 000 000 000 003 000 000 000
001 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
001 000 000 000 003 000 000 000
001 000 000 000 003 000 000 000
003 000 000 000 001 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
003 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
003 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
003 000 000 000 002 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 002 000 000 000
003 000 000 000 002 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 003 000 000 000
001 000 000 000 001 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 001 000 000 000
001 000 000 000 000 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 000 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 002 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
000 000 000 000 003 000 000 000
000 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
002 000 000 000 002 000 000 000
002 000 000 000 002 000 000 000
002 000 000 000 000 000 000 000
000 000 000 000 002 000 000 000
002 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
003 000 000 000 002 000 000 000
001 000 000 000 001 000 000 000
001 000 000 000 001 000 000 000
002 000 000 000 003 000 000 000
002 000 000 000 003 000 000 000
002 000 000 000 000 000 000 000
000 000 000 000 002 000 000 000
003 000 000 000 003 000 000 000
001 000 000 000 003 000 000 000
001 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
003 000 000 000 003 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 7
01d 00c 17c 104 1fd 12c 154 020
090 028 09b 0ac 01e 008 17c 104
1fd 124 116 0b8 09d 0b2 01f 008
1b1 0b8 11e 1a0 03e 004 009 130
1b6 0a8 09c 0b2 038 008 011 01e
014 03a 09c 098 018 008 1b6 0ac
0f1 0bc 118 13e 139 006 191 036
11f 1e8 1b4 001 11d 0dc 139 006
110 032 19f 037 0bb 007 19c 1b2
0b9 006 1b1 03c 19f 030 0b0 001
0a9 06a 192 030 04c 07a 198 038
1b6 004 19d 1b2 1b2 002 0ae 07a
013 037 19e 0b8 0bd 004 19b 0af
0be 000 19b 0b7 0bf 000 19f 128
1b4 002 069 1ce 1cd 09c 0b6 0a2
109 1fc 1c8 0be 0b1 0be 049 1fe
1bf 038 000 001 1ed 0bc 19d 1b4
138 002 09a 0b8 1aa 00c 10f 0ff
09d 0b6 1a9 00e 16c 07a 099 092
1af 008 08a 031 09c 01a 0ba 180
02a 02c 11e 032 01e 012 0eb 00b
10e 0e8 089 03a 099 01c 0ab 183
02e 028 11b 073 01f 000 11f 0d8
136 000 11e 0cc 1bd 002 008 02a
11c 03a 0b1 004 08c 07c 198 1a8
186 000 014 004 02d 028 010 000
1bd 039 007 000 1eb 0ba 19d 1b2
13f 000 09f 0b0 1a8 00d 10f 0f0
09d 0bc 1ab 00d 16f 078 09e 095
1ac 00a 088 036 09e 01b 0b3 183
04f 028 11c 061 018 020 0ec 00d
108 0e8 08c 038 099 01a 0af 180
04d 02c 11c 024 01d 024 19c 128
030 000 19b 11c 12e 000 00d 14c
11e 06a 01c 012 1cc 0aa 198 1a8
0a9 076 02c 02a 014 000 118 0b8
01e 004 049 02c 198 1ae 1a9 076
1e9 0ae 017 000 11b 0d9 0bd 1f4
119 04e 0a8 1f2 11f 0b7 1b2 006
1cc 0aa 199 1ae 1a9 074 18f 1f8
11f 109 039 1f2 00a 028 11c 14a
130 1f0 016 004 09d 0ba 02a 00a
09e 1ba 1bb 1ff 09e 0b8 02d 004
09b 037 0be 000 09b 0b7 0bf 000
09f 1b0 134 1fa 09c 0bc 0a9 00c
0a9 07e 1e8 00e 099 0b6 1a9 006
0cf 030 098 031 03d 044 09d 01c
100 07a 11a 078 01a 054 11f 06f
005 026 129 0ae 11c 03a 131 052
1bf 018 002 001 19c 11a 13a 000
1ea 0bc 11e 012 1b6 012 1cb 03b
09f 038 139 042 089 07c 19b 0bb
1b7 000 19b 0b3 137 000 19f 1b0
086 000 19d 0bf 11c 000 0c9 075
0ad 078 008 038 0ed 141 1cf 090
19b 03a 015 002 19f 0b8 19f 000
009 02d 11c 034 0b1 000 09e 028
139 056 19f 0a8 11d 004 0ae 068
19d 1aa 107 000 04d 07f 18d 1f8
0d4 02a 070 038 199 1ae 104 002
1ac 010 0e8 068 19e 13c 0a9 004
191 038 09e 1b0 1b9 006 089 036
099 1b6 1bf 000 08f 030 11d 0c4
031 006 069 01a 16f 107 0ae 07e
0c9 15e 0ac 01a 028 03a 08f 038
09b 0b1 0bd 002 11a 0b8 034 1f6
028 038 00e 03c 04e 142 1ba 032
003 007 19e 1a8 1ad 074 09b 03f
186 078 19b 0bf 1b7 070 0f7 038
0ec 07a 09c 0ac 1a9 00c 0c8 06e
011 006 029 03e 00f 038 00e 1f8
09d 03c 181 07e 0c9 1fa 09e 008
00e 1ec 0c7 02f 0a3 02e 061 00e
084 00a 098 03a 18f 008 008 0d8
0a5 03a 0c2 038 066 01c 085 01a
09a 0ba 03e 00a 00b 01f 1f6 030
09d 0bc 0bb 007 1b6 020 173 007
09f 0b0 0bf 008 196 010 1ec 01c
055 02f 09f 018 00a 1fd 057 038
055 01c 083 03d 01f 110 03d 004
18f 0bd 077 030 09d 094 097 00d
19f 130 0b1 005 083 05f 11e 0b0
19e 1f3 09b 03f 0b7 000 074 02d
098 0b0 0bc 00d 170 000 04c 010
108 033 189 1be 09f 038 038 040
1f0 0b3 099 03c 100 07c 11c 050
0b8 090 119 0cc 083 010 112 028
095 031 09e 0b8 1ac 005 088 078
195 035 06d 078 12e 00c 0f4 032
19e 1bd 185 000 048 070 08d 07d
09f 1b0 1bb 002 0ad 072 09f 1b0
1bf 000 08e 02d 11d 054 1b7 052
08d 03c 1ea 100 12d 0ba 11f 008
1b6 074 195 030 1ba 038 041 006
00d 02e 0ef 070 099 03e 104 02e
198 030 0bd 004 09a 090 0b1 002
197 030 1e9 056 00d 03b 01d 118
029 002 02c 02a 08c 02c 198 138
1be 004 118 0d6 190 1f6 099 0ae
111 006 00f 170 0d3 0a8 0a5 00c
1b1 004 011 032 19f 1bf 182 005
0a9 07e 04c 17a 009 032 00f 030
1ef 140 0d2 0aa 042 008 098 02e
000 010 0aa 06c 19e 0aa 1ab 002
04f 01a 04b 07b 00e 028 119 0d4
193 003 116 028 19b 0ab 1b6 000
19b 0a8 0ac 002 04d 068 176 002
029 02c 050 02e 198 02e 119 006
199 0b6 0b7 000 087 008 1ad 1fc
111 03e 091 032 196 028 0ee 074
04f 077 06c 075 009 136 0ec 0d2
029 03a 0ef 1b8 099 030 185 07a
0ea 030 12e 01c 0f2 02a 04e 07a
10b 0da 1bb 037 003 010 08f 07a
09d 0b4 0bb 007 09b 028 183 07f
11e 0d0 033 010 02c 032 00c 030
118 038 1b0 002 1ba 030 006 0fc
068 018 1e8 0b0 1ed 074 10b 0f2
136 034 0f1 036 12a 014 08d 074
09f 0af 1b8 00d 0ad 06c 098 008
008 010 014 002 00a 034 14f 1bf
009 035 1e9 1bc 09d 0b4 1b8 006
118 0f8 1b7 1e7 1bb 03d 001 004
19c 1ba 038 076 198 0b0 03f 077
1cd 1bd 09c 036 180 078 109 1bc
119 074 02b 013 11c 018 02e 023
171 034 154 02a 1e8 0a8 0ad 014
02b 037 11e 1c0 1b6 000 11a 0b0
006 004 031 030 032 030 119 164
1b7 1f3 00f 02f 11f 124 02e 007
08f 068 0aa 06d 02b 010 029 014
1a9 1d5 013 000 035 014 04d 1fd
174 02a 014 012 19b 02d 100 000
11e 03f 181 006 198 02e 181 006
009 1bc 199 02c 183 004 030 011
12c 1fb 19d 02c 104 004 010 013
033 017 11e 038 02a 003 11b 04b
02b 000 0e8 1b9 170 028 010 011
198 028 180 000 11d 0da 02b 1f0
19c 02c 104 004 08c 1fc 198 028
180 000 015 010 00e 002 001 006
06b 054 043 128 161 164 17f 100
0a5 14a 176 1c8 08d 0b0 10f 068
052 004 001 000 047 128 164 164
178 100 12e 124 069 054 004 006
018 1c8 119 166 129 19e 104 129
1ac 164 100 1a0 14e 16c 12f 107
129 1ac 161 106 149 172 19c 1a6
190 128 1a7 100 12d 1ab 068 052
002 000 000 002 100 018 002 004
013 013 006 000 011 014 005 001
0e4 018 005 001 016 010 004 005
010 010 007 004 015 010 006 002
017 014 001 004 015 010 006 002
011 014 004 006 010 010 001 006
161 019 004 004 010 010 006 004
187 01f 004 004 011 016 000 002
014 016 000 000 060 019 000 000
110 020 000 000 150 018 002 004
152 01c 005 002 153 01b 006 000
151 01c 001 001 154 018 001 001
156 018 000 001 150 018 003 004
151 018 007 002 155 01b 004 000
151 01c 004 002 150 01c 004 002
151 01a 007 000 156 01a 001 002
155 01a 000 000 152 018 004 004
151 018 000 000 151 019 003 000
157 01a 001 006 153 018 003 000
150 01d 000 002 150 01e 002 003
153 01b 007 000 150 019 000 000
150 019 000 000 150 018 001 002
157 018 004 004 154 01c 001 004
084 020 000 000 155 01c 007 002
021 026 003 000 156 018 001 004
196 01a 004 004 150 018 006 004
151 01c 004 006 150 018 001 006
151 01e 005 001 154 01c 000 000
156 01c 007 007 157 01c 001 006
141 01a 004 006 150 018 002 001
150 01a 002 000 150 01a 000 000
152 01c 003 003 153 018 001 004
0e1 019 004 000 085 039 003 000
1a0 011 000 000 1a7 014 005 000
1a6 012 007 004 1a1 014 005 000
1a3 012 001 004 1a4 016 000 000
1a1 016 000 001 1a4 014 000 000
1a6 014 007 007 1a3 014 001 006
1a0 012 004 006 1a0 010 002 000
1a1 011 002 000 1a2 014 002 004
1a0 015 001 000 1a0 010 001 001
1a7 010 003 002 1a1 012 007 000
1a3 010 005 005 1a4 012 005 000
1a7 010 005 006 1a7 010 001 006
1a4 012 001 002 1a7 010 005 004
1a7 010 005 003 1a5 010 001 006
1a4 012 004 006 040 048 001 000
1a7 010 000 002 1a4 014 000 000
1a6 014 001 006 106 049 004 004
040 038 006 004 027 04f 002 004
1a1 016 000 002 1a4 016 000 000
1a7 011 005 002 1a1 012 002 000
1a0 016 000 000 1a2 014 003 003
1a6 010 001 004 1a5 011 004 000
1a5 011 006 000 1a4 015 000 000
1a7 014 005 000 1a6 012 007 004
1a1 014 005 000 1a6 012 001 004
1a4 016 000 000 1a1 016 005 001
144 024 000 000 1a6 014 007 007
1a5 017 001 006 1a0 012 004 006
1a0 010 002 001 1a0 012 004 000
1a5 012 002 000 1a2 014 003 003
1a6 010 001 004 1e5 091 004 000
1a1 011 006 000 084 02d 000 000
1c3 024 001 000 1b7 09a 003 004
031 09c 000 004 003 09d 007 007
1a6 017 006 003 1c3 027 007 000
1a4 015 000 000 1a4 015 000 000
1a4 010 000 003 1a5 016 007 000
1a0 010 000 003 160 034 000 002
1c0 030 004 004 1a1 016 004 002
1a4 010 000 000 083 054 007 000
1a3 013 006 000 183 03f 005 000
1a1 010 006 002 1a1 014 005 004
086 09a 001 001 167 0a0 001 004
097 0b2 001 004 165 0a4 001 005
1b5 0a8 000 000 165 0a5 007 000
0a3 08a 005 002 0a7 088 007 000
162 0a5 000 002 165 0a4 007 002
0b5 020 004 000 191 0ae 007 000
0b1 026 005 004 084 0a8 005 002
0b7 020 005 004 1b4 0a0 005 002
1b7 0a0 006 004 0b5 027 006 000
0b1 026 005 000 134 048 001 006
054 04e 000 000 051 04e 004 002
054 04c 000 000 076 034 001 004
000 056 001 006 002 051 005 004
001 056 002 002 007 057 002 007
0c4 08a 001 006 091 0ac 003 001
0c6 08a 002 000 153 0aa 000 006
0c0 088 007 002 0d2 0a4 004 002
0d3 0a3 007 000 0c0 08c 003 003
0f7 0a8 003 003 1d2 048 003 000
124 0a2 005 000 1d7 04a 001 004
0b0 0a6 000 006 1d1 04e 004 001
0b5 08c 001 006 0b2 08a 007 007
1d1 04f 004 002 1d1 04c 003 002
005 009 010 012 018 018 01a 018
027 022 022 024 024 022 020 022
02b 02b 02c 028 028 02c 02b 02b
02c 028 02b 02b 02a 028 02f 028
032 030 031 033 037 030 036 030
036 034 031 036 030 034 035 032
030 032 034 030 030 032 036 034
035 034 037 037 037 037 035 034
03d 03c 038 03a 039 03e 03f 03f
039 03f 03d 03c 03d 03c 038 03a

.bram_init 8
0ab 160 140 020 16b 173 13f 060
006 025 03b 0c5 17f 000 1de 0e0
131 14b 15f 001 131 179 134 00b
13f 171 16c 00b 1d8 0c4 130 14c
13c 006 136 177 07f 010 1e9 003
020 051 139 17b 071 010 018 030
063 055 16f 0a0 1aa 089 1e9 028
0fb 009 109 1b0 0a0 050 0a6 069
12d 050 0f3 108 0fc 014 028 054
0a9 045 060 050 0f3 00c 109 1d4
029 061 020 050 13c 168 043 018
091 0ec 123 07c 023 07c 12e 021
032 183 06a 008 1a2 16c 032 144
06c 003 032 1ac 069 064 1d5 174
02e 051 1ec 0a3 133 074 064 000
1e9 055 160 080 1ec 048 1ac 064
0f6 004 106 17f 0ae 050 0a9 049
126 05f 02e 040 016 00f 0f6 101
0ff 1c1 0a9 024 029 058 023 058
0f3 00c 103 18c 121 06c 02e 051
092 0c3 02a 028 122 07c 032 194
144 000 124 078 1a7 143 032 14c
149 004 033 194 04e 021 1d8 143
022 074 054 0f0 024 108 12c 144
02e 144 1e6 057 16c 050 135 014
011 029 026 007 17c 070 006 017
136 170 16f 001 01c 150 131 17b
15b 0e0 010 070 05b 173 19f 170
1a6 165 19b 175 19f 140 09e 1f0
01a 07b 099 0a8 013 071 03d 110
163 0cd 13f 170 06b 109 13d 170
17b 005 0ef 070 13b 15e 16b 000
0a9 165 140 020 163 17c 139 064
009 021 030 1c0 17c 0a8 133 048
053 001 05d 020 131 17c 073 01c
1e3 00c 02e 051 136 172 07a 018
012 03c 063 054 161 0a3 1a2 08c
1e9 024 0f2 004 10e 0c1 0a0 052
0ac 064 124 050 0f9 10d 0f0 120
02c 058 0a5 044 066 054 0f6 00f
10d 0d0 029 069 026 05f 13d 170
046 01f 096 0f0 127 061 029 074
129 028 033 188 073 00c 1a1 17c
033 14c 07e 001 036 132 07a 128
1d2 16c 023 054 11c 0f0 1ec 058
16c 0a3 162 08c 1e9 044 1a2 064
0fe 001 10c 082 0ab 054 0a4 040
12c 058 02c 044 015 004 0f6 104
0f6 0df 0ad 020 029 059 026 05f
0fd 000 106 09f 126 070 02f 051
093 0c8 02d 024 129 061 030 190
14d 008 127 07b 1a7 141 039 149
147 00b 03f 131 049 0e9 1de 14b
02f 061 139 079 16d 00b 19f 171
171 07b 006 01e 13d 171 16c 006
016 15f 13f 170 159 0eb 010 071
159 1fb 1d1 0e0 138 170 160 006
133 16d 15f 000 131 150 150 007
131 179 130 008 133 049 179 000
130 170 076 011 1ef 000 02b 053
13c 170 079 01b 011 030 12b 05b
13b 140 13d 008 1a8 0a4 1ec 04b
12b 020 0f0 000 10b 1fb 0af 050
0a6 085 02b 055 0ff 100 0fe 050
0ad 06b 02b 058 12a 054 0fb 009
109 010 12b 065 02a 050 13d 178
043 01d 09a 0f0 02b 021 129 070
033 185 17a 000 1ab 179 039 140
173 00c 03b 1a6 07b 040 1d3 12c
029 05d 150 0f0 1e3 05c 169 0a4
1a9 089 1e0 020 0fc 008 102 1b8
0a3 05d 0a3 06c 023 05c 02e 041
012 001 0fa 108 0f2 01c 0a4 044
020 053 129 054 0f2 00c 102 1d8
02e 061 02c 051 09b 0c4 125 074
024 070 121 02d 030 180 144 008
1ae 144 03f 144 140 005 036 1b7
04c 000 1d3 179 026 027 15c 0c0
136 027 12d 000 05f 151 199 124
1a3 17d 1db 170 19c 174 1a3 148
153 17d 193 16c 1a3 17c 11e 1d1
19a 141 19a 1f8 032 0ac 154 184
01e 073 039 1c4 162 028 135 174
06e 101 134 171 170 005 0ec 070
0d4 070 136 154 164 008 138 075
071 1b5 0a6 177 188 030 13f 024
003 029 1e6 177 038 140 176 027
13d 170 037 001 13a 174 17b 000
138 164 160 005 158 0f0 01c 028
151 1b1 170 070 00c 010 13b 17e
166 000 013 17c 134 178 17a 0e8
014 073 19a 178 131 021 020 000
139 174 164 008 139 163 062 008
1da 0e8 131 17d 160 000 1ea 023
132 178 059 004 1e1 04d 130 170
068 013 131 15d 150 000 13b 170
038 000 1e3 000 13d 040 176 007
028 050 02c 056 133 179 069 015
010 030 16a 0e9 1a6 0ce 16d 0a0
1ec 060 0f4 000 109 0dd 0a0 050
0a3 041 129 050 0f1 109 0fe 137
0a6 08e 02e 059 02d 05e 0ff 001
107 0eb 02f 061 023 059 138 17b
047 011 093 0f9 124 06b 028 034
128 024 037 18b 071 000 168 17f
030 14d 072 00d 032 14d 170 0cc
1d6 14d 020 050 13b 073 07a 000
1eb 050 1ab 0e4 169 0a8 16f 0c5
1e3 040 0fa 004 103 08c 0a6 05d
0a0 080 12b 053 02c 040 01b 000
0fd 104 0f9 0e8 0a3 060 02c 054
02b 058 0f2 008 102 0a8 126 039
020 052 098 0c6 029 078 120 027
126 03f 03c 191 144 006 026 067
166 140 031 143 140 001 031 123
141 080 1d0 170 12b 065 136 170
049 019 039 148 019 009 011 020
130 150 07b 010 13d 034 143 00c
196 0f8 166 000 01b 019 02f 050
0fb 105 0fd 0a0 0ab 041 13f 150
073 01e 02b 050 013 011 0ff 100
0f9 099 0a0 070 02c 058 133 158
079 01d 0f0 100 0f3 08c 0a3 04c
02e 051 138 150 079 019 0f0 100
0fc 078 139 163 042 01c 022 174
169 17d 030 140 07e 001 010 060
161 154 134 160 071 015 0a0 160
034 0c8 136 007 02c 040 022 079
01b 003 139 130 13b 003 06c 170
039 1fb 031 0a0 03e 1d8 13b 0a0
1dd 174 15e 1d8 193 149 16b 170
0dc 1f4 193 178 169 14d 1d0 1f0
013 02c 01e 070 01f 197 139 019
010 1c0 02c 168 063 183 062 14c
0a1 044 0e9 07d 030 110 064 080
0de 060 125 047 13a 064 064 1b0
034 118 054 108 016 037 03d 150
062 0e9 133 133 069 100 133 133
13d 000 0e1 033 131 120 067 008
163 160 14e 024 1ab 167 139 030
003 029 138 074 131 008 1e8 004
033 0b5 06f 000 13c 174 158 00c
13b 163 15a 000 13b 140 16b 004
159 0f8 133 140 15a 004 13d 175
044 015 01b 035 1a1 050 138 150
048 018 1a3 040 1e0 020 0d3 073
136 150 04e 015 013 01d 0f6 100
0f6 1c0 0a0 02b 020 054 130 15c
044 016 0f6 007 00e 170 121 063
020 051 131 173 041 010 090 0f0
033 1e5 07e 000 069 179 139 158
173 009 139 160 070 000 13b 158
15e 004 0d3 0ec 136 061 10d 000
053 0e8 16c 174 139 079 070 000
1ec 058 133 158 049 01d 1e0 020
013 0fc 133 15c 04e 010 015 017
0f9 109 0f0 170 0ac 048 12e 05f
133 159 042 01c 052 0f4 139 17d
050 010 13e 150 04b 017 011 014
194 0d0 021 065 030 1f0 154 008
066 157 136 160 152 009 133 173
159 000 13b 163 166 000 111 0f3
131 070 00f 008 13b 170 17d 004
1ee 158 023 079 15b 0d0 016 054
13e 15b 153 000 020 100 123 143
02e 140 136 015 013 035 02e 000
176 030 00b 01b 138 134 06b 001
01f 120 13b 13d 02e 0e0 013 03c
118 1f4 013 075 09e 0a0 01b 079
03f 110 06b 0a6 13b 170 063 10c
138 174 179 00d 0e0 070 133 131
06f 000 1a1 164 149 029 160 170
13c 068 003 02c 13e 070 06d 006
1e9 009 030 190 17c 088 13e 06f
05b 008 132 17c 041 014 019 03d
120 050 13e 150 043 016 1ea 024
123 044 1d4 050 131 15d 040 010
014 018 0f6 107 0fc 0c0 0a2 029
02b 053 139 150 04b 013 19c 050
129 03b 021 050 13e 178 04b 010
09d 0f4 03e 1e8 073 009 06b 170
13c 164 173 008 139 16d 070 000
133 16c 16e 000 11f 0e6 139 069
100 000 05c 0e8 16e 17f 13d 078
072 00c 1e1 054 139 15d 040 010
1ee 020 1d5 056 130 155 048 010
01b 014 0f4 100 0f4 088 0a6 047
12d 050 132 159 04b 013 029 040
153 0d3 02d 050 019 00b 011 0d0
096 1f8 173 070 00e 014 136 178
063 009 011 138 13e 17b 03e 0ee
01d 07e 11c 1f6 026 07f 13f 140
169 00b 130 171 059 00b 1e1 020
028 070 130 176 05b 00d 13f 150
151 000 130 077 171 009 1e0 044
020 070 139 159 043 01c 138 144
159 000 120 050 136 179 04f 010
016 037 1ec 060 116 03f 13b 150
043 010 01c 014 0fb 108 0fd 024
0ab 063 128 050 133 158 04b 014
112 0b8 02b 078 122 06b 02b 050
130 170 07b 01b 09f 0f0 036 1e5
07b 005 06f 170 13e 150 175 00b
130 164 07b 008 13e 154 15b 001
0d9 0e0 133 06d 10e 000 053 0ec
16b 179 139 070 07b 005 1ee 050
13b 159 049 010 1eb 025 0de 0b0
13c 158 04b 01e 01d 010 0f3 00c
1fb 1d1 0a9 060 123 05c 139 15d
040 010 093 0bc 039 164 019 009
120 060 02c 058 092 0e8 031 1ed
163 00c 06e 160 137 155 16a 008
132 17d 166 004 13e 15f 154 00f
0d9 0f4 132 07c 002 008 05e 0f0
1af 165 15d 0e4 1d4 1d0 030 075
151 06d 010 070 03f 164 164 048
139 175 066 107 13f 170 171 009
0e6 077 0df 030 136 127 165 000
137 031 039 1b4 16b 130 03f 034
033 008 1a1 17d 1e1 00d 023 04c
13e 070 001 025 03a 1b8 142 02d
036 144 05e 00f 03e 1bf 169 004
132 078 057 004 1ae 040 139 065
150 005 134 170 054 000 138 075
064 008 029 055 1a2 055 196 1d7
178 070 001 019 136 177 168 000
016 137 135 170 13f 0e1 014 070
0d3 1f6 02f 070 13c 040 07c 008
133 17c 160 008 13a 144 050 005
1e8 040 131 154 15c 008 13a 178
05e 00f 138 16f 16a 008 13b 128
061 004 0d3 0fc 13e 02f 12c 00f
1ea 088 13a 178 151 005 1e0 060
13e 17f 020 01f 1e2 028 129 054
131 175 020 010 01e 03f 024 05f
16a 109 1e9 0ad 110 090 0ab 059
0a6 0ef 128 050 0fc 006 1f3 0f9
129 05d 0a0 0c0 02c 050 1d1 019
020 070 029 05d 120 030 133 149
071 019 026 076 09a 0c0 02b 124
036 18f 148 000 166 141 03a 140
14a 004 03b 150 14f 0e4 1db 133
12f 050 133 078 14b 008 1e5 050
1a1 128 16b 104 1eb 0c0 09a 094
0a3 058 0a8 0e4 12b 05b 0f8 000
1f9 0b8 128 054 0a3 045 029 050
15b 019 03f 170 013 01e 028 050
12b 07d 099 0f0 024 12b 127 131
031 189 070 00b 16f 171 031 149
07b 00b 031 180 174 0af 1d0 17d
022 03d 132 03d 132 008 026 079
010 032 1eb 028 018 0f6 023 078
032 148 019 008 120 057 016 03f
02c 051 0fc 006 1fa 068 0a6 037
1ef 050 129 053 1e0 021 0f9 00b
1f1 060 0a8 070 023 055 13f 150

.bram_init 9
0e6 0f9 01f 02a 060 0fa 0c6 019
02d 0bc 073 0fe 0ae 1c8 032 0e0
020 1e0 130 0e8 15c 0e2 03a 0f4
134 0c8 026 0f9 036 0e8 132 159
027 0fa 074 168 0c6 148 070 0e8
0d0 000 067 0f8 0f2 008 1c7 0fa
062 0b9 0d0 012 152 0ca 080 04a
0de 0e8 07e 0ca 017 05a 070 0c8
0e2 148 067 0da 0a2 01a 0b7 098
062 0e0 060 020 1c0 052 054 0a8
070 0e8 06e 02a 031 060 047 0b8
140 192 1dc 088 052 140 1e0 000
007 139 140 0b8 150 10a 042 0aa
0b0 168 15c 0d2 040 0b4 052 0b6
1f6 019 009 157 04f 0e8 056 0b2
06c 0e0 086 020 12c 1e8 050 0d0
056 07a 07c 100 0f6 018 157 0f9
06d 09c 0eb 01f 073 1c8 0f2 000
1a7 0db 04c 0ba 120 1e0 1d6 0a0
0de 188 1c7 0db 150 148 1e7 01a
010 0a8 147 0ba 140 119 04d 0bc
053 09b 025 008 0a7 079 155 096
044 0a8 047 0b9 1f2 016 004 0c8
047 0d9 057 0b7 125 188 047 0f9
054 0d7 061 128 080 018 046 079
150 088 060 09a 080 01b 06d 01e
099 1d8 1b0 0ea 047 0d8 13c 0e8
0f7 0f9 00d 03c 06b 0f7 0d2 000
020 0a0 07c 0e3 0b6 1dc 036 0e8
030 0ff 1b2 1d7 06c 06a 0c5 01a
060 0d9 0a0 01a 070 0a8 0a0 01a
06d 0fc 0e7 019 07a 08a 0fe 018
072 0ea 06c 028 1cc 050 05c 0a4
07c 0e8 078 02a 030 068 052 0b0
06d 09c 0e3 019 150 18a 1d0 0d9
047 098 1ed 01c 00b 1b7 14f 0a8
142 151 056 0b2 0b8 160 150 110
056 0ba 05c 0a0 1e7 017 00c 1e8
052 0ca 04c 0a0 076 0e2 084 028
120 1fb 046 0fa 042 060 060 100
0e6 019 15f 0f7 06c 08a 0e0 018
070 148 0e0 09a 1a0 0fb 04d 0be
0b9 1f7 1d6 0a8 14c 191 140 151
1c7 09a 1f4 008 010 128 147 0ba
150 100 047 0b8 052 088 022 019
0a6 130 150 0d2 05e 0a8 040 0aa
1f2 00a 000 157 05c 0c8 057 0b0
137 199 04d 0fe 055 07f 054 0e8
067 11a 08c 00a 146 09a 076 088
086 01a 06d 19e 081 018 1aa 0e8
06c 0c2 09c 000 06d 09c 0e3 031
1b2 18a 1a1 0a8 12c 0f1 15c 0e4
1bc 0e8 12c 0f3 15c 085 1a2 0e0
120 0c0 157 0f8 1a2 0a8 134 0ea
0a0 0fa 067 0d9 0ad 11e 039 0f8
064 188 0c0 05b 067 0fa 0c2 00a
067 0fa 0ec 00a 1cd 0fe 1ad 0b6
076 06a 0cc 013 060 0a2 0b8 16a
14c 0aa 110 028 1c0 0ba 060 0fb
000 058 06d 09e 0a1 056 060 0e8
0e7 01a 06d 0fc 0ff 018 060 0da
0d4 017 0b2 1ea 02c 088 0ac 170
0fc 0e3 018 02a 070 0e8 0d0 008
02d 0bc 073 0f7 0a3 1c8 027 0f9
122 0e0 060 080 0e2 000 070 0e0
0c7 01b 07c 0c8 0cc 00a 1b0 1c8
060 09a 0a0 018 066 0f9 0cd 01e
061 0b5 0f2 00a 070 0a8 0ac 010
1de 082 078 0ea 0b8 00a 1d2 0d4
060 0e0 0d6 03e 1de 041 047 0b9
070 0ea 0cc 030 020 077 051 0a8
147 019 0c0 1da 1c0 119 1f0 008
000 178 14d 0be 149 191 041 0a8
027 139 052 0aa 14c 14a 050 0a8
1e0 01a 000 19b 050 0e8 04d 0de
055 0b5 061 088 0e7 039 13c 188
04c 0ea 050 0c8 040 0fa 060 11b
08c 012 0c0 080 068 088 08c 003
060 034 082 180 1a0 0e0 046 0b9
1cd 01e 07d 0f4 084 008 1dc 0a8
140 05a 1c6 15a 0c0 1db 1f9 016
002 0ca 140 0ba 147 199 042 0a0
020 0c0 057 0b8 14a 096 042 0a0
1e0 000 017 118 062 0c8 027 019
040 0a8 054 06a 120 1da 047 0f9
04d 0fc 067 13e 0c0 008 047 0da
0c8 0ca 066 080 0dc 008 067 03b
0c0 108 1a7 07a 042 0c0 060 060
0d7 018 061 088 027 019 02d 05c
077 0b7 062 020 040 0e0 077 0f8
0e3 008 0c7 059 020 028 054 0aa
020 0da 147 059 06d 0bc 07f 03d
052 0aa 038 02a 0ac 1ca 150 068
040 0ba 060 0bb 0f0 028 1a0 0d8
14d 09e 041 0b3 074 0aa 0e0 03a
0b3 0c8 072 0c0 047 03a 063 0d0
067 018 073 078 0cd 01c 07b 09f
062 00a 030 0c8 0dc 0a3 07e 0de
066 039 150 0c8 078 1aa 060 01a
040 05b 050 068 06d 05e 05d 033
074 0e8 0e6 019 0de 077 076 068
0fc 19f 074 028 066 199 1a0 0f7
0a6 1aa 12a 0f8 0cc 088 022 0ea
12c 061 0d8 0c2 022 0e0 020 080
02c 0ea 030 128 060 038 026 199
0cd 15e 051 11d 0d2 0ca 056 10a
078 16a 0b2 010 07f 0fc 002 000
060 0a0 007 019 1a0 1b8 1ac 0ea
06d 0be 009 01a 1d6 10a 073 138
0cd 01c 073 0f5 011 008 067 0d9
018 00a 1a0 1d8 070 0c8 000 01a
040 09b 150 088 1cd 0fe 07d 192
0df 0c8 1b2 0d1 066 0d2 0d8 160
070 150 0b6 01a 03a 060 06d 1de
0c5 1d6 076 06a 0d6 01c 062 060
060 000 1c7 079 078 04a 0cc 00a
0c0 0d8 090 048 14d 0de 061 079
01c 048 06c 0ea 060 018 1d0 008
060 19a 0c0 01b 06a 0b7 0a2 000
060 0c0 0b7 018 062 088 0c0 01a
067 0f9 0d3 017 076 088 0a4 000
062 0f0 09c 020 028 07c 157 0b0
066 0a8 092 030 152 080 1c2 040
1ec 000 00d 03e 061 0b2 096 030
03e 028 1a2 194 140 040 056 0be
07c 0a1 082 020 1e0 000 007 079
040 0d8 04c 0aa 06d 0fc 09b 036
122 1e0 060 1c0 0f8 00a 0cc 0ea
070 0a8 0e0 01b 070 0c8 0e0 018
066 0b9 0ad 01e 1ad 1dc 070 0d8
010 019 0ad 1dc 0d7 0f8 072 0e0
0e7 01a 1c2 0aa 07e 0a8 08d 03e
1d9 059 1e2 000 000 180 067 0b9
090 028 02c 02a 0a0 098 14d 09e
04d 0b8 062 0a0 080 020 054 08a
1f7 018 00d 1dc 04f 0db 04c 0aa
020 01a 12f 18a 06d 1fc 08b 013
0dc 088 06c 0ca 090 008 060 0fa
080 018 063 0d7 0d6 008 032 1f0
062 0e0 017 010 06d 0fe 0fd 011
1c2 09b 04c 0f0 0a0 180 02d 0bc
073 0b9 08d 01e 049 0f4 037 179
070 0ea 007 018 06d 0bc 017 010
1bc 1a8 06c 0aa 010 008 040 01a
040 09b 040 098 07a 036 030 06a
040 019 0e0 07a 006 038 06d 07c
0c3 01d 020 05a 065 077 040 1da
02d 07e 135 0f0 03e 0e8 120 15a
036 0e6 07a 000 0c6 11a 06d 0fc
0c7 01c 064 0e8 0e0 01b 1d0 0e8
067 07a 0cc 008 147 0da 08c 04a
0c8 0f7 06e 0ca 016 050 07e 0e8
0d2 014 1c0 000 076 11e 0f6 0c1
063 0d8 0ad 01c 06f 0f4 08d 03e
02d 077 044 0a8 076 0b0 09e 028
1d2 054 040 080 1e6 01a 016 03e
076 0a1 080 039 02d 03e 1e1 017
1e2 0fb 14d 05e 045 0bd 070 0a8
08d 03e 1ed 017 00c 042 044 078
040 0b8 065 0f0 081 030 121 1f8
060 1c0 0f4 005 0c1 0f0 06d 0df
0e6 008 070 0c5 0e0 008 072 0c8
0c5 008 024 1c0 073 0d4 002 002
0a2 1c0 0d0 0e0 065 0f8 0e6 018
1a6 1b9 0e5 0f0 013 030 062 0e0
0d0 004 030 068 060 0f8 067 1d9
027 0f9 1a3 1f8 05d 0fc 06d 09a
0d2 008 06e 0e0 0b0 010 1d0 056
040 0f8 06c 0e0 0b2 000 060 0b0
0a4 01c 060 0e0 0f2 010 1c0 09d
04c 0e0 072 0a0 084 034 074 098
0a0 006 04e 0a0 064 0e6 082 030
020 07c 1c4 0d4 1f4 018 000 106
06e 0a0 084 026 026 020 1e1 000
1ee 1c6 148 0c6 040 0a6 06e 0a0
084 026 1e2 010 000 15d 054 0e8
05e 0d6 040 0a6 070 0f6 0e0 038
131 1f1 070 1c0 0ec 011 0dc 0e0
06c 0a1 0f6 000 064 0d4 0f6 018
076 0a0 0a1 000 1ae 1d4 068 0c6
00e 014 0a0 1c6 0d0 0f0 072 0f0
0e0 01c 1db 0b6 06e 0b4 080 026
1c0 054 1e8 018 01c 061 07c 0bf
08e 036 020 026 1fc 017 1f0 136
150 0d8 052 0b0 060 0bc 090 020
1ec 010 016 0a0 071 0cc 02c 010
054 0c0 054 0b1 136 1df 064 1d4
0d2 018 0c0 0d2 060 0b8 0cc 000
076 0e0 0c0 006 06e 0a0 0a4 006
1b2 1f0 060 0fc 01c 010 0b4 1ff
141 0cc 0b4 1d1 034 1bf 064 174
0b2 0d8 020 0f2 060 0b8 0cc 080
076 0e0 0c0 006 06e 0e0 0e4 006
1c0 0e8 1a4 071 074 058 0c0 006
06e 060 064 166 0cf 06a 072 070
060 01c 144 0e8 1ce 006 040 086
060 0f6 010 058 06c 141 09a 040
071 090 0b0 000 06c 150 0d6 000
064 094 0ba 018 06e 0c4 0a0 006
070 0b0 0b2 010 060 0fc 0c4 014
056 0b8 14e 0a4 0a0 0a6 0f0 0f0
000 036 070 0f8 0cc 000 03a 060
060 0e8 070 1d0 020 0e8 0b0 1f0
046 0e0 076 080 0f8 010 065 0f4
0c8 000 066 092 0b0 010 1d8 08c
07f 0a2 0bd 011 062 0ea 0a0 000
076 0d0 0d8 000 064 045 0ca 01f
1b6 1e0 078 040 056 010 1d8 140
068 0f0 0b6 014 1c6 0d0 07e 0e0
056 026 1ca 040 058 0a0 072 0f2
058 020 029 071 046 0b4 0d7 052
1d6 180 1fa 000 018 0b0 146 0b4
148 000 047 0b2 1f6 000 1ee 160
052 0a2 140 1c0 050 0a4 1f8 01f
006 0d0 04e 0e0 056 0a6 04a 060
073 092 0e2 02a 040 0e0 133 192
050 050 062 100 098 01f 0c0 09b
064 09a 084 01a 060 138 085 1d0
1ac 07b 040 0a0 076 0e6 094 000
1d6 0a0 156 088 0d3 051 1df 1ca
1e6 000 014 028 147 0b8 14c 01b
040 0a0 1f0 008 1f6 0c0 05a 0a8
15e 093 047 0b8 1f6 006 018 040
073 0f1 026 020 058 0a8 046 0f0
136 1f0 047 050 055 070 06c 112
0e0 005 0d1 0ec 072 090 0e0 00f
06c 15e 0f8 142 1b8 0ec 04c 06e
07e 061 072 006 040 0e2 032 076
1c2 040 031 1e0 046 0ea 07e 080
035 012 052 0b0 036 072 052 0a0
1e0 000 1ec 051 15a 060 1d3 0b1
056 0b2 1da 040 1f6 00a 1fe 020
146 0e2 05a 0a0 076 0bc 06a 020
1e6 002 1fa 020 152 08a 040 0a0
067 0b8 072 028 1f2 002 1e0 000
058 0f0 062 0d0 063 039 0c7 0f8
062 099 0fd 002 03c 0c9 0d5 0b0
065 0d9 0e4 028 05e 066 065 098
0f2 028 06a 068 07d 022 0d0 0a9
1d6 088 068 0e0 0e2 00a 040 0e0
069 1b1 0f8 008 06c 168 0ec 00f
05a 0e0 063 0f2 08c 00e 07a 0c0
08c 00e 1cc 081 07f 0e2 0d2 008
1a7 1b9 056 0e0 07a 0a8 0e7 010
067 098 0e3 019 07d 0e2 0f8 008
1b5 1b0 045 0f9 064 088 088 000
068 0f0 0ab 006 065 0b8 0f2 008
066 0a8 0bd 002 0a4 128 124 068
0c8 080 029 1f1 138 0e8 0dc 0e8
12c 0ef 078 020 02a 1a8 0c3 092
04c 04e 0d8 000 14c 06e 06c 160
0df 142 0d8 040 1ba 0d1 047 0f0
150 088 074 0d0 0d0 179 076 026
0b4 000 036 0e0 1d2 088 073 1f1
0c6 180 074 0e8 0d8 00a 066 0ea
0f4 00a 1c2 0e0 068 0a0 0d0 010

.bram_init 10
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 11
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 12
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 13
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 14
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 15
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 16
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 17
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 18
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 19
1a2 1a2 16e 1a1 088 021 18a 111
1e0 011 1c8 135 0bb 184 0f8 19e
03c 0d0 061 081 0ca 1e1 18b 121
078 1a6 180 03f 0a8 195 069 191
1b8 0b9 0bd 1ff 089 161 0a5 150
161 1d1 1a4 132 08c 1c1 0a5 000
1a4 181 080 1c0 081 1c1 0a8 1c3
0bd 0bf 0b8 187 179 0bf 0b8 155
0ac 101 0bd 090 18d 02e 1b0 015
0c4 155 001 0d1 0a7 123 098 1c0
0b9 152 0ac 161 07c 1d0 184 129
081 100 0ac 1bd 0f9 1c3 018 0d5
180 1b3 080 1b1 0a1 0a3 08d 1f3
198 1d1 0e4 0e9 181 000 06c 1dd
1b5 003 04d 033 160 1d5 0f8 1a4
1c1 010 0fc 1d1 1f8 026 141 0d0
0ec 1d1 1c0 035 18d 1b4 1a0 095
1f8 027 1c1 1cf 100 0b3 040 1b4
1ba 02c 0d0 1d1 1c4 011 0d8 1c0
039 010 1b0 011 145 1d1 1b8 025
179 1fe 1ad 091 084 115 1c1 011
1e4 1a1 161 1c1 08d 037 170 055
167 1e3 0b8 003 179 049 06c 1e1
0bc 010 044 069 041 1c0 0be 005
06c 07d 079 183 08c 1a1 0a5 010
04e 133 0b8 191 084 189 1c1 000
1cc 03d 0b9 1c3 18e 1b3 080 1d5
198 002 1c1 018 1d8 155 0c0 175
000 0f3 0c0 1f1 18f 0ac 09f 195
158 190 07c 1f3 09b 1fc 183 134
088 191 0a0 1b0 15b 1fc 083 02f
1cf 035 1ec 0d1 0a1 1d1 160 1f2
0ac 1cd 0bc 1c0 0f8 115 1e8 121
08b 0b7 089 1a1 04d 1f3 1a5 130
1ef 021 1e6 021 08a 1d1 0a0 011
189 1a1 1c6 032 1fb 044 160 1c8
06a 1e1 0dc 191 1fb 000 154 0d4
0f0 1d1 1e4 001 041 140 087 1a2
089 161 0ca 151 1a0 111 1bb 180
0b4 196 0ac 139 0e9 180 008 0e1
0aa 1a1 041 001 08b 1e0 0bc 1bd
078 115 081 191 0b0 195 1ec 001
1fd 010 0ac 1a5 0fc 015 184 195
1a7 0a3 0a1 1d0 0a3 163 098 003
179 1c0 1ac 121 0bc 1d0 184 1a9
181 140 083 1d1 0ac 0bd 0b9 1c3
080 1f3 158 155 08c 1f2 1bf 1ad
18c 015 1d8 001 1c1 008 198 191
084 195 0b8 1c3 1b1 103 083 191
18e 032 1c4 001 1c0 1c0 098 1d5
0e0 111 0c0 037 1cc 033 1da 1a8
0a4 1a1 051 1c0 0cf 175 1a4 010
0a0 191 0cc 019 1b5 000 0d8 1c5
001 09d 098 191 161 1d1 0b8 184
0bd 18b 098 024 1c0 01c 1d0 011
1a4 1d1 098 180 0bd 11d 0a4 1d5
098 191 0b8 1e0 1f9 000 1f0 055
098 1d5 0e0 0d1 1e0 011 080 1b3
080 1f1 052 12f 0a8 195 0a4 1a1
0a1 180 1e0 010 1c0 028 151 1c0
08f 0b5 1c5 02c 1e4 1e1 0bc 1bf
164 069 081 1c0 084 1c1 0c0 080
1ec 0bd 0bd 183 061 111 04e 1f3
1cb 035 1d8 055 14f 1f2 080 031
0e5 1ad 018 0d1 0c4 1d5 018 1c2
0b1 19f 087 151 08e 1f2 044 101
0a0 181 08e 1b7 098 195 1c4 001
1c0 140 0a0 191 140 1f1 0cc 0f3
1b0 111 088 1d1 0b8 1a6 0f1 1ca
1dc 015 0ec 1e1 1a4 190 1a4 129
081 1c0 0ec 07d 1ed 103 078 1c1
181 008 080 1b5 0be 185 058 1e3
080 18f 1e1 023 1cd 133 158 1d1
0a4 029 081 140 0ac 1dd 075 103
08d 1b3 0a0 195 058 1e7 1c1 00f
1dc 011 164 1c1 080 000 0b8 141
0b5 1c3 064 101 080 180 08d 1b3
0e8 151 08d 032 1b8 191 0e3 071
198 191 0e9 1b0 005 0f4 0a8 1a1
1c4 011 1ce 1b4 1af 1b0 0a0 151
09c 191 0bf 105 080 1a5 179 1ff
0a8 1d1 098 191 0a0 014 0c4 1d5
021 091 0a5 191 06c 125 0cd 1f1
03c 091 0a4 1a1 041 1ff 098 021
141 1d0 0bc 195 098 1a0 081 110
1e0 011 1c4 091 14e 1f3 085 033
08f 1f4 0c4 1c1 000 000 080 025
168 1d1 09c 095 0e0 1d1 022 081
08f 1b1 140 1e5 090 011 1e2 011
1f8 050 0dc 1d1 020 095 098 180
075 1d4 0a4 001 140 1c0 08d 1b3
0bf 195 080 134 1cd 033 1cb 1ae
0a4 161 0bc 1bf 0a4 1e9 041 100
0ac 1bd 0bd 183 064 1c1 080 180
1cf 033 1d8 1d5 080 1f1 0a1 191
000 0f2 06b 1ec 184 101 100 0c0
1ae 1b1 05b 0fc 1e3 039 1c4 101
080 180 16e 1f1 0db 0fc 1bb 032
198 011 058 107 081 199 094 191
098 185 078 1c0 1db 038 1e7 0fd
064 181 180 000 16d 071 0a5 191
14d 1b2 064 195 182 011 058 0e6
0b9 1e5 15b 1fc 0a3 1ec 084 181
0c0 000 1ee 031 0db 1bc 01b 0f9
084 1c1 040 100 0ae 1b1 09b 1bc
1c3 039 1cb 151 08e 0b2 081 1d1
08e 1b3 19b 13c 053 1f2 0c9 1d1
00e 0b2 081 191 08e 1b3 09b 1fc
1e3 032 1ca 011 08e 1f2 041 0d1
1ce 033 1db 07c 073 1f1 188 011
08e 1b2 081 191 04e 133 09b 1bc
083 1b1 06f 1f1 1e0 032 1db 17c
17b 1b3 043 191 0ce 1f2 1e0 011
158 0d5 0c0 1f5 1c0 037 1ec 02c
1e1 1e3 08d 1f3 158 0d1 0e4 1e9
001 080 0ac 19d 0b5 183 08d 1f3
0a0 195 058 120 1c1 019 1fc 111
080 175 0ac 1cd 0b4 180 04d 134
0ac 191 098 1a1 141 168 0cf 1f4
028 091 0a0 191 14e 1f2 0a1 181
08f 031 064 091 18d 1e1 1a0 125
0d0 1d1 1e4 115 05b 13c 0ab 1a7
189 1d1 0ce 1f5 1d8 115 0cc 1f5
1c5 137 1c0 033 1d8 165 0c0 10c
094 015 0d8 1c3 101 00e 0c4 129
101 180 0ec 1fd 031 083 08d 1b3
0a0 195 098 1e1 1c1 009 1fc 011
0e0 191 02c 08d 0b4 180 08d 1f4
051 12f 0bc 191 040 1f5 0ac 18d
0b4 180 1cd 034 1ec 051 098 1a2
081 0a6 1e8 011 1cd 1b2 05b 1fc
1a3 13c 0e4 0e1 121 040 1e4 010
1cf 175 0f5 1d0 02f 0ee 081 191
04e 1f4 090 1d5 08c 181 1f8 010
1ce 0f6 0db 1fc 03b 0a8 0a8 195
0a4 190 1f5 010 1e0 015 080 1f3
08c 019 175 100 1cf 031 1e8 015
0a8 141 08f 1f5 064 10d 085 180
0af 1b2 05b 17c 1b3 1e1 0e4 1a1
1d1 100 0a0 1e0 1cf 035 1c0 110
19b 1bc 0eb 136 0b0 021 1e4 021
1d1 0c0 1cf 035 1c4 094 1bd 010
09b 1fc 19b 1b6 1ec 015 1d8 0e6
081 157 083 1d1 04e 132 0a0 191
098 195 080 1b5 140 0f7 0a4 1ae
08c 195 098 003 181 192 1d8 011
1c4 055 098 182 071 11c 080 1b1
1f3 02e 1d8 1d5 084 181 080 180
0e4 195 02e 025 1a4 022 1e4 021
1c9 1c0 1b0 1d5 081 191 067 163
0b8 124 0b9 1ee 08c 195 098 1c1
141 0d2 098 191 0e4 115 098 003
0ed 15e 118 015 0cc 133 120 191
040 0b7 1c0 031 1e4 0ee 1cc 015
1d8 042 181 191 0d8 111 084 015
0d8 140 131 01e 084 101 0c0 100
118 195 0a0 191 1c0 037 1c0 031
18c 1b3 1c7 02e 1e8 1d5 060 110
1e4 001 1c4 054 07d 050 098 011
181 084 08c 119 019 040 078 147
141 12f 14f 035 02c 011 161 151
16d 172 16c 00d 0bc 100 0b7 02f
045 151 060 071 140 035 04e 072
0c8 0d5 046 010 18e 136 088 195
1a4 001 091 180 090 195 0d8 155
001 080 04c 141 1b8 090 08e 0b6
181 111 08e 034 1d8 011 1c2 051
098 004 079 052 081 011 0ce 134
050 02c 0c4 141 140 080 12e 071
184 051 140 175 0ce 132 07a 0ed
0c8 1d5 146 010 0ce 0b6 048 015
0a4 141 0d1 000 010 015 0d8 151
041 1d5 0c4 081 040 000 0ae 171
0c1 011 00e 034 1c3 151 00e 032
0db 03c 143 023 084 141 0c0 000
02e 031 0c3 1d1 040 0f5 04e 1b2
0d8 1af 184 001 0c0 140 06e 031
006 051 140 175 0ce 172 15a 02d
0e8 195 1a7 020 0cf 033 04f 021
1e5 178 028 015 0c0 011 160 011
0e4 001 18f 035 0a0 015 0c0 151
04f 1f1 161 1d1 0ef 032 19b 038
0c7 1fc 068 015 0e7 1a1 18f 1b3
0fb 034 198 011 068 1d5 0cc 121
060 011 0e4 141 04f 1f5 160 115
0c0 033 120 0b2 08f 171 0db 1b8
107 03b 0e4 1e1 111 180 0e4 121
04f 035 0e0 151 076 06d 0e4 161
151 080 0a4 150 0cf 035 020 011
0db 12f 064 0e1 0d1 1c0 124 1a0
08f 175 0e0 1d1 15f 1ad 0e8 115
060 020 0d8 147 041 058 0e8 155
161 011 0ad 172 0e4 001 00f 035
16c 151 0c0 050 06c 00d 0bc 140
0f5 02f 028 015 170 161 0e4 141
044 1d4 07d 1d0 0f8 1d7 1c1 03b
0cf 1b5 064 001 0f4 000 1a1 011
024 081 17c 183 0cf 1f1 1a0 032
0f4 1af 060 011 0f8 025 1c0 030
094 015 0f8 143 041 0e1 0e1 1a3
04d 033 0d8 011 1e4 029 081 000
0ec 19d 075 003 0cd 133 1a0 015
060 172 0a1 011 14d 174 0a8 011
0cd 1b2 15b 13c 063 163 1a0 151
0bc 151 098 165 081 006 07c 1d5
158 1e2 041 1eb 0c0 1f4 168 051
0e0 090 1cd 132 0db 1bc 07b 1a2
0cc 095 1d8 103 0c1 0cc 158 111
044 095 098 1c1 0f1 0d8 089 011
0cc 0b5 0c4 001 080 080 18e 0f5
098 155 14c 1f3 0b0 1d1 088 0d1
0d8 1e2 171 119 044 0a9 181 140
0ac 17d 1b1 143 0cd 173 160 015
0d8 0e7 0c1 071 0e0 091 05c 1d1
0e4 141 080 000 0d8 0c3 175 00a
1a4 141 0c0 0c0 0cd 073 0b8 151
080 037 0f8 065 041 12e 19f 015
08c 1b3 190 111 0a2 011 080 1f4
0d8 0c5 175 031 0ff 1d5 000 034
0cd 173 02c 001 17d 140 158 1d2
0fc 1e1 014 010 19b 038 0ff 12e
184 029 081 1c0 0ec 1bd 031 003
14d 1f3 1a0 015 0f0 1f2 03c 011
160 191 0ec 18d 034 000 08d 0f4
1ac 111 0b8 126 181 0b4 0db 1b8
1a7 0ba 158 195 0c0 1b3 180 0f4
0c0 1b5 15b 03c 043 1e0 0dc 151
1a4 181 0c0 1c0 198 001 0ed 1c7
1c4 001 180 1c0 0cc 173 1b8 011
0b4 1ad 12f 0af 184 1c0 0d8 182
00c 080 0f8 150 1ec 035 159 180
0c4 081 159 03e 0ed 1f1 1e0 032
0d8 0d3 181 007 0ec 0a5 1f9 000
0e0 111 1e4 001 0c4 1f5 0f9 040
184 0b5 089 140 0ce 1e5 0c4 065
049 0c0 1ae 165 0a4 120 1ac 125
18c 0ad 1f9 000 00f 025 0a4 145
085 000 0a4 175 17d 140 0af 1a5
0a1 141 0ac 179 1ed 000 018 0a6
081 1be 09b 17c 0cb 1e4 120 051
05b 1fc 09b 1fc 0bc 0d1 0e0 011
1d8 022 081 1e6 0dc 111 1e4 001
0c0 040 1c0 037 178 1c5 0b5 16b
1ac 111 0d8 1e4 1c1 00e 1a8 151
18d 1b2 0a4 081 1c0 000 00d 133
0b8 151 080 037 080 171 0b8 124
041 02b 150 151 0a2 111 0b8 143
0b5 17c 1ff 015 00d 1b3 080 1b4
09b 178 06f 137 08c 195 09d 1f3
0c4 069 101 000 0ac 0fd 0b1 103
0cd 133 100 034 0c0 0b3 11b 138
17f 1bd 080 1f6 140 1f4 19b 178
097 1ec 18c 155 058 0c5 0c1 1c5
009 011 0c0 175 000 037 14c 175
0db 17c 02b 033 098 011 0bc 100
09b 138 0e7 078 064 0c1 080 000

.bram_init 20
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 21
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 22
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 23
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 24
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 25
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 26
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 27
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 28
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 29
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 30
078 00a 179 0a1 115 0c2 0c9 102
080 100 111 042 18b 067 077 190
118 106 0f9 021 131 024 102 1a0
1d9 123 159 01b 178 180 09f 16f
1c9 102 100 000 111 042 10b 167
177 010 0c8 002 1c9 1ab 03a 000
189 19b 00a 180 0c9 07b 1fb 187
009 103 1f8 087 059 164 179 1a1
1b1 04a 073 000 0b7 008 100 11c
109 17b 0fb 187 089 101 1d3 07b
149 003 1c0 001 131 062 1b3 1a6
05b 003 1c0 000 049 143 17b 1ff
170 147 16a 147 0b1 12e 130 033
109 103 1d3 17a 131 02a 183 100
137 108 120 000 159 14b 1f3 180
15f 165 141 163 1b1 1aa 140 022
153 161 12b 123 15b 022 149 103
1f0 181 10e 144 14b 160 102 002
094 123 140 123 093 1c2 1dd 142
11d 067 177 110 0e0 19c 1b9 023
109 102 102 101 104 144 0dd 1c2
193 142 114 0a3 140 123 113 16a
0f7 108 1d8 1b8 179 121 182 002
155 042 197 1c3 071 04d 081 17e
1d1 02b 052 123 1f1 1f3 17b 07e
171 02b 143 121 1cb 1a2 1d9 003
1fa 1a0 131 167 103 01a 119 1c3
1aa 0a0 1b1 12b 149 193 103 100
119 13b 17b 107 0d9 0c3 0f3 020
1e1 02b 019 14b 1b9 02b 1c9 0aa
0ce 1c7 148 147 182 023 1f1 0c3
162 037 161 1a2 090 123 131 042
1e2 080 037 008 100 01e 113 1a3
159 142 149 020 149 152 102 000
119 06a 10b 0ef 081 167 0d9 17a
15a 087 131 045 181 02b 042 147
11b 0e6 131 0a3 1c9 053 003 180
159 0bb 1eb 187 09b 1e6 041 02b
171 0cc 083 116 0f9 123 181 06b
071 04d 183 132 0d0 023 179 129
101 068 081 067 11b 1e4 0e4 155
141 1e3 0b1 1a3 131 10e 183 191
1a9 023 171 180 171 0c9 156 123
09b 164 149 12b 084 123 1f1 0c9
173 074 191 02b 10c 021 19d 1ec
011 02b 088 103 19d 06a 021 12b
131 12b 103 180 119 003 0f0 0a0
11d 1ec 182 023 19d 068 102 1a3
11d 169 1c2 05a 1c1 063 0b1 1a3
131 008 183 10e 029 1a3 171 181
0f1 047 154 123 11b 164 0c9 02b
184 1a3 171 04a 173 072 068 15b
0c1 163 1b1 0a3 131 009 183 18e
0a9 123 171 182 0f1 1c6 1d2 023
19b 064 1c9 02b 104 123 171 1cb
0f3 1f1 1b2 0db 1d1 02b 141 1e3
10a 1a3 19d 1e4 182 023 101 16b
11d 1e6 090 1a3 0b1 033 17b 13e
106 133 0c5 083 109 103 1c3 1bb
15d 04b 04e 121 1c1 1c3 151 02b
102 023 081 06b 19d 066 110 1a3
1b1 1b4 07b 000 186 1b3 045 103
189 003 063 13c 0dd 1cb 14e 121
141 043 140 1a1 149 043 123 100
09f 0ea 109 1a9 17a 120 1f1 1a7
181 120 0d9 1b3 132 000 1b1 1cb
003 1b7 159 123 142 1a3 1d9 11a
078 180 0f1 023 171 14d 16b 132
171 0cd 081 13a 1e1 1ab 0b1 023
159 143 1db 020 149 02b 1f1 0c1
073 012 186 023 031 12b 1c0 0a3
140 122 101 167 099 164 18e 0d2
11b 16a 0aa 159 171 023 101 16f
1f1 14a 103 001 1a1 123 144 123
171 001 16b 124 1fe 1ab 11b 166
101 168 1b1 143 002 1b4 189 042
17a 07f 193 16d 051 142 109 122
09d 163 11f 069 141 122 089 102
100 001 17e 10a 101 04a 13e 02b
171 04d 172 17f 151 023 113 0c2
169 0aa 0c9 02b 119 023 0d3 04b
11b 162 171 127 178 159 15e 1db
129 1a3 131 000 171 17f 109 02b
144 123 1b1 10a 16b 080 1b7 000
158 13f 171 123 1b1 0c2 16b 100
137 088 160 002 151 12b 101 06b
141 051 183 080 049 1c3 123 000
149 1e3 179 0ff 17e 0c1 09f 1e6
14c 021 149 043 123 100 09f 16a
10e 141 11f 1e7 171 1c3 183 1ba
171 123 1c0 123 05e 171 142 103
0d9 102 17b 000 14a 040 0f2 07f
1e1 02b 149 1aa 182 1a3 04e 047
1f1 047 062 126 189 1d3 003 100
159 17b 163 187 11b 166 0c1 1ab
131 047 083 197 1c4 1a3 01b 164
101 16b 181 067 181 063 1f9 1a3
021 123 140 122 1d9 01b 1e8 180
11b 1e8 1c4 123 1f1 106 16b 1e1
1d9 023 1f1 044 183 054 1df 0e0
1d1 123 019 122 141 122 0c2 103
11f 062 149 123 09d 1ef 18b 169
141 04b 1c9 029 1b9 0ab 1c3 1a3
046 15e 131 168 1ab 019 1c2 103
1d9 182 07b 100 14a 140 1fa 07d
1b0 05f 0a9 1a3 131 002 0f1 1f9
149 02b 184 023 1f1 0c2 0f3 1ab
171 023 0f1 1ca 173 000 191 02b
1c1 011 083 180 114 023 0d4 1d4
129 023 1b1 002 1f1 1f8 0c9 1ab
104 023 0f1 1c7 173 029 1f1 023
1b1 1cf 173 13e 111 12b 1c1 011
183 180 092 1a3 11a 054 0a9 023
131 183 171 177 149 12b 084 123
0f1 146 173 028 171 123 1b1 14d
173 03d 191 12b 141 111 103 000
116 123 19c 154 129 023 131 103
171 176 1c9 12b 004 023 171 042
173 128 1f1 123 131 04e 173 13d
111 1ab 141 091 103 000 090 1a3
11d 064 111 1ab 108 083 11d 1ea
109 1e3 179 1ff 1be 041 19d 166
10c 15c 101 16c 137 1f8 107 075
109 143 11b 100 19d 165 15c 041
146 123 1b7 178 177 07a 189 143
11b 000 19d 165 15c 141 14a 023
137 178 187 17a 175 120 101 162
091 022 189 100 060 004 141 040
0f1 1af 140 14f 149 122 191 163
03e 00a 141 022 109 102 180 001
13e 10a 0c1 14a 13e 02b 1f1 00d
1f2 07f 1d1 1a3 119 022 051 14b
11f 062 074 15d 0c2 1a3 09f 1ef
149 003 168 181 19f 1e3 066 05f
140 047 1a1 02b 189 12b 15d 1cb
039 1ab 04c 1c7 102 1a3 171 006
1f3 091 161 022 110 123 131 1c2
0e2 1bc 109 053 183 180 0d9 07b
163 007 19b 066 1c1 0ab 1f1 1c2
103 029 053 123 11d 06b 081 1e7
1b1 02b 19b 16a 026 15a 1d1 1ab
14e 021 11f 06c 1a1 1ab 051 0ab
1c8 003 1b1 0ab 103 180 199 003
1f0 020 09d 1ec 102 023 09d 068
171 1ab 109 103 128 101 09f 06a
14c 1c5 1a1 0ab 1be 10b 15d 1c3
159 12b 1b1 1c3 183 032 151 12a
081 0e4 164 1d4 1d1 12b 011 1ab
174 084 14e 1a1 008 183 1dd 1e2
14c 021 15d 167 0ec 1a1 0dd 168
1cc 0a3 0dd 169 16e 1a3 1df 1ea
1f7 010 130 1ac 179 0a1 195 0c2
1cc 15b 119 1ab 131 10f 083 029
10e 123 11d 164 089 183 140 183
19d 16f 1b1 12b 101 1e3 140 122
181 06b 199 12b 1c9 122 00b 180
109 183 080 001 119 167 121 123
13c 10b 08c 1e1 131 1cd 002 1a9
0b9 1ab 1f1 180 003 08d 1e1 0a2
010 123 1fc 18b 071 045 1e2 089
189 153 103 000 119 1fb 0e3 107
119 066 181 0ab 040 022 0f1 102
083 190 179 123 159 11b 168 000
11b 1e8 010 1da 15b 023 11b 1a3
1c9 143 1fb 002 109 183 193 182
1df 043 1b1 1ab 040 022 12a 045
09e 1c5 10c 045 146 123 0fa 1ab
1f6 1de 151 12b 0ce 1a1 11f 16c
0b1 06b 183 180 059 103 178 120
09f 1ec 142 123 11f 068 0d1 1ab
151 1ab 021 1ab 149 042 143 180
1ee 121 1f1 02b 13e 18b 1ce 1c5
1dd 043 1d9 1ab 031 140 103 124
0c2 1a3 11f 164 0c9 1c2 179 07f
1c9 053 182 180 1d9 1fa 07a 107
159 103 0cb 1a0 11f 166 131 023
0c9 1d3 183 180 059 13b 17b 107
09f 1e6 141 12b 171 040 083 19b
142 1a3 017 1ea 101 06b 101 167
0f1 1e9 12b 1b5 0b1 12b 081 168
0be 1dc 129 023 131 184 0f1 0e6
149 12b 084 1a3 131 041 1f3 03b
1f1 023 171 1ca 073 1e0 151 02b
08a 1a3 141 163 101 1eb 11d 0e4
0c1 151 083 180 148 003 109 1e3
179 07f 13e 041 11d 166 1a4 05c
1a9 123 1b1 180 171 065 049 12b
104 023 0b1 142 0f3 13d 1f1 1a3
171 04a 073 127 109 003 080 101
0dd 163 18c 1a3 151 02b 001 16b
11d 064 0fc 15b 0c4 123 101 1eb
01b 1e4 1a1 123 044 023 171 18c
0eb 137 101 068 081 1e7 159 002
17b 180 0f1 1ca 183 0ca 029 021
0b7 078 117 1e3 029 1a3 0b1 187
1f1 1e2 049 0ab 184 1a3 031 045
173 03a 1f1 1a3 071 14e 0f3 0dd
189 103 000 181 15d 163 106 023
0d1 02b 081 06b 19d 1e4 134 05b
129 123 1b1 106 171 061 0c9 12b
104 023 131 140 1f3 138 171 023
1f1 14b 173 122 109 003 100 101
0dd 163 088 123 151 02b 081 16b
11d 064 1ce 05b 1e1 02b 0c9 02a
102 123 1ce 0c7 171 14a 162 164
199 12b 171 006 103 012 089 153
083 100 159 07b 1e3 007 19b 166
141 1ab 1e0 1eb 181 167 101 1e8
171 124 1f8 046 1b7 178 147 1fb
140 121 1b7 178 027 1e4 129 02b
131 188 103 128 101 0eb 0c2 103
1c2 047 09b 066 1b1 123 149 053
183 100 159 13b 16b 007 11b 166
1c1 1ab 131 045 083 03d 179 123
1d9 11b 068 180 19b 1e8 179 02b
1b1 14d 003 13d 159 123 131 147
103 177 19f 1e9 151 123 0c1 122
11d 064 142 103 09f 162 149 023
19b 042 141 04b 0a1 123 149 02b
137 078 197 077 1b1 007 181 1a4
052 12b 109 183 1b3 07d 1f1 0a9
1e9 102 149 003 1d8 101 171 170
163 029 109 103 0b3 17c 171 122
083 024 1d9 14b 073 000 100 023
109 12b 1f3 000 149 04b 193 000
1d9 1cb 15f 1cb 149 10b 113 000
11f 14b 1d9 01b 1fb 080 15b 14b
1c3 083 049 1aa 1fb 080 15f 04a
1c9 10b 00b 100 141 163 1c1 0e5
009 06b 0e2 100 1c0 1a2 00e 0f3
189 1eb 1f3 000 1c9 14b 192 000
1dd 1cb 199 043 15b 100 149 14b
193 180 1df 04b 1d9 1db 1fb 000
0dd 14b 143 183 1c9 1ea 17b 080
189 16b 1e3 000 142 102 1df 1ca
143 003 13c 16d 0db 183 100 188
189 1c1 17b 07f 10b 1e7 180 1a2
1c0 023 180 0a3 153 0c1 15b 0c1
118 150 1c9 183 142 07f 1da 0e1
189 16b 1e2 000 1d9 07a 0b2 000
1c9 06b 1f1 080 109 14a 092 000
19b 14a 149 10a 113 100 1c9 16b
073 180 117 14a 1db 1ca 149 04a
111 100 1c9 1cb 113 000 0d7 149
15b 04b 1d9 15a 059 180 15d 14a
159 15b 16b 100 155 14a 1d3 0cb
109 04a 10b 100 089 14b 18a 180
17e 041 0c9 16a 179 000 119 04a
1c3 003 1df 14b 15d 14a 0c3 101
199 11b 162 000 19b 14b 159 173
159 000 102 002 119 143 1d5 043
1e4 1ff 128 046 179 121 1b1 02a
1cf 142 110 162 1d1 0c2 14f 060
14b 161 11f 142 114 123 140 023
191 042 1dd 142 19d 067 077 008
188 021 1b9 023 189 102 002 101

.bram_init 31
06f 000 000 002 06f 000 100 104
028 0f0 073 125 020 034 193 014
025 000 0f1 045 163 08a 1b4 002
093 185 104 108 08c 041 082 085
1b7 101 000 001 093 181 001 040
137 002 000 108 117 121 000 101
113 001 141 0fd 1ef 000 1c0 10f
1b7 105 004 100 073 0a0 045 030
1b1 02a 001 0a0 173 000 020 030
123 1f6 1c1 1e0 123 1fe 151 0e0
106 184 08a 084 117 001 100 001
113 001 0c1 045 14d 12a 0a2 180
126 181 102 137 183 0f2 0c1 0e1
173 100 120 030 193 085 104 00b
123 0f6 0c1 0e0 123 1fe 151 0e0
006 084 08a 084 017 001 100 001
013 001 041 143 08c 041 1e7 180
005 000 0a2 080 026 081 102 037
183 0f2 1c1 0e1 073 100 020 130
000 000 100 000 000 000 000 100
100 100 100 100 000 000 000 100
000 100 100 000 100 000 000 000
100 000 000 100 000 000 100 000
000 000 000 100 100 000 000 000
0ee 101 100 000 1ee 001 000 000
0be 11d 000 000 03e 01d 100 000
06c 000 100 100 06c 000 100 100
06c 000 000 000 16c 100 100 000
16c 100 100 000 16c 100 000 000
06c 000 000 100 06c 000 000 100
16c 000 100 000 16c 000 100 000
16c 000 000 100 16c 000 100 000
118 002 100 000 018 102 000 000
118 002 000 000 118 102 000 000
018 002 000 000 018 002 100 000
018 002 100 000 018 002 100 000
018 002 000 000 118 002 000 000
118 002 000 000 018 002 000 000
193 187 001 0e3 013 087 001 0e3
163 0f7 0e7 000 123 0e0 007 000
0c1 007 0e3 0ed 0e7 0fe 1b7 007
000 001 013 187 101 1c0 193 087
047 101 163 172 1f7 002 193 086
0f7 0ff 099 08e 1f1 19a 191 067
091 006 093 187 007 18b 0be 096
090 143 191 107 011 007 023 12e
1c7 1fe 1e3 09b 1d7 1fe 093 087
001 0e3 113 183 001 0e3 163 1fd
067 000 111 167 013 007 047 18c
103 175 107 000 023 1f0 1a7 100
141 007 1c1 007 0e3 0ea 067 0fe
182 180 100 000 061 011 122 1c0
006 0c2 013 104 100 004 113 005
050 105 17d 114 1ef 010 1f0 03c
07d 0f8 00d 065 113 105 185 046
0ef 010 1d0 133 00d 064 013 005
1c4 147 08d 045 1ef 110 030 035
08d 047 113 105 1c4 047 1b1 045
1be 1a5 0ef 110 150 134 1f3 025
000 1c0 073 126 010 1c0 0f3 026
120 1c0 00d 065 013 005 185 148
1ef 110 1f0 032 101 1a0 085 145
1b3 195 1a5 000 073 1b0 045 134
002 135 073 000 120 130 085 045
0b3 095 1a5 100 073 1b0 145 030
102 035 173 100 020 030 113 005
100 008 073 130 145 030 182 180
06f 000 040 100 185 045 1b3 095
1a5 000 073 0b0 045 130 082 180
129 047 163 004 0e5 100 16f 110
1d0 034 161 011 02a 1c0 135 145
106 0c2 0ef 010 010 034 182 147
092 040 13e 185 021 001 06f 010
150 033 013 001 041 0f6 106 0cd
193 007 031 007 183 042 006 000
0e1 09b 12a 0c2 036 0d4 13e 0dc
0e3 18a 002 018 022 0cb 026 0c9
032 083 02e 0c0 002 1c4 116 185
01e 1d8 121 0a8 0a2 047 182 145
185 007 03e 0c4 092 047 082 097
022 083 003 145 003 100 063 001
005 014 193 107 050 002 113 004
013 100 1e3 111 1f5 0fe 083 146
113 000 1e3 08c 106 012 10d 066
013 006 0c6 14a 1a2 087 102 0d6
102 0d0 002 0da 002 1c6 0c1 045
113 087 106 0fe 161 09f 163 0e6
1e5 100 00a 107 132 197 018 043
002 087 113 107 0a0 002 063 08c
0e6 10e 098 083 1a5 145 193 006
007 0fd 113 1f6 1f6 00f 163 1f4
1c5 000 16f 010 000 050 101 046
093 013 026 100 1d8 083 1b2 093
186 003 133 086 1d3 000 093 006
107 0fd 093 0f2 0f6 00f 085 007
1e3 0f4 055 0fe 185 046 032 0d8
036 0d2 093 006 0e0 002 002 0cc
081 042 163 006 1d7 006 093 006
047 0fb 1e1 09e 113 006 0e0 002
063 069 1d6 000 00d 066 08a 006
013 106 006 14f 0b2 196 194 142
082 086 085 107 03e 0ca 081 047
013 107 0b7 0fd 061 19f 093 106
130 005 1e3 1ed 1e6 0f2 18d 166
10a 007 193 086 0c6 05a 136 097
118 143 002 187 102 057 113 037
017 000 13a 1d6 1d4 083 085 007
0a1 0fe 185 0bf 036 0da 0dd 1bf
132 047 1b3 0f6 1e6 10e 136 097
03a 1c6 1ed 1b7 136 0c6 0dd 0b7
136 1d0 102 1d6 0c5 0b7 0d8 083
193 106 0a0 002 063 109 1d7 00a
193 006 1d0 102 163 009 0d7 104
185 046 185 007 036 0cc 193 106
107 1fd 013 0f6 0f6 00f 1a5 045
0e3 0e8 0c5 12e 101 046 193 012
126 100 1d8 083 0b2 192 186 102
133 086 0d2 000 193 106 107 0fd
093 0f2 0f6 00f 185 107 0e3 0f4
055 1fe 1b2 082 189 0bf 189 146
0d8 083 036 1d2 185 107 035 0bf
15a 144 0ea 140 122 145 0ca 044
113 101 0c1 009 182 080 1b8 083
189 107 155 0bf 013 087 027 100
13a 1ca 1d8 083 19d 047 1a9 1b7
1d8 083 089 007 03e 1ca 1a1 147
181 0b7 1d8 083 093 006 0c0 006
063 107 1d7 17e 189 107 03e 0ca
191 047 03d 0b7 013 087 027 000
13a 0ca 0d8 183 199 147 00d 1b7
1d8 083 093 006 180 106 163 001
0d7 07c 089 107 03e 0ca 085 147
001 0bf 113 087 127 100 03a 0ca
1d8 183 089 047 011 0b7 189 046
1b8 183 036 1cc 0b6 097 0e1 0bd
062 147 1e3 01d 107 11c 152 147
0e3 00a 0e3 1e2 192 056 109 147
163 094 1e6 000 06f 010 140 010
021 047 063 074 0f7 000 16f 010
060 009 00d 067 08a 007 013 007
0c7 16f 0ba 097 19c 143 082 187
062 147 0e3 01c 007 112 052 147
1e3 102 1e3 1e0 195 046 136 1c8
092 056 009 047 182 1c6 063 086
0e6 01c 121 147 063 069 0f7 000
00d 067 08a 107 113 107 007 072
0ba 197 19c 143 182 087 0a2 157
081 046 190 043 091 107 03e 1d4
093 037 016 100 1be 1c8 082 057
032 185 002 0cc 03e 1c6 042 047
091 147 0e3 00f 0f7 142 0c2 045
195 047 082 0c2 029 047 063 093
1f5 000 041 147 1b6 147 1e2 054
132 1ce 093 087 177 103 036 184
0be 0c4 096 1ca 082 0c0 13a 0de
0aa 0cc 021 0a0 1be 1c0 02a 0ce
12e 084 072 056 072 045 081 046
1a2 085 1ef 020 1c0 073 1a6 047
025 047 1aa 197 063 064 0a7 100
193 007 105 003 172 156 172 045
19c 088 081 046 1a2 085 0ef 020
040 02c 086 047 116 047 185 004
085 007 0e3 015 187 0fc 072 057
0f2 046 1e3 0f1 0e6 1fc 066 145
1d6 142 186 046 1e3 101 105 132
052 057 0e3 014 107 036 0c2 056
012 056 005 047 19d 18e 1e3 009
1e6 174 0b3 184 0f2 140 013 0a7
104 100 1b3 0f4 1e4 10e 002 0ce
062 057 102 1c6 06f 000 090 031
0d2 147 0e3 101 1f3 1d2 012 057
089 147 063 000 1f7 17e 0a2 057
062 056 098 143 1c2 057 118 08a
122 157 012 056 193 086 0f7 1ff
185 147 093 005 147 000 036 087
163 105 1f6 07e 093 084 0f2 1ff
13e 187 13e 0c8 193 1a7 104 000
0b3 0f4 0f4 10e 12e 0d4 1ba 087
133 187 096 040 03a 0cc 0e2 046
113 127 107 000 002 1d6 033 0f7
1e6 10e 03a 1cc 162 057 102 0ce
002 0d0 142 146 1a1 046 063 016
0d6 04a 163 196 002 000 0d2 056
199 1e2 0fd 017 005 007 0a1 046
136 0c8 026 084 163 056 1f0 102
0b3 106 1f7 100 022 0c6 13e 0d2
013 184 1f6 1ff 193 004 0f7 0ff
108 180 182 045 092 047 07d 014
182 197 0e3 09b 184 1fe 022 047
092 057 132 144 0ba 097 03e 0c4
0c2 047 1e1 117 181 0e7 0b2 057
063 084 007 060 182 057 199 0e3
052 043 041 0b1 0e2 047 1e3 05d
1f0 0fe 113 184 1f7 0ff 0a2 184
112 044 182 145 072 145 1fd 114
102 094 07d 057 1e3 19b 1e4 1fe
022 047 0e2 047 152 143 0ba 097
13e 1c4 0a1 0b9 062 047 1e3 115
007 000 052 047 0e3 000 1e3 1c4
093 106 100 102 1b6 0c6 091 046
136 1c8 192 056 009 047 0e3 09e
1e6 1e2 022 057 118 143 03a 0d8
022 057 193 106 047 000 005 047
03a 0d2 142 157 0e3 045 007 15c
142 047 121 046 175 017 163 06d
0e6 044 10d 066 00a 007 113 006
046 074 132 097 018 043 002 087
0d2 047 1e3 00d 0f3 0be 012 057
189 047 002 0cc 1a2 056 163 114
1f7 000 16f 010 120 020 093 087
146 000 090 042 03e 0d4 1e2 056
181 047 025 043 03d 044 121 0a0
0ae 086 13a 086 0aa 087 013 077
0f6 000 193 105 077 005 063 064
1e3 000 093 005 007 003 08c 08a
113 157 046 000 093 095 1c7 001
02e 097 013 0d5 047 100 093 185
016 000 1f9 1fb 0e3 06a 0c4 1fc
0e2 157 005 147 012 156 0b3 107
1f7 040 1b6 097 1c2 156 19d 08e
163 001 1e6 05e 1b3 084 1f2 140
113 0a7 104 000 013 106 180 007
0b3 0f4 1e4 10e 162 057 132 1de
11d 046 102 1ce 102 0c6 132 1c8
1f9 016 185 18e 193 0a5 106 000
033 0f6 0b6 00e 132 1cc 102 056
019 1c2 16f 110 140 058 072 146
002 1d0 102 1d6 119 1c2 06f 110
100 01c 182 045 012 044 0ba 0c0
116 0d2 1be 1c2 113 005 100 003
102 194 0a2 147 172 155 182 045
089 107 13e 1c4 102 094 142 146
089 046 096 047 106 147 092 052
063 118 0d6 13c 1e3 158 0f0 1ea
1b3 004 1f7 100 13a 084 03e 1c6
008 080 182 045 192 147 005 004
182 197 1e3 19b 084 0fe 122 047
1b2 147 1ba 197 03e 1c4 079 0b5
162 047 163 01f 007 164 152 047
1e3 00e 1e3 1ae 193 106 100 002
1b6 0c6 099 146 136 1c8 192 056
009 147 1e3 09c 1e6 0ce 175 0bd
1d2 147 0e3 101 0f3 0ae 112 157
089 047 163 006 1f7 04c 062 057
093 107 150 102 005 044 01c 08b
1c2 057 193 086 0f7 1ff 092 057
136 187 163 08f 187 14c 193 084
1f2 1ff 113 1a7 004 100 0a2 187
0b3 0f4 0e4 00e 002 1c8 0e9 0b3
182 0c6 162 047 063 01c 107 03c
052 047 1e3 001 0e3 1aa 0a1 146
136 0c8 192 156 009 047 063 082
0e6 018 102 1cc 099 042 009 047
016 0ce 063 089 1e7 04a 1a2 057
0d8 143 09c 143 0ba 085 13e 085
0a2 157 0a1 107 1be 1c4 1ef 120

.bram_init 32
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 33
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 34
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 35
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 36
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 37
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 38
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 39
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 40
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 41
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 42
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 43
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R10C42:EBR_CMUX_UR MIB_R10C43:MIB_EBR1
word: EBR0.WID 110000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C37:MIB_EBR6 MIB_R10C38:MIB_EBR7 MIB_R10C39:EBR_CMUX_UL
word: EBR3.WID 001000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C51:MIB_EBR0 MIB_R10C52:MIB_EBR1
word: EBR0.WID 101000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C55:MIB_EBR4 MIB_R10C56:MIB_EBR5 MIB_R10C57:MIB_EBR6
word: EBR2.WID 011000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C57:MIB_EBR6 MIB_R10C58:MIB_EBR7 MIB_R10C59:MIB_EBR8
word: EBR3.WID 111000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C53:MIB_EBR2 MIB_R10C54:MIB_EBR3 MIB_R10C55:MIB_EBR4
word: EBR1.WID 000100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C62:MIB_EBR2 MIB_R10C63:MIB_EBR3 MIB_R10C64:MIB_EBR4
word: EBR1.WID 100100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C73:MIB_EBR4 MIB_R10C74:MIB_EBR5 MIB_R10C75:MIB_EBR6
word: EBR2.WID 010100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C69:MIB_EBR0 MIB_R10C70:MIB_EBR1
word: EBR0.WID 110100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C22:MIB_EBR0 MIB_R10C23:MIB_EBR1
word: EBR0.WID 001100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C17:MIB_DSP4 MIB_R22C17:MIB2_DSP4 MIB_R22C18:MIB_DSP5 MIB_R22C18:MIB2_DSP5 MIB_R22C19:MIB_DSP6 MIB_R22C19:MIB2_DSP6 MIB_R22C20:MIB_DSP7 MIB_R22C20:MIB2_DSP7 MIB_R22C21:MIB_DSP8 MIB_R22C21:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R10C8:MIB_EBR4 MIB_R10C9:MIB_EBR5 MIB_R10C10:MIB_EBR6
word: EBR2.WID 101100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C17:MIB_EBR4 MIB_R10C18:MIB_EBR5 MIB_R10C19:MIB_EBR6
word: EBR2.WID 011100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C19:MIB_EBR6 MIB_R10C20:MIB_EBR7 MIB_R10C21:MIB_EBR8
word: EBR3.WID 111100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C13:MIB_EBR0 MIB_R10C14:MIB_EBR1
word: EBR0.WID 000010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C10:MIB_EBR6 MIB_R10C11:MIB_EBR7 MIB_R10C12:EBR_SPINE_UL1
word: EBR3.WID 100010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C24:MIB_EBR2 MIB_R10C25:MIB_EBR3 MIB_R10C26:MIB_EBR4
word: EBR1.WID 010010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C60:MIB_EBR0 MIB_R10C61:MIB_EBR1
word: EBR0.WID 110010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C46:MIB_EBR4 MIB_R10C47:MIB_EBR5 MIB_R10C48:MIB_EBR6
word: EBR2.WID 001010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C31:MIB_EBR0 MIB_R10C32:MIB_EBR1
word: EBR0.WID 101010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R10C28:MIB_EBR6 MIB_R10C29:MIB_EBR7 MIB_R10C30:EBR_SPINE_UL0
word: EBR3.WID 011010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C26:MIB_EBR4 MIB_R10C27:MIB_EBR5 MIB_R10C28:MIB_EBR6
word: EBR2.WID 111010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C15:MIB_EBR2 MIB_R10C16:MIB_EBR3 MIB_R10C17:MIB_EBR4
word: EBR1.WID 000110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C71:MIB_EBR2 MIB_R10C72:MIB_EBR3 MIB_R10C73:MIB_EBR4
word: EBR1.WID 100110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C66:MIB_EBR6 MIB_R10C67:MIB_EBR7 MIB_R10C68:MIB_EBR8
word: EBR3.WID 010110000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C33:MIB_EBR2 MIB_R10C34:MIB_EBR3 MIB_R10C35:MIB_EBR4
word: EBR1.WID 110110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C64:MIB_EBR4 MIB_R10C65:MIB_EBR5 MIB_R10C66:MIB_EBR6
word: EBR2.WID 001110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R10C44:MIB_EBR2 MIB_R10C45:MIB_EBR3 MIB_R10C46:MIB_EBR4
word: EBR1.WID 101110000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C48:MIB_EBR6 MIB_R10C49:MIB_EBR7 MIB_R10C50:EBR_SPINE_UR0
word: EBR3.WID 011110000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C35:MIB_EBR4 MIB_R10C36:MIB_EBR5 MIB_R10C37:MIB_EBR6
word: EBR2.WID 111110000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C28:MIB_EBR6 MIB_R34C29:MIB_EBR7 MIB_R34C30:MIB_EBR8
word: EBR3.WID 000001000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 2
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A NORMAL
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C24:MIB_EBR2 MIB_R34C25:MIB_EBR3 MIB_R34C26:MIB_EBR4
word: EBR1.WID 100001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A NORMAL
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R10C6:MIB_EBR2 MIB_R10C7:MIB_EBR3 MIB_R10C8:MIB_EBR4
word: EBR1.WID 010001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 2
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A NORMAL
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C31:MIB_EBR0 MIB_R34C32:MIB_EBR1
word: EBR0.WID 110001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 2
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A NORMAL
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C26:MIB_EBR4 MIB_R34C27:MIB_EBR5 MIB_R34C28:MIB_EBR6
word: EBR2.WID 001001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 1
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A NORMAL
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C33:MIB_EBR2 MIB_R34C34:MIB_EBR3 MIB_R34C35:MIB_EBR4
word: EBR1.WID 101001000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 1
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A NORMAL
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C22:MIB_EBR0 MIB_R34C23:MIB_EBR1
word: EBR0.WID 011001000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 1
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A NORMAL
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C46:MIB_EBR4 MIB_R34C47:MIB_EBR5 MIB_R34C48:MIB_EBR6
word: EBR2.WID 111001000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 1
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A NORMAL
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C19:MIB_EBR6 MIB_R34C20:MIB_EBR7 MIB_R34C21:MIB_EBR8
word: EBR3.WID 000101000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 1
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A NORMAL
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R10C4:MIB_EBR0 MIB_R10C5:MIB_EBR1
word: EBR0.WID 100101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 1
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A NORMAL
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C42:MIB_EBR0 MIB_R34C43:MIB_EBR1
word: EBR0.WID 010101000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 1
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A NORMAL
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C44:MIB_EBR2 MIB_R34C45:MIB_EBR3 MIB_R34C46:MIB_EBR4
word: EBR1.WID 110101000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 1
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A NORMAL
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

