{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 13:03:35 2024 " "Info: Processing started: Sat Mar 23 13:03:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|cl " "Warning: Node \"alu:inst12\|cl\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[7\] " "Warning: Node \"alu:inst12\|d_bus\[7\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[6\] " "Warning: Node \"alu:inst12\|d_bus\[6\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[5\] " "Warning: Node \"alu:inst12\|d_bus\[5\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[4\] " "Warning: Node \"alu:inst12\|d_bus\[4\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[3\] " "Warning: Node \"alu:inst12\|d_bus\[3\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[2\] " "Warning: Node \"alu:inst12\|d_bus\[2\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[1\] " "Warning: Node \"alu:inst12\|d_bus\[1\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[0\] " "Warning: Node \"alu:inst12\|d_bus\[0\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 152 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 72 504 528 88 "clk" "" } { 88 504 528 104 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "alu:inst12\|cl~1458 " "Info: Detected gated clock \"alu:inst12\|cl~1458\" as buffer" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|cl~1458" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|cl~1457 " "Info: Detected gated clock \"alu:inst12\|cl~1457\" as buffer" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|cl~1457" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|d_bus\[7\]~9614 " "Info: Detected gated clock \"alu:inst12\|d_bus\[7\]~9614\" as buffer" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|d_bus\[7\]~9614" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|d_bus\[7\]~9615 " "Info: Detected gated clock \"alu:inst12\|d_bus\[7\]~9615\" as buffer" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|d_bus\[7\]~9615" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\] register alu:inst12\|cl 29.24 MHz 34.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 29.24 MHz between source memory \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]\" and destination register \"alu:inst12\|cl\" (period= 34.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.100 ns + Longest memory register " "Info: + Longest memory to register delay is 18.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\] 1 MEM EC9_B 20 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = EC9_B; Fanout = 20; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.100 ns) 2.400 ns blok_ron:inst2\|ron~1310 2 COMB LC7_B4 1 " "Info: 2: + IC(0.800 ns) + CELL(1.100 ns) = 2.400 ns; Loc. = LC7_B4; Fanout = 1; COMB Node = 'blok_ron:inst2\|ron~1310'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] blok_ron:inst2|ron~1310 } "NODE_NAME" } } { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.500 ns blok_ron:inst2\|ron~1311 3 COMB LC2_B4 21 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.500 ns; Loc. = LC2_B4; Fanout = 21; COMB Node = 'blok_ron:inst2\|ron~1311'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 } "NODE_NAME" } } { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 4.800 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 4 COMB LC4_B3 2 " "Info: 4: + IC(0.500 ns) + CELL(0.800 ns) = 4.800 ns; Loc. = LC4_B3; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 5.700 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96 5 COMB LC3_B3 2 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 5.700 ns; Loc. = LC3_B3; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 6.600 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90 6 COMB LC7_B3 2 " "Info: 6: + IC(0.100 ns) + CELL(0.800 ns) = 6.600 ns; Loc. = LC7_B3; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 7.900 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84 7 COMB LC6_B5 2 " "Info: 7: + IC(0.500 ns) + CELL(0.800 ns) = 7.900 ns; Loc. = LC6_B5; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 8.800 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78 8 COMB LC5_B5 2 " "Info: 8: + IC(0.100 ns) + CELL(0.800 ns) = 8.800 ns; Loc. = LC5_B5; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 9.700 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72 9 COMB LC1_B5 2 " "Info: 9: + IC(0.100 ns) + CELL(0.800 ns) = 9.700 ns; Loc. = LC1_B5; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.800 ns) 11.300 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66 10 COMB LC8_C5 2 " "Info: 10: + IC(0.800 ns) + CELL(0.800 ns) = 11.300 ns; Loc. = LC8_C5; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 12.200 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60 11 COMB LC6_C5 1 " "Info: 11: + IC(0.100 ns) + CELL(0.800 ns) = 12.200 ns; Loc. = LC6_C5; Fanout = 1; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 13.100 ns alu:inst12\|cl~1450 12 COMB LC5_C5 1 " "Info: 12: + IC(0.100 ns) + CELL(0.800 ns) = 13.100 ns; Loc. = LC5_C5; Fanout = 1; COMB Node = 'alu:inst12\|cl~1450'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1450 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 14.600 ns alu:inst12\|cl~1451 13 COMB LC1_C4 1 " "Info: 13: + IC(0.500 ns) + CELL(1.000 ns) = 14.600 ns; Loc. = LC1_C4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1451'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { alu:inst12|cl~1450 alu:inst12|cl~1451 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 15.800 ns alu:inst12\|cl~1454 14 COMB LC2_C4 1 " "Info: 14: + IC(0.100 ns) + CELL(1.100 ns) = 15.800 ns; Loc. = LC2_C4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1454'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|cl~1451 alu:inst12|cl~1454 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 17.000 ns alu:inst12\|cl~1456 15 COMB LC3_C4 1 " "Info: 15: + IC(0.100 ns) + CELL(1.100 ns) = 17.000 ns; Loc. = LC3_C4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1456'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|cl~1454 alu:inst12|cl~1456 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 18.100 ns alu:inst12\|cl 16 REG LC8_C4 1 " "Info: 16: + IC(0.100 ns) + CELL(1.000 ns) = 18.100 ns; Loc. = LC8_C4; Fanout = 1; REG Node = 'alu:inst12\|cl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|cl~1456 alu:inst12|cl } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 77.35 % ) " "Info: Total cell delay = 14.000 ns ( 77.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 22.65 % ) " "Info: Total interconnect delay = 4.100 ns ( 22.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1450 alu:inst12|cl~1451 alu:inst12|cl~1454 alu:inst12|cl~1456 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] {} blok_ron:inst2|ron~1310 {} blok_ron:inst2|ron~1311 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 {} alu:inst12|cl~1450 {} alu:inst12|cl~1451 {} alu:inst12|cl~1454 {} alu:inst12|cl~1456 {} alu:inst12|cl {} } { 0.000ns 0.800ns 0.100ns 0.500ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.800ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.500ns 1.100ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.200 ns - Smallest " "Info: - Smallest clock skew is 3.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.700 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 275 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 275; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 152 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 72 504 528 88 "clk" "" } { 88 504 528 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 2 MEM EC3_B 19 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC3_B; Fanout = 19; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.800 ns) 3.800 ns alu:inst12\|cl~1458 3 COMB LC7_C4 1 " "Info: 3: + IC(0.700 ns) + CELL(0.800 ns) = 3.800 ns; Loc. = LC7_C4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1458'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|cl~1458 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 4.700 ns alu:inst12\|cl 4 REG LC8_C4 1 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 4.700 ns; Loc. = LC8_C4; Fanout = 1; REG Node = 'alu:inst12\|cl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|cl~1458 alu:inst12|cl } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.700 ns ( 78.72 % ) " "Info: Total cell delay = 3.700 ns ( 78.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 21.28 % ) " "Info: Total interconnect delay = 1.000 ns ( 21.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|cl~1458 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|cl~1458 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 275 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 275; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 152 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 72 504 528 88 "clk" "" } { 88 504 528 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\] 2 MEM EC9_B 20 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = EC9_B; Fanout = 20; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|cl~1458 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|cl~1458 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1450 alu:inst12|cl~1451 alu:inst12|cl~1454 alu:inst12|cl~1456 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] {} blok_ron:inst2|ron~1310 {} blok_ron:inst2|ron~1311 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 {} alu:inst12|cl~1450 {} alu:inst12|cl~1451 {} alu:inst12|cl~1454 {} alu:inst12|cl~1456 {} alu:inst12|cl {} } { 0.000ns 0.800ns 0.100ns 0.500ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.800ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.500ns 1.100ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|cl~1458 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|cl~1458 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[8] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 118 " "Warning: Circuit may not operate. Detected 118 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] alu:inst12\|d_bus\[7\] clk 4.5 ns " "Info: Found hold time violation between source  pin or register \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]\" and destination pin or register \"alu:inst12\|d_bus\[7\]\" for clock \"clk\" (Hold time is 4.5 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.900 ns + Largest " "Info: + Largest clock skew is 7.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 275 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 275; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 152 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 72 504 528 88 "clk" "" } { 88 504 528 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] 2 MEM EC10_B 29 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC10_B; Fanout = 29; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.200 ns alu:inst12\|d_bus\[7\]~9614 3 COMB LC4_C8 1 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.200 ns; Loc. = LC4_C8; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~9614'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.000 ns) 7.300 ns alu:inst12\|d_bus\[7\]~9615 4 COMB LC6_C18 8 " "Info: 4: + IC(1.100 ns) + CELL(1.000 ns) = 7.300 ns; Loc. = LC6_C18; Fanout = 8; COMB Node = 'alu:inst12\|d_bus\[7\]~9615'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.800 ns) 9.400 ns alu:inst12\|d_bus\[7\] 5 REG LC2_C1 8 " "Info: 5: + IC(1.300 ns) + CELL(0.800 ns) = 9.400 ns; Loc. = LC2_C1; Fanout = 8; REG Node = 'alu:inst12\|d_bus\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[7] } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 53.19 % ) " "Info: Total cell delay = 5.000 ns ( 53.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 46.81 % ) " "Info: Total interconnect delay = 4.400 ns ( 46.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 1.800ns 1.100ns 1.300ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 275 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 275; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 152 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 72 504 528 88 "clk" "" } { 88 504 528 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 2 MEM EC3_B 19 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = EC3_B; Fanout = 19; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 1.800ns 1.100ns 1.300ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest memory register " "Info: - Shortest memory to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 1 MEM EC3_B 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = EC3_B; Fanout = 19; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 2.000 ns alu:inst12\|d_bus\[7\]~9613 2 COMB LC7_C1 1 " "Info: 2: + IC(0.500 ns) + CELL(1.000 ns) = 2.000 ns; Loc. = LC7_C1; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~9613'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|d_bus[7]~9613 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.100 ns alu:inst12\|d_bus\[7\] 3 REG LC2_C1 8 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC2_C1; Fanout = 8; REG Node = 'alu:inst12\|d_bus\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~9613 alu:inst12|d_bus[7] } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 80.65 % ) " "Info: Total cell delay = 2.500 ns ( 80.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 19.35 % ) " "Info: Total interconnect delay = 0.600 ns ( 19.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|d_bus[7]~9613 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|d_bus[7]~9613 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.500ns 0.100ns } { 0.500ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 1.800ns 1.100ns 1.300ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|d_bus[7]~9613 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|d_bus[7]~9613 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.500ns 0.100ns } { 0.500ns 1.000ns 1.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d_bus\[3\] alu:inst12\|d_bus\[3\] 14.300 ns register " "Info: tco from clock \"clk\" to destination pin \"d_bus\[3\]\" through register \"alu:inst12\|d_bus\[3\]\" is 14.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 275 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 275; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 152 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 72 504 528 88 "clk" "" } { 88 504 528 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] 2 MEM EC10_B 29 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC10_B; Fanout = 29; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 5.200 ns alu:inst12\|d_bus\[7\]~9614 3 COMB LC4_C8 1 " "Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.200 ns; Loc. = LC4_C8; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~9614'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.000 ns) 7.300 ns alu:inst12\|d_bus\[7\]~9615 4 COMB LC6_C18 8 " "Info: 4: + IC(1.100 ns) + CELL(1.000 ns) = 7.300 ns; Loc. = LC6_C18; Fanout = 8; COMB Node = 'alu:inst12\|d_bus\[7\]~9615'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 9.300 ns alu:inst12\|d_bus\[3\] 5 REG LC5_C9 7 " "Info: 5: + IC(1.200 ns) + CELL(0.800 ns) = 9.300 ns; Loc. = LC5_C9; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[3] } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 53.76 % ) " "Info: Total cell delay = 5.000 ns ( 53.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 46.24 % ) " "Info: Total interconnect delay = 4.300 ns ( 46.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[3] {} } { 0.000ns 0.000ns 0.200ns 1.800ns 1.100ns 1.200ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.000 ns + Longest register pin " "Info: + Longest register to pin delay is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|d_bus\[3\] 1 REG LC5_C9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C9; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|d_bus[3] } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.800 ns) 5.000 ns d_bus\[3\] 2 PIN PIN_8 0 " "Info: 2: + IC(1.200 ns) + CELL(3.800 ns) = 5.000 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'd_bus\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { alu:inst12|d_bus[3] d_bus[3] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { { 496 200 376 512 "d_bus\[7..0\]" "" } { 152 -64 568 168 "d_bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 76.00 % ) " "Info: Total cell delay = 3.800 ns ( 76.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 24.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 24.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { alu:inst12|d_bus[3] d_bus[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { alu:inst12|d_bus[3] {} d_bus[3] {} } { 0.000ns 1.200ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[3] {} } { 0.000ns 0.000ns 0.200ns 1.800ns 1.100ns 1.200ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { alu:inst12|d_bus[3] d_bus[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { alu:inst12|d_bus[3] {} d_bus[3] {} } { 0.000ns 1.200ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 13:03:35 2024 " "Info: Processing ended: Sat Mar 23 13:03:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
