Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Wed Dec  6 16:25:52 2023
| Host             : LAPTOP-7O16QNKC running 64-bit major release  (build 9200)
| Command          : report_power -file audio_toplevel_power_routed.rpt -pb audio_toplevel_power_summary_routed.pb -rpx audio_toplevel_power_routed.rpx
| Design           : audio_toplevel
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.390        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.315        |
| Device Static (W)        | 0.076        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        7 |       --- |             --- |
| Slice Logic             |     0.028 |    22004 |       --- |             --- |
|   LUT as Logic          |     0.026 |    13800 |     32600 |           42.33 |
|   CARRY4                |     0.001 |      995 |      8150 |           12.21 |
|   F7/F8 Muxes           |     0.001 |     4316 |     32600 |           13.24 |
|   Register              |    <0.001 |     1244 |     65200 |            1.91 |
|   LUT as Shift Register |    <0.001 |       71 |      9600 |            0.74 |
|   BUFG                  |    <0.001 |        3 |        32 |            9.38 |
|   Others                |     0.000 |      317 |       --- |             --- |
| Signals                 |     0.029 |    11382 |       --- |             --- |
| Block RAM               |     0.006 |     72.5 |        75 |           96.67 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| DSPs                    |     0.001 |        2 |       120 |            1.67 |
| I/O                     |     0.137 |       27 |       210 |           12.86 |
| Static Power            |     0.076 |          |           |                 |
| Total                   |     0.390 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.084 |       0.072 |      0.012 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------------------+-----------------+
| Clock              | Domain                                         | Constraint (ns) |
+--------------------+------------------------------------------------+-----------------+
| clk                | clk                                            |            10.0 |
| clk                | clk_IBUF_BUFG                                  |            10.0 |
| clk_out1_clk_wiz_0 | nolabel_line62/clk_wiz/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_out2_clk_wiz_0 | nolabel_line62/clk_wiz/inst/clk_out2_clk_wiz_0 |             8.0 |
| clkfbout_clk_wiz_0 | nolabel_line62/clk_wiz/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| audio_toplevel      |     0.315 |
|   audio_store_fifo  |     0.002 |
|     U0              |     0.002 |
|       inst_fifo_gen |     0.002 |
|   fir               |     0.004 |
|     U0              |     0.004 |
|       i_synth       |     0.004 |
|   nolabel_line62    |     0.299 |
|     ani             |     0.029 |
|       cat_faint_1   |     0.002 |
|       cat_faint_2   |     0.001 |
|       cat_faint_3   |     0.001 |
|       cat_faint_4   |     0.001 |
|       cat_faint_5   |     0.001 |
|       cat_faint_6   |     0.001 |
|       cat_faint_7   |     0.001 |
|       cat_idle      |     0.002 |
|       cat_ill_1     |     0.002 |
|       cat_ill_2     |     0.002 |
|       cat_listen    |     0.002 |
|       cat_pet_1     |     0.002 |
|       cat_pet_2     |     0.002 |
|       cat_speak_1   |     0.002 |
|       cat_speak_2   |     0.002 |
|       cat_speak_3   |     0.002 |
|     clk_wiz         |     0.106 |
|       inst          |     0.106 |
|     vga             |     0.029 |
|     vga_to_hdmi     |     0.132 |
|       inst          |     0.132 |
+---------------------+-----------+


