<html>
<head>
<title>wishBoneBI.v</title>
<link rel="stylesheet" href="./../../../css/hde.css">
<meta name="Author" content="Steve, Base2Designs">
<meta name="Generator" content="Active-HDL, Version 6.3.1444, Expiration Date: September 30, 2004\n\nCopyright © ALDEC, Inc. All rights reserved.">
</head>
<body>
<pre>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// wishBoneBI.v                                                 ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This file is part of the usbhostslave opencores effort.</span>
<span id=t_com>//// &lt;http://www.opencores.org/cores//&gt;                           ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Module Description:                                          ////</span>
<span id=t_com>//// </span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// To Do:                                                       ////</span>
<span id=t_com>//// </span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Author(s):                                                   ////</span>
<span id=t_com>//// - Steve Fielding, sfielding@base2designs.com                 ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG          ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source file may be used and distributed without         ////</span>
<span id=t_com>//// restriction provided that this copyright statement is not    ////</span>
<span id=t_com>//// removed from the file and that any derivative work contains  ////</span>
<span id=t_com>//// the original copyright notice and the associated disclaimer. ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source file is free software; you can redistribute it   ////</span>
<span id=t_com>//// and/or modify it under the terms of the GNU Lesser General   ////</span>
<span id=t_com>//// Public License as published by the Free Software Foundation; ////</span>
<span id=t_com>//// either version 2.1 of the License, or (at your option) any   ////</span>
<span id=t_com>//// later version.                                               ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// This source is distributed in the hope that it will be       ////</span>
<span id=t_com>//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////</span>
<span id=t_com>//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////</span>
<span id=t_com>//// PURPOSE. See the GNU Lesser General Public License for more  ////</span>
<span id=t_com>//// details.                                                     ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//// You should have received a copy of the GNU Lesser General    ////</span>
<span id=t_com>//// Public License along with this source; if not, download it   ////</span>
<span id=t_com>//// from &lt;http://www.opencores.org/lgpl.shtml&gt;                   ////</span>
<span id=t_com>////                                                              ////</span>
<span id=t_com>//////////////////////////////////////////////////////////////////////</span>
<span id=t_com>//</span>
<span id=t_com>// $Id: index.htm,v 1.1.1.1 2004-10-11 03:58:31 sfielding Exp $</span>
<span id=t_com>//</span>
<span id=t_com>// CVS Revision History</span>
<span id=t_com>//</span>
<span id=t_com>// $Log: not supported by cvs2svn $</span>
<span id=t_com>//</span>

<span id=t_dir>`include</span> <span id=t_cns>"wishBoneBus_h.v"</span>

 
<span id=t_kwd>module</span> <span id=t_idt>wishBoneBI</span> (
  <span id=t_idt>address</span>, <span id=t_idt>dataIn</span>, <span id=t_idt>dataOut</span>, <span id=t_idt>writeEn</span>, 
  <span id=t_idt>strobe_i</span>,
  <span id=t_idt>ack_o</span>,
  <span id=t_idt>clk</span>, <span id=t_idt>rst</span>,
  <span id=t_idt>hostControlSel</span>, 
  <span id=t_idt>hostRxFifoSel</span>, <span id=t_idt>hostTxFifoSel</span>,
  <span id=t_idt>slaveControlSel</span>,
  <span id=t_idt>slaveEP0RxFifoSel</span>, <span id=t_idt>slaveEP1RxFifoSel</span>, <span id=t_idt>slaveEP2RxFifoSel</span>, <span id=t_idt>slaveEP3RxFifoSel</span>, 
  <span id=t_idt>slaveEP0TxFifoSel</span>, <span id=t_idt>slaveEP1TxFifoSel</span>, <span id=t_idt>slaveEP2TxFifoSel</span>, <span id=t_idt>slaveEP3TxFifoSel</span>, 
  <span id=t_idt>hostSlaveMuxSel</span>,
  <span id=t_idt>dataFromHostControl</span>,
  <span id=t_idt>dataFromHostRxFifo</span>,
  <span id=t_idt>dataFromHostTxFifo</span>,
  <span id=t_idt>dataFromSlaveControl</span>,
  <span id=t_idt>dataFromEP0RxFifo</span>, <span id=t_idt>dataFromEP1RxFifo</span>, <span id=t_idt>dataFromEP2RxFifo</span>, <span id=t_idt>dataFromEP3RxFifo</span>,
  <span id=t_idt>dataFromEP0TxFifo</span>, <span id=t_idt>dataFromEP1TxFifo</span>, <span id=t_idt>dataFromEP2TxFifo</span>, <span id=t_idt>dataFromEP3TxFifo</span>,
  <span id=t_idt>dataFromHostSlaveMux</span>
   );
<span id=t_kwd>input</span> <span id=t_idt>clk</span>;
<span id=t_kwd>input</span> <span id=t_idt>rst</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>address</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataIn</span>;
<span id=t_kwd>output</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataOut</span>;
<span id=t_kwd>input</span> <span id=t_idt>strobe_i</span>;
<span id=t_kwd>output</span> <span id=t_idt>ack_o</span>;
<span id=t_kwd>input</span> <span id=t_idt>writeEn</span>;
<span id=t_kwd>output</span> <span id=t_idt>hostControlSel</span>;
<span id=t_kwd>output</span> <span id=t_idt>hostRxFifoSel</span>;
<span id=t_kwd>output</span> <span id=t_idt>hostTxFifoSel</span>;
<span id=t_kwd>output</span> <span id=t_idt>slaveControlSel</span>;
<span id=t_kwd>output</span> <span id=t_idt>slaveEP0RxFifoSel</span>, <span id=t_idt>slaveEP1RxFifoSel</span>, <span id=t_idt>slaveEP2RxFifoSel</span>, <span id=t_idt>slaveEP3RxFifoSel</span>; 
<span id=t_kwd>output</span> <span id=t_idt>slaveEP0TxFifoSel</span>, <span id=t_idt>slaveEP1TxFifoSel</span>, <span id=t_idt>slaveEP2TxFifoSel</span>, <span id=t_idt>slaveEP3TxFifoSel</span>; 
<span id=t_kwd>output</span> <span id=t_idt>hostSlaveMuxSel</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromHostControl</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromHostRxFifo</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromHostTxFifo</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromSlaveControl</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromEP0RxFifo</span>, <span id=t_idt>dataFromEP1RxFifo</span>, <span id=t_idt>dataFromEP2RxFifo</span>, <span id=t_idt>dataFromEP3RxFifo</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromEP0TxFifo</span>, <span id=t_idt>dataFromEP1TxFifo</span>, <span id=t_idt>dataFromEP2TxFifo</span>, <span id=t_idt>dataFromEP3TxFifo</span>;
<span id=t_kwd>input</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromHostSlaveMux</span>;


<span id=t_kwd>wire</span> <span id=t_idt>clk</span>;
<span id=t_kwd>wire</span> <span id=t_idt>rst</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>address</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataIn</span>;
<span id=t_kwd>reg</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataOut</span>;
<span id=t_kwd>wire</span> <span id=t_idt>writeEn</span>;
<span id=t_kwd>wire</span> <span id=t_idt>strobe_i</span>;
<span id=t_kwd>reg</span> <span id=t_idt>ack_o</span>;
<span id=t_kwd>reg</span> <span id=t_idt>hostControlSel</span>;
<span id=t_kwd>reg</span> <span id=t_idt>hostRxFifoSel</span>;
<span id=t_kwd>reg</span> <span id=t_idt>hostTxFifoSel</span>;
<span id=t_kwd>reg</span> <span id=t_idt>slaveControlSel</span>;
<span id=t_kwd>reg</span> <span id=t_idt>slaveEP0RxFifoSel</span>, <span id=t_idt>slaveEP1RxFifoSel</span>, <span id=t_idt>slaveEP2RxFifoSel</span>, <span id=t_idt>slaveEP3RxFifoSel</span>; 
<span id=t_kwd>reg</span> <span id=t_idt>slaveEP0TxFifoSel</span>, <span id=t_idt>slaveEP1TxFifoSel</span>, <span id=t_idt>slaveEP2TxFifoSel</span>, <span id=t_idt>slaveEP3TxFifoSel</span>; 
<span id=t_kwd>reg</span> <span id=t_idt>hostSlaveMuxSel</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromHostControl</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromHostRxFifo</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromHostTxFifo</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromSlaveControl</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromEP0RxFifo</span>, <span id=t_idt>dataFromEP1RxFifo</span>, <span id=t_idt>dataFromEP2RxFifo</span>, <span id=t_idt>dataFromEP3RxFifo</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromEP0TxFifo</span>, <span id=t_idt>dataFromEP1TxFifo</span>, <span id=t_idt>dataFromEP2TxFifo</span>, <span id=t_idt>dataFromEP3TxFifo</span>;
<span id=t_kwd>wire</span> [<span id=t_cns>7</span>:<span id=t_cns>0</span>] <span id=t_idt>dataFromHostSlaveMux</span>;

<span id=t_com>//internal wires and regs</span>
<span id=t_kwd>reg</span> <span id=t_idt>ack_delayed</span>;
<span id=t_kwd>reg</span> <span id=t_idt>ack_immediate</span>;

<span id=t_com>//address decode and data mux</span>
<span id=t_kwd>always</span> @(<span id=t_idt>address</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromHostControl</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromHostRxFifo</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromHostTxFifo</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromSlaveControl</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromEP0RxFifo</span> <span id=t_kwd>or</span> 
  <span id=t_idt>dataFromEP1RxFifo</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromEP2RxFifo</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromEP3RxFifo</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromHostSlaveMux</span> <span id=t_kwd>or</span> 
  <span id=t_idt>dataFromEP0TxFifo</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromEP1TxFifo</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromEP2TxFifo</span> <span id=t_kwd>or</span>
  <span id=t_idt>dataFromEP3TxFifo</span>)
<span id=t_kwd>begin</span>
  <span id=t_idt>hostControlSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>hostRxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>hostTxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveControlSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveEP0RxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveEP0TxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveEP1RxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveEP1TxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveEP2RxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveEP2TxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveEP3RxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>slaveEP3TxFifoSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_idt>hostSlaveMuxSel</span> &lt;= <span id=t_cns>1'b0</span>;
  <span id=t_kwd>case</span> (<span id=t_idt>address</span> &amp; `<span id=t_idt>ADDRESS_DECODE_MASK</span>)
    `<span id=t_idt>HCREG_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>hostControlSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromHostControl</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>HCREG_BASE_PLUS_0X10</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>hostControlSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromHostControl</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>HOST_RX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>hostRxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromHostRxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>HOST_TX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>hostTxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromHostTxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>SCREG_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveControlSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromSlaveControl</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>SCREG_BASE_PLUS_0X10</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveControlSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromSlaveControl</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>EP0_RX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveEP0RxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromEP0RxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>EP0_TX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveEP0TxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromEP0TxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>EP1_RX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveEP1RxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromEP1RxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>EP1_TX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveEP1TxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromEP1TxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>EP2_RX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveEP2RxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromEP2RxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>EP2_TX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveEP2TxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromEP2TxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>EP3_RX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveEP3RxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromEP3RxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>EP3_TX_FIFO_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>slaveEP3TxFifoSel</span> &lt;= <span id=t_cns>1'b1</span>;
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromEP3TxFifo</span>;
    <span id=t_kwd>end</span>
    `<span id=t_idt>HOST_SLAVE_CONTROL_BASE</span> : <span id=t_kwd>begin</span>
      <span id=t_idt>hostSlaveMuxSel</span> &lt;= <span id=t_cns>1'b1</span>; 
      <span id=t_idt>dataOut</span> &lt;= <span id=t_idt>dataFromHostSlaveMux</span>;
    <span id=t_kwd>end</span>
    <span id=t_kwd>default</span>: 
      <span id=t_idt>dataOut</span> &lt;= <span id=t_cns>8'h00</span>;
  <span id=t_kwd>endcase</span>
<span id=t_kwd>end</span>

<span id=t_com>//delayed ack</span>
<span id=t_kwd>always</span> @(<span id=t_kwd>posedge</span> <span id=t_idt>clk</span>) <span id=t_kwd>begin</span>
  <span id=t_idt>ack_delayed</span> &lt;= <span id=t_idt>strobe_i</span>;
<span id=t_kwd>end</span>

<span id=t_com>//immediate ack</span>
<span id=t_kwd>always</span> @(<span id=t_idt>strobe_i</span>) <span id=t_kwd>begin</span>
  <span id=t_idt>ack_immediate</span> &lt;= <span id=t_idt>strobe_i</span>;
<span id=t_kwd>end</span> 

<span id=t_com>//select between immediate and delayed ack</span>
<span id=t_kwd>always</span> @(<span id=t_idt>writeEn</span> <span id=t_kwd>or</span> <span id=t_idt>address</span> <span id=t_kwd>or</span> <span id=t_idt>ack_delayed</span> <span id=t_kwd>or</span> <span id=t_idt>ack_immediate</span>) <span id=t_kwd>begin</span>
  <span id=t_kwd>if</span> (<span id=t_idt>writeEn</span> == <span id=t_cns>1'b0</span> &amp;&amp;
      (<span id=t_idt>address</span> == `<span id=t_idt>HOST_RX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>HOST_TX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>EP0_RX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>EP0_TX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>EP1_RX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>EP1_TX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>EP2_RX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>EP2_TX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>EP3_RX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span> ||
       <span id=t_idt>address</span> == `<span id=t_idt>EP3_TX_FIFO_BASE</span> + `<span id=t_idt>FIFO_DATA_REG</span>) )
  <span id=t_kwd>begin</span>
    <span id=t_idt>ack_o</span> &lt;= <span id=t_idt>ack_delayed</span>;
  <span id=t_kwd>end</span>
  <span id=t_kwd>else</span>
  <span id=t_kwd>begin</span>
    <span id=t_idt>ack_o</span> &lt;= <span id=t_idt>ack_immediate</span>;
  <span id=t_kwd>end</span>
<span id=t_kwd>end</span>

<span id=t_kwd>endmodule</span>
</pre>
</body>
</html>
