
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003577    0.021223    0.162506    0.309321 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021223    0.000014    0.309335 v fanout68/A (sg13g2_buf_1)
     4    0.022868    0.077870    0.107559    0.416894 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077870    0.000089    0.416983 v fanout67/A (sg13g2_buf_1)
     5    0.021050    0.073814    0.127931    0.544914 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.073814    0.000038    0.544952 v _202_/A (sg13g2_xor2_1)
     2    0.009447    0.046693    0.102759    0.647711 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046693    0.000008    0.647718 v _204_/A (sg13g2_xor2_1)
     1    0.001753    0.024390    0.057999    0.705718 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024390    0.000002    0.705720 v _297_/D (sg13g2_dfrbpq_1)
                                              0.705720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396815   clock uncertainty
                                  0.000000    0.396815   clock reconvergence pessimism
                                 -0.035239    0.361576   library hold time
                                              0.361576   data required time
---------------------------------------------------------------------------------------------
                                              0.361576   data required time
                                             -0.705720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344143   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003577    0.021223    0.162506    0.309321 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021223    0.000014    0.309335 v fanout68/A (sg13g2_buf_1)
     4    0.022868    0.077870    0.107559    0.416894 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077870    0.000089    0.416983 v fanout67/A (sg13g2_buf_1)
     5    0.021050    0.073814    0.127931    0.544914 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.073814    0.000056    0.544970 v _201_/A (sg13g2_and2_1)
     1    0.003559    0.022477    0.086633    0.631603 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.022477    0.000008    0.631611 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010877    0.078477    0.073600    0.705212 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.078477    0.000046    0.705258 ^ _208_/B (sg13g2_xor2_1)
     1    0.002078    0.025285    0.066631    0.771889 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025285    0.000004    0.771893 v _298_/D (sg13g2_dfrbpq_1)
                                              0.771893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396815   clock uncertainty
                                  0.000000    0.396815   clock reconvergence pessimism
                                 -0.035522    0.361293   library hold time
                                              0.361293   data required time
---------------------------------------------------------------------------------------------
                                              0.361293   data required time
                                             -0.771893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.410600   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001953    0.020839    0.171099    0.318270 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.020839    0.000003    0.318272 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018249    0.093010    0.406206    0.724478 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.093010    0.000029    0.724507 ^ fanout77/A (sg13g2_buf_8)
     6    0.030545    0.031087    0.103632    0.828139 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.031087    0.000011    0.828150 ^ _128_/A (sg13g2_inv_2)
     5    0.021264    0.039543    0.045978    0.874128 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039543    0.000110    0.874238 v _293_/D (sg13g2_dfrbpq_2)
                                              0.874238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397171   clock uncertainty
                                  0.000000    0.397171   clock reconvergence pessimism
                                 -0.040052    0.357119   library hold time
                                              0.357119   data required time
---------------------------------------------------------------------------------------------
                                              0.357119   data required time
                                             -0.874238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517119   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001953    0.020839    0.171099    0.318270 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.020839    0.000003    0.318272 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018249    0.093010    0.406206    0.724478 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.093010    0.000029    0.724507 ^ fanout77/A (sg13g2_buf_8)
     6    0.030545    0.031087    0.103632    0.828139 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.031087    0.000053    0.828193 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002683    0.031691    0.060293    0.888485 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.031691    0.000009    0.888495 v _294_/D (sg13g2_dfrbpq_1)
                                              0.888495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397167   clock uncertainty
                                  0.000000    0.397167   clock reconvergence pessimism
                                 -0.037460    0.359707   library hold time
                                              0.359707   data required time
---------------------------------------------------------------------------------------------
                                              0.359707   data required time
                                             -0.888495   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528788   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002641    0.023036    0.163221    0.310393 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023036    0.000009    0.310402 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011877    0.068801    0.385191    0.695593 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068801    0.000013    0.695606 ^ fanout55/A (sg13g2_buf_8)
     8    0.038381    0.033415    0.094896    0.790502 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.033416    0.000256    0.790758 ^ _195_/B (sg13g2_xor2_1)
     2    0.009750    0.045614    0.082699    0.873457 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045614    0.000027    0.873484 v _196_/B (sg13g2_xor2_1)
     1    0.001981    0.025169    0.053572    0.927056 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025169    0.000003    0.927059 v _295_/D (sg13g2_dfrbpq_2)
                                              0.927059   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397173   clock uncertainty
                                  0.000000    0.397173   clock reconvergence pessimism
                                 -0.035425    0.361748   library hold time
                                              0.361748   data required time
---------------------------------------------------------------------------------------------
                                              0.361748   data required time
                                             -0.927059   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565312   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002239    0.021600    0.161835    0.308655 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021600    0.000005    0.308660 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002760    0.034161    0.352734    0.661394 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.034161    0.000000    0.661395 ^ fanout70/A (sg13g2_buf_2)
     5    0.027337    0.065169    0.103919    0.765314 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.065169    0.000098    0.765412 ^ _199_/A (sg13g2_xnor2_1)
     2    0.010621    0.074561    0.108582    0.873994 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.074561    0.000017    0.874011 v _200_/B (sg13g2_xor2_1)
     1    0.002630    0.026618    0.067692    0.941703 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026618    0.000009    0.941712 v _296_/D (sg13g2_dfrbpq_1)
                                              0.941712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396820   clock uncertainty
                                  0.000000    0.396820   clock reconvergence pessimism
                                 -0.035945    0.360875   library hold time
                                              0.360875   data required time
---------------------------------------------------------------------------------------------
                                              0.360875   data required time
                                             -0.941712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.580837   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006453    0.029064    0.169544    0.316359 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029064    0.000012    0.316372 v fanout61/A (sg13g2_buf_2)
     5    0.027397    0.053842    0.101157    0.417528 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.053847    0.000520    0.418048 v _182_/A (sg13g2_nand2_1)
     1    0.004342    0.031884    0.043227    0.461275 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.031884    0.000019    0.461294 ^ _217_/A (sg13g2_nor3_1)
     1    0.004140    0.028356    0.040625    0.501919 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.028356    0.000013    0.501932 v _218_/A2 (sg13g2_o21ai_1)
     1    0.002668    0.041312    0.073977    0.575909 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.041312    0.000009    0.575918 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003719    0.037061    0.366332    0.942250 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037061    0.000009    0.942260 ^ _219_/A (sg13g2_inv_1)
     1    0.002028    0.016541    0.027249    0.969509 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016541    0.000004    0.969513 v _301_/D (sg13g2_dfrbpq_1)
                                              0.969513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397173   clock uncertainty
                                  0.000000    0.397173   clock reconvergence pessimism
                                 -0.032658    0.364515   library hold time
                                              0.364515   data required time
---------------------------------------------------------------------------------------------
                                              0.364515   data required time
                                             -0.969513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.604998   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011664    0.037582    0.186298    0.333471 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037582    0.000049    0.333519 ^ fanout72/A (sg13g2_buf_8)
     7    0.029342    0.028101    0.076163    0.409682 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028101    0.000185    0.409867 ^ _140_/B (sg13g2_nor2_2)
     5    0.018404    0.036174    0.045625    0.455492 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.036174    0.000033    0.455525 v _144_/A (sg13g2_nand2_1)
     2    0.007185    0.040725    0.046494    0.502020 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.040725    0.000024    0.502044 ^ _212_/B (sg13g2_nor2_1)
     2    0.010307    0.041706    0.052364    0.554408 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041706    0.000088    0.554496 v _213_/C (sg13g2_nand3_1)
     2    0.009844    0.052710    0.067399    0.621895 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.052710    0.000034    0.621929 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001931    0.028804    0.057163    0.679093 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028804    0.000003    0.679095 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001892    0.034020    0.367683    1.046778 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034020    0.000003    1.046781 v _300_/D (sg13g2_dfrbpq_1)
                                              1.046781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397165   clock uncertainty
                                  0.000000    0.397165   clock reconvergence pessimism
                                 -0.038198    0.358968   library hold time
                                              0.358968   data required time
---------------------------------------------------------------------------------------------
                                              0.358968   data required time
                                             -1.046781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.687814   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000199    1.091621 v _129_/A (sg13g2_inv_1)
     1    0.005796    0.037846    0.046653    1.138274 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.037846    0.000013    1.138287 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.138287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397171   clock uncertainty
                                  0.000000    0.397171   clock reconvergence pessimism
                                 -0.105363    0.291808   library removal time
                                              0.291808   data required time
---------------------------------------------------------------------------------------------
                                              0.291808   data required time
                                             -1.138287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.846480   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003577    0.021223    0.162506    0.309321 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021223    0.000014    0.309335 v fanout68/A (sg13g2_buf_1)
     4    0.022868    0.077870    0.107559    0.416894 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077870    0.000089    0.416983 v fanout67/A (sg13g2_buf_1)
     5    0.021050    0.073814    0.127931    0.544914 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.073814    0.000056    0.544970 v _201_/A (sg13g2_and2_1)
     1    0.003559    0.022477    0.086633    0.631603 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.022477    0.000008    0.631611 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010877    0.078477    0.073600    0.705212 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.078477    0.000050    0.705262 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.005934    0.048368    0.079948    0.785210 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.048368    0.000008    0.785217 v _211_/A (sg13g2_xnor2_1)
     1    0.001913    0.028333    0.063410    0.848627 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.028333    0.000002    0.848629 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001535    0.032927    0.366179    1.214808 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.032927    0.000000    1.214809 v _299_/D (sg13g2_dfrbpq_2)
                                              1.214809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.396820   clock uncertainty
                                  0.000000    0.396820   clock reconvergence pessimism
                                 -0.038015    0.358804   library hold time
                                              0.358804   data required time
---------------------------------------------------------------------------------------------
                                              0.358804   data required time
                                             -1.214809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.856005   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000144    1.184214 v _285_/A (sg13g2_inv_1)
     1    0.005375    0.031634    0.035881    1.220095 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031634    0.000006    1.220101 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397167   clock uncertainty
                                  0.000000    0.397167   clock reconvergence pessimism
                                 -0.103599    0.293567   library removal time
                                              0.293567   data required time
---------------------------------------------------------------------------------------------
                                              0.293567   data required time
                                             -1.220101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.926534   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000296    1.184365 v _287_/A (sg13g2_inv_1)
     1    0.005458    0.031955    0.036128    1.220493 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031955    0.000007    1.220500 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396820   clock uncertainty
                                  0.000000    0.396820   clock reconvergence pessimism
                                 -0.103752    0.293068   library removal time
                                              0.293068   data required time
---------------------------------------------------------------------------------------------
                                              0.293068   data required time
                                             -1.220500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927432   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000053    1.184122 v _291_/A (sg13g2_inv_1)
     1    0.005936    0.032636    0.037552    1.221674 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032636    0.000017    1.221691 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.221691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397165   clock uncertainty
                                  0.000000    0.397165   clock reconvergence pessimism
                                 -0.103899    0.293266   library removal time
                                              0.293266   data required time
---------------------------------------------------------------------------------------------
                                              0.293266   data required time
                                             -1.221691   data arrival time
---------------------------------------------------------------------------------------------
                                              0.928425   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000315    1.184385 v _286_/A (sg13g2_inv_1)
     1    0.005925    0.032591    0.037517    1.221902 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032591    0.000016    1.221918 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.221918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397173   clock uncertainty
                                  0.000000    0.397173   clock reconvergence pessimism
                                 -0.103816    0.293357   library removal time
                                              0.293357   data required time
---------------------------------------------------------------------------------------------
                                              0.293357   data required time
                                             -1.221918   data arrival time
---------------------------------------------------------------------------------------------
                                              0.928561   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000350    1.184420 v _290_/A (sg13g2_inv_1)
     1    0.006037    0.033017    0.037851    1.222271 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033017    0.000018    1.222289 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.222289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.396820   clock uncertainty
                                  0.000000    0.396820   clock reconvergence pessimism
                                 -0.103998    0.292822   library removal time
                                              0.292822   data required time
---------------------------------------------------------------------------------------------
                                              0.292822   data required time
                                             -1.222289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.929467   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000339    1.184409 v _289_/A (sg13g2_inv_1)
     1    0.006137    0.033401    0.038151    1.222560 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.033401    0.000022    1.222582 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.222582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396815   clock uncertainty
                                  0.000000    0.396815   clock reconvergence pessimism
                                 -0.104185    0.292631   library removal time
                                              0.292631   data required time
---------------------------------------------------------------------------------------------
                                              0.292631   data required time
                                             -1.222582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.929951   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000245    1.184315 v _292_/A (sg13g2_inv_1)
     1    0.006502    0.034794    0.039238    1.223552 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.034794    0.000030    1.223582 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.223582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397173   clock uncertainty
                                  0.000000    0.397173   clock reconvergence pessimism
                                 -0.104545    0.292627   library removal time
                                              0.292627   data required time
---------------------------------------------------------------------------------------------
                                              0.292627   data required time
                                             -1.223582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.930955   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000302    1.184372 v _288_/A (sg13g2_inv_1)
     1    0.006417    0.034468    0.038985    1.223357 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.034468    0.000028    1.223384 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.223384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396815   clock uncertainty
                                  0.000000    0.396815   clock reconvergence pessimism
                                 -0.104504    0.292311   library removal time
                                              0.292311   data required time
---------------------------------------------------------------------------------------------
                                              0.292311   data required time
                                             -1.223384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.931074   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010123    0.039627    0.178733    0.325898 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039627    0.000048    0.325946 v output2/A (sg13g2_buf_1)
     1    0.006678    0.030385    0.075619    0.401565 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030385    0.000016    0.401581 v sign (out)
                                              0.401581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.401581   data arrival time
---------------------------------------------------------------------------------------------
                                              1.151581   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010123    0.039627    0.178733    0.325898 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039627    0.000014    0.325912 v _127_/A (sg13g2_inv_1)
     1    0.007503    0.040829    0.046217    0.372129 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.040829    0.000093    0.372222 ^ output3/A (sg13g2_buf_1)
     1    0.008725    0.044609    0.081841    0.454063 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.044609    0.000072    0.454135 ^ signB (out)
                                              0.454135   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.454135   data arrival time
---------------------------------------------------------------------------------------------
                                              1.204135   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000143    0.352514 ^ fanout57/A (sg13g2_buf_8)
     8    0.029853    0.029345    0.087558    0.440072 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029350    0.000166    0.440237 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003483    0.020247    0.030855    0.471093 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020247    0.000013    0.471106 v output17/A (sg13g2_buf_1)
     1    0.008314    0.034614    0.071391    0.542497 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.034614    0.000060    0.542557 v sine_out[21] (out)
                                              0.542557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.542557   data arrival time
---------------------------------------------------------------------------------------------
                                              1.292557   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000139    0.346230 v fanout57/A (sg13g2_buf_8)
     8    0.029115    0.026744    0.087191    0.433422 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026744    0.000189    0.433610 v _170_/A (sg13g2_nand2_1)
     1    0.003063    0.023674    0.031023    0.464633 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.023674    0.000008    0.464641 ^ output20/A (sg13g2_buf_1)
     1    0.009917    0.048802    0.077948    0.542589 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.048802    0.000115    0.542704 ^ sine_out[24] (out)
                                              0.542704   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.542704   data arrival time
---------------------------------------------------------------------------------------------
                                              1.292704   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000143    0.352514 ^ fanout57/A (sg13g2_buf_8)
     8    0.029853    0.029345    0.087558    0.440072 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029350    0.000076    0.440148 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004301    0.022434    0.032878    0.473026 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022434    0.000026    0.473051 v output13/A (sg13g2_buf_1)
     1    0.007837    0.033272    0.071155    0.544206 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033272    0.000045    0.544251 v sine_out[18] (out)
                                              0.544251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.544251   data arrival time
---------------------------------------------------------------------------------------------
                                              1.294250   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000139    0.346230 v fanout57/A (sg13g2_buf_8)
     8    0.029115    0.026744    0.087191    0.433422 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026744    0.000101    0.433523 v _180_/A (sg13g2_nand2_1)
     1    0.002945    0.023244    0.030673    0.464196 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.023244    0.000006    0.464202 ^ output24/A (sg13g2_buf_1)
     1    0.011070    0.053324    0.081123    0.545326 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.053324    0.000154    0.545480 ^ sine_out[28] (out)
                                              0.545480   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.545480   data arrival time
---------------------------------------------------------------------------------------------
                                              1.295480   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000143    0.352514 ^ fanout57/A (sg13g2_buf_8)
     8    0.029853    0.029345    0.087558    0.440072 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029350    0.000177    0.440249 ^ _167_/A (sg13g2_nor2_1)
     1    0.004166    0.025273    0.036441    0.476690 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025273    0.000023    0.476714 v output19/A (sg13g2_buf_1)
     1    0.008314    0.034739    0.073534    0.550248 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.034739    0.000060    0.550307 v sine_out[23] (out)
                                              0.550307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.550307   data arrival time
---------------------------------------------------------------------------------------------
                                              1.300307   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000139    0.346230 v fanout57/A (sg13g2_buf_8)
     8    0.029115    0.026744    0.087191    0.433422 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026744    0.000094    0.433516 v _175_/A (sg13g2_nand2_1)
     1    0.004499    0.028908    0.035273    0.468789 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.028908    0.000028    0.468816 ^ output22/A (sg13g2_buf_1)
     1    0.010368    0.050702    0.081515    0.550331 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.050702    0.000128    0.550459 ^ sine_out[26] (out)
                                              0.550459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.550459   data arrival time
---------------------------------------------------------------------------------------------
                                              1.300459   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000139    0.346230 v fanout57/A (sg13g2_buf_8)
     8    0.029115    0.026744    0.087191    0.433422 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026744    0.000187    0.433608 v _172_/A (sg13g2_nand2_1)
     1    0.005786    0.033671    0.039080    0.472688 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.033671    0.000053    0.472741 ^ output21/A (sg13g2_buf_1)
     1    0.009760    0.048443    0.081789    0.554530 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.048443    0.000106    0.554635 ^ sine_out[25] (out)
                                              0.554635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.554635   data arrival time
---------------------------------------------------------------------------------------------
                                              1.304635   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000139    0.346230 v fanout57/A (sg13g2_buf_8)
     8    0.029115    0.026744    0.087191    0.433422 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026744    0.000094    0.433515 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005176    0.036641    0.043541    0.477056 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.036641    0.000039    0.477095 ^ output23/A (sg13g2_buf_1)
     1    0.011070    0.053638    0.086888    0.563984 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.053638    0.000154    0.564138 ^ sine_out[27] (out)
                                              0.564138   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.564138   data arrival time
---------------------------------------------------------------------------------------------
                                              1.314138   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000143    0.346234 v fanout58/A (sg13g2_buf_2)
     8    0.027750    0.054618    0.111081    0.457315 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054618    0.000144    0.457459 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002675    0.038241    0.047108    0.504567 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.038241    0.000003    0.504570 ^ output11/A (sg13g2_buf_1)
     1    0.007837    0.041104    0.078133    0.582704 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.041104    0.000045    0.582749 ^ sine_out[16] (out)
                                              0.582749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.582749   data arrival time
---------------------------------------------------------------------------------------------
                                              1.332749   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000143    0.346234 v fanout58/A (sg13g2_buf_2)
     8    0.027750    0.054618    0.111081    0.457315 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054618    0.000126    0.457441 v _162_/B1 (sg13g2_a21oi_1)
     1    0.002762    0.038742    0.047519    0.504960 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.038742    0.000004    0.504964 ^ output16/A (sg13g2_buf_1)
     1    0.007837    0.041119    0.078348    0.583312 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041119    0.000045    0.583357 ^ sine_out[20] (out)
                                              0.583357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.583357   data arrival time
---------------------------------------------------------------------------------------------
                                              1.333357   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000147    0.352518 ^ fanout58/A (sg13g2_buf_2)
     8    0.028427    0.067851    0.118492    0.471009 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067851    0.000134    0.471144 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003440    0.027397    0.042593    0.513737 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027397    0.000013    0.513750 v output18/A (sg13g2_buf_1)
     1    0.008314    0.034791    0.074440    0.588190 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.034791    0.000060    0.588249 v sine_out[22] (out)
                                              0.588249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.588249   data arrival time
---------------------------------------------------------------------------------------------
                                              1.338249   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030538    0.000498    0.441509 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005597    0.047583    0.057745    0.499254 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.047583    0.000048    0.499302 v output15/A (sg13g2_buf_1)
     1    0.011208    0.043805    0.090200    0.589502 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.043805    0.000158    0.589660 v sine_out[1] (out)
                                              0.589660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.589660   data arrival time
---------------------------------------------------------------------------------------------
                                              1.339660   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011664    0.037582    0.186298    0.333471 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037582    0.000049    0.333519 ^ fanout72/A (sg13g2_buf_8)
     7    0.029342    0.028101    0.076163    0.409682 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028101    0.000142    0.409824 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.008295    0.065451    0.080861    0.490684 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.065451    0.000116    0.490800 v output28/A (sg13g2_buf_1)
     1    0.012394    0.047700    0.100805    0.591605 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.047700    0.000208    0.591813 v sine_out[31] (out)
                                              0.591813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.591813   data arrival time
---------------------------------------------------------------------------------------------
                                              1.341813   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000147    0.352518 ^ fanout58/A (sg13g2_buf_2)
     8    0.028427    0.067851    0.118492    0.471009 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067851    0.000159    0.471169 ^ _160_/A (sg13g2_nor2_1)
     1    0.003698    0.023508    0.049491    0.520660 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023508    0.000016    0.520675 v output14/A (sg13g2_buf_1)
     1    0.007837    0.033299    0.071612    0.592288 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.033299    0.000045    0.592332 v sine_out[19] (out)
                                              0.592332   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.592332   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342332   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000147    0.352518 ^ fanout58/A (sg13g2_buf_2)
     8    0.028427    0.067851    0.118492    0.471009 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067851    0.000151    0.471161 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003347    0.030592    0.047142    0.518302 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030592    0.000011    0.518314 v output12/A (sg13g2_buf_1)
     1    0.007837    0.033480    0.074630    0.592944 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033480    0.000045    0.592989 v sine_out[17] (out)
                                              0.592989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.592989   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342989   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000147    0.352518 ^ fanout58/A (sg13g2_buf_2)
     8    0.028427    0.067851    0.118492    0.471009 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.067851    0.000026    0.471036 ^ _281_/A (sg13g2_nor2_1)
     1    0.006603    0.031818    0.057815    0.528851 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.031818    0.000073    0.528925 v output35/A (sg13g2_buf_1)
     1    0.008582    0.035686    0.076985    0.605910 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.035686    0.000067    0.605977 v sine_out[8] (out)
                                              0.605977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.605977   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355977   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030540    0.000625    0.441635 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036310    0.045365    0.487000 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036310    0.000018    0.487018 v _284_/A (sg13g2_and2_1)
     1    0.003984    0.023269    0.071485    0.558503 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.023269    0.000020    0.558523 v output7/A (sg13g2_buf_1)
     1    0.008010    0.033800    0.071936    0.630459 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.033800    0.000050    0.630509 v sine_out[12] (out)
                                              0.630509   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.630509   data arrival time
---------------------------------------------------------------------------------------------
                                              1.380509   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011664    0.037582    0.186298    0.333471 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037582    0.000049    0.333519 ^ fanout72/A (sg13g2_buf_8)
     7    0.029342    0.028101    0.076163    0.409682 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028101    0.000185    0.409867 ^ _140_/B (sg13g2_nor2_2)
     5    0.018404    0.036174    0.045625    0.455492 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.036174    0.000033    0.455525 v _144_/A (sg13g2_nand2_1)
     2    0.007185    0.040725    0.046494    0.502020 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.040725    0.000025    0.502045 ^ _145_/B (sg13g2_nand2_1)
     1    0.003741    0.034593    0.053863    0.555907 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.034593    0.000017    0.555924 v output9/A (sg13g2_buf_1)
     1    0.007837    0.033582    0.076335    0.632259 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033582    0.000045    0.632304 v sine_out[14] (out)
                                              0.632304   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.632304   data arrival time
---------------------------------------------------------------------------------------------
                                              1.382304   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.036925    0.174256    0.321071 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036925    0.000013    0.321084 ^ fanout61/A (sg13g2_buf_2)
     5    0.028109    0.066820    0.106233    0.427317 ^ fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.066822    0.000495    0.427812 ^ fanout60/A (sg13g2_buf_8)
     8    0.028576    0.029073    0.090123    0.517935 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029073    0.000102    0.518037 ^ _275_/A (sg13g2_nor2_1)
     1    0.005766    0.028548    0.040203    0.558240 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028548    0.000052    0.558293 v output30/A (sg13g2_buf_1)
     1    0.009587    0.038571    0.078059    0.636351 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.038571    0.000099    0.636451 v sine_out[3] (out)
                                              0.636451   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.636451   data arrival time
---------------------------------------------------------------------------------------------
                                              1.386451   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011664    0.037582    0.186298    0.333471 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037582    0.000049    0.333519 ^ fanout72/A (sg13g2_buf_8)
     7    0.029342    0.028101    0.076163    0.409682 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028101    0.000185    0.409867 ^ _140_/B (sg13g2_nor2_2)
     5    0.018404    0.036174    0.045625    0.455492 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.036174    0.000033    0.455525 v _144_/A (sg13g2_nand2_1)
     2    0.007185    0.040725    0.046494    0.502020 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.040725    0.000024    0.502044 ^ _212_/B (sg13g2_nor2_1)
     2    0.010307    0.041706    0.052364    0.554408 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041706    0.000078    0.554486 v output26/A (sg13g2_buf_1)
     1    0.010072    0.040307    0.084880    0.639366 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.040307    0.000116    0.639482 v sine_out[2] (out)
                                              0.639482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.639482   data arrival time
---------------------------------------------------------------------------------------------
                                              1.389481   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030540    0.000625    0.441635 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036310    0.045365    0.487000 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036310    0.000022    0.487022 v _136_/B (sg13g2_nand2b_2)
     4    0.013661    0.038981    0.044262    0.531283 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038981    0.000018    0.531301 ^ _278_/A (sg13g2_nor2_1)
     1    0.002664    0.023435    0.036237    0.567538 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.023435    0.000004    0.567542 v output33/A (sg13g2_buf_1)
     1    0.008660    0.035713    0.073600    0.641142 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.035713    0.000071    0.641213 v sine_out[6] (out)
                                              0.641213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.641213   data arrival time
---------------------------------------------------------------------------------------------
                                              1.391213   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030540    0.000625    0.441635 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036310    0.045365    0.487000 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036310    0.000022    0.487022 v _136_/B (sg13g2_nand2b_2)
     4    0.013661    0.038981    0.044262    0.531283 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038981    0.000005    0.531288 ^ _279_/A (sg13g2_nor2_1)
     1    0.003655    0.025762    0.038746    0.570034 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.025762    0.000016    0.570050 v output34/A (sg13g2_buf_1)
     1    0.008973    0.036691    0.075362    0.645412 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.036691    0.000079    0.645491 v sine_out[7] (out)
                                              0.645491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.645491   data arrival time
---------------------------------------------------------------------------------------------
                                              1.395491   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030540    0.000625    0.441635 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036310    0.045365    0.487000 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036310    0.000022    0.487022 v _136_/B (sg13g2_nand2b_2)
     4    0.013661    0.038981    0.044262    0.531283 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038981    0.000014    0.531297 ^ _277_/A (sg13g2_nor2_1)
     1    0.003524    0.025415    0.038416    0.569713 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.025415    0.000013    0.569726 v output32/A (sg13g2_buf_1)
     1    0.009580    0.038478    0.076702    0.646428 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.038478    0.000100    0.646527 v sine_out[5] (out)
                                              0.646527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.646527   data arrival time
---------------------------------------------------------------------------------------------
                                              1.396527   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030539    0.000558    0.441569 ^ _255_/A (sg13g2_nor4_1)
     1    0.003177    0.031611    0.040269    0.481838 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031611    0.000003    0.481841 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004909    0.065421    0.067449    0.549290 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.065421    0.000034    0.549324 ^ output4/A (sg13g2_buf_1)
     1    0.011605    0.056390    0.100841    0.650164 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.056390    0.000174    0.650339 ^ sine_out[0] (out)
                                              0.650339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.650339   data arrival time
---------------------------------------------------------------------------------------------
                                              1.400339   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030540    0.000625    0.441635 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036310    0.045365    0.487000 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036310    0.000022    0.487022 v _136_/B (sg13g2_nand2b_2)
     4    0.013661    0.038981    0.044262    0.531283 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038981    0.000026    0.531310 ^ _276_/A (sg13g2_nor2_1)
     1    0.004587    0.028240    0.041108    0.572417 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.028240    0.000029    0.572447 v output31/A (sg13g2_buf_1)
     1    0.009587    0.038564    0.077927    0.650374 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.038564    0.000099    0.650473 v sine_out[4] (out)
                                              0.650473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.650473   data arrival time
---------------------------------------------------------------------------------------------
                                              1.400473   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030538    0.000447    0.441458 ^ _143_/A (sg13g2_nor2_1)
     2    0.006421    0.032728    0.042388    0.483846 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032728    0.000006    0.483852 v _147_/A (sg13g2_nand2_1)
     2    0.007172    0.041489    0.045275    0.529127 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.041489    0.000013    0.529140 ^ _149_/B (sg13g2_nand2_1)
     1    0.003568    0.033822    0.053371    0.582511 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.033822    0.000014    0.582526 v output10/A (sg13g2_buf_1)
     1    0.007837    0.033562    0.076006    0.658532 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033562    0.000045    0.658577 v sine_out[15] (out)
                                              0.658577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.658577   data arrival time
---------------------------------------------------------------------------------------------
                                              1.408577   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    0.146815 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003577    0.021223    0.162506    0.309321 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.021223    0.000014    0.309335 v fanout68/A (sg13g2_buf_1)
     4    0.022868    0.077870    0.107559    0.416894 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077870    0.000229    0.417123 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030792    0.104668    0.521791 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030793    0.000302    0.522093 v _282_/A1 (sg13g2_a21oi_1)
     1    0.002762    0.043011    0.061385    0.583479 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.043011    0.000004    0.583483 ^ output5/A (sg13g2_buf_1)
     1    0.008010    0.041911    0.080687    0.664170 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.041911    0.000050    0.664220 ^ sine_out[10] (out)
                                              0.664220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.664220   data arrival time
---------------------------------------------------------------------------------------------
                                              1.414220   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030540    0.000628    0.441639 ^ _131_/B (sg13g2_or2_1)
     6    0.019891    0.087865    0.112815    0.554454 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.087865    0.000061    0.554515 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.002935    0.029905    0.047083    0.601598 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.029905    0.000007    0.601605 v output6/A (sg13g2_buf_1)
     1    0.008010    0.033967    0.074763    0.676368 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033967    0.000050    0.676418 v sine_out[11] (out)
                                              0.676418   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.676418   data arrival time
---------------------------------------------------------------------------------------------
                                              1.426418   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030540    0.000628    0.441639 ^ _131_/B (sg13g2_or2_1)
     6    0.019891    0.087865    0.112815    0.554454 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.087865    0.000030    0.554484 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003276    0.030762    0.048208    0.602692 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.030762    0.000010    0.602702 v output36/A (sg13g2_buf_1)
     1    0.008010    0.033989    0.075129    0.677831 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.033989    0.000050    0.677881 v sine_out[9] (out)
                                              0.677881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.677881   data arrival time
---------------------------------------------------------------------------------------------
                                              1.427881   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024128    0.060576    0.205551    0.352371 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060576    0.000124    0.352495 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030536    0.088516    0.441011 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030540    0.000628    0.441639 ^ _131_/B (sg13g2_or2_1)
     6    0.019891    0.087865    0.112815    0.554454 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.087865    0.000064    0.554517 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003931    0.032408    0.050372    0.604889 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.032408    0.000020    0.604909 v output8/A (sg13g2_buf_1)
     1    0.007837    0.033526    0.075404    0.680313 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033526    0.000045    0.680358 v sine_out[13] (out)
                                              0.680358   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.680358   data arrival time
---------------------------------------------------------------------------------------------
                                              1.430358   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000143    0.346234 v fanout58/A (sg13g2_buf_2)
     8    0.027750    0.054618    0.111081    0.457315 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054618    0.000093    0.457408 v _181_/B (sg13g2_and2_1)
     4    0.013510    0.050471    0.109890    0.567298 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.050471    0.000011    0.567309 v _184_/B1 (sg13g2_a21oi_1)
     1    0.003781    0.042593    0.051022    0.618332 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.042593    0.000016    0.618348 ^ output25/A (sg13g2_buf_1)
     1    0.010715    0.052392    0.088412    0.706760 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.052392    0.000142    0.706901 ^ sine_out[29] (out)
                                              0.706901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.706901   data arrival time
---------------------------------------------------------------------------------------------
                                              1.456901   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000143    0.346234 v fanout58/A (sg13g2_buf_2)
     8    0.027750    0.054618    0.111081    0.457315 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054618    0.000093    0.457408 v _181_/B (sg13g2_and2_1)
     4    0.013510    0.050471    0.109890    0.567298 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.050471    0.000020    0.567318 v _189_/B1 (sg13g2_o21ai_1)
     1    0.007493    0.051335    0.060729    0.628046 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.051335    0.000092    0.628138 ^ output29/A (sg13g2_buf_1)
     1    0.012394    0.059148    0.097080    0.725218 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.059148    0.000208    0.725426 ^ sine_out[32] (out)
                                              0.725426   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.725426   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475426   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.023505    0.048462    0.199272    0.346091 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048462    0.000143    0.346234 v fanout58/A (sg13g2_buf_2)
     8    0.027750    0.054618    0.111081    0.457315 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.054618    0.000093    0.457408 v _181_/B (sg13g2_and2_1)
     4    0.013510    0.050471    0.109890    0.567298 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.050471    0.000015    0.567313 v _186_/B1 (sg13g2_a21oi_1)
     1    0.007014    0.060277    0.066131    0.633444 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.060277    0.000080    0.633524 ^ output27/A (sg13g2_buf_1)
     1    0.011034    0.054054    0.096953    0.730477 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.054054    0.000152    0.730629 ^ sine_out[30] (out)
                                              0.730629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.730629   data arrival time
---------------------------------------------------------------------------------------------
                                              1.480629   slack (MET)



