TOPLEVEL_LANG = verilog
VERILOG_SOURCES = ram16k.v
TOPLEVEL = ram16k
MODULE = ram16k_test
SIM = icarus

include $(shell cocotb-config --makefiles)/Makefile.sim
