library ieee;
use ieee.std_logic_1164.all;

entity lab7_01 is
	port ( clk, reset : in std_logic;
			divisor, dividend : in std_logic_vector(7 downto 0);
			quotient, remainder : buffer std_logic_vector(7 downto 0);
			hex0, hex1, hex2, hex3 : out std_logic_vector(6 downto 0));
	end;
	
architecture func of lab7_01 is
	signal r, d : std_logic_vector(15 downto 0); 
begin
	
	