
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v
# synth_design -part xc7z020clg484-3 -top shift_register_group_18_16_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift_register_group_18_16_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38125 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 243468 ; free virtual = 307364
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v:170]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v:170]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 243485 ; free virtual = 307411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 243462 ; free virtual = 307396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 78.660 ; free physical = 243461 ; free virtual = 307396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 86.660 ; free physical = 243417 ; free virtual = 307358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1663.875 ; gain = 188.234 ; free physical = 244323 ; free virtual = 308223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1663.875 ; gain = 188.234 ; free physical = 244317 ; free virtual = 308218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.883 ; gain = 197.242 ; free physical = 244314 ; free virtual = 308215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.887 ; gain = 197.246 ; free physical = 244235 ; free virtual = 308136
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.887 ; gain = 197.246 ; free physical = 244234 ; free virtual = 308135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.887 ; gain = 197.246 ; free physical = 244234 ; free virtual = 308135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.887 ; gain = 197.246 ; free physical = 244234 ; free virtual = 308135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.887 ; gain = 197.246 ; free physical = 244234 ; free virtual = 308135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.887 ; gain = 197.246 ; free physical = 244234 ; free virtual = 308135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |   288|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------+------+
|      |Instance                           |Module                      |Cells |
+------+-----------------------------------+----------------------------+------+
|1     |top                                |                            |   288|
|2     |  shift_register_unit_18_1_inst_0  |shift_register_unit_18_1    |    18|
|3     |  shift_register_unit_18_1_inst_1  |shift_register_unit_18_1_0  |    18|
|4     |  shift_register_unit_18_1_inst_10 |shift_register_unit_18_1_1  |    18|
|5     |  shift_register_unit_18_1_inst_11 |shift_register_unit_18_1_2  |    18|
|6     |  shift_register_unit_18_1_inst_12 |shift_register_unit_18_1_3  |    18|
|7     |  shift_register_unit_18_1_inst_13 |shift_register_unit_18_1_4  |    18|
|8     |  shift_register_unit_18_1_inst_14 |shift_register_unit_18_1_5  |    18|
|9     |  shift_register_unit_18_1_inst_15 |shift_register_unit_18_1_6  |    18|
|10    |  shift_register_unit_18_1_inst_2  |shift_register_unit_18_1_7  |    18|
|11    |  shift_register_unit_18_1_inst_3  |shift_register_unit_18_1_8  |    18|
|12    |  shift_register_unit_18_1_inst_4  |shift_register_unit_18_1_9  |    18|
|13    |  shift_register_unit_18_1_inst_5  |shift_register_unit_18_1_10 |    18|
|14    |  shift_register_unit_18_1_inst_6  |shift_register_unit_18_1_11 |    18|
|15    |  shift_register_unit_18_1_inst_7  |shift_register_unit_18_1_12 |    18|
|16    |  shift_register_unit_18_1_inst_8  |shift_register_unit_18_1_13 |    18|
|17    |  shift_register_unit_18_1_inst_9  |shift_register_unit_18_1_14 |    18|
+------+-----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.887 ; gain = 197.246 ; free physical = 244234 ; free virtual = 308135
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.887 ; gain = 197.246 ; free physical = 244234 ; free virtual = 308134
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.891 ; gain = 197.246 ; free physical = 244234 ; free virtual = 308134
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.059 ; gain = 0.000 ; free physical = 244073 ; free virtual = 307974
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1771.059 ; gain = 295.516 ; free physical = 244116 ; free virtual = 308017
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2321.688 ; gain = 550.629 ; free physical = 244298 ; free virtual = 308197
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.688 ; gain = 0.000 ; free physical = 244297 ; free virtual = 308195
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.699 ; gain = 0.000 ; free physical = 244284 ; free virtual = 308182
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2459.961 ; gain = 14.004 ; free physical = 243927 ; free virtual = 307827

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2459.961 ; gain = 0.000 ; free physical = 243926 ; free virtual = 307826

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2480.945 ; gain = 0.004 ; free physical = 243825 ; free virtual = 307726
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2480.945 ; gain = 0.004 ; free physical = 243825 ; free virtual = 307725
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2480.945 ; gain = 0.004 ; free physical = 243823 ; free virtual = 307724
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2480.945 ; gain = 0.004 ; free physical = 243823 ; free virtual = 307724
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2480.945 ; gain = 0.004 ; free physical = 243814 ; free virtual = 307714
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2480.945 ; gain = 0.004 ; free physical = 243821 ; free virtual = 307721
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.945 ; gain = 0.000 ; free physical = 243821 ; free virtual = 307722
Ending Logic Optimization Task | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2480.945 ; gain = 0.004 ; free physical = 243823 ; free virtual = 307723

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5c4ba958

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2480.945 ; gain = 0.000 ; free physical = 243820 ; free virtual = 307720

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5c4ba958

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.945 ; gain = 0.000 ; free physical = 243818 ; free virtual = 307718

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.945 ; gain = 0.000 ; free physical = 243816 ; free virtual = 307717
Ending Netlist Obfuscation Task | Checksum: 5c4ba958

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.945 ; gain = 0.000 ; free physical = 243814 ; free virtual = 307714
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2480.945 ; gain = 34.988 ; free physical = 243811 ; free virtual = 307712
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 5c4ba958
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift_register_group_18_16_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2544.945 ; gain = 0.000 ; free physical = 243783 ; free virtual = 307684
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2550.945 ; gain = 4.004 ; free physical = 243775 ; free virtual = 307675
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2550.945 ; gain = 6.000 ; free physical = 243774 ; free virtual = 307674
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2662.996 ; gain = 112.051 ; free physical = 243771 ; free virtual = 307671
Power optimization passes: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2662.996 ; gain = 118.051 ; free physical = 243771 ; free virtual = 307671

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243769 ; free virtual = 307669


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift_register_group_18_16_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 288
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 5c4ba958

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243775 ; free virtual = 307675
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 5c4ba958
Power optimization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2662.996 ; gain = 182.051 ; free physical = 243777 ; free virtual = 307677
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27939200 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243806 ; free virtual = 307707
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243809 ; free virtual = 307709
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243809 ; free virtual = 307709
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243809 ; free virtual = 307709
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 5c4ba958

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243805 ; free virtual = 307706

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243803 ; free virtual = 307704
Ending Netlist Obfuscation Task | Checksum: 5c4ba958

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243802 ; free virtual = 307702
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243556 ; free virtual = 307457
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243555 ; free virtual = 307456
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243548 ; free virtual = 307448

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243601 ; free virtual = 307503

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5accae39

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243586 ; free virtual = 307487

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5accae39

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243586 ; free virtual = 307487
Phase 1 Placer Initialization | Checksum: 5accae39

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243588 ; free virtual = 307489

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5accae39

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243590 ; free virtual = 307491
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: b3e3963b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243488 ; free virtual = 307390

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b3e3963b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243487 ; free virtual = 307389

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 59c94d23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243483 ; free virtual = 307385

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 495df423

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243481 ; free virtual = 307383

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 495df423

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243480 ; free virtual = 307382

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243443 ; free virtual = 307345

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243450 ; free virtual = 307352

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243439 ; free virtual = 307341
Phase 3 Detail Placement | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243446 ; free virtual = 307348

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243445 ; free virtual = 307347

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243445 ; free virtual = 307347

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243441 ; free virtual = 307342

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243438 ; free virtual = 307339
Phase 4.4 Final Placement Cleanup | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243436 ; free virtual = 307338
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b5502098

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243443 ; free virtual = 307345
Ending Placer Task | Checksum: 8ac43bc1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243456 ; free virtual = 307358
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243454 ; free virtual = 307356
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243446 ; free virtual = 307348
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243504 ; free virtual = 307405
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 243468 ; free virtual = 307373
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8ac43bc1 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_14[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_14[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_14[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_14[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_2[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_2[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_14[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_14[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1711f9edd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 242090 ; free virtual = 305994
Post Restoration Checksum: NetGraph: 8fa09da0 NumContArr: e17f013d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1711f9edd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 242057 ; free virtual = 305962

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1711f9edd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 242025 ; free virtual = 305929

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1711f9edd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 242025 ; free virtual = 305929

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1711f9edd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241953 ; free virtual = 305857
Phase 2.4 Timing Verification | Checksum: 1711f9edd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241953 ; free virtual = 305857
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 1711f9edd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241953 ; free virtual = 305857

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 1711f9edd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241946 ; free virtual = 305851

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 1711f9edd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241952 ; free virtual = 305856
Phase 2 Router Initialization | Checksum: 1711f9edd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241952 ; free virtual = 305856

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 1711f9edd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241936 ; free virtual = 305840
Phase 3 Post Router Timing | Checksum: 1711f9edd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241936 ; free virtual = 305840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241958 ; free virtual = 305863

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241964 ; free virtual = 305869
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241961 ; free virtual = 305865
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241959 ; free virtual = 305865
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.996 ; gain = 0.000 ; free physical = 241969 ; free virtual = 305875
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2756.402 ; gain = 52.359 ; free physical = 241775 ; free virtual = 305680
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:55:27 2022...
