{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 17:31:30 2012 " "Info: Processing started: Fri Sep 07 17:31:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_j1 Controler.v(131) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(131): created implicit net for \"is_j1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_esc Controler.v(132) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(132): created implicit net for \"is_esc\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_ebp Controler.v(133) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(133): created implicit net for \"is_ebp\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_nop Controler.v(134) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(134): created implicit net for \"is_nop\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_trap Controler.v(135) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(135): created implicit net for \"is_trap\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_beq Controler.v(277) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(277): created implicit net for \"is_beq\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bgez Controler.v(279) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(279): created implicit net for \"is_bgez\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bgtz Controler.v(281) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(281): created implicit net for \"is_bgtz\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bltz Controler.v(283) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(283): created implicit net for \"is_bltz\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_blez Controler.v(285) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(285): created implicit net for \"is_blez\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bne Controler.v(287) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(287): created implicit net for \"is_bne\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bclf Controler.v(289) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(289): created implicit net for \"is_bclf\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_bclt Controler.v(291) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(291): created implicit net for \"is_bclt\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Branch_al1 Controler.v(294) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(294): created implicit net for \"is_Branch_al1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Branch_al2 Controler.v(296) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(296): created implicit net for \"is_Branch_al2\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_CP0_rs1 Controler.v(299) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(299): created implicit net for \"is_CP0_rs1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_CP0_rs2 Controler.v(301) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(301): created implicit net for \"is_CP0_rs2\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_CP0_rs3 Controler.v(303) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(303): created implicit net for \"is_CP0_rs3\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_mfc1 Controler.v(305) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(305): created implicit net for \"is_mfc1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 305 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_mtc1 Controler.v(307) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(307): created implicit net for \"is_mtc1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 307 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func1 Controler.v(312) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(312): created implicit net for \"is_Func1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 312 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func2 Controler.v(314) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(314): created implicit net for \"is_Func2\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func3 Controler.v(316) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(316): created implicit net for \"is_Func3\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 316 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func4 Controler.v(318) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(318): created implicit net for \"is_Func4\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 318 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func5 Controler.v(320) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(320): created implicit net for \"is_Func5\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 320 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func6 Controler.v(322) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(322): created implicit net for \"is_Func6\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func7 Controler.v(324) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(324): created implicit net for \"is_Func7\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func8 Controler.v(326) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(326): created implicit net for \"is_Func8\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func9 Controler.v(328) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(328): created implicit net for \"is_Func9\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func10 Controler.v(330) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(330): created implicit net for \"is_Func10\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func11 Controler.v(332) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(332): created implicit net for \"is_Func11\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func12 Controler.v(334) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(334): created implicit net for \"is_Func12\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func13 Controler.v(336) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(336): created implicit net for \"is_Func13\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 336 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func14 Controler.v(338) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(338): created implicit net for \"is_Func14\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func15 Controler.v(340) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(340): created implicit net for \"is_Func15\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func16 Controler.v(342) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(342): created implicit net for \"is_Func16\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 342 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func17 Controler.v(344) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(344): created implicit net for \"is_Func17\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func18 Controler.v(346) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(346): created implicit net for \"is_Func18\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func19 Controler.v(348) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(348): created implicit net for \"is_Func19\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func20 Controler.v(350) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(350): created implicit net for \"is_Func20\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 350 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func21 Controler.v(352) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(352): created implicit net for \"is_Func21\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 352 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func22 Controler.v(354) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(354): created implicit net for \"is_Func22\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 354 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func23 Controler.v(356) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(356): created implicit net for \"is_Func23\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func24 Controler.v(358) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(358): created implicit net for \"is_Func24\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func25 Controler.v(360) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(360): created implicit net for \"is_Func25\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 360 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func26 Controler.v(362) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(362): created implicit net for \"is_Func26\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func27 Controler.v(364) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(364): created implicit net for \"is_Func27\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 364 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_Func28 Controler.v(366) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(366): created implicit net for \"is_Func28\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode1 Controler.v(368) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(368): created implicit net for \"is_opcode1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 368 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode2 Controler.v(370) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(370): created implicit net for \"is_opcode2\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 370 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode3 Controler.v(372) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(372): created implicit net for \"is_opcode3\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 372 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode4 Controler.v(374) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(374): created implicit net for \"is_opcode4\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 374 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode5 Controler.v(376) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(376): created implicit net for \"is_opcode5\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 376 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode6 Controler.v(378) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(378): created implicit net for \"is_opcode6\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode7 Controler.v(380) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(380): created implicit net for \"is_opcode7\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 380 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_opcode8 Controler.v(382) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(382): created implicit net for \"is_opcode8\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 382 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_R1 Controler.v(385) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(385): created implicit net for \"is_R1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_R2 Controler.v(387) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(387): created implicit net for \"is_R2\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_R3 Controler.v(389) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(389): created implicit net for \"is_R3\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_R4 Controler.v(391) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(391): created implicit net for \"is_R4\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_R5 Controler.v(393) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(393): created implicit net for \"is_R5\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_W1 Controler.v(395) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(395): created implicit net for \"is_W1\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 395 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_W2 Controler.v(397) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(397): created implicit net for \"is_W2\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 397 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_W3 Controler.v(399) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(399): created implicit net for \"is_W3\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 399 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_W4 Controler.v(401) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(401): created implicit net for \"is_W4\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 401 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_W5 Controler.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(403): created implicit net for \"is_W5\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_jal Controler.v(408) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(408): created implicit net for \"is_jal\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 408 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_jalr Controler.v(410) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(410): created implicit net for \"is_jalr\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_jr Controler.v(412) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(412): created implicit net for \"is_jr\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 412 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_teq Controler.v(415) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(415): created implicit net for \"is_teq\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tne Controler.v(417) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(417): created implicit net for \"is_tne\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 417 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tge Controler.v(419) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(419): created implicit net for \"is_tge\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tgeu Controler.v(421) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(421): created implicit net for \"is_tgeu\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 421 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tlt Controler.v(423) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(423): created implicit net for \"is_tlt\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 423 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tltu Controler.v(425) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(425): created implicit net for \"is_tltu\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 425 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_teqi Controler.v(427) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(427): created implicit net for \"is_teqi\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 427 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tgei Controler.v(429) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(429): created implicit net for \"is_tgei\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 429 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tgeiu Controler.v(431) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(431): created implicit net for \"is_tgeiu\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 431 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tlti Controler.v(433) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(433): created implicit net for \"is_tlti\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 433 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tltiu Controler.v(435) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(435): created implicit net for \"is_tltiu\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 435 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "is_tnei Controler.v(437) " "Warning (10236): Verilog HDL Implicit Net warning at Controler.v(437): created implicit net for \"is_tnei\"" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 437 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controler " "Info: Found entity 1: Controler" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CP0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CP0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CP0 " "Info: Found entity 1: CP0" {  } { { "CP0.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CP0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expand1_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file expand1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 expand1_32 " "Info: Found entity 1: expand1_32" {  } { { "expand1_32.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/expand1_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/IR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "J.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file J.v" { { "Info" "ISGN_ENTITY_NAME" "1 J " "Info: Found entity 1: J" {  } { { "J.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/J.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Info: Found entity 1: Mem" {  } { { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS-C.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MIPS-C.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS-C " "Info: Found entity 1: MIPS-C" {  } { { "MIPS-C.bdf" "" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS-C.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MIPS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Info: Found entity 1: MIPS" {  } { { "MIPS.bdf" "" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mul.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul " "Info: Found entity 1: Mul" {  } { { "Mul.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegFile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Info: Found entity 1: Regfile" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shifter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter2 " "Info: Found entity 1: Shifter2" {  } { { "Shifter2.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Shifter2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SymbolExpasion.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SymbolExpasion.v" { { "Info" "ISGN_ENTITY_NAME" "1 SymbolExpasion " "Info: Found entity 1: SymbolExpasion" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS-C MIPS-C:inst " "Info: Elaborating entity \"MIPS-C\" for hierarchy \"MIPS-C:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.bdf" { { 0 112 328 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "IRWrite " "Warning: Pin \"IRWrite\" is missing source" {  } { { "MIPS-C.bdf" "" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS-C.bdf" { { 160 624 800 176 "IRWrite" "" } { 152 576 624 168 "IRWrite" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controler MIPS-C:inst\|Controler:inst1 " "Info: Elaborating entity \"Controler\" for hierarchy \"MIPS-C:inst\|Controler:inst1\"" {  } { { "MIPS-C.bdf" "inst1" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS-C.bdf" { { -328 80 304 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Controler.v(119) " "Warning (10230): Verilog HDL assignment warning at Controler.v(119): truncated value with size 32 to match size of target (1)" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Controler.v(148) " "Info (10264): Verilog HDL Case Statement information at Controler.v(148): all case item expressions in this case statement are onehot" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpZero Controler.v(119) " "Info (10041): Inferred latch for \"tmpZero\" at Controler.v(119)" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS-C:inst\|MIPS:inst " "Info: Elaborating entity \"MIPS\" for hierarchy \"MIPS-C:inst\|MIPS:inst\"" {  } { { "MIPS-C.bdf" "inst" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS-C.bdf" { { -328 592 832 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile MIPS-C:inst\|MIPS:inst\|Regfile:RF " "Info: Elaborating entity \"Regfile\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\"" {  } { { "MIPS.bdf" "RF" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 184 936 1136 344 "RF" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR MIPS-C:inst\|MIPS:inst\|IR:inst_IR " "Info: Elaborating entity \"IR\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\"" {  } { { "MIPS.bdf" "inst_IR" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 56 584 760 184 "inst_IR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux4.v 1 1 " "Warning: Using design file lpm_mux4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 MIPS-C:inst\|MIPS:inst\|lpm_mux4:inst7 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux4:inst7\"" {  } { { "MIPS.bdf" "inst7" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 352 744 896 480 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIPS-C:inst\|MIPS:inst\|lpm_mux4:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux4:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.v" "lpm_mux_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux4.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|lpm_mux4:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|lpm_mux4:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux4.v" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nrc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nrc " "Info: Found entity 1: mux_nrc" {  } { { "db/mux_nrc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/mux_nrc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nrc MIPS-C:inst\|MIPS:inst\|lpm_mux4:inst7\|lpm_mux:lpm_mux_component\|mux_nrc:auto_generated " "Info: Elaborating entity \"mux_nrc\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux4:inst7\|lpm_mux:lpm_mux_component\|mux_nrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg MIPS-C:inst\|MIPS:inst\|Reg:ALUOutReg " "Info: Elaborating entity \"Reg\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|Reg:ALUOutReg\"" {  } { { "MIPS.bdf" "ALUOutReg" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 304 2512 2696 400 "ALUOutReg" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.v 1 1 " "Warning: Using design file lpm_mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 MIPS-C:inst\|MIPS:inst\|lpm_mux2:inst4 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux2:inst4\"" {  } { { "MIPS.bdf" "inst4" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 312 2296 2448 408 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIPS-C:inst\|MIPS:inst\|lpm_mux2:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux2:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.v" "lpm_mux_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux2.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|lpm_mux2:inst4\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|lpm_mux2:inst4\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux2.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Info: Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/mux_krc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_krc MIPS-C:inst\|MIPS:inst\|lpm_mux2:inst4\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated " "Info: Elaborating entity \"mux_krc\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux2:inst4\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPS-C:inst\|MIPS:inst\|ALU:inst_ALU " "Info: Elaborating entity \"ALU\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|ALU:inst_ALU\"" {  } { { "MIPS.bdf" "inst_ALU" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 240 1808 2016 336 "inst_ALU" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux5.v 1 1 " "Warning: Using design file lpm_mux5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux5 MIPS-C:inst\|MIPS:inst\|lpm_mux5:inst " "Info: Elaborating entity \"lpm_mux5\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux5:inst\"" {  } { { "MIPS.bdf" "inst" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 160 1488 1640 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIPS-C:inst\|MIPS:inst\|lpm_mux5:inst\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.v" "lpm_mux_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux5.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|lpm_mux5:inst\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux5.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Info: Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/mux_lrc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lrc MIPS-C:inst\|MIPS:inst\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\|mux_lrc:auto_generated " "Info: Elaborating entity \"mux_lrc\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux5:inst\|lpm_mux:lpm_mux_component\|mux_lrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC MIPS-C:inst\|MIPS:inst\|PC:inst_PC " "Info: Elaborating entity \"PC\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|PC:inst_PC\"" {  } { { "MIPS.bdf" "inst_PC" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 24 72 272 216 "inst_PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CP0 MIPS-C:inst\|MIPS:inst\|CP0:inst_CP0 " "Info: Elaborating entity \"CP0\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|CP0:inst_CP0\"" {  } { { "MIPS.bdf" "inst_CP0" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 464 2424 2616 624 "inst_CP0" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux7.v 1 1 " "Warning: Using design file lpm_mux7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info: Found entity 1: lpm_mux7" {  } { { "lpm_mux7.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux7.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 MIPS-C:inst\|MIPS:inst\|lpm_mux7:inst3 " "Info: Elaborating entity \"lpm_mux7\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux7:inst3\"" {  } { { "MIPS.bdf" "inst3" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 536 2144 2280 616 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIPS-C:inst\|MIPS:inst\|lpm_mux7:inst3\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux7:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux7.v" "lpm_mux_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux7.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|lpm_mux7:inst3\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|lpm_mux7:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux7.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux7.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_2qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2qc " "Info: Found entity 1: mux_2qc" {  } { { "db/mux_2qc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/mux_2qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2qc MIPS-C:inst\|MIPS:inst\|lpm_mux7:inst3\|lpm_mux:lpm_mux_component\|mux_2qc:auto_generated " "Info: Elaborating entity \"mux_2qc\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux7:inst3\|lpm_mux:lpm_mux_component\|mux_2qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "const14.v 1 1 " "Warning: Using design file const14.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const14 " "Info: Found entity 1: const14" {  } { { "const14.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const14.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const14 MIPS-C:inst\|MIPS:inst\|const14:14 " "Info: Elaborating entity \"const14\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const14:14\"" {  } { { "MIPS.bdf" "14" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 536 2024 2088 584 "14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/altera/72/quartus/libraries/megafunctions/lpm_constant.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d:/altera/72/quartus/libraries/megafunctions/lpm_constant.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant " "Info: Found entity 1: lpm_constant" {  } { { "lpm_constant.tdf" "" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_constant.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MIPS-C:inst\|MIPS:inst\|const14:14\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const14:14\|lpm_constant:lpm_constant_component\"" {  } { { "const14.v" "lpm_constant_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const14.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|const14:14\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|const14:14\|lpm_constant:lpm_constant_component\"" {  } { { "const14.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const14.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J MIPS-C:inst\|MIPS:inst\|J:Jump " "Info: Elaborating entity \"J\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|J:Jump\"" {  } { { "MIPS.bdf" "Jump" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 112 1856 2008 208 "Jump" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "const0.v 2 2 " "Warning: Using design file const0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const0_lpm_constant_bm8 " "Info: Found entity 1: const0_lpm_constant_bm8" {  } { { "const0.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const0.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 const0 " "Info: Found entity 2: const0" {  } { { "const0.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const0.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const0 MIPS-C:inst\|MIPS:inst\|const0:const0 " "Info: Elaborating entity \"const0\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const0:const0\"" {  } { { "MIPS.bdf" "const0" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 24 1272 1336 72 "const0" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const0_lpm_constant_bm8 MIPS-C:inst\|MIPS:inst\|const0:const0\|const0_lpm_constant_bm8:const0_lpm_constant_bm8_component " "Info: Elaborating entity \"const0_lpm_constant_bm8\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const0:const0\|const0_lpm_constant_bm8:const0_lpm_constant_bm8_component\"" {  } { { "const0.v" "const0_lpm_constant_bm8_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const0.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "const1.v 2 2 " "Warning: Using design file const1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const1_lpm_constant_cm8 " "Info: Found entity 1: const1_lpm_constant_cm8" {  } { { "const1.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const1.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 const1 " "Info: Found entity 2: const1" {  } { { "const1.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const1.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const1 MIPS-C:inst\|MIPS:inst\|const1:1 " "Info: Elaborating entity \"const1\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const1:1\"" {  } { { "MIPS.bdf" "1" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 88 1272 1336 136 "1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const1_lpm_constant_cm8 MIPS-C:inst\|MIPS:inst\|const1:1\|const1_lpm_constant_cm8:const1_lpm_constant_cm8_component " "Info: Elaborating entity \"const1_lpm_constant_cm8\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const1:1\|const1_lpm_constant_cm8:const1_lpm_constant_cm8_component\"" {  } { { "const1.v" "const1_lpm_constant_cm8_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const1.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux6.v 1 1 " "Warning: Using design file lpm_mux6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info: Found entity 1: lpm_mux6" {  } { { "lpm_mux6.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux6.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux6 MIPS-C:inst\|MIPS:inst\|lpm_mux6:inst10 " "Info: Elaborating entity \"lpm_mux6\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux6:inst10\"" {  } { { "MIPS.bdf" "inst10" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 296 1488 1640 424 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "const4.v 2 2 " "Warning: Using design file const4.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const4_lpm_constant_fm8 " "Info: Found entity 1: const4_lpm_constant_fm8" {  } { { "const4.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const4.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 const4 " "Info: Found entity 2: const4" {  } { { "const4.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const4.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const4 MIPS-C:inst\|MIPS:inst\|const4:4 " "Info: Elaborating entity \"const4\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const4:4\"" {  } { { "MIPS.bdf" "4" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 368 1280 1344 416 "4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const4_lpm_constant_fm8 MIPS-C:inst\|MIPS:inst\|const4:4\|const4_lpm_constant_fm8:const4_lpm_constant_fm8_component " "Info: Elaborating entity \"const4_lpm_constant_fm8\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const4:4\|const4_lpm_constant_fm8:const4_lpm_constant_fm8_component\"" {  } { { "const4.v" "const4_lpm_constant_fm8_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const4.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SymbolExpasion MIPS-C:inst\|MIPS:inst\|SymbolExpasion:inst_SymbolExpasion " "Info: Elaborating entity \"SymbolExpasion\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|SymbolExpasion:inst_SymbolExpasion\"" {  } { { "MIPS.bdf" "inst_SymbolExpasion" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 512 888 1088 608 "inst_SymbolExpasion" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ExtImm32 SymbolExpasion.v(17) " "Warning (10240): Verilog HDL Always Construct warning at SymbolExpasion.v(17): inferring latch(es) for variable \"ExtImm32\", which holds its previous value in one or more paths through the always construct" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[0\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[0\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[1\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[1\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[2\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[2\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[3\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[3\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[4\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[4\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[5\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[5\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[6\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[6\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[7\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[7\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[8\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[8\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[9\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[9\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[10\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[10\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[11\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[11\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[12\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[12\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[13\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[13\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[14\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[14\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[15\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[15\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[16\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[16\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[17\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[17\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[18\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[18\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[19\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[19\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[20\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[20\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[21\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[21\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[22\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[22\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[23\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[23\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[24\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[24\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[25\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[25\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[26\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[26\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[27\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[27\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[28\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[28\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[29\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[29\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[30\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[30\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtImm32\[31\] SymbolExpasion.v(17) " "Info (10041): Inferred latch for \"ExtImm32\[31\]\" at SymbolExpasion.v(17)" {  } { { "SymbolExpasion.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/SymbolExpasion.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter2 MIPS-C:inst\|MIPS:inst\|Shifter2:Shifter2 " "Info: Elaborating entity \"Shifter2\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|Shifter2:Shifter2\"" {  } { { "MIPS.bdf" "Shifter2" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 488 1144 1288 584 "Shifter2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter MIPS-C:inst\|MIPS:inst\|Shifter:inst_Shifter " "Info: Elaborating entity \"Shifter\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|Shifter:inst_Shifter\"" {  } { { "MIPS.bdf" "inst_Shifter" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 424 2008 2216 520 "inst_Shifter" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL " "Info: Elaborating entity \"Mul\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\"" {  } { { "MIPS.bdf" "inst_MUL" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 504 1496 1712 696 "inst_MUL" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "working Mul.v(17) " "Warning (10036): Verilog HDL or VHDL warning at Mul.v(17): object \"working\" assigned a value but never read" {  } { { "Mul.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 Mul.v(31) " "Warning (10230): Verilog HDL assignment warning at Mul.v(31): truncated value with size 32 to match size of target (31)" {  } { { "Mul.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "result_div Mul.v(27) " "Warning (10241): Verilog HDL Function Declaration warning at Mul.v(27): function \"result_div\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "Mul.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 27 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "result_div\[63\] 0 Mul.v(27) " "Warning (10030): Net \"result_div\[63\]\" at Mul.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "Mul.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expand1_32 MIPS-C:inst\|MIPS:inst\|expand1_32:inst8 " "Info: Elaborating entity \"expand1_32\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|expand1_32:inst8\"" {  } { { "MIPS.bdf" "inst8" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 536 688 800 632 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux3.v 1 1 " "Warning: Using design file lpm_mux3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux3 MIPS-C:inst\|MIPS:inst\|lpm_mux3:inst5 " "Info: Elaborating entity \"lpm_mux3\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux3:inst5\"" {  } { { "MIPS.bdf" "inst5" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 208 712 848 304 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIPS-C:inst\|MIPS:inst\|lpm_mux3:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux3:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux3.v" "lpm_mux_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux3.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|lpm_mux3:inst5\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|lpm_mux3:inst5\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux3.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux3.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4qc " "Info: Found entity 1: mux_4qc" {  } { { "db/mux_4qc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/mux_4qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4qc MIPS-C:inst\|MIPS:inst\|lpm_mux3:inst5\|lpm_mux:lpm_mux_component\|mux_4qc:auto_generated " "Info: Elaborating entity \"mux_4qc\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux3:inst5\|lpm_mux:lpm_mux_component\|mux_4qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "const31.v 1 1 " "Warning: Using design file const31.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const31 " "Info: Found entity 1: const31" {  } { { "const31.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const31.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const31 MIPS-C:inst\|MIPS:inst\|const31:31 " "Info: Elaborating entity \"const31\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const31:31\"" {  } { { "MIPS.bdf" "31" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 200 512 576 248 "31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MIPS-C:inst\|MIPS:inst\|const31:31\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|const31:31\|lpm_constant:lpm_constant_component\"" {  } { { "const31.v" "lpm_constant_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const31.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|const31:31\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|const31:31\|lpm_constant:lpm_constant_component\"" {  } { { "const31.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const31.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.v 1 1 " "Warning: Using design file lpm_mux1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 MIPS-C:inst\|MIPS:inst\|lpm_mux1:inst1 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux1:inst1\"" {  } { { "MIPS.bdf" "inst1" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/MIPS.bdf" { { 88 352 504 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MIPS-C:inst\|MIPS:inst\|lpm_mux1:inst1\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux1:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.v" "lpm_mux_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux1.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|lpm_mux1:inst1\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|lpm_mux1:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux1.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_irc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_irc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_irc " "Info: Found entity 1: mux_irc" {  } { { "db/mux_irc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/mux_irc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_irc MIPS-C:inst\|MIPS:inst\|lpm_mux1:inst1\|lpm_mux:lpm_mux_component\|mux_irc:auto_generated " "Info: Elaborating entity \"mux_irc\" for hierarchy \"MIPS-C:inst\|MIPS:inst\|lpm_mux1:inst1\|lpm_mux:lpm_mux_component\|mux_irc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:inst1 " "Info: Elaborating entity \"Mem\" for hierarchy \"Mem:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.bdf" { { 0 648 840 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux8.v 1 1 " "Warning: Using design file lpm_mux8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Info: Found entity 1: lpm_mux8" {  } { { "lpm_mux8.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux8.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8 lpm_mux8:inst9 " "Info: Elaborating entity \"lpm_mux8\" for hierarchy \"lpm_mux8:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.bdf" { { -136 416 552 -56 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux8:inst9\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux8:inst9\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux8.v" "lpm_mux_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux8.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux8:inst9\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux8:inst9\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux8.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/lpm_mux8.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1qc " "Info: Found entity 1: mux_1qc" {  } { { "db/mux_1qc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/mux_1qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1qc lpm_mux8:inst9\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated " "Info: Elaborating entity \"mux_1qc\" for hierarchy \"lpm_mux8:inst9\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "const15.v 1 1 " "Warning: Using design file const15.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const15 " "Info: Found entity 1: const15" {  } { { "const15.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const15.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const15 const15:inst4 " "Info: Elaborating entity \"const15\" for hierarchy \"const15:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.bdf" { { -120 200 264 -72 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const15:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"const15:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "const15.v" "lpm_constant_component" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const15.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "const15:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"const15:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "const15.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/const15.v" 48 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|LLbitout High " "Info: Power-up level of register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|LLbitout\" is not specified -- using power-up level of High to minimize register" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 6 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|LLbitout data_in VCC " "Warning (14130): Reduced register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|LLbitout\" with stuck data_in port to stuck value VCC" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 6 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "MIPS-C:inst\|Controler:inst1\|state\[17\] data_in GND " "Warning (14130): Reduced register \"MIPS-C:inst\|Controler:inst1\|state\[17\]\" with stuck data_in port to stuck value GND" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 274 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~0 " "Warning: Inferred RAM node \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RegFile.v" "RF__dual~0" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~0 " "Warning: Inferred RAM node \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RegFile.v" "RF~0" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~5 MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[16\] " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~5\" merged to single register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[16\]\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~8 MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[17\] " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~8\" merged to single register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[17\]\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~11 MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[18\] " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~11\" merged to single register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[18\]\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~14 MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[19\] " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~14\" merged to single register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[19\]\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~17 MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[20\] " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~17\" merged to single register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[20\]\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~19 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~19 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~19\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~19\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~1 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~1 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~1\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~1\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~4 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~4 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~4\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~4\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~7 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~7 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~7\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~7\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~10 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~10 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~10\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~10\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~13 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~13 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~13\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~13\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~16 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~16 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~16\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~16\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[21\] MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~5 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[21\]\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~5\"" {  } { { "IR.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/IR.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[22\] MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~8 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[22\]\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~8\"" {  } { { "IR.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/IR.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[23\] MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~11 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[23\]\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~11\"" {  } { { "IR.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/IR.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[24\] MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~14 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[24\]\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~14\"" {  } { { "IR.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/IR.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[25\] MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~17 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|IR:inst_IR\|IR\[25\]\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~17\"" {  } { { "IR.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/IR.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~21 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~21 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~21\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~21\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~23 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~23 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~23\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~23\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~25 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~25 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~25\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~25\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~27 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~27 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~27\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~27\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~29 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~29 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~29\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~29\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~31 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~31 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~31\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~31\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~33 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~33 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~33\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~33\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~35 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~35 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~35\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~35\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~37 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~37 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~37\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~37\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~39 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~39 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~39\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~39\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~41 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~41 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~41\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~41\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~43 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~43 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~43\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~43\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~45 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~45 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~45\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~45\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~47 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~47 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~47\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~47\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~49 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~49 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~49\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~49\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~51 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~51 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~51\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~51\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~53 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~53 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~53\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~53\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~55 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~55 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~55\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~55\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~57 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~57 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~57\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~57\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~59 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~59 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~59\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~59\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~61 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~61 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~61\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~61\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~63 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~63 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~63\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~63\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~65 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~65 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~65\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~65\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~67 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~67 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~67\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~67\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~69 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~69 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~69\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~69\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~71 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~71 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~71\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~71\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~73 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~73 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~73\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~73\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~75 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~75 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~75\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~75\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~77 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~77 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~77\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~77\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~79 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~79 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~79\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~79\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~81 MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~81 " "Info: Duplicate register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~81\" merged to single register \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~81\"" {  } { { "RegFile.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF__dual~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "RegFile.v" "RF__dual~0" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|RF~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "RegFile.v" "RF~0" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/RegFile.v" 7 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|Mult0\"" {  } { { "Mul.v" "Mult0" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 24 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|Div0\"" {  } { { "Mul.v" "Div0" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 30 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|Mod0\"" {  } { { "Mul.v" "Mod0" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 31 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "d:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|Regfile:RF\|altsyncram:RF__dual_rtl_0 " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|Regfile:RF\|altsyncram:RF__dual_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ice1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ice1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ice1 " "Info: Found entity 1: altsyncram_ice1" {  } { { "db/altsyncram_ice1.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/altsyncram_ice1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|lpm_mult:Mult0\"" {  } { { "Mul.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i211.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_i211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i211 " "Info: Found entity 1: mult_i211" {  } { { "db/mult_i211.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/mult_i211.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|lpm_divide:Div0\"" {  } { { "Mul.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Info: Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Info: Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"MIPS-C:inst\|MIPS:inst\|Mul:inst_MUL\|lpm_divide:Mod0\"" {  } { { "Mul.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mul.v" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Info: Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Controler.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Controler.v" 16 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "PC.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/PC.v" 25 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } } { "Mem.v" "" { Text "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/Mem.v" 41 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "IRWrite GND " "Warning (13410): Pin \"IRWrite\" stuck at GND" {  } { { "CPU.bdf" "" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.bdf" { { 136 328 504 152 "IRWrite" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "State\[17\] GND " "Warning (13410): Pin \"State\[17\]\" stuck at GND" {  } { { "CPU.bdf" "" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.bdf" { { 216 328 504 232 "State\[21..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.map.smsg " "Info: Generated suppressed messages file F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExtInt " "Warning (15610): No output dependent on input pin \"ExtInt\"" {  } { { "CPU.bdf" "" { Schematic "F:/学习资料/作业/计算机组成原理课程设计/experiments/5/CPU/CPU.bdf" { { -256 56 224 -240 "ExtInt" "" } { 80 64 112 96 "ExtInt" "" } { -264 224 288 -248 "ExtInt" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7935 " "Info: Implemented 7935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Info: Implemented 37 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Info: Implemented 133 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "7523 " "Info: Implemented 7523 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Allocated 185 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 17:32:41 2012 " "Info: Processing ended: Fri Sep 07 17:32:41 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Info: Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
