[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysOldOpen/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_alu.v:48:1: No timescale set for "omsp_alu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_and_gate.v:44:1: No timescale set for "omsp_and_gate".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_gate.v:44:1: No timescale set for "omsp_clock_gate".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_module.v:48:1: No timescale set for "omsp_clock_module".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_mux.v:44:1: No timescale set for "omsp_clock_mux".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg_hwbrk.v:48:1: No timescale set for "omsp_dbg_hwbrk".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg_uart.v:48:1: No timescale set for "omsp_dbg_uart".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg.v:48:1: No timescale set for "omsp_dbg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_execution_unit.v:48:1: No timescale set for "omsp_execution_unit".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_frontend.v:48:1: No timescale set for "omsp_frontend".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_mem_backbone.v:48:1: No timescale set for "omsp_mem_backbone".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_multiplier.v:48:1: No timescale set for "omsp_multiplier".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_register_file.v:48:1: No timescale set for "omsp_register_file".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_scan_mux.v:44:1: No timescale set for "omsp_scan_mux".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sfr.v:49:1: No timescale set for "omsp_sfr".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sync_cell.v:44:1: No timescale set for "omsp_sync_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sync_reset.v:44:1: No timescale set for "omsp_sync_reset".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_wakeup_cell.v:44:1: No timescale set for "omsp_wakeup_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_watchdog.v:48:1: No timescale set for "omsp_watchdog".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/openMSP430.v:48:1: No timescale set for "openMSP430".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_alu.v:48:1: Compile module "work@omsp_alu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_and_gate.v:44:1: Compile module "work@omsp_and_gate".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_gate.v:44:1: Compile module "work@omsp_clock_gate".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_module.v:48:1: Compile module "work@omsp_clock_module".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_mux.v:44:1: Compile module "work@omsp_clock_mux".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg.v:48:1: Compile module "work@omsp_dbg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg_hwbrk.v:48:1: Compile module "work@omsp_dbg_hwbrk".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg_uart.v:48:1: Compile module "work@omsp_dbg_uart".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_execution_unit.v:48:1: Compile module "work@omsp_execution_unit".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_frontend.v:48:1: Compile module "work@omsp_frontend".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_mem_backbone.v:48:1: Compile module "work@omsp_mem_backbone".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_multiplier.v:48:1: Compile module "work@omsp_multiplier".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_register_file.v:48:1: Compile module "work@omsp_register_file".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_scan_mux.v:44:1: Compile module "work@omsp_scan_mux".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sfr.v:49:1: Compile module "work@omsp_sfr".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sync_cell.v:44:1: Compile module "work@omsp_sync_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sync_reset.v:44:1: Compile module "work@omsp_sync_reset".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_wakeup_cell.v:44:1: Compile module "work@omsp_wakeup_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_watchdog.v:48:1: Compile module "work@omsp_watchdog".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/openMSP430.v:48:1: Compile module "work@openMSP430".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_alu.v:51:5: Implicit port type (wire) for "alu_out",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_and_gate.v:47:5: Implicit port type (wire) for "y".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_gate.v:47:5: Implicit port type (wire) for "gclk".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_module.v:51:5: Implicit port type (wire) for "aclk",
there are 11 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_mux.v:47:5: Implicit port type (wire) for "clk_out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg.v:53:5: Implicit port type (wire) for "dbg_mem_addr",
there are 5 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg_hwbrk.v:51:5: Implicit port type (wire) for "brk_halt".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_execution_unit.v:51:5: Implicit port type (wire) for "cpuoff",
there are 11 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_frontend.v:71:5: Implicit port type (wire) for "mclk_enable",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_mem_backbone.v:51:5: Implicit port type (wire) for "dbg_mem_din",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_register_file.v:51:5: Implicit port type (wire) for "cpuoff",
there are 7 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_scan_mux.v:47:5: Implicit port type (wire) for "data_out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sfr.v:52:5: Implicit port type (wire) for "cpu_id",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sync_cell.v:47:5: Implicit port type (wire) for "data_out".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_sync_reset.v:47:5: Implicit port type (wire) for "rst_s".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/openMSP430.v:51:5: Implicit port type (wire) for "aclk",
there are 24 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_and_gate.v:44:1: Top level module "work@omsp_and_gate".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_gate.v:44:1: Top level module "work@omsp_clock_gate".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_clock_mux.v:44:1: Top level module "work@omsp_clock_mux".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_dbg_hwbrk.v:48:1: Top level module "work@omsp_dbg_hwbrk".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_scan_mux.v:44:1: Top level module "work@omsp_scan_mux".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/omsp_wakeup_cell.v:44:1: Top level module "work@omsp_wakeup_cell".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/openmsp430/rtl/openMSP430.v:48:1: Top level module "work@openMSP430".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 7.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 23.

[NTE:EL0511] Nb leaf instances: 16.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                               122
assignment                                           361
begin                                                  6
bit_select                                           992
case_item                                             69
case_stmt                                             13
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            7159
cont_assign                                          861
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                        122
func_call                                             15
function                                              12
if_else                                              177
if_stmt                                               74
include_file_info                                     40
int_typespec                                         447
int_var                                                4
io_decl                                               16
logic_net                                           2265
logic_typespec                                      2665
logic_var                                             13
module_inst                                           67
operation                                           3756
package                                                2
param_assign                                         226
parameter                                            226
part_select                                          218
port                                                1047
range                                               1866
ref_module                                            16
ref_obj                                             8064
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldOpen/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 20
[   NOTE] : 28
