Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 15 17:15:46 2026
| Host         : DESKTOP-783OFR0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  71          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (192)
5. checking no_input_delay (67)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 71 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (192)
--------------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  256          inf        0.000                      0                  256           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ival_fifo_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 2.871ns (37.957%)  route 4.694ns (62.043%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[5]/C
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.269     0.269 f  ival_fifo_ctr_reg[5]/Q
                         net (fo=7, routed)           0.643     0.912    ival_fifo_ctr_OBUF[5]
    SLICE_X0Y135         LUT5 (Prop_lut5_I1_O)        0.053     0.965 r  ival_full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.317     1.281    ival_full_OBUF_inst_i_2_n_0
    SLICE_X0Y133         LUT6 (Prop_lut6_I0_O)        0.053     1.334 r  ival_full_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.734     5.069    ival_full_OBUF
    M26                  OBUF (Prop_obuf_I_O)         2.496     7.565 r  ival_full_OBUF_inst/O
                         net (fo=0)                   0.000     7.565    ival_full
    M26                                                               r  ival_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[28]
                            (input port)
  Destination:            mem_reg[31]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.462ns  (logic 0.998ns (13.379%)  route 6.463ns (86.621%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  AWADDR[28] (IN)
                         net (fo=0)                   0.000     0.000    AWADDR[28]
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  AWADDR_IBUF[28]_inst/O
                         net (fo=3, routed)           1.755     2.579    AWADDR_IBUF[28]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.053     2.632 f  mem[0]_i_10/O
                         net (fo=1, routed)           0.712     3.343    mem[0]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.053     3.396 f  mem[0]_i_3/O
                         net (fo=32, routed)          2.929     6.325    mem[0]_i_3_n_0
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.069     6.394 r  mem[31]_i_1/O
                         net (fo=2, routed)           1.067     7.462    mem[31]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  mem_reg[31]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.349ns  (logic 2.847ns (38.736%)  route 4.502ns (61.264%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[5]/C
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.269     0.269 f  ival_fifo_ctr_reg[5]/Q
                         net (fo=7, routed)           0.643     0.912    ival_fifo_ctr_OBUF[5]
    SLICE_X0Y135         LUT5 (Prop_lut5_I1_O)        0.053     0.965 r  ival_full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.321     1.286    ival_full_OBUF_inst_i_2_n_0
    SLICE_X0Y133         LUT6 (Prop_lut6_I0_O)        0.053     1.339 r  ival_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.539     4.877    ival_empty_OBUF
    R25                  OBUF (Prop_obuf_I_O)         2.472     7.349 r  ival_empty_OBUF_inst/O
                         net (fo=0)                   0.000     7.349    ival_empty
    R25                                                               r  ival_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[28]
                            (input port)
  Destination:            mem_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 0.998ns (13.760%)  route 6.256ns (86.240%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  AWADDR[28] (IN)
                         net (fo=0)                   0.000     0.000    AWADDR[28]
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  AWADDR_IBUF[28]_inst/O
                         net (fo=3, routed)           1.755     2.579    AWADDR_IBUF[28]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.053     2.632 f  mem[0]_i_10/O
                         net (fo=1, routed)           0.712     3.343    mem[0]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.053     3.396 f  mem[0]_i_3/O
                         net (fo=32, routed)          2.929     6.325    mem[0]_i_3_n_0
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.069     6.394 r  mem[31]_i_1/O
                         net (fo=2, routed)           0.860     7.255    mem[31]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  mem_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[28]
                            (input port)
  Destination:            mem_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 0.995ns (13.841%)  route 6.196ns (86.159%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  AWADDR[28] (IN)
                         net (fo=0)                   0.000     0.000    AWADDR[28]
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  AWADDR_IBUF[28]_inst/O
                         net (fo=3, routed)           1.755     2.579    AWADDR_IBUF[28]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.053     2.632 f  mem[0]_i_10/O
                         net (fo=1, routed)           0.712     3.343    mem[0]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.053     3.396 f  mem[0]_i_3/O
                         net (fo=32, routed)          3.077     6.473    mem[0]_i_3_n_0
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.066     6.539 r  mem[16]_i_1/O
                         net (fo=1, routed)           0.652     7.191    mem[16]_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[28]
                            (input port)
  Destination:            mem_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 0.994ns (13.900%)  route 6.159ns (86.100%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  AWADDR[28] (IN)
                         net (fo=0)                   0.000     0.000    AWADDR[28]
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  AWADDR_IBUF[28]_inst/O
                         net (fo=3, routed)           1.755     2.579    AWADDR_IBUF[28]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.053     2.632 f  mem[0]_i_10/O
                         net (fo=1, routed)           0.712     3.343    mem[0]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.053     3.396 f  mem[0]_i_3/O
                         net (fo=32, routed)          2.934     6.331    mem[0]_i_3_n_0
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.065     6.396 r  mem[18]_i_1/O
                         net (fo=1, routed)           0.758     7.153    mem[18]_i_1_n_0
    SLICE_X0Y59          FDRE                                         r  mem_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[28]
                            (input port)
  Destination:            mem_reg[24]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 0.982ns (13.981%)  route 6.044ns (86.019%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  AWADDR[28] (IN)
                         net (fo=0)                   0.000     0.000    AWADDR[28]
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  AWADDR_IBUF[28]_inst/O
                         net (fo=3, routed)           1.755     2.579    AWADDR_IBUF[28]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.053     2.632 f  mem[0]_i_10/O
                         net (fo=1, routed)           0.712     3.343    mem[0]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.053     3.396 f  mem[0]_i_3/O
                         net (fo=32, routed)          2.742     6.138    mem[0]_i_3_n_0
    SLICE_X0Y49          LUT2 (Prop_lut2_I1_O)        0.053     6.191 r  mem[24]_i_1/O
                         net (fo=2, routed)           0.834     7.026    mem[24]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  mem_reg[24]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[28]
                            (input port)
  Destination:            mem_reg[30]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.913ns  (logic 0.994ns (14.383%)  route 5.919ns (85.617%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  AWADDR[28] (IN)
                         net (fo=0)                   0.000     0.000    AWADDR[28]
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  AWADDR_IBUF[28]_inst/O
                         net (fo=3, routed)           1.755     2.579    AWADDR_IBUF[28]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.053     2.632 f  mem[0]_i_10/O
                         net (fo=1, routed)           0.712     3.343    mem[0]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.053     3.396 f  mem[0]_i_3/O
                         net (fo=32, routed)          2.479     5.876    mem[0]_i_3_n_0
    SLICE_X0Y50          LUT2 (Prop_lut2_I1_O)        0.065     5.941 r  mem[30]_i_1/O
                         net (fo=2, routed)           0.972     6.913    mem[30]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  mem_reg[30]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[28]
                            (input port)
  Destination:            mem_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 0.982ns (14.214%)  route 5.929ns (85.786%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  AWADDR[28] (IN)
                         net (fo=0)                   0.000     0.000    AWADDR[28]
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  AWADDR_IBUF[28]_inst/O
                         net (fo=3, routed)           1.755     2.579    AWADDR_IBUF[28]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.053     2.632 f  mem[0]_i_10/O
                         net (fo=1, routed)           0.712     3.343    mem[0]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.053     3.396 f  mem[0]_i_3/O
                         net (fo=32, routed)          2.742     6.138    mem[0]_i_3_n_0
    SLICE_X0Y49          LUT2 (Prop_lut2_I1_O)        0.053     6.191 r  mem[24]_i_1/O
                         net (fo=2, routed)           0.719     6.911    mem[24]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  mem_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AWADDR[28]
                            (input port)
  Destination:            mem_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 0.982ns (14.275%)  route 5.899ns (85.725%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  AWADDR[28] (IN)
                         net (fo=0)                   0.000     0.000    AWADDR[28]
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  AWADDR_IBUF[28]_inst/O
                         net (fo=3, routed)           1.755     2.579    AWADDR_IBUF[28]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.053     2.632 f  mem[0]_i_10/O
                         net (fo=1, routed)           0.712     3.343    mem[0]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.053     3.396 f  mem[0]_i_3/O
                         net (fo=32, routed)          2.479     5.876    mem[0]_i_3_n_0
    SLICE_X0Y50          LUT2 (Prop_lut2_I1_O)        0.053     5.929 r  mem[29]_i_1/O
                         net (fo=2, routed)           0.953     6.881    mem[29]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  mem_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BVALID_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            BREADY_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.157ns (73.339%)  route 0.057ns (26.661%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  BVALID_reg/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.091     0.091 f  BVALID_reg/Q
                         net (fo=1, routed)           0.057     0.148    BVALID_OBUF
    SLICE_X0Y44          LUT5 (Prop_lut5_I0_O)        0.066     0.214 r  BREADY_i_1/O
                         net (fo=1, routed)           0.000     0.214    BREADY_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  BREADY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.234%)  route 0.117ns (47.766%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[7]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[7]/Q
                         net (fo=5, routed)           0.117     0.217    val_fifo_ctr_OBUF[7]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.028     0.245 r  val_fifo_ctr[9]_i_2/O
                         net (fo=1, routed)           0.000     0.245    p_0_in[9]
    SLICE_X0Y91          FDRE                                         r  val_fifo_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_fifo_ctr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.157ns (63.806%)  route 0.089ns (36.194%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[8]/C
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  ival_fifo_ctr_reg[8]/Q
                         net (fo=4, routed)           0.089     0.180    ival_fifo_ctr_OBUF[8]
    SLICE_X0Y135         LUT6 (Prop_lut6_I5_O)        0.066     0.246 r  ival_fifo_ctr[9]_i_2/O
                         net (fo=1, routed)           0.000     0.246    p_0_in__0[9]
    SLICE_X0Y135         FDRE                                         r  ival_fifo_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_fifo_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.144%)  route 0.149ns (53.856%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[0]/C
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ival_fifo_ctr_reg[0]/Q
                         net (fo=10, routed)          0.149     0.249    ival_fifo_ctr_OBUF[0]
    SLICE_X0Y133         LUT6 (Prop_lut6_I2_O)        0.028     0.277 r  ival_fifo_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.277    p_0_in__0[5]
    SLICE_X0Y133         FDRE                                         r  ival_fifo_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.126%)  route 0.149ns (53.874%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[5]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[5]/Q
                         net (fo=7, routed)           0.149     0.249    val_fifo_ctr_OBUF[5]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.028     0.277 r  val_fifo_ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.277    p_0_in[6]
    SLICE_X1Y91          FDRE                                         r  val_fifo_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_fifo_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.130ns (46.697%)  route 0.148ns (53.303%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[0]/C
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ival_fifo_ctr_reg[0]/Q
                         net (fo=10, routed)          0.148     0.248    ival_fifo_ctr_OBUF[0]
    SLICE_X0Y133         LUT5 (Prop_lut5_I1_O)        0.030     0.278 r  ival_fifo_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.278    p_0_in__0[4]
    SLICE_X0Y133         FDRE                                         r  ival_fifo_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.314%)  route 0.161ns (55.686%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[7]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[7]/Q
                         net (fo=5, routed)           0.161     0.261    val_fifo_ctr_OBUF[7]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.028     0.289 r  val_fifo_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.289    p_0_in[7]
    SLICE_X1Y91          FDRE                                         r  val_fifo_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.129ns (44.506%)  route 0.161ns (55.494%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[7]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[7]/Q
                         net (fo=5, routed)           0.161     0.261    val_fifo_ctr_OBUF[7]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.029     0.290 r  val_fifo_ctr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.290    p_0_in[8]
    SLICE_X1Y91          FDRE                                         r  val_fifo_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.318%)  route 0.167ns (56.682%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[0]/Q
                         net (fo=10, routed)          0.167     0.267    val_fifo_ctr_OBUF[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.028     0.295 r  val_fifo_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    p_0_in[2]
    SLICE_X0Y90          FDRE                                         r  val_fifo_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.130ns (43.699%)  route 0.167ns (56.301%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[0]/Q
                         net (fo=10, routed)          0.167     0.267    val_fifo_ctr_OBUF[0]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.030     0.297 r  val_fifo_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.297    val_fifo_ctr[3]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  val_fifo_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------





