<!DOCTYPE html>
<html lang="en">
<head>
    <title>
x86/x64 SIMD Instruction List (SSE to AVX512) -
linksfor.dev(s)
    </title>
	<link rel="alternate" type="application/rss+xml" title="Linksfor.dev(s) feed" href="https://linksfor.dev/feed.rss" />
    <meta charset="utf-8">
    <meta name="Description" content="A curated source of links that devs might find interesting. Updated around the clock." />
    <meta name="google" value="notranslate">
    <link rel="stylesheet" type="text/css" href="/style.css" />
</head>
<body>
    <div class="grid">
        
<div class="readable">
    <h1>x86/x64 SIMD Instruction List (SSE to AVX512)</h1>
    <body> <p>English</p> <a href="../simd512/simd.html">Japanese</a> <p>MMX register (64-bit) instructions are omitted.</p> <p> S1=SSE&#xA0; S2=SSE2 S3=SSE3 SS3=SSSE3 S4.1=SSE4.1 S4.2=SSE4.2 V1=AVX V2=AVX2 V5=AVX512 </p> <p>Instructions marked * become scalar instructions (only the lowest element is calculated) when PS/PD/DQ is changed to SS/SD/SI.</p> <p> C/C++ intrinsic name is written below each instruction in blue. </p> <p><strong>AVX/AVX2</strong></p> <ul> <li>Add prefix &apos;V&apos; to change SSE instruction name to AVX instruction name.</li> <li>FP AVX instructions can do 256-bit operations on YMM registers.</li> <li>Integer AVX instructions can use YMM registers from AVX2.</li> <li>To use 256-bit intrinsics, change prefix _mm to _mm256, and suffix si128 to si256.</li> <li>Using YMM registers requires the support from OS (For Windows, 7 update 1 or later is required).</li> <li> YMM register is basically separated into 2 lanes (upper 128-bit and lower 128-bit) and operates within each lane. Horizontal operations (unpacks, shuffles, horizontal calculations, byte shifts, conversions) can be anomalous. Check the manuals out carefully. </li> </ul> <p><strong>AVX512</strong></p> <ul> <li>Instructions noted only &quot;(V5&quot; can be used if CPUID AVX512F flag is on.</li> <li>Instructions noted &quot;(V5&quot; and &quot;+xx&quot; can be used only if CPUID AVX512F flag is set and AVX512xx flag is also set.</li> <li>Using AVX512 instructions requires the support from OS.</li> <li>The features common to most AVX512 instructions ({k1}{z}, {er}/{sae}, bcst) are not mentioned in each instruction. See this -&gt; <a href="simdimg/avx512memo.html">AVX512 Memo</a></li> <li>Opmask register instructions are <a href="simdimg/opmaskinst.html">here</a>.</li> </ul> <p>This document is intended that you can find the correct instruction name that you are not sure of, and make it possible to search in the manuals. Refer to the manuals before coding.</p> <p> Intel&apos;s manuals -&gt; <a href="https://software.intel.com/en-us/articles/intel-sdm">https://software.intel.com/en-us/articles/intel-sdm</a> </p> <p> When you find any error or something please post <a href="/tips/simdfeedback/feedbackforme.php?src=simd.html">this feedback form</a> or email me to the address at the bottom of this page. </p> <p> Highlighter&#xA0; <select id="markerfrom"> <option>&#xA0;</option> <option>SSE</option> <option>SSE2</option> <option>SSE3</option> <option>SSSE3</option> <option>SSE4.1</option> <option>SSE4.2</option> <option>AVX</option> <option>AVX2</option> <option>AVX512</option> </select> to <select id="markerto"> <option>&#xA0;</option> <option>SSE</option> <option>SSE2</option> <option>SSE3</option> <option>SSSE3</option> <option>SSE4.1</option> <option>SSE4.2</option> <option>AVX</option> <option>AVX2</option> <option>AVX512</option> </select> &#xA0; Color &#xA0; <select id="markercolor"> <option>green</option> <option>yellow</option> <option>pink</option> <option>orange</option> </select> &#xA0;<span id="markerpagespan">To make these default, bookmark this page after clicking <a id="markerpage">here</a>.</span> </p> <h2>MOVE <p>&#xA0;&#xA0;&#xA0;&#xA0;?MM = XMM / YMM / ZMM</p></h2> <table> <tr> <th>&#xA0;</th> <th>Integer</th> <th>Floating-Point</th> <th>YMM lane (128-bit)</th> </tr> <tr> <th>QWORD</th> <th>DWORD</th> <th>WORD</th> <th>BYTE</th> <th>Double</th> <th>Single</th> <th>Half</th> </tr> <tr> <th> ?MM whole<br> <img src="simdimg/fromto.png" alt="from / to"><br> ?MM/mem </th> <td> <a href="simdimg/si.php?f=movdqa" class="IL_S2">MOVDQA</a> (S2<br> <p class="intr"> _mm_load_si128 _mm_store_si128</p> <a href="simdimg/si.php?f=movdqa" class="IL_S2">MOVDQU</a> (S2<br> <p class="intr"> _mm_loadu_si128 <br> _mm_storeu_si128 </p> </td> <td> <a href="simdimg/si.php?f=movapd" class="IL_S2">MOVAPD</a> (S2<br> <p class="intr"> _mm_load_pd _mm_loadr_pd _mm_store_pd </p><p> _mm_storer_pd </p><br> <a href="simdimg/si.php?f=movapd" class="IL_S2">MOVUPD</a> (S2<br> <p class="intr"> _mm_loadu_pd <br> _mm_storeu_pd </p> </td> <td> <a href="simdimg/si.php?f=movaps" class="IL_S1">MOVAPS</a> (S1<br> <p class="intr"> _mm_load_ps _mm_loadr_ps _mm_store_ps </p><p> _mm_storer_ps </p><br> <a href="simdimg/si.php?f=movaps" class="IL_S1">MOVUPS</a> (S1<br> <p class="intr"> _mm_loadu_ps<br> _mm_storeu_ps </p> </td> <td></td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/vmovdqa.php?f=vmovdqa64" class="IL_V5">VMOVDQA64</a> (V5...<br> <p class="intr">_mm_mask_load_epi64_mm_mask_store_epi64etc</p> <a href="simdimg/vmovdqa.php?f=vmovdqa64" class="IL_V5">VMOVDQU64</a> (V5...<br> <p class="intr">_mm_mask_loadu_epi64_mm_mask_store_epi64etc</p> </td> <td> <a href="simdimg/vmovdqa.php?f=vmovdqa32" class="IL_V5">VMOVDQA32</a> (V5...<br> <p class="intr">_mm_mask_load_epi32_mm_mask_store_epi32etc</p> <a href="simdimg/vmovdqa.php?f=vmovdqa32" class="IL_V5">VMOVDQU32</a> (V5...<br> <p class="intr">_mm_mask_loadu_epi32_mm_mask_storeu_epi32etc</p> </td> <td> <a href="simdimg/vmovdqa.php?f=vmovdqu16" class="IL_V5">VMOVDQU16</a> (V5+BW...<br> <p class="intr">_mm_mask_loadu_epi16_mm_mask_storeu_epi16etc</p> </td> <td> <a href="simdimg/vmovdqa.php?f=vmovdqu8" class="IL_V5">VMOVDQU8</a> (V5+BW...<br> <p class="intr">_mm_mask_loadu_epi8_mm_mask_storeu_epi8etc</p> </td> </tr> <tr> <th> XMM upper half<br> <img src="simdimg/fromto.png" alt="from / to"><br> mem </th> <td></td> <td></td> <td></td> <td></td> <td> <a href="simdimg/si.php?f=movhpd" class="IL_S2">MOVHPD</a> (S2<br> <p class="intr"> _mm_loadh_pd<br> _mm_storeh_pd </p> </td> <td> <a href="simdimg/si.php?f=movhps" class="IL_S1">MOVHPS</a> (S1<br> <p class="intr"> _mm_loadh_pi<br> _mm_storeh_pi </p> </td> <td></td> <td>&#xA0;</td> </tr> <tr> <th> XMM upper half<br> <img src="simdimg/fromto.png" alt="from / to"><br> XMM lower half </th> <td></td> <td></td> <td></td> <td></td> <td></td> <td> <a href="simdimg/si.php?f=movhlps" class="IL_S1">MOVHLPS</a> (S1<br> <p class="intr">_mm_movehl_ps</p><br> <a href="simdimg/si.php?f=movlhps" class="IL_S1">MOVLHPS</a> (S1<p class="intr"> <br> _mm_movelh_ps </p> </td> <td></td> <td>&#xA0;</td> </tr> <tr> <th> XMM lower half<br> <img src="simdimg/fromto.png" alt="from / to"><br> mem </th> <td> <a href="simdimg/si.php?f=movq" class="IL_S2">MOVQ</a> (S2<br> <p class="intr"> _mm_loadl_epi64<br> _mm_storel_epi64 </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=movlpd" class="IL_S2">MOVLPD</a> (S2<br> <p class="intr"> _mm_loadl_pd<br> _mm_storel_pd </p> </td> <td> <a href="simdimg/si.php?f=movlps" class="IL_S1">MOVLPS</a> (S1<br> <p class="intr"> _mm_loadl_pi<br> _mm_storel_pi </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th> XMM lowest 1 elem<br> <img src="simdimg/fromto.png" alt="from / to"><br> r/m </th> <td> <a href="simdimg/si.php?f=movq" class="IL_S2">MOVQ</a> (S2<br> <p class="intr"> _mm_cvtsi64_si128<br> _mm_cvtsi128_si64 </p> </td> <td> <a href="simdimg/si.php?f=movd" class="IL_S2">MOVD</a> (S2<br> <p class="intr"> _mm_cvtsi32_si128<br> _mm_cvtsi128_si32 </p> </td> <td></td> <td></td> <td></td> <td>&#xA0;</td> <td></td> <td>&#xA0;</td> </tr> <tr> <th> XMM lowest 1 elem<br> <img src="simdimg/fromto.png" alt="from / to"><br> XMM/mem </th> <td> <a href="simdimg/si.php?f=movq" class="IL_S2">MOVQ</a> (S2<br> <p class="intr">_mm_move_epi64</p> </td> <td>&#xA0;</td> <td>&#xA0;</td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=movsd" class="IL_S2">MOVSD</a> (S2<br> <p class="intr"> _mm_load_sd _mm_store_sd</p><p> _mm_move_sd </p> </td> <td> <a href="simdimg/si.php?f=movss" class="IL_S1">MOVSS</a> (S1<br> <p class="intr"> _mm_load_ss _mm_store_ss</p><p> _mm_move_ss </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th> XMM whole<br> <img src="simdimg/from.png" alt="from"> 1 elem</th> <td> <a href="#tip2" class="IL_S2">TIP 2</a><br> <p class="intr_S2">_mm_set1_epi64x</p><br> <a href="simdimg/vpbroadcast.php?f=vpbroadcastq" class="IL_V2">VPBROADCASTQ</a> (V2<br> <p class="intr">_mm_broadcastq_epi64</p> </td> <td> <a href="#tip2" class="IL_S2">TIP 2</a><br> <p class="intr_S2">_mm_set1_epi32</p><br> <a href="simdimg/vpbroadcast.php?f=vpbroadcastd" class="IL_V2">VPBROADCASTD</a> (V2<br> <p class="intr">_mm_broadcastd_epi32</p> </td> <td> <a href="#tip2" class="IL_S2">TIP 2</a><br> <p class="intr_S2">_mm_set1_epi16</p><br> <a href="simdimg/vpbroadcast.php?f=vpbroadcastw" class="IL_V2">VPBROADCASTW</a> (V2<br> <p class="intr">_mm_broadcastw_epi16</p> </td> <td> <p class="intr_S2">_mm_set1_epi8</p><br> <a href="simdimg/vpbroadcast.php?f=vpbroadcastb" class="IL_V2">VPBROADCASTB</a> (V2<br> <p class="intr">_mm_broadcastb_epi8</p> </td> <td> <a href="#tip2" class="IL_S2">TIP 2</a><br> <p class="intr_S2"> _mm_set1_pd _mm_load1_pd</p><a href="simdimg/si.php?f=movddup" class="IL_S3">MOVDDUP</a> (S3<br> <p class="intr"> _mm_movedup_pd<br> _mm_loaddup_pd </p><br> </td> <td> <a href="#tip2" class="IL_S1">TIP 2</a> <p class="intr_S1"> _mm_set1_ps</p><p> _mm_load1_ps </p><br> <a href="simdimg/si.php?f=vbroadcastss" class="IL_V1">VBROADCASTSS</a> from mem (V1 from XMM (V2<p> <span class="intr">_mm_broadcast_ss</span> </p></td> <td></td> <td></td> </tr> <tr> <th> YMM / ZMM whole<br> <img src="simdimg/from.png" alt="from"><br> 1 elem </th> <td> <a href="simdimg/vpbroadcast.php?f=vpbroadcastq" class="IL_V2">VPBROADCASTQ</a> (V2<br> <p class="intr">_mm256_broadcastq_epi64</p> </td> <td> <a href="simdimg/vpbroadcast.php?f=vpbroadcastd" class="IL_V2">VPBROADCASTD</a> (V2<br> <p class="intr">_mm256_broadcastd_epi32</p> </td> <td> <a href="simdimg/vpbroadcast.php?f=vpbroadcastw" class="IL_V2">VPBROADCASTW</a> (V2<br> <p class="intr">_mm256_broadcastw_epi16</p> </td> <td> <a href="simdimg/vpbroadcast.php?f=vpbroadcastb" class="IL_V2">VPBROADCASTB</a> (V2<br> <p class="intr">_mm256_broadcastb_epi8</p> </td> <td> <a href="simdimg/si.php?f=vbroadcastsd" class="IL_V1">VBROADCASTSD</a> &#xA0;from mem (V1 &#xA0;from XMM (V2<p> <span class="intr">_mm256_broadcast_sd</span> </p></td> <td> <a href="simdimg/si.php?f=vbroadcastss" class="IL_V1">VBROADCASTSS</a> &#xA0;from mem (V1 &#xA0;from XMM (V2<p> <span class="intr">_mm256_broadcast_ss</span> </p></td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=vbroadcastf128" class="IL_V1">VBROADCASTF128</a> (V1<br> <p class="intr"> _mm256_broadcast_ps<br> _mm256_broadcast_pd </p><br> <a href="simdimg/si.php?f=vbroadcastf128" class="IL_V2">VBROADCASTI128</a> (V2<br> <p class="intr">_mm256_broadcastsi128_si256</p> </td> </tr> <tr> <th> YMM / ZMM whole<br> <img src="simdimg/from.png" alt="from"><br> 2/4/8 elems </th> <td> <a href="simdimg/si.php?f=vbroadcastf64x2" class="IL_V5">VBROADCASTI64X2</a> (V5+DQ...<br> <p class="intr">_mm512_broadcast_i64x2</p><br> <a href="simdimg/si.php?f=vbroadcastf64x4" class="IL_V5">VBROADCASTI64X4</a> (V5<br> <p class="intr">_mm512_broadcast_i64x4</p> </td> <td> <a href="simdimg/si.php?f=vbroadcastf32x2" class="IL_V5">VBROADCASTI32X2</a> (V5+DQ...<br> <p class="intr">_mm512_broadcast_i32x2</p><br> <a href="simdimg/si.php?f=vbroadcastf32x4" class="IL_V5">VBROADCASTI32X4</a> (V5...<br> <p class="intr">_mm512_broadcast_i32x4</p><br> <a href="simdimg/si.php?f=vbroadcastf32x8" class="IL_V5">VBROADCASTI32X8</a> (V5+DQ<br> <p class="intr">_mm512_broadcast_i32x8</p> </td> <td></td> <td></td> <td> <a href="simdimg/si.php?f=vbroadcastf64x2" class="IL_V5">VBROADCASTF64X2</a> (V5+DQ...<br> <p class="intr">_mm512_broadcast_f64x2</p><br> <a href="simdimg/si.php?f=vbroadcastf64x4" class="IL_V5">VBROADCASTF64X4</a> (V5<br> <p class="intr">_mm512_broadcast_f64x4</p> </td> <td> <a href="simdimg/si.php?f=vbroadcastf32x2" class="IL_V5">VBROADCASTF32X2</a> (V5+DQ...<br> <p class="intr">_mm512_broadcast_f32x2</p><br> <a href="simdimg/si.php?f=vbroadcastf32x4" class="IL_V5">VBROADCASTF32X4</a> (V5...<br> <p class="intr">_mm512_broadcast_f32x4</p><br> <a href="simdimg/si.php?f=vbroadcastf32x8" class="IL_V5">VBROADCASTF32X8</a> (V5+DQ<br> <p class="intr">_mm512_broadcast_f32x8</p> </td> <td></td> <td></td> </tr> <tr> <th> ?MM<br> <img src="simdimg/from.png" alt="from"><br> multiple elems </th> <td> <p class="intr_S2"> _mm_set_epi64x<br> _mm_setr_epi64x </p> </td> <td> <p class="intr_S2"> _mm_set_epi32<br> _mm_setr_epi32 </p> </td> <td> <p class="intr_S2"> _mm_set_epi16<br> _mm_setr_epi16 </p> </td> <td> <p class="intr_S2"> _mm_set_epi8<br> _mm_setr_epi8 </p> </td> <td> <p class="intr_S2"> _mm_set_pd<br> _mm_setr_pd </p> </td> <td> <p class="intr_S1"> _mm_set_ps<br> _mm_setr_ps </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th> ?MM whole<br> <img src="simdimg/from.png" alt="from"><br> zero </th> <td> <a href="#tip1" class="IL_S2">TIP 1</a><br> <p class="intr_S2">_mm_setzero_si128</p> </td> <td> <a href="#tip1" class="IL_S2">TIP 1</a><br> <p class="intr_S2">_mm_setzero_pd</p> </td> <td> <a href="#tip1" class="IL_S1">TIP 1</a><br> <p class="intr_S1">_mm_setzero_ps</p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th>extract</th> <td> <a href="simdimg/si.php?f=pextrq" class="IL_S41">PEXTRQ</a> (S4.1<br> <p class="intr">_mm_extract_epi64</p> </td> <td> <a href="simdimg/si.php?f=pextrd" class="IL_S41">PEXTRD</a> (S4.1<br> <p class="intr">_mm_extract_epi32</p> </td> <td> <a href="simdimg/si.php?f=pextrw" class="IL_S2">PEXTRW</a> to r (S2<br> <a href="simdimg/si.php?f=pextrw" class="IL_S41">PEXTRW</a> to r/m (S4.1<br> <p class="intr">_mm_extract_epi16</p><br> </td> <td> <a href="simdimg/si.php?f=pextrb" class="IL_S41">PEXTRB</a> (S4.1<br> <p class="intr">_mm_extract_epi8</p> </td> <td> -&gt;<a href="simdimg/si.php?f=movhpd" class="IL_S2">MOVHPD</a> (S2<br> <p class="intr"> _mm_loadh_pd<br> _mm_storeh_pd </p><br> -&gt;<a href="simdimg/si.php?f=movlpd" class="IL_S2">MOVLPD</a> (S2<br> <p class="intr"> _mm_loadl_pd<br> _mm_storel_pd </p> </td> <td> <a href="simdimg/si.php?f=extractps" class="IL_S41">EXTRACTPS</a> (S4.1<br> <p class="intr">_mm_extract_ps</p> </td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=vextractf128" class="IL_V1">VEXTRACTF128</a> (V1<br> <p class="intr"> _mm256_extractf128_ps _mm256_extractf128_pd</p><p> _mm256_extractf128_si256 </p><br> <a href="simdimg/si.php?f=vextractf128" class="IL_V2">VEXTRACTI128</a> (V2<br> <p class="intr">_mm256_extracti128_si256</p> </td> </tr> <tr> <td> <a href="simdimg/si.php?f=vextractf64x2" class="IL_V5">VEXTRACTI64X2</a> (V5+DQ...<br> <p class="intr">_mm512_extracti64x2_epi64</p><br> <a href="simdimg/si.php?f=vextractf64x4" class="IL_V5">VEXTRACTI64X4</a> (V5<br> <p class="intr">_mm512_extracti64x4_epi64</p><br> </td> <td> <a href="simdimg/si.php?f=vextractf32x4" class="IL_V5">VEXTRACTI32X4</a> (V5...<br> <p class="intr">_mm512_extracti32x4_epi32</p><br> <a href="simdimg/si.php?f=vextractf32x8" class="IL_V5">VEXTRACTI32X8</a> (V5+DQ<br> <p class="intr">_mm512_extracti32x8_epi32</p><br> </td> <td></td> <td></td> <td> <a href="simdimg/si.php?f=vextractf64x2" class="IL_V5">VEXTRACTF64X2</a> (V5+DQ...<br> <p class="intr">_mm512_extractf64x2_pd</p><br> <a href="simdimg/si.php?f=vextractf64x4" class="IL_V5">VEXTRACTF64X4</a> (V5<br> <p class="intr">_mm512_extractf64x4_pd</p><br> </td> <td> <a href="simdimg/si.php?f=vextractf32x4" class="IL_V5">VEXTRACTF32X4</a> (V5...<br> <p class="intr">_mm512_extractf32x4_ps</p><br> <a href="simdimg/si.php?f=vextractf32x8" class="IL_V5">VEXTRACTF32X8</a> (V5+DQ<br> <p class="intr">_mm512_extractf32x8_ps</p><br> </td> <td></td> <td></td> </tr> <tr> <th>insert</th> <td> <a href="simdimg/si.php?f=pinsrq" class="IL_S41">PINSRQ</a> (S4.1<br> <p class="intr">_mm_insert_epi64</p> </td> <td> <a href="simdimg/si.php?f=pinsrd" class="IL_S41">PINSRD</a> (S4.1<br> <p class="intr">_mm_insert_epi32</p> </td> <td> <a href="simdimg/si.php?f=pinsrw" class="IL_S2">PINSRW</a> (S2<br> <p class="intr">_mm_insert_epi16</p> </td> <td> <a href="simdimg/si.php?f=pinsrb" class="IL_S41">PINSRB</a> (S4.1<br> <p class="intr">_mm_insert_epi8</p> </td> <td> -&gt;<a href="simdimg/si.php?f=movhpd" class="IL_S2">MOVHPD</a> (S2<br> <p class="intr"> _mm_loadh_pd<br> _mm_storeh_pd </p><br> -&gt;<a href="simdimg/si.php?f=movlpd" class="IL_S2">MOVLPD</a> (S2<br> <p class="intr"> _mm_loadl_pd<br> _mm_storel_pd </p> </td> <td> <a href="simdimg/si.php?f=insertps" class="IL_S41">INSERTPS</a> (S4.1<br> <p class="intr">_mm_insert_ps</p> </td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=vinsertf128" class="IL_V1">VINSERTF128</a> (V1<br> <p class="intr"> _mm256_insertf128_ps _mm256_insertf128_pd</p><p> _mm256_insertf128_si256 </p><br> <a href="simdimg/si.php?f=vinsertf128" class="IL_V2">VINSERTI128</a> (V2<br> <p class="intr">_mm256_inserti128_si256</p> </td> </tr> <tr> <td> <a href="simdimg/si.php?f=vinsertf64x2" class="IL_V5">VINSERTI64X2</a> (V5+DQ...<br> <p class="intr">_mm512_inserrti64x2</p><br> <a href="simdimg/si.php?f=vinsertf64x4" class="IL_V5">VINSERTI64X4</a> (V5...<br> <p class="intr">_mm512_inserti64x4</p><br> </td> <td> <a href="simdimg/si.php?f=vinsertf32x4" class="IL_V5">VINSERTI32X4</a> (V5...<br> <p class="intr">_mm512_inserti32x4</p><br> <a href="simdimg/si.php?f=vinsertf32x8" class="IL_V5">VINSERTI32X8</a> (V5+DQ<br> <p class="intr">_mm512_inserti32x8</p><br> </td> <td></td> <td></td> <td> <a href="simdimg/si.php?f=vinsertf64x2" class="IL_V5">VINSERTF64X2</a> (V5+DQ...<br> <p class="intr">_mm512_insertf64x2</p><br> <a href="simdimg/si.php?f=vinsertf64x4" class="IL_V5">VINSERTF64X4</a> (V5<br> <p class="intr">_mm512_insertf64x4</p><br> </td> <td> <a href="simdimg/si.php?f=vinsertf32x4" class="IL_V5">VINSERTF32X4</a> (V5...<br> <p class="intr">_mm512_insertf32x4</p><br> <a href="simdimg/si.php?f=vinsertf32x8" class="IL_V5">VINSERTF32X8</a> (V5+DQ<br> <p class="intr">_mm512_insertf32x8</p><br> </td> <td></td> <td></td> </tr> <tr> <th>unpack<br><img src="simdimg/unpack.png"></th> <td> <a href="simdimg/unpack.php?f=punpckhqdq" class="IL_S2">PUNPCKHQDQ</a> (S2<br> <p class="intr"> _mm_unpackhi_epi64<br> </p><a href="simdimg/unpack.php?f=punpcklqdq" class="IL_S2">PUNPCKLQDQ</a> (S2<br> <p class="intr">_mm_unpacklo_epi64</p> </td> <td> <a href="simdimg/unpack.php?f=punpckhdq" class="IL_S2">PUNPCKHDQ</a> (S2<br> <p class="intr">_mm_unpackhi_epi32</p><br> <a href="simdimg/unpack.php?f=punpckldq" class="IL_S2">PUNPCKLDQ</a> (S2<br> <p class="intr">_mm_unpacklo_epi32</p> </td> <td> <a href="simdimg/unpack.php?f=punpckhwd" class="IL_S2">PUNPCKHWD</a> (S2<br> <p class="intr">_mm_unpackhi_epi16</p><br> <a href="simdimg/unpack.php?f=punpcklwd" class="IL_S2">PUNPCKLWD</a> (S2<br> <p class="intr">_mm_unpacklo_epi16</p> </td> <td> <a href="simdimg/unpack.php?f=punpckhbw" class="IL_S2">PUNPCKHBW</a> (S2<br> <p class="intr">_mm_unpackhi_epi8</p><br> <a href="simdimg/unpack.php?f=punpcklbw" class="IL_S2">PUNPCKLBW</a> (S2<br> <p class="intr">_mm_unpacklo_epi8</p> </td> <td> <a href="simdimg/unpack.php?f=unpckhpd" class="IL_S2">UNPCKHPD</a> (S2<br> <p class="intr">_mm_unpackhi_pd</p><br> <a href="simdimg/unpack.php?f=unpcklpd" class="IL_S2">UNPCKLPD</a> (S2<br> <p class="intr">_mm_unpacklo_pd</p> </td> <td> <a href="simdimg/unpack.php?f=unpckhps" class="IL_S1">UNPCKHPS</a> (S1<br> <p class="intr">_mm_unpackhi_ps</p><br> <a href="simdimg/unpack.php?f=unpcklps" class="IL_S1">UNPCKLPS</a> (S1<br> <p class="intr">_mm_unpacklo_ps</p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th> shuffle/permute<br> <img src="simdimg/shuffle.png"> </th> <td> <a href="simdimg/si.php?f=vpermq" class="IL_V2">VPERMQ</a> (V2<br> <p class="intr">_mm256_permute4x64_epi64</p><br> <a href="simdimg/si.php?f=vpermi2q" class="IL_V5">VPERMI2Q</a> (V5...<br> <p class="intr">_mm_permutex2var_epi64</p><br> </td> <td> <a href="simdimg/si.php?f=pshufd" class="IL_S2">PSHUFD</a> (S2<br> <p class="intr">_mm_shuffle_epi32</p><br> <a href="simdimg/si.php?f=vpermd" class="IL_V2">VPERMD</a> (V2<br> <p class="intr">_mm256_permutevar8x32_epi32</p><br> <p class="intr">_mm256_permutexvar_epi32</p><br> <a href="simdimg/si.php?f=vpermi2d" class="IL_V5">VPERMI2D</a> (V5...<br> <p class="intr">_mm_permutex2var_epi32</p><br> </td> <td> <a href="simdimg/si.php?f=pshufhw" class="IL_S2">PSHUFHW</a> (S2<br> <p class="intr">_mm_shufflehi_epi16</p><br> <a href="simdimg/si.php?f=pshuflw" class="IL_S2">PSHUFLW</a> (S2<br> <p class="intr">_mm_shufflelo_epi16</p><br> <a href="simdimg/si.php?f=vpermw" class="IL_V5">VPERMW</a> (V5+BW...<br> <p class="intr">_mm_permutexvar_epi16</p><br> <a href="simdimg/si.php?f=vpermi2w" class="IL_V5">VPERMI2W</a> (V5+BW...<br> <p class="intr">_mm_permutex2var_epi16</p><br> </td> <td> <a href="simdimg/si.php?f=pshufb" class="IL_SS3">PSHUFB</a> (SS3<br> <p class="intr">_mm_shuffle_epi8</p> </td> <td> <a href="simdimg/si.php?f=shufpd" class="IL_S2">SHUFPD</a> (S2<br> <p class="intr">_mm_shuffle_pd</p><br> <a href="simdimg/si.php?f=vpermilpd" class="IL_V1">VPERMILPD</a> (V1<br> <p class="intr"> _mm_permute_pd<br> _mm_permutevar_pd </p><br> <a href="simdimg/si.php?f=vpermq" class="IL_V2">VPERMPD</a> (V2<br> <p class="intr">_mm256_permute4x64_pd</p><br> <a href="simdimg/si.php?f=vpermi2q" class="IL_V5">VPERMI2PD</a> (V5...<br> <p class="intr">_mm_permutex2var_pd</p><br> </td> <td> <a href="simdimg/si.php?f=shufps" class="IL_S1">SHUFPS</a> (S1<br> <p class="intr">_mm_shuffle_ps</p><br> <a href="simdimg/si.php?f=vpermilps" class="IL_V1">VPERMILPS</a> (V1<br> <p class="intr"> _mm_permute_ps<br> _mm_permutevar_ps </p><br> <a href="simdimg/si.php?f=vpermd" class="IL_V2">VPERMPS</a> (V2<br> <p class="intr">_mm256_permutevar8x32_ps</p><br> <a href="simdimg/si.php?f=vpermi2d" class="IL_V5">VPERMI2PS</a> (V5...<br> <p class="intr">_mm_permutex2var_ps</p><br> </td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=vperm2f128" class="IL_V1">VPERM2F128</a> (V1<br> <p class="intr"> _mm256_permute2f128_ps _mm256_permute2f128_pd</p><p> _mm256_permute2f128_si256 </p><br> <a href="simdimg/si.php?f=vperm2f128" class="IL_V2">VPERM2I128</a> (V2<br> <p class="intr">_mm256_permute2x128_si256</p> </td> </tr> <tr> <td> <a href="simdimg/si.php?f=vshufi64x2" class="IL_V5">VSHUFI64X2</a> (V5...<br> <p class="intr">_mm512_shuffle_i64x2</p> </td> <td> <a href="simdimg/si.php?f=vshufi32x4" class="IL_V5">VSHUFI32X4</a> (V5...<br> <p class="intr">_mm512_shuffle_i32x4</p> </td> <td></td> <td></td> <td> <a href="simdimg/si.php?f=vshufi64x2" class="IL_V5">VSHUFF64X2</a> (V5...<br> <p class="intr">_mm512_shuffle_f64x2</p> </td> <td> <a href="simdimg/si.php?f=vshufi32x4" class="IL_V5">VSHUFF32X4</a> (V5...<br> <p class="intr">_mm512_shuffle_f32x4</p> </td> <td></td> <td></td> </tr> <tr> <th> blend<br> <img src="simdimg/blend.png"> </th> <td> <a href="simdimg/si.php?f=vpblendmq" class="IL_V5">VPBLENDMQ</a> (V5...<br> <p class="intr">_mm_mask_blend_epi32</p><br> </td> <td> <a href="simdimg/si.php?f=vpblendd" class="IL_V2">VPBLENDD</a> (V2<br> <p class="intr">_mm_blend_epi32</p><br> <a href="simdimg/si.php?f=vpblendmd" class="IL_V5">VPBLENDMD</a> (V5...<br> <p class="intr">_mm_mask_blend_epi32</p><br> </td> <td> <a href="simdimg/si.php?f=pblendw" class="IL_S41">PBLENDW</a> (S4.1<br> <p class="intr">_mm_blend_epi16</p><br> <a href="simdimg/si.php?f=vpblendmw" class="IL_V5">VPBLENDMW</a> (V5+BW...<br> <p class="intr">_mm_mask_blend_epi16</p><br> </td> <td> <a href="simdimg/si.php?f=pblendvb" class="IL_S41">PBLENDVB</a> (S4.1<br> <p class="intr">_mm_blendv_epi8</p><br> <a href="simdimg/si.php?f=vpblendmb" class="IL_V5">VPBLENDMB</a> (V5+BW...<br> <p class="intr">_mm_mask_blend_epi8</p><br> </td> <td> <a href="simdimg/si.php?f=blendpd" class="IL_S41">BLENDPD</a> (S4.1<br> <p class="intr">_mm_blend_pd</p><br> <a href="simdimg/si.php?f=blendvpd" class="IL_S41">BLENDVPD</a> (S4.1<br> <p class="intr">_mm_blendv_pd</p><br> <a href="simdimg/si.php?f=vblendmpd" class="IL_V5">VBLENDMPD</a> (V5...<br> <p class="intr">_mm_mask_blend_pd</p> </td> <td> <a href="simdimg/si.php?f=blendps" class="IL_S41">BLENDPS</a> (S4.1<br> <p class="intr">_mm_blend_ps</p><br> <a href="simdimg/si.php?f=blendvps" class="IL_S41">BLENDVPS</a> (S4.1<br> <p class="intr">_mm_blendv_ps</p><br> <a href="simdimg/si.php?f=vblendmps" class="IL_V5">VBLENDMPS</a> (V5...<br> <p class="intr">_mm_mask_blend_ps</p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th>move and duplicate</th> <td></td> <td></td> <td></td> <td></td> <td> <a href="simdimg/si.php?f=movddup" class="IL_S3">MOVDDUP</a> (S3<br> <p class="intr"> _mm_movedup_pd<br> _mm_loaddup_pd </p> </td> <td> <a href="simdimg/si.php?f=movshdup" class="IL_S3">MOVSHDUP</a> (S3<br> <p class="intr">_mm_movehdup_ps</p><br> <a href="simdimg/si.php?f=movsldup" class="IL_S3">MOVSLDUP</a> (S3<br> <p class="intr">_mm_moveldup_ps</p> </td> <td></td> <td>&#xA0;</td> </tr> <tr> <th>mask move</th> <td> <a href="simdimg/si.php?f=vpmaskmovq" class="IL_V2">VPMASKMOVQ</a> (V2<br> <p class="intr"> _mm_maskload_epi64<br> _mm_maskstore_epi64 </p> </td> <td> <a href="simdimg/si.php?f=vpmaskmovd" class="IL_V2">VPMASKMOVD</a> (V2<br> <p class="intr"> _mm_maskload_epi32<br> _mm_maskstore_epi32 </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=vmaskmovpd" class="IL_V1">VMASKMOVPD</a> (V1<br> <p class="intr"> _mm_maskload_pd<br> _mm_maskstore_pd </p> </td> <td> <a href="simdimg/si.php?f=vmaskmovps" class="IL_V1">VMASKMOVPS</a> (V1<br> <p class="intr"> _mm_maskload_ps<br> _mm_maskstore_ps </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th>extract highest bit</th> <td>&#xA0;</td> <td>&#xA0;</td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=pmovmskb" class="IL_S2">PMOVMSKB</a> (S2<br> <p class="intr">_mm_movemask_epi8</p> </td> <td> <a href="simdimg/si.php?f=movmskpd" class="IL_S2">MOVMSKPD</a> (S2<br> <p class="intr">_mm_movemask_pd</p> </td> <td> <a href="simdimg/si.php?f=movmskps" class="IL_S1">MOVMSKPS</a> (S1<br> <p class="intr">_mm_movemask_ps</p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/si.php?f=vpmovq2m" class="IL_V5">VPMOVQ2M</a> (V5+DQ...<br> <p class="intr">_mm_movepi64_mask</p> </td> <td> <a href="simdimg/si.php?f=vpmovd2m" class="IL_V5">VPMOVD2M</a> (V5+DQ...<br> <p class="intr">_mm_movepi32_mask</p> </td> <td> <a href="simdimg/si.php?f=vpmovw2m" class="IL_V5">VPMOVW2M</a> (V5+BW...<br> <p class="intr">_mm_movepi16_mask</p> </td> <td> <a href="simdimg/si.php?f=vpmovb2m" class="IL_V5">VPMOVB2M</a> (V5+BW...<br> <p class="intr">_mm_movepi8_mask</p> </td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <th>gather<br><img src="simdimg/gather.png"></th> <td> <a href="simdimg/si.php?f=vpgatherdq" class="IL_V2">VPGATHERDQ</a> (V2<br> <p class="intr"> _mm_i32gather_epi64<br> _mm_mask_i32gather_epi64 </p><br> <a href="simdimg/si.php?f=vpgatherqq" class="IL_V2">VPGATHERQQ</a> (V2<br> <p class="intr"> _mm_i64gather_epi64<br> _mm_mask_i64gather_epi64 </p> </td> <td> <a href="simdimg/si.php?f=vpgatherdd" class="IL_V2">VPGATHERDD</a> (V2<br> <p class="intr"> _mm_i32gather_epi32<br> _mm_mask_i32gather_epi32 </p><br> <a href="simdimg/si.php?f=vpgatherqd" class="IL_V2">VPGATHERQD</a> (V2<br> <p class="intr"> _mm_i64gather_epi32<br> _mm_mask_i64gather_epi32 </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=vgatherdpd" class="IL_V2">VGATHERDPD</a> (V2<br> <p class="intr"> _mm_i32gather_pd<br> _mm_mask_i32gather_pd </p><br> <a href="simdimg/si.php?f=vgatherqpd" class="IL_V2">VGATHERQPD</a> (V2<br> <p class="intr"> _mm_i64gather_pd<br> _mm_mask_i64gather_pd </p> </td> <td> <a href="simdimg/si.php?f=vgatherdps" class="IL_V2">VGATHERDPS</a> (V2<br> <p class="intr"> _mm_i32gather_ps<br> _mm_mask_i32gather_ps </p><br> <a href="simdimg/si.php?f=vgatherqps" class="IL_V2">VGATHERQPS</a> (V2<br> <p class="intr"> _mm_i64gather_ps<br> _mm_mask_i64gather_ps </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th>scatter<br><img src="simdimg/scatter.png"></th> <td> <a href="simdimg/si.php?f=vpscatterdq" class="IL_V5">VPSCATTERDQ</a> (V5...<br> <p class="intr"> _mm_i32scatter_epi64<br> _mm_mask_i32scatter_epi64 </p><br> <a href="simdimg/si.php?f=vpscatterqq" class="IL_V5">VPSCATTERQQ</a> (V5...<br> <p class="intr"> _mm_i64scatter_epi64<br> _mm_mask_i64scatter_epi64 </p> </td> <td> <a href="simdimg/si.php?f=vpscatterdd" class="IL_V5">VPSCATTERDD</a> (V5...<br> <p class="intr"> _mm_i32scatter_epi32<br> _mm_mask_i32scatter_epi32 </p><br> <a href="simdimg/si.php?f=vpscatterqd" class="IL_V5">VPSCATTERQD</a> (V5...<br> <p class="intr"> _mm_i64scatter_epi32<br> _mm_mask_i64scatter_epi32 </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> <td> <a href="simdimg/si.php?f=vscatterdpd" class="IL_V5">VSCATTERDPD</a> (V5...<br> <p class="intr"> _mm_i32scatter_pd<br> _mm_mask_i32scatter_pd </p><br> <a href="simdimg/si.php?f=vscatterqpd" class="IL_V5">VSCATTERQPD</a> (V5...<br> <p class="intr"> _mm_i64scatter_pd<br> _mm_mask_i64scatter_pd </p> </td> <td> <a href="simdimg/si.php?f=vscatterdps" class="IL_V5">VSCATTERDPS</a> (V5...<br> <p class="intr"> _mm_i32scatter_ps<br> _mm_mask_i32scatter_ps </p><br> <a href="simdimg/si.php?f=vscatterqps" class="IL_V5">VSCATTERQPS</a> (V5...<br> <p class="intr"> _mm_i64scatter_ps<br> _mm_mask_i64scatter_ps </p> </td> <td>&#xA0;</td> <td>&#xA0;</td> </tr> <tr> <th>compress<br><img src="simdimg/compress.png"></th> <td> <a href="simdimg/compress.php?f=vpcompressq" class="IL_V5">VPCOMPRESSQ</a> (V5...<br> <p class="intr">_mm_mask_compress_epi64<br>_mm_mask_compressstoreu_epi64</p> </td> <td> <a href="simdimg/compress.php?f=vpcompressd" class="IL_V5">VPCOMPRESSD</a> (V5...<br> <p class="intr">_mm_mask_compress_epi32<br>_mm_mask_compressstoreu_epi32</p> </td> <td></td> <td></td> <td> <a href="simdimg/compress.php?f=vcompresspd" class="IL_V5">VCOMPRESSPD</a> (V5...<br> <p class="intr">_mm_mask_compress_pd<br>_mm_mask_compressstoreu_pd</p> </td> <td> <a href="simdimg/compress.php?f=vcompressps" class="IL_V5">VCOMPRESSPS</a> (V5...<br> <p class="intr">_mm_mask_compress_ps<br>_mm_mask_compressstoreu_ps</p> </td> <td></td> <td></td> </tr> <tr> <th>expand<br><img src="simdimg/expand.png"></th> <td> <a href="simdimg/expand.php?f=vexpandq" class="IL_V5">VEXPANDQ</a> (V5...<br> <p class="intr">_mm_mask_expand_epi64<br>_mm_mask_expandloadu_epi64</p> </td> <td> <a href="simdimg/expand.php?f=vexpandd" class="IL_V5">VEXPANDD</a> (V5...<br> <p class="intr">_mm_mask_expand_epi32<br>_mm_mask_expandloadu_epi32</p> </td> <td></td> <td></td> <td> <a href="simdimg/expand.php?f=vexpandpd" class="IL_V5">VEXPANDPD</a> (V5...<br> <p class="intr">_mm_mask_expand_pd<br>_mm_mask_expandloadu_pd</p> </td> <td> <a href="simdimg/expand.php?f=vexpandps" class="IL_V5">VEXPANDPS</a> (V5...<br> <p class="intr">_mm_mask_expand_ps<br>_mm_mask_expandloadu_ps</p> </td> <td></td> <td></td> </tr> <tr> <th>align right</th> <td> <a href="simdimg/si.php?f=valignq" class="IL_V5">VALIGNQ</a> (V5...<br> <p class="intr">_mm_alignr_epi64</p> </td> <td> <a href="simdimg/si.php?f=valignd" class="IL_V5">VALIGND</a> (V5...<br> <p class="intr">_mm_alignr_epi32</p> </td> <td></td> <td> <a href="simdimg/si.php?f=palignr" class="IL_SS3">PALIGNR</a> (SS3<br> <p class="intr">_mm_alignr_epi8</p> </td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <th>expand Opmask bits</th> <td> <a href="simdimg/si.php?f=vpmovm2q" class="IL_V5">VPMOVM2Q</a> (V5+DQ...<br> <p class="intr">_mm_movm_epi64</p> </td> <td> <a href="simdimg/si.php?f=vpmovm2d" class="IL_V5">VPMOVM2D</a> (V5+DQ...<br> <p class="intr">_mm_movm_epi32</p> </td> <td> <a href="simdimg/si.php?f=vpmovm2w" class="IL_V5">VPMOVM2W</a> (V5+BW...<br> <p class="intr">_mm_movm_epi16</p> </td> <td> <a href="simdimg/si.php?f=vpmovm2b" class="IL_V5">VPMOVM2B</a> (V5+BW...<br> <p class="intr">_mm_movm_epi8</p> </td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <h2>Conversions</h2> <h2>Arithmetic Operations</h2> <h2>Compare</h2> <table> <tr> <th>&#xA0;</th> <th>Floating-Point</th> </tr> <tr> <th>Double</th> <th>Single</th> <th>Half</th> </tr> <tr> <th> compare scalar values<br> to set flag register </th> <td> <a href="simdimg/si.php?f=comisd" class="IL_S2">COMISD</a> (S2<br> <p class="intr"> _mm_comieq_sd _mm_comilt_sd _mm_comile_sd _mm_comigt_sd _mm_comige_sd</p><p> _mm_comineq_sd </p><br> <a href="simdimg/si.php?f=comisd" class="IL_S2">UCOMISD</a> (S2<br> <p class="intr"> _mm_ucomieq_sd _mm_ucomilt_sd _mm_ucomile_sd _mm_ucomigt_sd _mm_ucomige_sd</p><p> _mm_ucomineq_sd </p> </td> <td> <a href="simdimg/si.php?f=comisd" class="IL_S1">COMISS</a> (S1<br> <p class="intr"> _mm_comieq_ss _mm_comilt_ss _mm_comile_ss _mm_comigt_ss _mm_comige_ss</p><p> _mm_comineq_ss </p><br> <a href="simdimg/si.php?f=comisd" class="IL_S1">UCOMISS</a> (S1<br> <p class="intr"> _mm_ucomieq_ss _mm_ucomilt_ss _mm_ucomile_ss _mm_ucomigt_ss _mm_ucomige_ss</p><p> _mm_ucomineq_ss </p> </td> <td>&#xA0;</td> </tr> </table> <h2>Bitwise Logical Operations</h2> <table> <tr> <th>&#xA0;</th> <th>Integer</th> <th>Floating-Point</th> </tr> <tr> <th>QWORD</th> <th>DWORD</th> <th>WORD</th> <th>BYTE</th> <th>Double</th> <th>Single</th> <th>Half</th> </tr> <tr> <th>and</th> <td> <a href="simdimg/binop.php?f=pand" class="IL_S2">PAND</a> (S2<br> <p class="intr">_mm_and_si128</p> </td> <td> <a href="simdimg/binop.php?f=andpd" class="IL_S2">ANDPD</a> (S2<br> <p class="intr">_mm_and_pd</p> </td> <td> <a href="simdimg/binop.php?f=andps" class="IL_S1">ANDPS</a> (S1<br> <p class="intr">_mm_and_ps</p> </td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/binopv5.php?f=vpandq" class="IL_V5">VPANDQ</a> (V5...<br> <p class="intr">_mm512_and_epi64<br>etc</p> </td> <td> <a href="simdimg/binopv5.php?f=vpandd" class="IL_V5">VPANDD</a> (V5...<br> <p class="intr">_mm512_and_epi32<br>etc</p> </td> <td></td> <td></td> </tr> <tr> <th>and not</th> <td> <a href="simdimg/binop.php?f=pandn" class="IL_S2">PANDN</a> (S2<br> <p class="intr">_mm_andnot_si128</p> </td> <td> <a href="simdimg/binop.php?f=andnpd" class="IL_S2">ANDNPD</a> (S2<br> <p class="intr">_mm_andnot_pd</p> </td> <td> <a href="simdimg/binop.php?f=andnps" class="IL_S1">ANDNPS</a> (S1<br> <p class="intr">_mm_andnot_ps</p> </td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/binopv5.php?f=vpandnq" class="IL_V5">VPANDNQ</a> (V5...<br> <p class="intr">_mm512_andnot_epi64<br>etc</p> </td> <td> <a href="simdimg/binopv5.php?f=vpandnd" class="IL_V5">VPANDND</a> (V5...<br> <p class="intr">_mm512_andnot_epi32<br>etc</p> </td> <td></td> <td></td> </tr> <tr> <th>or</th> <td> <a href="simdimg/binop.php?f=por" class="IL_S2">POR</a> (S2<br> <p class="intr">_mm_or_si128</p> </td> <td> <a href="simdimg/binop.php?f=orpd" class="IL_S2">ORPD</a> (S2<br> <p class="intr">_mm_or_pd</p> </td> <td> <a href="simdimg/binop.php?f=orps" class="IL_S1">ORPS</a> (S1<br> <p class="intr">_mm_or_ps</p> </td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/binopv5.php?f=vporq" class="IL_V5">VPORQ</a> (V5...<br> <p class="intr">_mm512_or_epi64<br>etc</p> </td> <td> <a href="simdimg/binopv5.php?f=vpord" class="IL_V5">VPORD</a> (V5...<br> <p class="intr">_mm512_or_epi32<br>etc</p> </td> <td></td> <td></td> </tr> <tr> <th>xor</th> <td> <a href="simdimg/binop.php?f=pxor" class="IL_S2">PXOR</a> (S2<br> <p class="intr">_mm_xor_si128</p> </td> <td> <a href="simdimg/binop.php?f=xorpd" class="IL_S2">XORPD</a> (S2<br> <p class="intr">_mm_xor_pd</p> </td> <td> <a href="simdimg/binop.php?f=xorps" class="IL_S1">XORPS</a> (S1<br> <p class="intr">_mm_xor_ps</p> </td> <td></td> </tr> <tr> <td> <a href="simdimg/binopv5.php?f=vpxorq" class="IL_V5">VPXORQ</a> (V5...<br> <p class="intr">_mm512_xor_epi64<br>etc</p> </td> <td> <a href="simdimg/binopv5.php?f=vpxord" class="IL_V5">VPXORD</a> (V5...<br> <p class="intr">_mm512_xor_epi32<br>etc</p> </td> <td></td> <td></td> </tr> <tr> <th>test</th> <td> <a href="simdimg/si.php?f=ptest" class="IL_S41">PTEST</a> (S4.1<br> <p class="intr"> _mm_testz_si128 _mm_testc_si128</p><p> _mm_testnzc_si128 </p> </td> <td> <a href="simdimg/si.php?f=testpd" class="IL_V1">VTESTPD</a> (V1<br> <p class="intr"> _mm_testz_pd _mm_testc_pd</p><p> _mm_testnzc_pd </p> </td> <td> <a href="simdimg/si.php?f=testps" class="IL_V1">VTESTPS</a> (V1<br> <p class="intr"> _mm_testz_ps _mm_testc_ps</p><p> _mm_testnzc_ps </p> </td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/ptestv5.php?f=vptestmq" class="IL_V5">VPTESTMQ</a> (V5...<br> <p class="intr">_mm_test_epi64_mask</p><br> <a href="simdimg/ptestv5.php?f=vptestnmq" class="IL_V5">VPTESTNMQ</a> (V5...<br> <p class="intr">_mm_testn_epi64_mask</p><br> </td> <td> <a href="simdimg/ptestv5.php?f=vptestmd" class="IL_V5">VPTESTMD</a> (V5...<br> <p class="intr">_mm_test_epi32_mask</p><br> <a href="simdimg/ptestv5.php?f=vptestnmd" class="IL_V5">VPTESTNMD</a> (V5...<br> <p class="intr">_mm_testn_epi32_mask</p><br> </td> <td> <a href="simdimg/ptestv5.php?f=vptestmw" class="IL_V5">VPTESTMW</a> (V5+BW...<br> <p class="intr">_mm_test_epi16_mask</p><br> <a href="simdimg/ptestv5.php?f=vptestnmw" class="IL_V5">VPTESTNMW</a> (V5+BW...<br> <p class="intr">_mm_testn_epi16_mask</p><br> </td> <td> <a href="simdimg/ptestv5.php?f=vptestmb" class="IL_V5">VPTESTMB</a> (V5+BW...<br> <p class="intr">_mm_test_epi8_mask</p><br> <a href="simdimg/ptestv5.php?f=vptestnmb" class="IL_V5">VPTESTNMB</a> (V5+BW...<br> <p class="intr">_mm_testn_epi8_mask</p><br> </td> <td></td> <td></td> <td></td> </tr> <tr> <th>ternary operation</th> <td> <a href="simdimg/ternlog.php?f=vpternlogq" class="IL_V5">VPTERNLOGQ</a> (V5...<br> <p class="intr"> _mm_ternarylogic_epi64<br> </p> </td> <td> <a href="simdimg/ternlog.php?f=vpternlogd" class="IL_V5">VPTERNLOGD</a> (V5...<br> <p class="intr"> _mm_ternarylogic_epi32<br> </p> </td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <h2>Bit Shift / Rotate</h2> <table> <tr> <th>&#xA0;</th> <th>Integer</th> </tr> <tr> <th>QWORD</th> <th>DWORD</th> <th>WORD</th> <th>BYTE</th> </tr> <tr> <th>shift left logical</th> <td> <a href="simdimg/shift.php?f=psllq" class="IL_S2">PSLLQ</a> (S2<br> <p class="intr"> _mm_slli_epi64<br> _mm_sll_epi64 </p> </td> <td> <a href="simdimg/shift.php?f=pslld" class="IL_S2">PSLLD</a> (S2<br> <p class="intr"> _mm_slli_epi32<br> _mm_sll_epi32 </p> </td> <td> <a href="simdimg/shift.php?f=psllw" class="IL_S2">PSLLW</a> (S2<br> <p class="intr"> _mm_slli_epi16<br> _mm_sll_epi16 </p> </td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/binop.php?f=vpsllvq" class="IL_V2">VPSLLVQ</a> (V2<br> <p class="intr">_mm_sllv_epi64</p> </td> <td> <a href="simdimg/binop.php?f=vpsllvd" class="IL_V2">VPSLLVD</a> (V2<br> <p class="intr">_mm_sllv_epi32</p> </td> <td> <a href="simdimg/binopv5.php?f=vpsllvw" class="IL_V5">VPSLLVW</a> (V5+BW...<br> <p class="intr">_mm_sllv_epi16</p> </td> <td>&#xA0;</td> </tr> <tr> <th>shift right logical</th> <td> <a href="simdimg/shift.php?f=psrlq" class="IL_S2">PSRLQ</a> (S2<br> <p class="intr"> _mm_srli_epi64<br> _mm_srl_epi64 </p> </td> <td> <a href="simdimg/shift.php?f=psrld" class="IL_S2">PSRLD</a> (S2<br> <p class="intr"> _mm_srli_epi32<br> _mm_srl_epi32 </p> </td> <td> <a href="simdimg/shift.php?f=psrlw" class="IL_S2">PSRLW</a> (S2<br> <p class="intr"> _mm_srli_epi16<br> _mm_srl_epi16 </p> </td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/binop.php?f=vpsrlvq" class="IL_V2">VPSRLVQ</a> (V2<br> <p class="intr">_mm_srlv_epi64</p> </td> <td> <a href="simdimg/binop.php?f=vpsrlvd" class="IL_V2">VPSRLVD</a> (V2<br> <p class="intr">_mm_srlv_epi32</p> </td> <td> <a href="simdimg/binopv5.php?f=vpsrlvw" class="IL_V5">VPSRLVW</a> (V5+BW...<br> <p class="intr">_mm_srlv_epi16</p> </td> <td>&#xA0;</td> </tr> <tr> <th>shift right arithmetic</th> <td> <a href="simdimg/shiftv5.php?f=vpsraq" class="IL_V5">VPSRAQ</a> (V5...<br> <p class="intr"> _mm_srai_epi64<br> _mm_sra_epi64 </p> </td> <td> <a href="simdimg/shift.php?f=psrad" class="IL_S2">PSRAD</a> (S2<br> <p class="intr"> _mm_srai_epi32<br> _mm_sra_epi32 </p> </td> <td> <a href="simdimg/shift.php?f=psraw" class="IL_S2">PSRAW</a> (S2<br> <p class="intr"> _mm_srai_epi16<br> _mm_sra_epi16 </p> </td> <td>&#xA0;</td> </tr> <tr> <td> <a href="simdimg/binopv5.php?f=vpsravq" class="IL_V5">VPSRAVQ</a> (V5...<br> <p class="intr">_mm_srav_epi64</p> </td> <td> <a href="simdimg/binop.php?f=vpsravd" class="IL_V2">VPSRAVD</a> (V2<br> <p class="intr">_mm_srav_epi32</p> </td> <td> <a href="simdimg/binopv5.php?f=vpsravw" class="IL_V5">VPSRAVW</a> (V5+BW...<br> <p class="intr">_mm_srav_epi16</p> </td> <td>&#xA0;</td> </tr> <tr> <th>rotate left</th> <td> <a href="simdimg/rotate.php?f=vprolq" class="IL_V5">VPROLQ</a> (V5...<br> <p class="intr">_mm_rol_epi64</p> </td> <td> <a href="simdimg/rotate.php?f=vprold" class="IL_V5">VPROLD</a> (V5...<br> <p class="intr">_mm_rol_epi32</p> </td> <td></td> <td></td> </tr> <tr> <td> <a href="simdimg/binopv5.php?f=vprolvq" class="IL_V5">VPROLVQ</a> (V5...<br> <p class="intr">_mm_rolv_epi64</p> </td> <td> <a href="simdimg/binopv5.php?f=vprolvd" class="IL_V5">VPROLVD</a> (V5...<br> <p class="intr">_mm_rolv_epi32</p> </td> <td></td> <td></td> </tr> <tr> <th>rotate right</th> <td> <a href="simdimg/rotate.php?f=vprorq" class="IL_V5">VPRORQ</a> (V5...<br> <p class="intr">_mm_ror_epi64</p> </td> <td> <a href="simdimg/rotate.php?f=vprord" class="IL_V5">VPRORD</a> (V5...<br> <p class="intr">_mm_ror_epi32</p> </td> <td></td> <td></td> </tr> <tr> <td> <a href="simdimg/binopv5.php?f=vprorvq" class="IL_V5">VPRORVQ</a> (V5...<br> <p class="intr">_mm_rorv_epi64</p> </td> <td> <a href="simdimg/binopv5.php?f=vprorvd" class="IL_V5">VPRORVD</a> (V5...<br> <p class="intr">_mm_rorv_epi32</p> </td> <td></td> <td></td> </tr> </table> <h2>Byte Shift</h2> <table> <tr> <th></th> <th>128-bit</th> </tr> <tr> <th>shift left logical</th> <td> <a href="simdimg/si.php?f=pslldq" class="IL_S2">PSLLDQ</a> (S2<br> <p class="intr">_mm_slli_si128</p> </td> </tr> <tr> <th>shift right logical</th> <td> <a href="simdimg/si.php?f=psrldq" class="IL_S2">PSRLDQ</a> (S2<br> <p class="intr">_mm_srli_si128</p> </td> </tr> <tr> <th>packed align right</th> <td> <a href="simdimg/si.php?f=palignr" class="IL_SS3">PALIGNR</a> (SS3<br> <p class="intr">_mm_alignr_epi8</p> </td> </tr> </table> <h2>Compare Strings</h2> <table> <tr> <th></th> <th>explicit length</th> <th>implicit length</th> </tr> <tr> <th>return index</th> <td> <a href="simdimg/str.php?f=pcmpestri" class="IL_S42">PCMPESTRI</a> (S4.2<br> <p class="intr"> _mm_cmpestri _mm_cmpestra _mm_cmpestrc _mm_cmpestro _mm_cmpestrs</p><p> _mm_cmpestrz </p> </td> <td> <a href="simdimg/str.php?f=pcmpistri" class="IL_S42">PCMPISTRI</a> (S4.2<br> <p class="intr"> _mm_cmpistri _mm_cmpistra _mm_cmpistrc _mm_cmpistro _mm_cmpistrs</p><p> _mm_cmpistrz </p> </td> </tr> <tr> <th>return mask</th> <td> <a href="simdimg/str.php?f=pcmpestrm" class="IL_S42">PCMPESTRM</a> (S4.2<br> <p class="intr"> _mm_cmpestrm _mm_cmpestra _mm_cmpestrc _mm_cmpestro _mm_cmpestrs</p><p> _mm_cmpestrz </p> </td> <td> <a href="simdimg/str.php?f=pcmpistrm" class="IL_S42">PCMPISTRM</a> (S4.2<br> <p class="intr"> _mm_cmpistrm _mm_cmpistra _mm_cmpistrc _mm_cmpistro _mm_cmpistrs</p><p> _mm_cmpistrz </p> </td> </tr> </table> <h2>Others</h2> <table> <tr> <td> <a href="simdimg/mxcsr.php?f=ldmxcsr" class="IL_S1">LDMXCSR</a> (S1<br> <p class="intr">_mm_setcsr</p> </td> <td>Load MXCSR register</td> </tr> <tr> <td> <a href="simdimg/mxcsr.php?f=ldmxcsr" class="IL_S1">STMXCSR</a> (S1<br> <p class="intr">_mm_getcsr</p> </td> <td>Save MXCSR register state</td> </tr> </table> <table> <tr> <td> <a href="simdimg/si.php?f=psadbw" class="IL_S2">PSADBW</a> (S2<br> <p class="intr">_mm_sad_epu8</p> </td> <td>Compute sum of absolute differences</td> </tr> <tr> <td> <a href="simdimg/si.php?f=mpsadbw" class="IL_S41">MPSADBW</a> (S4.1<br> <p class="intr">_mm_mpsadbw_epu8</p> </td> <td> Performs eight 4-byte wide Sum of Absolute Differences operations to produce eight word integers. </td> </tr> <tr> <td> <a href="simdimg/si.php?f=vdbpsadbw" class="IL_V5">VDBPSADBW</a> (V5+BW...<br> <p class="intr">_mm_dbsad_epu8</p> </td> <td> Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes </td> </tr> </table> <table> <tr> <td> <a href="simdimg/binop.php?f=pmulhrsw" class="IL_SS3">PMULHRSW</a> (SS3<br> <p class="intr">_mm_mulhrs_epi16</p> </td> <td>Packed Multiply High with Round and Scale</td> </tr> </table> <table> <tr> <td> <a href="simdimg/si.php?f=phminposuw" class="IL_S41">PHMINPOSUW</a> (S4.1<br> <p class="intr">_mm_minpos_epu16</p> </td> <td> Finds the value and location of the minimum unsigned word from one of 8 horizontally packed unsigned words. The resulting value and location (offset within the source) are packed into the low dword of the destination XMM register. </td> </tr> </table> <table> <tr> <td> <a href="simdimg/si.php?f=vpconflictq" class="IL_V5">VPCONFLICTQ</a> (V5+CD...<br> <p class="intr">_mm512_conflict_epi64</p><br> <a href="simdimg/si.php?f=vpconflictd" class="IL_V5">VPCONFLICTD</a> (V5+CD...<br> <p class="intr">_mm512_conflict_epi32</p><br> </td> <td>Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register</td> </tr> </table> <table> <tr> <td> <a href="simdimg/unopv5.php?f=vplzcntq" class="IL_V5">VPLZCNTQ</a> (V5+CD...<br> <p class="intr">_mm_lzcnt_epi64</p><br> <a href="simdimg/unopv5.php?f=vplzcntd" class="IL_V5">VPLZCNTD</a> (V5+CD...<br> <p class="intr">_mm_lzcnt_epi32</p><br> </td> <td>Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values</td> </tr> </table> <table> <tr> <td> <a href="simdimg/fixup.php?f=vfixupimmpd" class="IL_V5">VFIXUPIMMPD</a>* (V5...<br> <p class="intr">_mm512_fixupimm_pd</p><br> <a href="simdimg/fixup.php?f=vfixupimmps" class="IL_V5">VFIXUPIMMPS</a>* (V5...<br> <p class="intr">_mm512_fixupimm_ps</p><br> </td> <td>Fix Up Special Packed Float64/32 Values</td> </tr> <tr> <td> <a href="simdimg/fpclass.php?f=vfpclasspd" class="IL_V5">VFPCLASSPD</a>* (V5...<br> <p class="intr">_mm512_fpclass_pd_mask</p><br> <a href="simdimg/fpclass.php?f=vfpclassps" class="IL_V5">VFPCLASSSD</a>* (V5...<br> <p class="intr">_mm512_fpclass_sd_mask</p><br> </td> <td>Tests Types Of a Packed Float64/32 Values</td> </tr> <tr> <td> <a href="simdimg/binopv5.php?f=vrangepd" class="IL_V5">VRANGEPD</a>* (V5+DQ...<br> <p class="intr">_mm_range_pd</p><br> <a href="simdimg/binopv5.php?f=vrangeps" class="IL_V5">VRANGEPS</a>* (V5+DQ...<br> <p class="intr">_mm_range_pd</p><br> </td> <td> Range Restriction Calculation For Packed Pairs of Float64/32 Values </td> </tr> <tr> <td> <p class="IL_V5">VGETEXPPD</p>* (V5...<br> <p class="intr">_mm512_getexp_pd</p><br> <p class="IL_V5">VGETEXPPS</p>* (V5...<br> <p class="intr">_mm512_getexp_ps</p><br> </td> <td> Convert Exponents of Packed DP/SP FP Values to FP Values </td> </tr> <tr> <td> <p class="IL_V5">VGETMANTPD</p>* (V5...<br> <p class="intr">_mm512_getmant_pd</p><br> <p class="IL_V5">VGETMANTPS</p>* (V5...<br> <p class="intr">_mm512_getmant_ps</p><br> </td> <td> Extract Float64/32 Vector of Normalized Mantissas from Float64/32 Vector </td> </tr> </table> <table> <tr> <td> <a href="simdimg/aes.php?f=aesdec" class="IL">AESDEC</a> (AESNI<br> <p class="intr">_mm_aesdec_si128</p> </td> <td>Perform an AES decryption round using an 128-bit state and a round key</td> </tr> <tr> <td> <a href="simdimg/aes.php?f=aesdeclast" class="IL">AESDECLAST</a> (AESNI<br> <p class="intr">_mm_aesdeclast_si128</p> </td> <td>Perform the last AES decryption round using an 128-bit state and a round key</td> </tr> <tr> <td> <a href="simdimg/aes.php?f=aesenc" class="IL">AESENC</a> (AESNI<br> <p class="intr">_mm_aesenc_si128</p> </td> <td>Perform an AES encryption round using an 128-bit state and a round key</td> </tr> <tr> <td> <a href="simdimg/aes.php?f=aesenclast" class="IL">AESENCLAST</a> (AESNI<br> <p class="intr">_mm_aesenclast_si128</p> </td> <td>Perform the last AES encryption round using an 128-bit state and a round key</td> </tr> <tr> <td> <a href="simdimg/aes.php?f=aesimc" class="IL">AESIMC</a> (AESNI<br> <p class="intr">_mm_aesimc_si128</p> </td> <td>Perform an inverse mix column transformation primitive</td> </tr> <tr> <td> <a href="simdimg/aes.php?f=aeskeygenassist" class="IL">AESKEYGENASSIST</a> (AESNI<br> <p class="intr">_mm_aeskeygenassist_si128</p> </td> <td>Assist the creation of round keys with a key expansion schedule</td> </tr> <tr> <td> <a href="simdimg/pclmulqdq.html" class="IL">PCLMULQDQ</a> (PCLMULQDQ<br> <p class="intr">_mm_clmulepi64_si128</p> </td> <td>Perform carryless multiplication of two 64-bit numbers</td> </tr> </table> <table> <tr> <td> <a href="simdimg/sha1.html" class="IL">SHA1RNDS4</a> (SHA<br> <p class="intr">_mm_sha1rnds4_epu32</p> </td> <td>Perform Four Rounds of SHA1 Operation</td> </tr> <tr> <td> <a href="simdimg/sha1.html" class="IL">SHA1NEXTE</a> (SHA<br> <p class="intr">_mm_sha1nexte_epu32</p> </td> <td>Calculate SHA1 State Variable E after Four Rounds</td> </tr> <tr> <td> <a href="simdimg/sha1.html" class="IL">SHA1MSG1</a> (SHA<br> <p class="intr">_mm_sha1msg1_epu32</p> </td> <td>Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords</td> </tr> <tr> <td> <a href="simdimg/sha1.html" class="IL">SHA1MSG2</a> (SHA<br> <p class="intr">_mm_sha1msg2_epu32</p> </td> <td>Perform a Final Calculation for the Next Four SHA1 Message Dwords</td> </tr> <tr> <td> <a href="simdimg/sha256.html" class="IL">SHA256RNDS2</a> (SHA<br> <p class="intr">_mm_sha256rnds2_epu32</p> </td> <td>Perform Two Rounds of SHA256 Operation</td> </tr> <tr> <td> <a href="simdimg/sha256.html" class="IL">SHA256MSG1</a> (SHA<br> <p class="intr">_mm_sha256msg1_epu32</p> </td> <td>Perform an Intermediate Calculation for the Next Four SHA256 Message</td> </tr> <tr> <td> <a href="simdimg/sha256.html" class="IL">SHA256MSG2</a> (SHA<br> <p class="intr">_mm_sha256msg2_epu32</p> </td> <td>Perform a Final Calculation for the Next Four SHA256 Message Dwords</td> </tr> </table> <table> <tr> <td> <p class="IL_V1">VZEROALL</p> (V1<br> <p class="intr">_mm256_zeroall</p> </td> <td>Zero all YMM registers</td> </tr> <tr> <td> <p class="IL_V1">VZEROUPPER</p> (V1<br> <p class="intr">_mm256_zeroupper</p> </td> <td>Zero upper 128 bits of all YMM registers</td> </tr> </table> <table> <tr> <td> <p class="IL_S1">MOVNTPS</p> (S1<br> <p class="intr">_mm_stream_ps</p> </td> <td> Non-temporal store of four packed single-precision floating-point values from an XMM register into memory </td> </tr> <tr> <td> <p class="IL_S2">MASKMOVDQU</p> (S2<br> <p class="intr">_mm_maskmoveu_si128</p> </td> <td>Non-temporal store of selected bytes from an XMM register into memory</td> </tr> <tr> <td> <p class="IL_S2">MOVNTPD</p> (S2<br> <p class="intr">_mm_stream_pd</p> </td> <td> Non-temporal store of two packed double-precision floating-point values from an XMM register into memory </td> </tr> <tr> <td> <p class="IL_S2">MOVNTDQ</p> (S2<br> <p class="intr">_mm_stream_si128</p> </td> <td>Non-temporal store of double quadword from an XMM register into memory</td> </tr> <tr> <td> <p class="IL_S3">LDDQU</p> (S3<br> <p class="intr">_mm_lddqu_si128</p> </td> <td>Special 128-bit unaligned load designed to avoid cache line splits</td> </tr> <tr> <td> <p class="IL_S41">MOVNTDQA</p> (S4.1<br> <p class="intr">_mm_stream_load_si128 </p> </td> <td> Provides a non-temporal hint that can cause adjacent 16-byte items within an aligned 64-byte region (a streaming line) to be fetched and held in a small set of temporary buffers (&quot;streaming load buffers&quot;). Subsequent streaming loads to other aligned 16-byte items in the same streaming line may be supplied from the streaming load buffer and can improve throughput. </td> </tr> </table> <table> <tr> <td> <p class="IL_V5">VGATHERPFxDPS</p> (V5+PF<br> <p class="intr">_mm512_mask_prefetch_i32gather_ps</p><br> <p class="IL_V5">VGATHERPFxQPS</p> (V5+PF<br> <p class="intr">_mm512_mask_prefetch_i64gather_ps</p><br> <p class="IL_V5">VGATHERPFxDPD</p> (V5+PF<br> <p class="intr">_mm512_mask_prefetch_i32gather_pd</p><br> <p class="IL_V5">VGATHERPFxQPD</p> (V5+PF<br> <p class="intr">_mm512_mask_prefetch_i64gather_pd</p><br> x=0/1 </td> <td> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0/T1 Hint </td> </tr> <tr> <td> <p class="IL_V5">VSCATTERPFxDPS</p> (V5+PF<br> <p class="intr">_mm512_prefetch_i32scatter_ps</p><br> <p class="IL_V5">VSCATTERPFxQPS</p> (V5+PF<br> <p class="intr">_mm512_prefetch_i64scatter_ps</p><br> <p class="IL_V5">VSCATTERPFxDPD</p> (V5+PF<br> <p class="intr">_mm512_prefetch_i32scatter_pd</p><br> <p class="IL_V5">VSCATTERPFxQPD</p> (V5+PF<br> <p class="intr">_mm512_prefetch_i64scatter_pd</p><br> x=0/1 </td> <td> Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0/T1 Hint with Intent to Write </td> </tr> </table> <h2 id="tip1">TIP 1: Zero Clear</h2> <p> XOR instructions do for both Integer and Floating-point. </p> <p>Example: Zero all of 2 QWORDS / 4 DWORDS / 8 WORDS / 16 BYTES in XMM1</p> <p>Example: Set 0.0f to 4 floats in XMM1</p> <p>Example: Set 0.0 to 2 doubles in XMM1</p> <h2 id="tip2">TIP 2: Copy the lowest 1 element to other elements in XMM register</h2> <p>Shuffle instructions do.</p> <p>Example: Copy the lowest float element to other 3 elements in XMM1.</p> <p>Example: Copy the lowest WORD element to other 7 elements in XMM1</p> <div class="srcprogdiv">
<pre class="srcprog"> <a href="simdimg/si.php?f=pshuflw" class="IL">pshuflw</a> xmm1, xmm1, 0 <a href="simdimg/si.php?f=pshufd" class="IL">pshufd</a>        xmm1, xmm1, 0
</pre> </div> <p>Example: Copy the lower QWORD element to the upper element in XMM1</p> <div class="srcprogdiv">
<pre class="srcprog"> <a href="simdimg/si.php?f=pshufd" class="IL">pshufd</a>        xmm1, xmm1, 44h     ; 01 00 01 00 B = 44h
</pre> </div> <p>Is this better?</p> <h2 id="tip3">TIP 3: Integer Sign Extension / Zero Extension</h2> <p>Unpack instructions do.</p> <p>Example: Zero extend 8 WORDS in XMM1 to DWORDS in XMM1 (lower 4) and XMM2 (upper 4).</p> <div class="srcprogdiv">
<pre class="srcprog"> movdqa xmm2, xmm1 ; src data WORD[7] [6] [5] [4] [3] [2] [1] [0] <a href="simdimg/binop.php?f=pxor" class="IL">pxor</a> xmm3, xmm3 ; upper 16-bit to attach to each WORD = all 0 <a href="simdimg/unpack.php?f=punpcklwd" class="IL">punpcklwd</a> xmm1, xmm3 ; lower 4 DWORDS: 0 [3] 0 [2] 0 [1] 0 [0] <a href="simdimg/unpack.php?f=punpckhwd" class="IL">punpckhwd</a>  xmm2, xmm3     ; upper 4 DWORDS:  0 [7] 0 [6] 0 [5] 0 [4]
</pre> </div> <p>Example: Sign extend 16 BYTES in XMM1 to WORDS in XMM1 (lower 8) and XMM2 (upper 8).</p> <div class="srcprogdiv">
<pre class="srcprog"> <a href="simdimg/binop.php?f=pxor" class="IL">pxor</a> xmm3, xmm3 movdqa xmm2, xmm1 <a href="simdimg/pcmp.php?f=pcmpgtb" class="IL">pcmpgtb</a> xmm3, xmm1 ; upper 8-bit to attach to each BYTE = src &gt;= 0 ? 0 : -1 <a href="simdimg/unpack.php?f=punpcklbw" class="IL">punpcklbw</a> xmm1, xmm3 ; lower 8 WORDS <a href="simdimg/unpack.php?f=punpckhbw" class="IL">punpckhbw</a>  xmm2, xmm3     ; upper 8 WORDS
</pre> </div> <p> Example (intrinsics): Sign extend 8 WORDS in __m128i variable words8 to DWORDS in dwords4lo (lower 4) and dwords4hi (upper 4) </p> <h2 id="tip4">TIP 4: Absolute Values of Integers</h2> <p>If an integer value is positive or zero, it is already the abosoute value. Else, adding 1 after complementing all bits makes the absolute value.</p> <p>Example: Set absolute values of 8 signed WORDS in XMM1 to XMM1</p> <div class="srcprogdiv">
<pre class="srcprog"> ; if src is positive or 0; if src is negative <a href="simdimg/binop.php?f=pxor" class="IL">pxor</a> xmm2, xmm2 <a href="simdimg/pcmp.php?f=pcmpgtw" class="IL">pcmpgtw</a> xmm2, xmm1 ; xmm2 &lt;- 0 ; xmm2 &lt;- 1 <a href="simdimg/binop.php?f=pxor" class="IL">pxor</a> xmm1, xmm2 ; xor with 0(do nothing) ; xor with -1(complement all bits) <a href="simdimg/binop.php?f=psubw" class="IL">psubw</a>     xmm1, xmm2      ; subtract 0(do nothing) ; subtract -1(add 1)
</pre> </div> <p>Example (intrinsics): Set abosolute values of 4 DWORDS in __m128i variable dwords4 to dwords4</p> <h2 id="tip5">TIPS 5: Absolute Values of Floating-Points</h2> <p>Floating-Points are not complemented so just clearing sign (the highest) bit makes the absolute value.</p> <p>Example: Set absolute values of 4 floats in XMM1 to XMM1</p> <div class="srcprogdiv">
<pre class="srcprog">
; data align 16
signoffmask dd 4 dup (7fffffffH) ; mask for clearing the highest bit ; code <a href="simdimg/binop.php?f=andps" class="IL">andps</a>   xmm1, xmmword ptr signoffmask        
</pre> </div> <p>Example (intrinsics): Set absolute values of 4 floats in __m128 variable floats4 to floats4</p> <div class="srcprogdiv">
<pre class="srcprog"> const __m128 signmask = _mm_set1_ps(-0.0f); // 0x80000000 floats4 = <a href="simdimg/binop.php?f=andnps" class="IL">_mm_andnot_ps</a>(signmask, floats4);</pre> </div> <h2>TIP 6: Lacking some integer MUL instructions?</h2> <p>Signed/unsigned makes difference only for the calculation of the upper part. Fot the lower part, the same instruction can be used both for signed and unsigned.</p> <p>unsigned WORD * unsigned WORD -&gt; Upper WORD: PMULHUW, Lower WORD: PMULLW</p> <p>singed WORD * signed WORD -&gt; Upper WORD: PMULHW, Lower WORD: PMULLW</p> <h2 id="tip8">TIP 8: max / min</h2> <p>Bitwise operation after getting mask by compararison does.</p> <p>Example: Compare each signed DWORD in XMM1 and XMM2 and set smaller one to XMM1</p> <div class="srcprogdiv">
<pre class="srcprog">
; A=xmm1 B=xmm2 ; if A&gt;B ; if A&lt;=B movdqa xmm0, xmm1 <a href="simdimg/pcmp.php?f=pcmpgtd" class="IL">pcmpgtd</a> xmm1, xmm2 ; xmm1=-1 ; xmm1=0 <a href="simdimg/binop.php?f=pand" class="IL">pand</a> xmm2, xmm1 ; xmm2=B ; xmm2=0 <a href="simdimg/binop.php?f=pandn" class="IL">pandn</a> xmm1, xmm0 ; xmm1=0 ; xmm1=A <a href="simdimg/binop.php?f=por" class="IL">por</a>         xmm1, xmm2      ; xmm1=B        ; xmm1=A
</pre> </div> <p>Example (intrinsics): Compare each signed byte in __m128i variables a, b and set larger one to maxAB</p> <h2>TIP 10: Set all bits</h2> <p>PCMPEQx instruction does.</p> <p>Example: set -1 to all of the 2 QWORDS / 4 DWORDS / 8 WORDS / 16 BYTES in XMM1.</p> ver 2019101400<br> </body>
</div>
    </div>
    <footer>
        <div>created by buildstarted &copy; 2019 <a href="/about">about</a></div>
        <div>Share this page on social media: copy and paste this url https://linksfor.dev/</div>
    </footer>
    
    <script>
        (function() {
            var COLLECT_URL = "https://dna.buildstarted.com/t";
            var SITE_ID = "linksfor.devs";
            var GLOBAL_VAR_NAME = "__DNA__";

            window[GLOBAL_VAR_NAME] = {};

            window[GLOBAL_VAR_NAME].sendPageView = function() {
                var path = location.pathname;
                var referrer = document.referrer;

                var url = COLLECT_URL + "?siteid=" + SITE_ID + "&p=" + encodeURIComponent(path) + "&r=" + encodeURIComponent(referrer);

                try { fetch(url, { method: "GET" }); } catch (e) {}
            };

            window[GLOBAL_VAR_NAME].sendPageView();
        })();
    </script>
</body>
</html>