\doxysection{FSMC\+\_\+\+NANDInit\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def}\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}


FSMC NAND Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a60d3ead2188e1dbdf06810e952b3ce0f}{FSMC\+\_\+\+Bank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_ab350e15014c4a9f4b2c2f2848f11eeca}{FSMC\+\_\+\+Waitfeature}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_ab4a4f56aab3150d8fb02aaf092db0235}{FSMC\+\_\+\+Memory\+Data\+Width}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a58d0510c0ce0ae3d1e3863bf8f571377}{FSMC\+\_\+\+ECC}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a7ed6a25710ba724a7a8f90af60130cf6}{FSMC\+\_\+\+ECCPage\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a633c7be46a1d281916b9f2e34fa3d36a}{FSMC\+\_\+\+TCLRSetup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a014c1b8977b454ac15654d93dbb7dff9}{FSMC\+\_\+\+TARSetup\+Time}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a7ab117a15e780c02fcad5d844e71c425}{FSMC\+\_\+\+Common\+Space\+Timing\+Struct}}
\item 
\mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a2a33bd855240dba37e507f223dbca062}{FSMC\+\_\+\+Attribute\+Space\+Timing\+Struct}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FSMC NAND Init structure definition. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a2a33bd855240dba37e507f223dbca062}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a2a33bd855240dba37e507f223dbca062} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_AttributeSpaceTimingStruct@{FSMC\_AttributeSpaceTimingStruct}}
\index{FSMC\_AttributeSpaceTimingStruct@{FSMC\_AttributeSpaceTimingStruct}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_AttributeSpaceTimingStruct}{FSMC\_AttributeSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}}\texorpdfstring{$\ast$}{*} FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+Attribute\+Space\+Timing\+Struct}

FSMC Attribute Space Timing \Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a60d3ead2188e1dbdf06810e952b3ce0f}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a60d3ead2188e1dbdf06810e952b3ce0f} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_Bank@{FSMC\_Bank}}
\index{FSMC\_Bank@{FSMC\_Bank}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank}{FSMC\_Bank}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+Bank}

Specifies the NAND memory bank that will be used. This parameter can be a value of \doxylink{group___f_s_m_c___n_a_n_d___bank}{FSMC\+\_\+\+NAND\+\_\+\+Bank} \Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a7ab117a15e780c02fcad5d844e71c425}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a7ab117a15e780c02fcad5d844e71c425} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_CommonSpaceTimingStruct@{FSMC\_CommonSpaceTimingStruct}}
\index{FSMC\_CommonSpaceTimingStruct@{FSMC\_CommonSpaceTimingStruct}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_CommonSpaceTimingStruct}{FSMC\_CommonSpaceTimingStruct}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{FSMC\+\_\+\+NAND\+\_\+\+PCCARDTiming\+Init\+Type\+Def}}\texorpdfstring{$\ast$}{*} FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+Common\+Space\+Timing\+Struct}

FSMC Common Space Timing \Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a58d0510c0ce0ae3d1e3863bf8f571377}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a58d0510c0ce0ae3d1e3863bf8f571377} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_ECC@{FSMC\_ECC}}
\index{FSMC\_ECC@{FSMC\_ECC}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_ECC}{FSMC\_ECC}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+ECC}

Enables or disables the ECC computation. This parameter can be any value of \doxylink{group___f_s_m_c___e_c_c}{FSMC\+\_\+\+ECC} \Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a7ed6a25710ba724a7a8f90af60130cf6}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a7ed6a25710ba724a7a8f90af60130cf6} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_ECCPageSize@{FSMC\_ECCPageSize}}
\index{FSMC\_ECCPageSize@{FSMC\_ECCPageSize}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_ECCPageSize}{FSMC\_ECCPageSize}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+ECCPage\+Size}

Defines the page size for the extended ECC. This parameter can be any value of \doxylink{group___f_s_m_c___e_c_c___page___size}{FSMC\+\_\+\+ECC\+\_\+\+Page\+\_\+\+Size} \Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_ab4a4f56aab3150d8fb02aaf092db0235}\label{struct_f_s_m_c___n_a_n_d_init_type_def_ab4a4f56aab3150d8fb02aaf092db0235} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_MemoryDataWidth@{FSMC\_MemoryDataWidth}}
\index{FSMC\_MemoryDataWidth@{FSMC\_MemoryDataWidth}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_MemoryDataWidth}{FSMC\_MemoryDataWidth}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+Memory\+Data\+Width}

Specifies the external memory device width. This parameter can be any value of \doxylink{group___f_s_m_c___data___width}{FSMC\+\_\+\+Data\+\_\+\+Width} \Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a014c1b8977b454ac15654d93dbb7dff9}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a014c1b8977b454ac15654d93dbb7dff9} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_TARSetupTime@{FSMC\_TARSetupTime}}
\index{FSMC\_TARSetupTime@{FSMC\_TARSetupTime}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_TARSetupTime}{FSMC\_TARSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+TARSetup\+Time}

Defines the number of HCLK cycles to configure the delay between ALE low and RE low. This parameter can be a number between 0x0 and 0x\+FF \Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a633c7be46a1d281916b9f2e34fa3d36a}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a633c7be46a1d281916b9f2e34fa3d36a} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_TCLRSetupTime@{FSMC\_TCLRSetupTime}}
\index{FSMC\_TCLRSetupTime@{FSMC\_TCLRSetupTime}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_TCLRSetupTime}{FSMC\_TCLRSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+TCLRSetup\+Time}

Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between 0 and 0x\+FF. \Hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_ab350e15014c4a9f4b2c2f2848f11eeca}\label{struct_f_s_m_c___n_a_n_d_init_type_def_ab350e15014c4a9f4b2c2f2848f11eeca} 
\index{FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}!FSMC\_Waitfeature@{FSMC\_Waitfeature}}
\index{FSMC\_Waitfeature@{FSMC\_Waitfeature}!FSMC\_NANDInitTypeDef@{FSMC\_NANDInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_Waitfeature}{FSMC\_Waitfeature}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+NANDInit\+Type\+Def\+::\+FSMC\+\_\+\+Waitfeature}

Enables or disables the Wait feature for the NAND Memory Bank. This parameter can be any value of \doxylink{group___f_s_m_c___wait__feature}{FSMC\+\_\+\+Wait\+\_\+feature} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/12-\/\+GPIO输出-\/使用固件库点亮\+LED/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}}\end{DoxyCompactItemize}
