module RegisterAR where

-- Register: Asynchronous, Regular

import Clash.Explicit.Prelude

testInput :: Vec 7 (Signed 8)
testInput = 1 :> 2 :> 3 :> 4 :> 5 :> 6 :> 7 :> Nil

resetInput
  :: KnownDomain dom
  => Clock dom
  -> Reset dom
  -> Enable dom
  -> Signal dom Bool
resetInput clk reset en
  = register clk reset en True
  $ register clk reset en False
  $ register clk reset en False
  $ register clk reset en True
  $ register clk reset en True
  $ pure False

topEntity
  :: Clock System
  -> Reset System
  -> Signal System (Signed 8)
topEntity clk rst = head <$> r
  where
    r = register clk rst enableGen testInput (flip rotateLeftS d1 <$> r)

topEntityAR clk rst = topEntity clk arst
  where
    arst = unsafeFromHighPolarity (resetInput clk rst enableGen)
{-# NOINLINE topEntityAR #-}

testBench :: Signal System Bool
testBench = done
  where
    expectedOutput = outputVerifier clk rst (1 :> 1 :> 2 :>
                                             (if isAsynchronous @System
                                              then 1
                                              else 3) :> 1 :> 1 :> 2 :> 3 :> Nil)
    done           = expectedOutput (topEntityAR clk rst)
    clk            = tbSystemClockGen (not <$> done)
    rst            = systemResetGen
