<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>



-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\pad_ddr0&#39;.
Warning: Identifier `\ddr_so_pre_latch&#39; is implicitly declared at <a href="../../../../third_party/tests/utd-sv/pad_ddr0.v.html#l-153" target="file-frame">third_party/tests/utd-sv/pad_ddr0.v:153</a>.
Successfully finished Verilog frontend.


</pre>