<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\dds\impl\gwsynthesis\dds.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\dds\src\dds.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\dds\src\dds.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 10 22:32:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1104</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1078</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>62.500(MHz)</td>
<td>85.824(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.348</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>11.252</td>
</tr>
<tr>
<td>2</td>
<td>4.348</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>11.252</td>
</tr>
<tr>
<td>3</td>
<td>4.432</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>11.168</td>
</tr>
<tr>
<td>4</td>
<td>4.432</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>11.168</td>
</tr>
<tr>
<td>5</td>
<td>4.538</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>11.062</td>
</tr>
<tr>
<td>6</td>
<td>4.590</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>11.010</td>
</tr>
<tr>
<td>7</td>
<td>4.741</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.859</td>
</tr>
<tr>
<td>8</td>
<td>4.749</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.851</td>
</tr>
<tr>
<td>9</td>
<td>4.763</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.837</td>
</tr>
<tr>
<td>10</td>
<td>4.813</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.787</td>
</tr>
<tr>
<td>11</td>
<td>4.813</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.787</td>
</tr>
<tr>
<td>12</td>
<td>4.813</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.787</td>
</tr>
<tr>
<td>13</td>
<td>4.818</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.782</td>
</tr>
<tr>
<td>14</td>
<td>4.957</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr>
<td>15</td>
<td>5.017</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.583</td>
</tr>
<tr>
<td>16</td>
<td>5.023</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.577</td>
</tr>
<tr>
<td>17</td>
<td>5.091</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.509</td>
</tr>
<tr>
<td>18</td>
<td>5.132</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.468</td>
</tr>
<tr>
<td>19</td>
<td>5.219</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.381</td>
</tr>
<tr>
<td>20</td>
<td>5.219</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.381</td>
</tr>
<tr>
<td>21</td>
<td>5.244</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.356</td>
</tr>
<tr>
<td>22</td>
<td>5.270</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.330</td>
</tr>
<tr>
<td>23</td>
<td>5.290</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.310</td>
</tr>
<tr>
<td>24</td>
<td>5.463</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_14_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.137</td>
</tr>
<tr>
<td>25</td>
<td>5.469</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>10.131</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.565</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/o_data_valid_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.753</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_5_s/AD[8]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.907</td>
</tr>
<tr>
<td>3</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>4</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>5</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>6</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>7</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>8</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_11_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>9</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>10</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>11</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_19_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>12</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_20_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>13</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_21_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>14</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_5_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>15</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_8_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>16</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_9_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_14_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_16_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_18_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_2_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>22</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_4_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>23</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_7_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>24</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_10_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_10_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>25</td>
<td>0.937</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_15_s0/Q</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>phase_i_21_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_16_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_18_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.750</td>
<td>7.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_19_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.158</td>
<td>4.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s26/I1</td>
</tr>
<tr>
<td>13.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s26/F</td>
</tr>
<tr>
<td>13.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s23/I0</td>
</tr>
<tr>
<td>13.406</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s23/O</td>
</tr>
<tr>
<td>13.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s15/I1</td>
</tr>
<tr>
<td>13.569</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n736_s15/O</td>
</tr>
<tr>
<td>13.584</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 19.846%; route: 8.560, 76.081%; tC2Q: 0.458, 4.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.158</td>
<td>4.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s25/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s25/F</td>
</tr>
<tr>
<td>13.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s23/I0</td>
</tr>
<tr>
<td>13.406</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s23/O</td>
</tr>
<tr>
<td>13.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s15/I0</td>
</tr>
<tr>
<td>13.569</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s15/O</td>
</tr>
<tr>
<td>13.584</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 19.846%; route: 8.560, 76.081%; tC2Q: 0.458, 4.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.138</td>
<td>4.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s26/I1</td>
</tr>
<tr>
<td>13.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s26/F</td>
</tr>
<tr>
<td>13.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s23/I0</td>
</tr>
<tr>
<td>13.314</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s23/O</td>
</tr>
<tr>
<td>13.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s15/I1</td>
</tr>
<tr>
<td>13.491</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n730_s15/O</td>
</tr>
<tr>
<td>13.500</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.175, 19.475%; route: 8.535, 76.421%; tC2Q: 0.458, 4.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.138</td>
<td>4.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s26/I1</td>
</tr>
<tr>
<td>13.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s26/F</td>
</tr>
<tr>
<td>13.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s23/I0</td>
</tr>
<tr>
<td>13.314</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s23/O</td>
</tr>
<tr>
<td>13.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s15/I1</td>
</tr>
<tr>
<td>13.491</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n729_s15/O</td>
</tr>
<tr>
<td>13.500</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.175, 19.475%; route: 8.535, 76.421%; tC2Q: 0.458, 4.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>10.099</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s23/I0</td>
</tr>
<tr>
<td>11.131</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s23/F</td>
</tr>
<tr>
<td>11.967</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s30/I3</td>
</tr>
<tr>
<td>13.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s30/F</td>
</tr>
<tr>
<td>13.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s27/I1</td>
</tr>
<tr>
<td>13.215</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s27/O</td>
</tr>
<tr>
<td>13.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s15/I0</td>
</tr>
<tr>
<td>13.378</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n343_s15/O</td>
</tr>
<tr>
<td>13.394</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.507, 40.744%; route: 6.096, 55.112%; tC2Q: 0.458, 4.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>10.109</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23/I1</td>
</tr>
<tr>
<td>10.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s27/I3</td>
</tr>
<tr>
<td>13.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s27/F</td>
</tr>
<tr>
<td>13.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s24/I1</td>
</tr>
<tr>
<td>13.164</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s24/O</td>
</tr>
<tr>
<td>13.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s15/I0</td>
</tr>
<tr>
<td>13.327</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s15/O</td>
</tr>
<tr>
<td>13.342</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.297, 39.029%; route: 6.254, 56.808%; tC2Q: 0.458, 4.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>10.109</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23/I1</td>
</tr>
<tr>
<td>10.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n346_s23/F</td>
</tr>
<tr>
<td>12.230</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s26/I3</td>
</tr>
<tr>
<td>12.855</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s26/F</td>
</tr>
<tr>
<td>12.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s23/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s23/O</td>
</tr>
<tr>
<td>13.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s15/I1</td>
</tr>
<tr>
<td>13.182</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n733_s15/O</td>
</tr>
<tr>
<td>13.191</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.838, 35.344%; route: 6.563, 60.435%; tC2Q: 0.458, 4.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>10.109</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s23/I0</td>
</tr>
<tr>
<td>10.735</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s23/F</td>
</tr>
<tr>
<td>12.034</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s26/I3</td>
</tr>
<tr>
<td>12.856</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s26/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s23/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s23/O</td>
</tr>
<tr>
<td>13.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s15/I1</td>
</tr>
<tr>
<td>13.168</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n732_s15/O</td>
</tr>
<tr>
<td>13.183</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.824, 35.241%; route: 6.569, 60.535%; tC2Q: 0.458, 4.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
</tr>
<tr>
<td>3.223</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/I2</td>
</tr>
<tr>
<td>4.322</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/F</td>
</tr>
<tr>
<td>4.327</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/I3</td>
</tr>
<tr>
<td>5.149</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/F</td>
</tr>
<tr>
<td>7.571</td>
<td>2.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/F</td>
</tr>
<tr>
<td>11.743</td>
<td>3.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s30/I0</td>
</tr>
<tr>
<td>12.842</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s30/F</td>
</tr>
<tr>
<td>12.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s27/I0</td>
</tr>
<tr>
<td>12.991</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s27/O</td>
</tr>
<tr>
<td>12.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s15/I1</td>
</tr>
<tr>
<td>13.154</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n348_s15/O</td>
</tr>
<tr>
<td>13.169</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.364, 40.270%; route: 6.015, 55.501%; tC2Q: 0.458, 4.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.158</td>
<td>4.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s25/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s25/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s22/I1</td>
</tr>
<tr>
<td>12.933</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s22/O</td>
</tr>
<tr>
<td>12.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s15/I0</td>
</tr>
<tr>
<td>13.110</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n735_s15/O</td>
</tr>
<tr>
<td>13.118</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.774, 16.446%; route: 8.554, 79.304%; tC2Q: 0.458, 4.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.158</td>
<td>4.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s25/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C37[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s25/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s22/I1</td>
</tr>
<tr>
<td>12.933</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s22/O</td>
</tr>
<tr>
<td>12.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s15/I0</td>
</tr>
<tr>
<td>13.110</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n734_s15/O</td>
</tr>
<tr>
<td>13.118</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.774, 16.446%; route: 8.554, 79.304%; tC2Q: 0.458, 4.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>12.158</td>
<td>4.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s25/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C34[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s25/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s22/I1</td>
</tr>
<tr>
<td>12.933</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s22/O</td>
</tr>
<tr>
<td>12.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s15/I0</td>
</tr>
<tr>
<td>13.110</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n731_s15/O</td>
</tr>
<tr>
<td>13.118</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.774, 16.446%; route: 8.554, 79.304%; tC2Q: 0.458, 4.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
</tr>
<tr>
<td>3.223</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/I2</td>
</tr>
<tr>
<td>4.322</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/F</td>
</tr>
<tr>
<td>4.327</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/I3</td>
</tr>
<tr>
<td>5.149</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/F</td>
</tr>
<tr>
<td>7.571</td>
<td>2.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/F</td>
</tr>
<tr>
<td>11.752</td>
<td>3.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s26/I1</td>
</tr>
<tr>
<td>12.778</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s26/F</td>
</tr>
<tr>
<td>12.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s24/I0</td>
</tr>
<tr>
<td>12.928</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s24/O</td>
</tr>
<tr>
<td>12.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s15/I0</td>
</tr>
<tr>
<td>13.105</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n349_s15/O</td>
</tr>
<tr>
<td>13.114</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 39.935%; route: 6.018, 55.814%; tC2Q: 0.458, 4.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>10.109</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s23/I0</td>
</tr>
<tr>
<td>10.735</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s23/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s29/I3</td>
</tr>
<tr>
<td>12.648</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s29/F</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s26/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s26/O</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s15/I0</td>
</tr>
<tr>
<td>12.960</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n345_s15/O</td>
</tr>
<tr>
<td>12.975</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.101, 38.531%; route: 6.084, 57.163%; tC2Q: 0.458, 4.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>11.489</td>
<td>4.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s26/I1</td>
</tr>
<tr>
<td>12.588</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s26/F</td>
</tr>
<tr>
<td>12.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s23/I0</td>
</tr>
<tr>
<td>12.737</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s23/O</td>
</tr>
<tr>
<td>12.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s15/I1</td>
</tr>
<tr>
<td>12.900</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n737_s15/O</td>
</tr>
<tr>
<td>12.915</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 21.100%; route: 7.892, 74.569%; tC2Q: 0.458, 4.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>11.483</td>
<td>4.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s26/I1</td>
</tr>
<tr>
<td>12.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s26/F</td>
</tr>
<tr>
<td>12.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s23/I0</td>
</tr>
<tr>
<td>12.731</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s23/O</td>
</tr>
<tr>
<td>12.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s15/I1</td>
</tr>
<tr>
<td>12.894</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n747_s15/O</td>
</tr>
<tr>
<td>12.909</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 21.112%; route: 7.886, 74.555%; tC2Q: 0.458, 4.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>9.774</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s24/I0</td>
</tr>
<tr>
<td>10.873</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s24/F</td>
</tr>
<tr>
<td>11.691</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s36/I3</td>
</tr>
<tr>
<td>12.513</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s36/F</td>
</tr>
<tr>
<td>12.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s33/I1</td>
</tr>
<tr>
<td>12.662</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s33/O</td>
</tr>
<tr>
<td>12.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s15/I0</td>
</tr>
<tr>
<td>12.825</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s15/O</td>
</tr>
<tr>
<td>12.841</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.297, 40.890%; route: 5.753, 54.748%; tC2Q: 0.458, 4.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
</tr>
<tr>
<td>3.223</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/I2</td>
</tr>
<tr>
<td>4.322</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/F</td>
</tr>
<tr>
<td>4.327</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/I3</td>
</tr>
<tr>
<td>5.149</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/F</td>
</tr>
<tr>
<td>7.571</td>
<td>2.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/F</td>
</tr>
<tr>
<td>11.438</td>
<td>2.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s26/I1</td>
</tr>
<tr>
<td>12.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s26/F</td>
</tr>
<tr>
<td>12.464</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s24/I0</td>
</tr>
<tr>
<td>12.614</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s24/O</td>
</tr>
<tr>
<td>12.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s15/I0</td>
</tr>
<tr>
<td>12.791</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n362_s15/O</td>
</tr>
<tr>
<td>12.800</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 41.133%; route: 5.704, 54.489%; tC2Q: 0.458, 4.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
</tr>
<tr>
<td>3.223</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/I2</td>
</tr>
<tr>
<td>4.322</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/F</td>
</tr>
<tr>
<td>4.327</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/I3</td>
</tr>
<tr>
<td>5.149</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/F</td>
</tr>
<tr>
<td>7.571</td>
<td>2.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/F</td>
</tr>
<tr>
<td>11.752</td>
<td>3.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s27/I1</td>
</tr>
<tr>
<td>12.377</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C36[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s27/F</td>
</tr>
<tr>
<td>12.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s24/I1</td>
</tr>
<tr>
<td>12.527</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s24/O</td>
</tr>
<tr>
<td>12.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s15/I0</td>
</tr>
<tr>
<td>12.704</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n347_s15/O</td>
</tr>
<tr>
<td>12.713</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.905, 37.615%; route: 6.018, 57.970%; tC2Q: 0.458, 4.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[6]_9_s0/Q</td>
</tr>
<tr>
<td>3.223</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/I2</td>
</tr>
<tr>
<td>4.322</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s19/F</td>
</tr>
<tr>
<td>4.327</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/I3</td>
</tr>
<tr>
<td>5.149</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n365_s16/F</td>
</tr>
<tr>
<td>7.571</td>
<td>2.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/I0</td>
</tr>
<tr>
<td>8.603</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s22/F</td>
</tr>
<tr>
<td>11.752</td>
<td>3.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s29/I1</td>
</tr>
<tr>
<td>12.377</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s29/F</td>
</tr>
<tr>
<td>12.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s26/I1</td>
</tr>
<tr>
<td>12.527</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s26/O</td>
</tr>
<tr>
<td>12.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s15/I0</td>
</tr>
<tr>
<td>12.704</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n342_s15/O</td>
</tr>
<tr>
<td>12.713</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.905, 37.615%; route: 6.018, 57.970%; tC2Q: 0.458, 4.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>9.774</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23/I1</td>
</tr>
<tr>
<td>10.835</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C32[0][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n352_s23/F</td>
</tr>
<tr>
<td>11.262</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s26/I3</td>
</tr>
<tr>
<td>12.361</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s26/F</td>
</tr>
<tr>
<td>12.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s23/I0</td>
</tr>
<tr>
<td>12.510</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s23/O</td>
</tr>
<tr>
<td>12.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s15/I1</td>
</tr>
<tr>
<td>12.673</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n739_s15/O</td>
</tr>
<tr>
<td>12.688</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.536, 43.799%; route: 5.362, 51.775%; tC2Q: 0.458, 4.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>9.768</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23/I2</td>
</tr>
<tr>
<td>10.394</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s23/F</td>
</tr>
<tr>
<td>11.236</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s27/I3</td>
</tr>
<tr>
<td>12.335</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s27/F</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s24/I1</td>
</tr>
<tr>
<td>12.484</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s24/O</td>
</tr>
<tr>
<td>12.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s15/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n350_s15/O</td>
</tr>
<tr>
<td>12.662</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.101, 39.700%; route: 5.771, 55.864%; tC2Q: 0.458, 4.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C39[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_0_s0/Q</td>
</tr>
<tr>
<td>4.910</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/I3</td>
</tr>
<tr>
<td>5.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n356_s26/F</td>
</tr>
<tr>
<td>7.255</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/I1</td>
</tr>
<tr>
<td>8.287</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n341_s28/F</td>
</tr>
<tr>
<td>10.100</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s23/I0</td>
</tr>
<tr>
<td>11.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s23/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s30/I3</td>
</tr>
<tr>
<td>12.314</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s30/F</td>
</tr>
<tr>
<td>12.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s27/I1</td>
</tr>
<tr>
<td>12.463</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s27/O</td>
</tr>
<tr>
<td>12.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s15/I0</td>
</tr>
<tr>
<td>12.626</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n344_s15/O</td>
</tr>
<tr>
<td>12.642</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 44.366%; route: 5.277, 51.188%; tC2Q: 0.458, 4.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>11.508</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s25/I1</td>
</tr>
<tr>
<td>12.133</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C31[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s25/F</td>
</tr>
<tr>
<td>12.133</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s22/I1</td>
</tr>
<tr>
<td>12.283</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s22/O</td>
</tr>
<tr>
<td>12.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s15/I0</td>
</tr>
<tr>
<td>12.460</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n738_s15/O</td>
</tr>
<tr>
<td>12.469</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_14_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.774, 17.499%; route: 7.905, 77.979%; tC2Q: 0.458, 4.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_22_s0/Q</td>
</tr>
<tr>
<td>6.562</td>
<td>3.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/I2</td>
</tr>
<tr>
<td>7.384</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C41[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n728_s22/F</td>
</tr>
<tr>
<td>11.502</td>
<td>4.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s25/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s25/F</td>
</tr>
<tr>
<td>12.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s22/I1</td>
</tr>
<tr>
<td>12.277</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s22/O</td>
</tr>
<tr>
<td>12.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s15/I0</td>
</tr>
<tr>
<td>12.454</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/n751_s15/O</td>
</tr>
<tr>
<td>12.463</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>18.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>18.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0/CLK</td>
</tr>
<tr>
<td>17.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.774, 17.510%; route: 7.899, 77.966%; tC2Q: 0.458, 4.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/o_data_valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_phase_valid_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/o_data_valid_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/o_data_valid_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/o_data_valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C31[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_5_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_5_s/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_phase_valid_7_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_phase_valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_11_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_11_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_11_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_15_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_18_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_19_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_19_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_20_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_20_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_20_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_21_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_21_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_21_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_5_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_8_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_9_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_14_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_14_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_16_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_16_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_16_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_18_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_18_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_2_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_4_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_7_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_10_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_10_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r3_cosine_15_s0/Q</td>
</tr>
<tr>
<td>2.513</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>790</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_15_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r4_cosine_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>phase_i_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>phase_i_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>phase_i_21_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_cosine_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/o_sine_19_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/r1_addr_23_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_addr_dx[3]_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_16_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_18_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>17.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>17.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_ii_0/u_dds_compiler_core/u_dds_taylor_corr/r1_cosine_19_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>790</td>
<td>clk_i_d</td>
<td>4.348</td>
<td>0.262</td>
</tr>
<tr>
<td>99</td>
<td>addr_dx_cos[22]</td>
<td>8.888</td>
<td>3.625</td>
</tr>
<tr>
<td>99</td>
<td>addr_dx_sin[22]</td>
<td>4.348</td>
<td>3.772</td>
</tr>
<tr>
<td>96</td>
<td>n728_34</td>
<td>4.348</td>
<td>4.774</td>
</tr>
<tr>
<td>96</td>
<td>n341_34</td>
<td>4.763</td>
<td>3.150</td>
</tr>
<tr>
<td>49</td>
<td>addr_dx_cos[23]</td>
<td>11.205</td>
<td>3.278</td>
</tr>
<tr>
<td>49</td>
<td>addr_dx_sin[23]</td>
<td>7.790</td>
<td>6.694</td>
</tr>
<tr>
<td>24</td>
<td>addr_dx_sin[24]</td>
<td>11.516</td>
<td>3.109</td>
</tr>
<tr>
<td>24</td>
<td>addr_dx_cos[24]</td>
<td>11.632</td>
<td>2.992</td>
</tr>
<tr>
<td>20</td>
<td>phase_i[21]</td>
<td>9.974</td>
<td>2.429</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C17</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C12</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C19</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C20</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C12</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C28</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C35</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 16 -waveform {0 8} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
