module half_adder_tb;
wire t_s,t_c;
reg t_a,t_b;

half_adder mygate(.a(t_a),.b(t_b),.s(t_s),.c(t_c));

initial begin

t_a = 1'b0;
t_b = 1'b0;
$monitor(t_a," ",t_b," ",t_s," ",t_c);
#5

t_a = 1'b0;
t_b = 1'b1;
$monitor(t_a," ",t_b," ",t_s," ",t_c);
#5

t_a = 1'b1;
t_b = 1'b0;
$monitor(t_a," ",t_b," ",t_s," ",t_c);
#5

t_a = 1'b1;
t_b = 1'b1;
$monitor(t_a," ",t_b," ",t_s," ",t_c);


end 
endmodule