Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date              : Sat May 20 10:11:52 2017
| Host              : lx17 running 64-bit SUSE Linux Enterprise Desktop 11 (x86_64)
| Command           : report_clock_utilization -file project_wrapper_clock_utilization_routed.rpt
| Design            : project_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Cell Type Counts per Global Clock: Region X1Y1
11. Cell Type Counts per Global Clock: Region X0Y2
12. Cell Type Counts per Global Clock: Region X1Y2
13. Load Cell Placement Summary for Global Clock g0
14. Load Cell Placement Summary for Global Clock g1
15. Load Cell Placement Summary for Global Clock g2
16. Load Cell Placement Summary for Global Clock g3
17. Load Cell Placement Summary for Global Clock g4
18. Load Cell Placement Summary for Global Clock g5
19. Load Cell Placement Summary for Global Clock g6
20. Load Cell Placement Summary for Global Clock g7
21. Load Cell Placement Summary for Global Clock g8
22. Load Cell Placement Summary for Global Clock g9
23. Load Cell Placement Summary for Global Clock g10
24. Load Cell Placement Summary for Global Clock g11
25. Load Cell Placement Summary for Global Clock g12
26. Load Cell Placement Summary for Global Clock g13

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |   14 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    1 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock             | Driver Pin                                                              | Net                                                                                          |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             6 |           1 |           14415 |       10.000 | clk_fpga_0        | project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O | project_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y4  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_0/counter_reg[0]_i_3__2/O                          | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
| g2    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_0/counter_reg[0]_i_3__1/O                          | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
| g3    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y6  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_0/counter_reg[0]_i_3__4/O                          | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
| g4    | src4  | BUFG/O          | None       | BUFGCTRL_X0Y5  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_0/counter_reg[0]_i_3__3/O                          | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
| g5    | src5  | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_0/counter_reg[0]_i_3__0/O                          | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
| g6    | src6  | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_0/counter_reg[0]_i_3/O                             | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
| g7    | src7  | BUFG/O          | None       | BUFGCTRL_X0Y10 | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_1/counter_reg[0]_i_3__2/O                          | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
| g8    | src8  | BUFG/O          | None       | BUFGCTRL_X0Y9  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_1/counter_reg[0]_i_3__1/O                          | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
| g9    | src9  | BUFG/O          | None       | BUFGCTRL_X0Y12 | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_1/counter_reg[0]_i_3__4/O                          | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
| g10   | src10 | BUFG/O          | None       | BUFGCTRL_X0Y11 | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_1/counter_reg[0]_i_3__3/O                          | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
| g11   | src11 | BUFG/O          | None       | BUFGCTRL_X0Y8  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_1/counter_reg[0]_i_3__0/O                          | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
| g12   | src12 | BUFG/O          | None       | BUFGCTRL_X0Y7  | n/a          | n/a  | n/a               |             1 |           0 |              32 |          n/a | n/a               | project_i/FILTER_IIR_1/counter_reg[0]_i_3/O                             | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
| g13   | src13 | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          | n/a  | n/a               |             5 |           0 |             236 |       20.833 | zed_audio_clk_48M | project_i/zed_audio_0/U0/i_clocking/clkout1_buf/O                       | project_i/zed_audio_0/U0/i_clocking/clk_48                                                   |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin    | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock      | Driver Pin                                                                                                        | Net                                                                                                             |
+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| src0  | g0     | PS7/FCLKCLK[0]     | PS7_X0Y0   | PS7_X0Y0        | X0Y2         |           1 |               0 |              10.000 | clk_fpga_0        | project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]                                                              | project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                      |
| src1  | g1     | FDCE/Q             | None       | SLICE_X86Y24    | X1Y0         |           1 |               0 |                     |                   | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/pgZFF_X1_quad_reg[30] |
| src2  | g2     | FDCE/Q             | None       | SLICE_X24Y22    | X0Y0         |           1 |               0 |                     |                   | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/pgZFF_X1_quad_reg[30] |
| src3  | g3     | FDCE/Q             | None       | SLICE_X53Y25    | X1Y0         |           1 |               0 |                     |                   | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/pgZFF_X1_quad_reg[30] |
| src4  | g4     | FDCE/Q             | None       | SLICE_X53Y14    | X1Y0         |           1 |               0 |                     |                   | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/pgZFF_X1_quad_reg[30] |
| src5  | g5     | FDCE/Q             | None       | SLICE_X79Y24    | X1Y0         |           1 |               0 |                     |                   | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/pgZFF_X1_quad_reg[30] |
| src6  | g6     | FDCE/Q             | None       | SLICE_X36Y18    | X0Y0         |           1 |               0 |                     |                   | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/pgZFF_X1_quad_reg[30] |
| src7  | g7     | FDCE/Q             | None       | SLICE_X64Y72    | X1Y1         |           1 |               0 |                     |                   | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/pgZFF_X1_quad_reg[30] |
| src8  | g8     | FDCE/Q             | None       | SLICE_X84Y56    | X1Y1         |           1 |               0 |                     |                   | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/pgZFF_X1_quad_reg[30] |
| src9  | g9     | FDCE/Q             | None       | SLICE_X63Y93    | X1Y1         |           1 |               0 |                     |                   | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/mul/pgZFF_X1_quad_reg[30] |
| src10 | g10    | FDCE/Q             | None       | SLICE_X56Y62    | X1Y1         |           1 |               0 |                     |                   | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/pgZFF_X1_quad_reg[30] |
| src11 | g11    | FDCE/Q             | None       | SLICE_X85Y82    | X1Y1         |           1 |               0 |                     |                   | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/pgZFF_X1_quad_reg[30] |
| src12 | g12    | FDCE/Q             | None       | SLICE_X53Y53    | X1Y1         |           1 |               0 |                     |                   | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.sr_READY_reg/Q | project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/pgZFF_X1_quad_reg[30] |
| src13 | g13    | MMCME2_ADV/CLKOUT0 | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |              20.833 | zed_audio_clk_48M | project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0                                                         | project_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M                                                           |
+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 3355 | 20000 | 1236 |  4000 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 3877 | 25600 |  767 |  3400 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y1              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 3114 |  9600 | 1063 |  1600 |    0 |     0 |   10 |    10 |    0 |    20 |
| X1Y1              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 4177 | 20800 | 1110 |  3400 |    0 |     0 |   22 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  352 |  9600 |  151 |  1600 |    0 |     0 |    2 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  112 | 20800 |   20 |  3400 |    0 |     0 |   10 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  2 |  2 |
| Y1 |  2 |  8 |
| Y0 |  5 |  4 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            3191 | 3191 |   1133 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g2    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
| g4    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
| g6    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
| g13   | n/a   | BUFG/O          | None       |           0 |              69 |   68 |     39 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/zed_audio_0/U0/i_clocking/clk_48                                                   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+


8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |            3781 | 3781 |    703 |    0 |   0 |  0 |    1 |   0 |       0 | project_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g1    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
| g3    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
| g5    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            3043 | 3038 |   1039 |   10 |   0 |  0 |    0 |   0 |       0 | project_i/processing_system7_0/inst/FCLK_CLK0 |
| g13   | n/a   | BUFG/O          | None       |           0 |              76 |   76 |     24 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/zed_audio_0/U0/i_clocking/clk_48    |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------+


10. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                          |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            3922 | 3911 |    959 |   22 |   0 |  0 |    0 |   0 |       0 | project_i/processing_system7_0/inst/FCLK_CLK0                                                |
| g7    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
| g8    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
| g9    | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
| g10   | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
| g11   | n/a   | BUFG/O          | None       |           0 |              32 |   32 |     32 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
| g12   | n/a   | BUFG/O          | None       |           0 |              32 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
| g13   | n/a   | BUFG/O          | None       |           0 |              74 |   74 |     23 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/zed_audio_0/U0/i_clocking/clk_48                                                   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------+


11. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             349 | 346 |    151 |    2 |   0 |  0 |    0 |   0 |       0 | project_i/processing_system7_0/inst/FCLK_CLK0 |
| g13   | n/a   | BUFG/O          | None       |           0 |               6 |   6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/zed_audio_0/U0/i_clocking/clk_48    |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+


12. Cell Type Counts per Global Clock: Region X1Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             106 | 101 |      9 |   10 |   0 |  0 |    0 |   0 |       0 | project_i/processing_system7_0/inst/FCLK_CLK0 |
| g13   | n/a   | BUFG/O          | None       |           0 |              11 |  11 |     11 |    0 |   0 |  0 |    0 |   0 |       0 | project_i/zed_audio_0/U0/i_clocking/clk_48    |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------+


13. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                           |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------+
| g0    | BUFG/O          | n/a               | clk_fpga_0 |      10.000 | {0.000 5.000} |          |       14392 |        0 |           1 |  0 | project_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------+


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y2 |   349 |   106 |
| Y1 |  3043 |  3922 |
| Y0 |  3191 |  3782 |
+----+-------+-------+


14. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g1    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


15. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g2    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |   0 |  0 |
| Y0 |  32 |  0 |
+----+-----+----+


16. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g3    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


17. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g4    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |   0 |  0 |
| Y0 |  32 |  0 |
+----+-----+----+


18. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g5    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  32 |
+----+----+-----+


19. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g6    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |   0 |  0 |
| Y0 |  32 |  0 |
+----+-----+----+


20. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g7    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  32 |
| Y0 |  0 |   0 |
+----+----+-----+


21. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g8    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  32 |
| Y0 |  0 |   0 |
+----+----+-----+


22. Load Cell Placement Summary for Global Clock g9
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g9    | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  32 |
| Y0 |  0 |   0 |
+----+----+-----+


23. Load Cell Placement Summary for Global Clock g10
----------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g10   | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  32 |
| Y0 |  0 |   0 |
+----+----+-----+


24. Load Cell Placement Summary for Global Clock g11
----------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g11   | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  32 |
| Y0 |  0 |   0 |
+----+----+-----+


25. Load Cell Placement Summary for Global Clock g12
----------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                          |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+
| g12   | BUFG/O          | n/a               |       |             |               |          |          32 |        0 |           0 |  0 | project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+----------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  32 |
| Y0 |  0 |   0 |
+----+----+-----+


26. Load Cell Placement Summary for Global Clock g13
----------------------------------------------------

+-------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                        |
+-------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------------+
| g13   | BUFG/O          | n/a               | zed_audio_clk_48M |      20.833 | {0.000 10.417} |          |         236 |        0 |           0 |  0 | project_i/zed_audio_0/U0/i_clocking/clk_48 |
+-------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------------+


+----+-----+-----+
|    | X0  | X1  |
+----+-----+-----+
| Y2 |   6 |  11 |
| Y1 |  76 |  74 |
| Y0 |  69 |   0 |
+----+-----+-----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells project_i/zed_audio_0/U0/i_clocking/clkout1_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y7 [get_cells project_i/FILTER_IIR_1/counter_reg[0]_i_3]
set_property LOC BUFGCTRL_X0Y8 [get_cells project_i/FILTER_IIR_1/counter_reg[0]_i_3__0]
set_property LOC BUFGCTRL_X0Y11 [get_cells project_i/FILTER_IIR_1/counter_reg[0]_i_3__3]
set_property LOC BUFGCTRL_X0Y12 [get_cells project_i/FILTER_IIR_1/counter_reg[0]_i_3__4]
set_property LOC BUFGCTRL_X0Y9 [get_cells project_i/FILTER_IIR_1/counter_reg[0]_i_3__1]
set_property LOC BUFGCTRL_X0Y10 [get_cells project_i/FILTER_IIR_1/counter_reg[0]_i_3__2]
set_property LOC BUFGCTRL_X0Y1 [get_cells project_i/FILTER_IIR_0/counter_reg[0]_i_3]
set_property LOC BUFGCTRL_X0Y2 [get_cells project_i/FILTER_IIR_0/counter_reg[0]_i_3__0]
set_property LOC BUFGCTRL_X0Y5 [get_cells project_i/FILTER_IIR_0/counter_reg[0]_i_3__3]
set_property LOC BUFGCTRL_X0Y6 [get_cells project_i/FILTER_IIR_0/counter_reg[0]_i_3__4]
set_property LOC BUFGCTRL_X0Y3 [get_cells project_i/FILTER_IIR_0/counter_reg[0]_i_3__1]
set_property LOC BUFGCTRL_X0Y4 [get_cells project_i/FILTER_IIR_0/counter_reg[0]_i_3__2]

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "project_i/zed_audio_0/U0/i_clocking/clk_48" driven by instance "project_i/zed_audio_0/U0/i_clocking/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_project_i/zed_audio_0/U0/i_clocking/clk_48}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/zed_audio_0/U0/i_clocking/clk_48}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/zed_audio_0/U0/i_clocking/clk_48"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/zed_audio_0/U0/i_clocking/clk_48}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "project_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_project_i/processing_system7_0/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/processing_system7_0/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=project_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/processing_system7_0/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready" driven by instance "project_i/FILTER_IIR_1/counter_reg[0]_i_3" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready" driven by instance "project_i/FILTER_IIR_1/counter_reg[0]_i_3__0" located at site "BUFGCTRL_X0Y8"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready" driven by instance "project_i/FILTER_IIR_1/counter_reg[0]_i_3__3" located at site "BUFGCTRL_X0Y11"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready" driven by instance "project_i/FILTER_IIR_1/counter_reg[0]_i_3__4" located at site "BUFGCTRL_X0Y12"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready" driven by instance "project_i/FILTER_IIR_1/counter_reg[0]_i_3__1" located at site "BUFGCTRL_X0Y9"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready" driven by instance "project_i/FILTER_IIR_1/counter_reg[0]_i_3__2" located at site "BUFGCTRL_X0Y10"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_1/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready" driven by instance "project_i/FILTER_IIR_0/counter_reg[0]_i_3" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/Mul_Ready}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready" driven by instance "project_i/FILTER_IIR_0/counter_reg[0]_i_3__0" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready" driven by instance "project_i/FILTER_IIR_0/counter_reg[0]_i_3__3" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/Mul_Ready}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready" driven by instance "project_i/FILTER_IIR_0/counter_reg[0]_i_3__4" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready" driven by instance "project_i/FILTER_IIR_0/counter_reg[0]_i_3__1" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/Mul_Ready}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready" driven by instance "project_i/FILTER_IIR_0/counter_reg[0]_i_3__2" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/FILTER_IIR_0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/Mul_Ready}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
