// Seed: 965402998
module module_0 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    input tri id_9
);
  always @(negedge 1 or posedge ~id_3) id_5 = id_9;
endmodule
module module_1 (
    output logic   id_0,
    input  supply1 id_1
);
  logic [7:0] id_3;
  tri id_4 = id_1 ? 1 : id_1;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_1, id_1, id_4, id_4
  );
  wire id_5;
  assign id_3[1] = 1;
  initial begin
    id_0 <= 1'b0 !== id_1;
  end
endmodule
