2025-03-24 09:41:24 INFO : distributing menu...
2025-03-24 09:41:24 INFO : loading resource information from JSON: /home/bergauer/env_vhdlprod_2.21.0/lib/python3.10/site-packages/tmVhdlProducer/config/resource_default.json
2025-03-24 09:41:24 INFO : :: listing resources...
2025-03-24 09:41:24 INFO : thresholds:
2025-03-24 09:41:24 INFO :  * floor: brams=14.69%, sliceLUTs=9.03%, processors=0.00%
2025-03-24 09:41:24 INFO :  * ceiling: brams=100.00%, sliceLUTs=90.00%, processors=100.00%
2025-03-24 09:41:24 INFO : instances:
2025-03-24 09:41:24 INFO :  * MuonCondition[ muon ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * MuonCondition[ muon, muon ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.08%, processors=0.33%
2025-03-24 09:41:24 INFO :    * chgcor: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * MuonCondition[ muon, muon, muon ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * chgcor: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * MuonCondition[ muon, muon, muon, muon ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * chgcor: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.05%, processors=0.33%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.39%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo, calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo, calo, calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo, calo, calo, calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloCondition[ calo, calo, calo, calo, calo, calo, calo, calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloConditionOvRm[ calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloConditionOvRm[ calo, calo, calo ]: brams=0.00%, sliceLUTs=0.13%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.05%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CaloConditionOvRm[ calo, calo, calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CorrelationCondition[ calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :    * massdr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CorrelationCondition[ calo, muon ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :    * massdr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CorrelationCondition[ calo, esum ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CorrelationCondition[ muon, esum ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CorrelationCondition[ muon, muon ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :    * massupt: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * massdr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * chgcor: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * Correlation3Condition[ calo, calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * Correlation3Condition[ muon, muon, muon ]: brams=0.00%, sliceLUTs=0.19%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.00%, processors=0.06%
2025-03-24 09:41:24 INFO :  * CorrelationConditionOvRm[ calo, calo ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CorrelationConditionOvRm[ calo, calo, calo ]: brams=0.00%, sliceLUTs=0.15%, processors=0.00%
2025-03-24 09:41:24 INFO :    * deta: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dphi: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * dr: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * tbpt: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :    * mass: brams=0.00%, sliceLUTs=0.01%, processors=0.00%
2025-03-24 09:41:24 INFO :  * EsumsCondition[ esum ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * MinBiasCondition[ bias ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * ExternalCondition[ ext ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * TowerCountCondition[ count ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * AnomalyDetectionTrigger[ adt ]: brams=0.00%, sliceLUTs=1.79%, processors=0.00%
2025-03-24 09:41:24 INFO :  * Axol1tlTrigger[ axol1tl ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * TopologicalTrigger[ topological ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * ZDCPlus[ count ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * ZDCMinus[ count ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * CicadaTrigger[ cicada ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO :  * SignalCondition[ signal ]: brams=0.00%, sliceLUTs=0.00%, processors=0.00%
2025-03-24 09:41:24 INFO : |---------------------------------------------------------------------------------------|
2025-03-24 09:41:24 INFO : |                                                                                       |
2025-03-24 09:41:24 INFO : | Algorithms sorted by payload (descending)                                             |
2025-03-24 09:41:24 INFO : |                                                                                       |
2025-03-24 09:41:24 INFO : |---------------------------------------------------------------------------------------|
2025-03-24 09:41:24 INFO : |-------|---------|-----------|---------|-----------------------------------------------|
2025-03-24 09:41:24 INFO : | Index | BRAMs   | SliceLUTs | DSPs    | Name                                          |
2025-03-24 09:41:24 INFO : |-------|---------|-----------|---------|-----------------------------------------------|
2025-03-24 09:41:24 INFO : |     0 |  0.000% |    0.006% |  0.000% | L1_SingleMuCosmics                            |
2025-03-24 09:41:24 INFO : |   440 |  0.000% |    1.786% |  0.000% | L1_AXO_Loose                                  |
2025-03-24 09:41:24 INFO : |   441 |  0.000% |    1.786% |  0.000% | L1_AXO_Nominal                                |
2025-03-24 09:41:24 INFO : |   442 |  0.000% |    1.786% |  0.000% | L1_AXO_Tight                                  |
2025-03-24 09:41:24 INFO : |   439 |  0.000% |    1.786% |  0.000% | L1_AXO_VLoose                                 |
2025-03-24 09:41:24 INFO : |   443 |  0.000% |    1.786% |  0.000% | L1_AXO_VTight                                 |
2025-03-24 09:41:24 INFO : |-------|---------|-----------|---------|-----------------------------------------------|
2025-03-24 09:41:24 INFO : |---------------------------------------------------------------------------------------|
2025-03-24 09:41:24 INFO : distributing algorithms, shadow ratio: 0.0
2025-03-24 09:41:24 INFO : starting algorithm distribution for 6 algorithms on 6 modules using shadow ratio of 0.0
2025-03-24 09:41:24 INFO :  . adding L1_AXO_Loose (440) to module 0
2025-03-24 09:41:24 INFO :  . adding L1_AXO_Nominal (441) to module 1
2025-03-24 09:41:24 INFO :  . adding L1_AXO_Tight (442) to module 2
2025-03-24 09:41:24 INFO :  . adding L1_AXO_VLoose (439) to module 3
2025-03-24 09:41:24 INFO :  . adding L1_AXO_VTight (443) to module 4
2025-03-24 09:41:24 INFO :  . adding L1_SingleMuCosmics (0) to module 5
2025-03-24 09:41:24 INFO : |-----------------------------------------------------------------------------|
2025-03-24 09:41:24 INFO : |                                                                             |
2025-03-24 09:41:24 INFO : | Detailed distribition on 6 modules, shadow ratio: 0.0                       |
2025-03-24 09:41:24 INFO : |                                                                             |
2025-03-24 09:41:24 INFO : |------------|----------------------------------------------------------------|
2025-03-24 09:41:24 INFO : | Module     | Algorithm                                                      |
2025-03-24 09:41:24 INFO : | ID | Index | Index | Name                                                   |
2025-03-24 09:41:24 INFO : |----|-------|-------|--------------------------------------------------------|
2025-03-24 09:41:24 INFO : |  0 |     0 |   440 | L1_AXO_Loose                                           |
2025-03-24 09:41:24 INFO : |  1 |     0 |   441 | L1_AXO_Nominal                                         |
2025-03-24 09:41:24 INFO : |  2 |     0 |   442 | L1_AXO_Tight                                           |
2025-03-24 09:41:24 INFO : |  3 |     0 |   439 | L1_AXO_VLoose                                          |
2025-03-24 09:41:24 INFO : |  4 |     0 |   443 | L1_AXO_VTight                                          |
2025-03-24 09:41:24 INFO : |  5 |     0 |     0 | L1_SingleMuCosmics                                     |
2025-03-24 09:41:24 INFO : |----|-------|-------|--------------------------------------------------------|
2025-03-24 09:41:24 INFO : |-----------------------------------------------------------------------------|
2025-03-24 09:41:24 INFO : |                                                                             |
2025-03-24 09:41:24 INFO : | Condition distribution, sorted by weight (descending)                       |
2025-03-24 09:41:24 INFO : |                                                                             |
2025-03-24 09:41:24 INFO : |-----------------------------------------------------------------------------|
2025-03-24 09:41:24 INFO : |-----------------------------------------------------------------------------------|
2025-03-24 09:41:24 INFO : | Name                                             | Modules | sLUTs | DSPs | BRAMs |
2025-03-24 09:41:24 INFO : |--------------------------------------------------|---------|-------|------|-------|
2025-03-24 09:41:24 INFO : | Axol1tlTrigger_i1                                | 3       | 7736  | 0    | 0     |
2025-03-24 09:41:24 INFO : | Axol1tlTrigger_i2                                | 0       | 7736  | 0    | 0     |
2025-03-24 09:41:24 INFO : | Axol1tlTrigger_i3                                | 1       | 7736  | 0    | 0     |
2025-03-24 09:41:24 INFO : | Axol1tlTrigger_i4                                | 2       | 7736  | 0    | 0     |
2025-03-24 09:41:24 INFO : | Axol1tlTrigger_i5                                | 4       | 7736  | 0    | 0     |
2025-03-24 09:41:24 INFO : | SingleMU_i0                                      | 5       | 24    | 0    | 0     |
2025-03-24 09:41:24 INFO : |--------------------------------------------------|---------|-------|------|-------|
2025-03-24 09:41:24 INFO : |--------------------------------------------------------------------------------------|
2025-03-24 09:41:24 INFO : |                                                                                      |
2025-03-24 09:41:24 INFO : | Summary for distribution on 6 modules, shadow ratio: 0.0                             |
2025-03-24 09:41:24 INFO : |                                                                                      |
2025-03-24 09:41:24 INFO : |-------------------------------------|------------------------------------------------|
2025-03-24 09:41:24 INFO : |                                     |                    Payload                     |
2025-03-24 09:41:24 INFO : |-------------------------------------|------------------------------------------------|
2025-03-24 09:41:24 INFO : |              Module                 |   SliceLUTs    |     BRAMs     |     DSPs      |
2025-03-24 09:41:24 INFO : |-------------------------------------|------------------------------------------------|
2025-03-24 09:41:24 INFO : | ID | Algorithms | Conditions | Rel. | Value  |  [%]  | Value |  [%]  | Value |  [%]  |
2025-03-24 09:41:24 INFO : |----|------------|------------|------|--------|-------|-------|-------|-------|-------|
2025-03-24 09:41:24 INFO : |  0 |          1 |          1 | 1.00 |  68168 | 15.74 |   636 | 43.27 |     0 |  0.00 |
2025-03-24 09:41:24 INFO : |  1 |          1 |          1 | 1.00 |  68168 | 15.74 |   636 | 43.27 |     0 |  0.00 |
2025-03-24 09:41:24 INFO : |  2 |          1 |          1 | 1.00 |  68168 | 15.74 |   636 | 43.27 |     0 |  0.00 |
2025-03-24 09:41:24 INFO : |  3 |          1 |          1 | 1.00 |  68168 | 15.74 |   636 | 43.27 |     0 |  0.00 |
2025-03-24 09:41:24 INFO : |  4 |          1 |          1 | 1.00 |  68168 | 15.74 |   636 | 43.27 |     0 |  0.00 |
2025-03-24 09:41:24 INFO : |  5 |          1 |          1 | 1.00 |  60456 | 13.96 |   636 | 43.27 |     0 |  0.00 |
2025-03-24 09:41:24 INFO : |----|------------|------------|------|--------|-------|-------|-------|-------|-------|
2025-03-24 09:41:24 INFO : writing VHDL modules...
2025-03-24 09:41:24 INFO : writing 6 algorithms to 6 module(s)
2025-03-24 09:41:24 INFO : writing output for module: 0
2025-03-24 09:41:24 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_0/src/algo_index.vhd
2025-03-24 09:41:25 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_0/src/gtl_module_signals.vhd
2025-03-24 09:41:25 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_0/src/gtl_module_instances.vhd
2025-03-24 09:41:25 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_0/src/ugt_constants.vhd
2025-03-24 09:41:25 INFO : writing output for module: 1
2025-03-24 09:41:25 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_1/src/algo_index.vhd
2025-03-24 09:41:25 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_1/src/gtl_module_signals.vhd
2025-03-24 09:41:25 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_1/src/gtl_module_instances.vhd
2025-03-24 09:41:25 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_1/src/ugt_constants.vhd
2025-03-24 09:41:25 INFO : writing output for module: 2
2025-03-24 09:41:25 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_2/src/algo_index.vhd
2025-03-24 09:41:25 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_2/src/gtl_module_signals.vhd
2025-03-24 09:41:25 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_2/src/gtl_module_instances.vhd
2025-03-24 09:41:25 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_2/src/ugt_constants.vhd
2025-03-24 09:41:25 INFO : writing output for module: 3
2025-03-24 09:41:25 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_3/src/algo_index.vhd
2025-03-24 09:41:25 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_3/src/gtl_module_signals.vhd
2025-03-24 09:41:25 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_3/src/gtl_module_instances.vhd
2025-03-24 09:41:25 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_3/src/ugt_constants.vhd
2025-03-24 09:41:25 INFO : writing output for module: 4
2025-03-24 09:41:25 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_4/src/algo_index.vhd
2025-03-24 09:41:25 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_4/src/gtl_module_signals.vhd
2025-03-24 09:41:25 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_4/src/gtl_module_instances.vhd
2025-03-24 09:41:25 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_4/src/ugt_constants.vhd
2025-03-24 09:41:25 INFO : writing output for module: 5
2025-03-24 09:41:25 INFO : algo_index.vhd          : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_5/src/algo_index.vhd
2025-03-24 09:41:25 INFO : gtl_module_signals.vhd  : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_5/src/gtl_module_signals.vhd
2025-03-24 09:41:25 INFO : gtl_module_instances.vhd: /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_5/src/gtl_module_instances.vhd
2025-03-24 09:41:25 INFO : ugt_constants.vhd       : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/vhdl/module_5/src/ugt_constants.vhd
2025-03-24 09:41:25 INFO : writing updated XML file /home/bergauer/L1Menu_test_axo_v5.xml
2025-03-24 09:41:25 INFO : reading source XML menu file /home/bergauer/L1Menu_test_axo_v5.xml
2025-03-24 09:41:25 INFO : processing menu "L1Menu_test_axo_v5" ... 
2025-03-24 09:41:25 INFO : updating menu information...
2025-03-24 09:41:25 INFO : uuid_menu     : f4dee21e-cd03-4fcb-ad17-f1cc47f1b00d
2025-03-24 09:41:25 INFO : uuid_firmware : 97f4d343-2e23-4259-a8c5-f9a288a33e94
2025-03-24 09:41:25 INFO : n_modules     : 6
2025-03-24 09:41:25 INFO : writing target XML menu file /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/xml/L1Menu_test_axo_v5-d1.xml
2025-03-24 09:41:25 INFO : generating menu documentation...
2025-03-24 09:41:25 INFO : writing HTML documentation /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/xml/L1Menu_test_axo_v5-d1.xml
2025-03-24 09:41:26 INFO : writing TWIKI page template /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/xml/L1Menu_test_axo_v5-d1.xml
2025-03-24 09:41:27 INFO : patching filenames...
2025-03-24 09:41:27 INFO : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/doc/L1Menu_test_axo_v5.html --> /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/doc/L1Menu_test_axo_v5-d1.html
2025-03-24 09:41:27 INFO : /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/doc/L1Menu_test_axo_v5.twiki --> /home/bergauer/github/herbberg/l1menus/2025/L1Menu_test_axo_v5-d1/doc/L1Menu_test_axo_v5-d1.twiki
2025-03-24 09:41:27 INFO : done.
