<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Embedded Systems Project: /Users/psychosnake/Documents/Informatica/ISEL/6_Semestre/SE2/SE2/LPC1769/inc/Ethernet.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded Systems Project
   </div>
   <div id="projectbrief">Development of the Tic-Tac-Toe game</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43f026b3dbd146742992cd9240e9c9cb.html">LPC1769</a></li><li class="navelem"><a class="el" href="dir_c0496ce69e50c8557ac7344cc273d582.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Ethernet.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_ethernet_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gaacfd3c388c974e64175f9b170c05358c">   31</a></span>&#160;<span class="preprocessor">#define ETHERNET_ENABLE_POWER_CLOCK 1&lt;&lt;30 </span><span class="comment">/* PCONP bit to enable ETHERNET peripheral power */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga1bc1769a4dbc95524bfe3b01a6206567">   33</a></span>&#160;<span class="preprocessor">#define MAXIMUM_FRAME_LENGTH 0x600 </span><span class="comment">/* Maximum length for a Ethernet Frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gacd3574f36dcfff66237626e1ebaad8b9">   35</a></span>&#160;<span class="preprocessor">#define RETRANSMISSION_MAXIMUM 0xF </span><span class="comment">/* Maximum Retransmission attempts stipulated by the standard */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga0be3868126732654236484e39f439adf">   36</a></span>&#160;<span class="preprocessor">#define COLLISION_WINDOW 0x37 </span><span class="comment">/* Default Collision Window value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Non Back-to-Back Inter-Packet-Gap Register */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga5e9f6b63be1c43fcd927de0e571abee2">   39</a></span>&#160;<span class="preprocessor">#define NON_BACK_TO_BACK_INTER_PACKET_GAP_PART1 0xC</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga330915f570fd9b723e876df2be61e7c4">   40</a></span>&#160;<span class="preprocessor">#define NON_BACK_TO_BACK_INTER_PACKET_GAP_PART2 0x12</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Back-to-Back Inter-Packet-Gap Register */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga7a1913ae1e7cc89d93f52336269f73a7">   43</a></span>&#160;<span class="preprocessor">#define IPGT_FULL_DUP       0x00000015  </span><span class="comment">/* Recommended value for Full Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga6c3ae31e90806a0b595744e046001e0b">   44</a></span>&#160;<span class="preprocessor">#define IPGT_HALF_DUP       0x00000012  </span><span class="comment">/* Recommended value for Half Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gae57dae82489a237b15d69778a57cd1cc">   47</a></span>&#160;<span class="preprocessor">#define PHY_DEF_ADR 1&lt;&lt;8 </span><span class="comment">/* Address of the Physical device */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___p_h_y___basic___control___register.html#gacb12e6c7d63a4d0820f13dbee98894f3">   53</a></span>&#160;<span class="preprocessor">#define BASIC_CONTROL_REGISTER 0 </span><span class="comment">/* Basic Control Register address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___p_h_y___basic___control___register.html#ga6f5048620b3dde8583f7f1118e9de187">   54</a></span>&#160;<span class="preprocessor">#define PHY_RESET 1&lt;&lt;15 </span><span class="comment">/* Software reset. Bit is self-clearing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___p_h_y___basic___control___register.html#gaee24940ad9ebeea67d245f3af423f5ab">   55</a></span>&#160;<span class="preprocessor">#define PHY_AUTO_NEGOTIATION_ENABLE 1&lt;&lt;12 </span><span class="comment">/* Enable auto-negotiate process */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___p_h_y___basic___control___register.html#ga5e0662f88dac5ceef379685a81a3298c">   56</a></span>&#160;<span class="preprocessor">#define PHY_AUTO_NEGOTIATION_COMPLETE 1&lt;&lt;5 </span><span class="comment">/* Software reset. Bit is self-clearing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___p_h_y___basic___control___register.html#ga4a6cbf61f5e1a134d8983ef29fd2d386">   57</a></span>&#160;<span class="preprocessor">#define PHY_LINK_STATUS 1&lt;&lt;2 </span><span class="comment">/* Software reset. Bit is self-clearing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gadcaa72088508faa536a02c9332a04e09">   62</a></span>&#160;<span class="preprocessor">#define MCMD_READ 1 </span><span class="comment">/* This bit causes the MII Management hardware to perform a single Read cycle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gafc27f3ce906c03f2add8b58df26ddc67">   63</a></span>&#160;<span class="preprocessor">#define MIND_BUSY 1 </span><span class="comment">/* Bit to check in MII Mgmt Indicators Register if MII is busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga97a581688ecfd5ccbd448207a9768c01">   65</a></span>&#160;<span class="preprocessor">#define MII_RD_TOUT 100000 </span><span class="comment">/* Timeout for read operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga3779acbd287764ca1adce0bcf8eeed56">   66</a></span>&#160;<span class="preprocessor">#define MII_WR_TOUT 100000 </span><span class="comment">/* Timeout for write operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gaa1383767b9125c31390411c0adfe7dab">   68</a></span>&#160;<span class="preprocessor">#define A_100BASE 1&lt;&lt;8 </span><span class="comment">/* This bit configures the Reduced MII logic for the current operating speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___m_a_c___address.html#ga7166cc625c5198d4d8608ad601d33930">   74</a></span>&#160;<span class="preprocessor">#define UIP_ETHADDR0 0x0</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___m_a_c___address.html#gaf3f291bfc1b7ecfc6029efe5f3a6f612">   75</a></span>&#160;<span class="preprocessor">#define UIP_ETHADDR1 0x0</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___m_a_c___address.html#ga061010ab6c76e03cc1bfb5ba6d4b8a73">   76</a></span>&#160;<span class="preprocessor">#define UIP_ETHADDR2 0x0</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___m_a_c___address.html#ga0a44b1ff94c0adf3d6e46d139ce07476">   77</a></span>&#160;<span class="preprocessor">#define UIP_ETHADDR3 0x0</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___m_a_c___address.html#gab79c04002ae9a43d2801594e11273ea3">   78</a></span>&#160;<span class="preprocessor">#define UIP_ETHADDR4 0x0</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___m_a_c___address.html#ga96cd1f904e357ab0510dd6a2b27ea8c8">   79</a></span>&#160;<span class="preprocessor">#define UIP_ETHADDR5 0x0</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga541dee5b5d73b673359a46ad53ff9527">   84</a></span>&#160;<span class="preprocessor">#define BASIC_STATUS_REGISTER 1 </span><span class="comment">/* Physical device Basic Status Register address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga7c345307ae7001a77c54bbe51b75c430">   85</a></span>&#160;<span class="preprocessor">#define AUTO_NEGOTIATION_ADVERTISEMENT_REGISTER 4 </span><span class="comment">/* Physical device Auto Negotiation Advertisement Register address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga2a3ea003b48d0c66902b16dbd2ddd922">   88</a></span>&#160;<span class="preprocessor">#define RFC_BROADCAST_EN 1&lt;&lt;1 </span><span class="comment">/* All broadcast frames are accepted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gaa82929a0b30b1c0969cf199eeba1c19a">   89</a></span>&#160;<span class="preprocessor">#define RFC_PERFECT_EN 1&lt;&lt;5   </span><span class="comment">/* The frames with a destination address identical to the station address are accepted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gadba185a1a6a0f68f870e20e897ed3d0f">   91</a></span>&#160;<span class="preprocessor">#define INT_RX_DONE 1&lt;&lt;3 </span><span class="comment">/* Enable for interrupt triggered when a receive descriptor has been processed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga85d498ed907151b131819754f3b8c359">   92</a></span>&#160;<span class="preprocessor">#define INT_TX_DONE 1&lt;&lt;7 </span><span class="comment">/* Enable for interrupt triggered when a descriptor has been transmitted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___command___register.html#gaf1984a3b79957819c4156add3317994b">   98</a></span>&#160;<span class="preprocessor">#define TX_ENABLE 1&lt;&lt;1              </span><span class="comment">/* Enable transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___command___register.html#ga503de2a6a495fceb78236de11743af62">   99</a></span>&#160;<span class="preprocessor">#define RX_ENABLE 1                 </span><span class="comment">/* Enable receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___command___register.html#ga768c25f2fc09ed0f4d96a851e050970c">  100</a></span>&#160;<span class="preprocessor">#define ENABLE_RMI 1&lt;&lt;9             </span><span class="comment">/* Enable RMII mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___command___register.html#ga7948662df7296f719d3513e3eacf0c6d">  101</a></span>&#160;<span class="preprocessor">#define DISABLE_PASS_RUN_FRAME 1&lt;&lt;6 </span><span class="comment">/* When set to ’1’, passes runt frames smaller than 64 bytes to 0 memory unless they have a CRC error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_m_a_c___memory___buffer.html#gaeaafe84a9e6100abbdbcb36081c47deb">  110</a></span>&#160;<span class="preprocessor">#define NUM_RX_FRAG 4       </span><span class="comment">/* Num.of RX Fragments 4*1536= 6.0kB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_m_a_c___memory___buffer.html#gad0fac51fab1c1237a8d81da7f2f12504">  111</a></span>&#160;<span class="preprocessor">#define NUM_TX_FRAG 2       </span><span class="comment">/* Num.of TX Fragments 3*1536= 4.6kB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_m_a_c___memory___buffer.html#ga90c7cfc0d28b76a09c949c42726809f5">  112</a></span>&#160;<span class="preprocessor">#define ETH_FRAG_SIZE 1536  </span><span class="comment">/* Packet Fragment size 1536 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___e_m_a_c___memory___buffer.html#ga5d3243c7c9da0659f4225753ad17a4b6">  113</a></span>&#160;<span class="preprocessor">#define ETH_MAX_FLEN 1536   </span><span class="comment">/* Max. Ethernet Frame Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_m_a_c___variables.html#ga7dc8057d05e1a2b33f21a835fd28eea3">  122</a></span>&#160;<span class="preprocessor">#define RX_DESC_BASE 0x2007c000</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_m_a_c___variables.html#gaf79e247a49d9bd2f0b4c4bacc2ffabd6">  123</a></span>&#160;<span class="preprocessor">#define RX_STAT_BASE (RX_DESC_BASE + NUM_RX_FRAG*8)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_m_a_c___variables.html#gab864482ea76340dbd397711f8e5b6781">  124</a></span>&#160;<span class="preprocessor">#define TX_DESC_BASE (RX_STAT_BASE + NUM_RX_FRAG*8)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_m_a_c___variables.html#ga5d60966396c5e0f1fd12ab3e937522a9">  125</a></span>&#160;<span class="preprocessor">#define TX_STAT_BASE (TX_DESC_BASE + NUM_TX_FRAG*8)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_m_a_c___variables.html#ga7f2dc28fce64ef7931272d03a0ea385f">  126</a></span>&#160;<span class="preprocessor">#define RX_BUF_BASE (TX_STAT_BASE + NUM_TX_FRAG*4)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_m_a_c___variables.html#ga6cb77f0e696b0fa650677daa12fec41e">  127</a></span>&#160;<span class="preprocessor">#define TX_BUF_BASE (RX_BUF_BASE + NUM_RX_FRAG*ETH_FRAG_SIZE)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#ga39e7ff90c7221d523bb5029391421d54">  136</a></span>&#160;<span class="preprocessor">#define MAC1_RESET_TX                0x00000100  </span><span class="comment">/* Reset TX Logic                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#ga4f3269f7fb0cdeca8e0fee599ced7cd0">  137</a></span>&#160;<span class="preprocessor">#define MAC1_RESET_MCS_TX            0x00000200  </span><span class="comment">/* Reset MAC TX Control Sublayer     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#gabb5fbd92785a6f4e3ff0b3ca5cd33477">  138</a></span>&#160;<span class="preprocessor">#define MAC1_RESET_RX                0x00000400  </span><span class="comment">/* Reset RX Logic                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#gaa46770d102f1c9d53058270467e6ff1e">  139</a></span>&#160;<span class="preprocessor">#define MAC1_RESET_MCS_RX            0x00000800  </span><span class="comment">/* Reset MAC RX Control Sublayer     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#ga83e8c0105b238d58149160a9a1ab2d9c">  140</a></span>&#160;<span class="preprocessor">#define MAC1_SIMULATION_RESET        0x00004000  </span><span class="comment">/* Simulation Reset                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#ga0811a35c90e20bb56a5d9dddf0ce9707">  141</a></span>&#160;<span class="preprocessor">#define MAC1_SOFT_RESET              0x00008000  </span><span class="comment">/* Soft Reset MAC                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#gaa1ca0f0d189ac49068ab3e5ad07bc6ac">  142</a></span>&#160;<span class="preprocessor">#define MAC1_PASS_ALL_RECEIVE_FRAMES 1&lt;&lt;1        </span><span class="comment">/* Pass all frames regardless of type (normal vs Control) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#gaceaaf7e2cb9f30e01d5635d2812d9c4b">  143</a></span>&#160;<span class="preprocessor">#define MAC1_RECEIVE_ENABLE 1                    </span><span class="comment">/* Allow receive frames to be received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#gaf504250cb09e83fc0ccf68c2552f67c5">  152</a></span>&#160;<span class="preprocessor">#define FULL_DUPLEX 1 </span><span class="comment">/* When enabled (set to ’1’), the MAC operates in Full-Duplex mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#ga10b70acaea061d0cdc8f6ac2c2585cca">  153</a></span>&#160;<span class="preprocessor">#define CRC_ENABLE 1&lt;&lt;4 </span><span class="comment">/* Set this bit to append a CRC to every frame whether padding was required or not */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#ga618330cc3764e9221ffe8490761fed68">  154</a></span>&#160;<span class="preprocessor">#define PAD_CRC_ENABLE 1&lt;&lt;5 </span><span class="comment">/* Set this bit to have the MAC pad all short frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#ga0fa8a08d5917d62375319c06be5d88bb">  155</a></span>&#160;<span class="preprocessor">#define VLAN_PAD_ENABLE 1&lt;&lt;6 </span><span class="comment">/* Set this bit to cause the MAC to pad all short frames to 64 bytes and append a valid CRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___m_a_c___configuration___register.html#gab8e4e0f0104cd8b19278ebe09e9f732d">  156</a></span>&#160;<span class="preprocessor">#define AUTO_DETECT_PAD_ENABLE 1&lt;&lt;7 </span><span class="comment">/* Set this bit to cause the MAC to automatically detect the type of frame, either tagged or un-tagged */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gadc4a2ebd95d374c932f80dca5d0b6845">  161</a></span>&#160;<span class="preprocessor">#define COMMAND_REGISTER_RESET       0x00000008  </span><span class="comment">/* Reset Host Registers              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga0ea2240b60e88a0909b7407f69c5bcb5">  162</a></span>&#160;<span class="preprocessor">#define COMMAND_TX_RESET             0x00000010  </span><span class="comment">/* Reset Transmit Datapath           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gaa8ea5809b4e763ca338d14f7bf5f3e07">  163</a></span>&#160;<span class="preprocessor">#define COMMAND_RX_RESET             0x00000020  </span><span class="comment">/* Reset Receive Datapath            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga844212e64a33c825e8a8bde40f97dd68">  164</a></span>&#160;<span class="preprocessor">#define CR_FULL_DUP                  0x00000400  </span><span class="comment">/* Full Duplex                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* RX Descriptor Control Word */</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#ga557cdce88298fa9cbd21c8725ea3f23f">  167</a></span>&#160;<span class="preprocessor">#define RCTRL_INT           0x80000000  </span><span class="comment">/* Generate RxDone Interrupt         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___e_t_h_e_r_n_e_t.html#gac82a5442d77ced37c73a582b07563ccc">  169</a></span>&#160;<span class="preprocessor">#define RX_CONTROL_SIZE_MASK 0x7FF </span><span class="comment">/* Mask for the size of a received frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_t_h_e_r_n_e_t___public___functions.html#gac5bec456620ed28cc04477512c446c26">Ethernet_Init</a>();</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___e_t_h_e_r_n_e_t___public___functions.html#ga38cbbf74aba46fe20b31167899959e1c">Ethernet_ReceiveFrame</a>(<span class="keywordtype">char</span> * buffer);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___e_t_h_e_r_n_e_t___public___functions.html#gae28236392d37eb96cc5a2fece5976b38">Ethernet_WriteFrame</a>(<span class="keywordtype">char</span> * buffer, <span class="keywordtype">int</span> length);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="ttc" id="group___e_t_h_e_r_n_e_t___public___functions_html_ga38cbbf74aba46fe20b31167899959e1c"><div class="ttname"><a href="group___e_t_h_e_r_n_e_t___public___functions.html#ga38cbbf74aba46fe20b31167899959e1c">Ethernet_ReceiveFrame</a></div><div class="ttdeci">int Ethernet_ReceiveFrame(char *buffer)</div><div class="ttdoc">Receives a frame from the Ethernet and stores it in a buffer. </div><div class="ttdef"><b>Definition:</b> <a href="_ethernet_8c_source.html#l00184">Ethernet.c:184</a></div></div>
<div class="ttc" id="group___e_t_h_e_r_n_e_t___public___functions_html_gae28236392d37eb96cc5a2fece5976b38"><div class="ttname"><a href="group___e_t_h_e_r_n_e_t___public___functions.html#gae28236392d37eb96cc5a2fece5976b38">Ethernet_WriteFrame</a></div><div class="ttdeci">void Ethernet_WriteFrame(char *buffer, int length)</div><div class="ttdoc">Writes a Ethernet frame based on the buffer received. </div><div class="ttdef"><b>Definition:</b> <a href="_ethernet_8c_source.html#l00206">Ethernet.c:206</a></div></div>
<div class="ttc" id="group___e_t_h_e_r_n_e_t___public___functions_html_gac5bec456620ed28cc04477512c446c26"><div class="ttname"><a href="group___e_t_h_e_r_n_e_t___public___functions.html#gac5bec456620ed28cc04477512c446c26">Ethernet_Init</a></div><div class="ttdeci">void Ethernet_Init()</div><div class="ttdoc">Initiate/configure the Ethernet peripheral and Physical device LAN8720. </div><div class="ttdef"><b>Definition:</b> <a href="_ethernet_8c_source.html#l00097">Ethernet.c:97</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
