/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [22:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [29:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [18:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [24:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [13:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [9:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_74z;
  wire [21:0] celloutsig_0_78z;
  wire [2:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_5z ? celloutsig_0_32z : celloutsig_0_31z;
  assign celloutsig_0_45z = celloutsig_0_13z ? celloutsig_0_23z : celloutsig_0_17z;
  assign celloutsig_0_9z = celloutsig_0_2z ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_13z[1] ? celloutsig_1_16z : celloutsig_1_10z;
  assign celloutsig_0_29z = celloutsig_0_11z ? celloutsig_0_27z : celloutsig_0_5z;
  assign celloutsig_0_30z = celloutsig_0_14z ? celloutsig_0_13z : celloutsig_0_10z;
  assign celloutsig_0_10z = ~celloutsig_0_5z;
  assign celloutsig_0_23z = ~celloutsig_0_0z;
  assign celloutsig_0_58z = ~((celloutsig_0_29z | celloutsig_0_31z) & (celloutsig_0_9z | celloutsig_0_20z[4]));
  assign celloutsig_0_39z = celloutsig_0_2z | ~(celloutsig_0_23z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[153]);
  assign celloutsig_0_13z = celloutsig_0_0z | ~(celloutsig_0_7z);
  assign celloutsig_1_2z = celloutsig_1_0z | celloutsig_1_1z;
  assign celloutsig_1_9z = celloutsig_1_0z | celloutsig_1_2z;
  assign celloutsig_0_11z = in_data[4] | celloutsig_0_2z;
  assign celloutsig_0_19z = celloutsig_0_7z | celloutsig_0_1z[21];
  assign celloutsig_0_22z = celloutsig_0_9z | celloutsig_0_10z;
  assign celloutsig_0_27z = celloutsig_0_23z | celloutsig_0_19z;
  assign celloutsig_0_54z = celloutsig_0_33z[13] ^ celloutsig_0_48z[4];
  assign celloutsig_0_15z = celloutsig_0_5z ^ celloutsig_0_10z;
  assign celloutsig_0_66z = celloutsig_0_23z ^ celloutsig_0_65z;
  assign celloutsig_0_2z = celloutsig_0_1z[22] ^ celloutsig_0_0z;
  assign celloutsig_0_32z = celloutsig_0_13z ^ celloutsig_0_19z;
  assign celloutsig_0_0z = ~(in_data[57] ^ in_data[23]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_2z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z ^ celloutsig_1_2z);
  assign celloutsig_0_40z = { in_data[21:16], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_39z };
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_15z } / { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_0_25z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_20z } / { 1'h1, celloutsig_0_20z[4:3], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z } > in_data[12:10];
  assign celloutsig_0_51z = { celloutsig_0_40z[1:0], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_14z } > { celloutsig_0_15z, celloutsig_0_46z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_22z };
  assign celloutsig_0_65z = { celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_23z } > { celloutsig_0_42z[1:0], celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[134], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } > { in_data[119:115], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_5z[6:3], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } > { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_16z = { celloutsig_1_15z[1:0], celloutsig_1_1z } > { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_17z = { in_data[182:175], celloutsig_1_11z } > { celloutsig_1_13z[9:2], celloutsig_1_2z };
  assign celloutsig_0_31z = { celloutsig_0_18z[6:4], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_19z } > { celloutsig_0_18z[10:1], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_0_74z = { celloutsig_0_53z[7:2], celloutsig_0_51z, celloutsig_0_10z } <= { celloutsig_0_35z[12:7], celloutsig_0_65z, celloutsig_0_2z };
  assign celloutsig_0_46z = { in_data[68], celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_45z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_40z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_39z, celloutsig_0_39z, celloutsig_0_38z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_23z } || { in_data[86:71], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_26z };
  assign celloutsig_0_28z = { celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_16z } || { celloutsig_0_12z[18:10], celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_1_3z = in_data[141:128] < { in_data[133:123], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } < celloutsig_0_12z[18:16];
  assign celloutsig_0_48z = - { celloutsig_0_33z[17:5], celloutsig_0_28z };
  assign celloutsig_0_78z = - { celloutsig_0_35z[22:4], celloutsig_0_54z, celloutsig_0_66z, celloutsig_0_74z };
  assign celloutsig_0_26z = - { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_42z = ~ { celloutsig_0_25z[2:1], celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_1_13z = ~ { in_data[156:144], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_20z = ~ { celloutsig_0_1z[28:24], celloutsig_0_10z };
  assign celloutsig_0_3z = | { celloutsig_0_1z[22:12], celloutsig_0_0z };
  assign celloutsig_0_37z = | { celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_0_14z = | { celloutsig_0_1z[15], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_17z = | celloutsig_0_12z[18:0];
  assign celloutsig_1_19z = { in_data[178], celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_0z } <<< { celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_17z };
  assign celloutsig_0_12z = { celloutsig_0_1z[23:2], celloutsig_0_0z } <<< { celloutsig_0_1z[19:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[88:59] <<< { in_data[61:33], celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_12z[11:4], celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_26z } - { celloutsig_0_33z[6:2], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_79z = { in_data[71], celloutsig_0_22z, celloutsig_0_58z } - celloutsig_0_33z[16:14];
  assign celloutsig_1_15z = { in_data[146:145], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z } - in_data[126:119];
  assign celloutsig_0_33z = { celloutsig_0_18z[11:5], celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_27z } - { celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_29z };
  assign celloutsig_0_38z = celloutsig_0_1z[23:13] ^ { celloutsig_0_33z[8:1], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_53z = in_data[72:63] ^ { celloutsig_0_1z[22:15], celloutsig_0_30z, celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[115:99], celloutsig_1_0z, celloutsig_1_2z } ^ in_data[116:98];
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_0z) | celloutsig_0_2z);
  assign celloutsig_1_0z = ~((in_data[105] & in_data[130]) | in_data[143]);
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_21z = ~((celloutsig_0_15z & celloutsig_0_13z) | in_data[89]);
  always_latch
    if (clkin_data[0]) celloutsig_0_18z = 14'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_18z = { in_data[12:5], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_17z };
  assign { out_data[128], out_data[99:96], out_data[53:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
