<stg><name>cnn</name>


<trans_list>

<trans id="346" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="16" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="27" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
:3  %conv_1_input = alloca [784 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit:0  %ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ix_in_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:1  %i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:2  %icmp_ln23 = icmp eq i5 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln23, label %meminst.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ix_in = add i10 %ix_in_0, 28

]]></Node>
<StgValue><ssdm name="ix_in"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:1  %tmp_57 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="10">
<![CDATA[
:2  %zext_ln27 = zext i10 %tmp_57 to i11

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:3  %tmp_58 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="7">
<![CDATA[
:4  %zext_ln27_2 = zext i7 %tmp_58 to i11

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %sub_ln27 = sub i11 %zext_ln27, %zext_ln27_2

]]></Node>
<StgValue><ssdm name="sub_ln27"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:0  call fastcc void @conv_1([784 x float]* %conv_1_input) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %3 ]

]]></Node>
<StgValue><ssdm name="ix_in_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i5 [ 0, %1 ], [ %j, %3 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln25 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln25, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln27_1 = zext i10 %ix_in_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="cnn_input_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
:2  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="5">
<![CDATA[
:3  %zext_ln27_3 = zext i5 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln27 = add i11 %sub_ln27, %zext_ln27_3

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %add_ln28 = add i10 %ix_in_1, 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
:2  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="11">
<![CDATA[
:5  %sext_ln27 = sext i11 %add_ln27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_1_input_addr = getelementptr [784 x float]* %conv_1_input, i64 0, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="conv_1_input_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:7  store float %cnn_input_load, float* %conv_1_input_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:0  call fastcc void @conv_1([784 x float]* %conv_1_input) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
meminst.preheader:1  call fastcc void @max_pool_1([4056 x float]* @conv_1_out, [169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
meminst.preheader:1  call fastcc void @max_pool_1([4056 x float]* @conv_1_out, [169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="0" op_64_bw="0">
<![CDATA[
meminst.preheader:2  call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="0" op_64_bw="0">
<![CDATA[
meminst.preheader:2  call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
meminst.preheader:3  call fastcc void @max_pool_2() nounwind

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="76" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
meminst.preheader:3  call fastcc void @max_pool_2() nounwind

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="0" op_53_bw="0">
<![CDATA[
meminst.preheader:4  call fastcc void @flat([400 x float]* @max_pool_2_out, [8 x float]* @flat_array_0, [8 x float]* @flat_array_1, [8 x float]* @flat_array_2, [8 x float]* @flat_array_3, [8 x float]* @flat_array_4, [8 x float]* @flat_array_5, [8 x float]* @flat_array_6, [8 x float]* @flat_array_7, [8 x float]* @flat_array_8, [8 x float]* @flat_array_9, [8 x float]* @flat_array_10, [8 x float]* @flat_array_11, [8 x float]* @flat_array_12, [8 x float]* @flat_array_13, [8 x float]* @flat_array_14, [8 x float]* @flat_array_15, [8 x float]* @flat_array_16, [8 x float]* @flat_array_17, [8 x float]* @flat_array_18, [8 x float]* @flat_array_19, [8 x float]* @flat_array_20, [8 x float]* @flat_array_21, [8 x float]* @flat_array_22, [8 x float]* @flat_array_23, [8 x float]* @flat_array_24, [8 x float]* @flat_array_25, [8 x float]* @flat_array_26, [8 x float]* @flat_array_27, [8 x float]* @flat_array_28, [8 x float]* @flat_array_29, [8 x float]* @flat_array_30, [8 x float]* @flat_array_31, [8 x float]* @flat_array_32, [8 x float]* @flat_array_33, [8 x float]* @flat_array_34, [8 x float]* @flat_array_35, [8 x float]* @flat_array_36, [8 x float]* @flat_array_37, [8 x float]* @flat_array_38, [8 x float]* @flat_array_39, [8 x float]* @flat_array_40, [8 x float]* @flat_array_41, [8 x float]* @flat_array_42, [8 x float]* @flat_array_43, [8 x float]* @flat_array_44, [8 x float]* @flat_array_45, [8 x float]* @flat_array_46, [8 x float]* @flat_array_47, [8 x float]* @flat_array_48, [8 x float]* @flat_array_49) nounwind

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="78" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="0" op_53_bw="0">
<![CDATA[
meminst.preheader:4  call fastcc void @flat([400 x float]* @max_pool_2_out, [8 x float]* @flat_array_0, [8 x float]* @flat_array_1, [8 x float]* @flat_array_2, [8 x float]* @flat_array_3, [8 x float]* @flat_array_4, [8 x float]* @flat_array_5, [8 x float]* @flat_array_6, [8 x float]* @flat_array_7, [8 x float]* @flat_array_8, [8 x float]* @flat_array_9, [8 x float]* @flat_array_10, [8 x float]* @flat_array_11, [8 x float]* @flat_array_12, [8 x float]* @flat_array_13, [8 x float]* @flat_array_14, [8 x float]* @flat_array_15, [8 x float]* @flat_array_16, [8 x float]* @flat_array_17, [8 x float]* @flat_array_18, [8 x float]* @flat_array_19, [8 x float]* @flat_array_20, [8 x float]* @flat_array_21, [8 x float]* @flat_array_22, [8 x float]* @flat_array_23, [8 x float]* @flat_array_24, [8 x float]* @flat_array_25, [8 x float]* @flat_array_26, [8 x float]* @flat_array_27, [8 x float]* @flat_array_28, [8 x float]* @flat_array_29, [8 x float]* @flat_array_30, [8 x float]* @flat_array_31, [8 x float]* @flat_array_32, [8 x float]* @flat_array_33, [8 x float]* @flat_array_34, [8 x float]* @flat_array_35, [8 x float]* @flat_array_36, [8 x float]* @flat_array_37, [8 x float]* @flat_array_38, [8 x float]* @flat_array_39, [8 x float]* @flat_array_40, [8 x float]* @flat_array_41, [8 x float]* @flat_array_42, [8 x float]* @flat_array_43, [8 x float]* @flat_array_44, [8 x float]* @flat_array_45, [8 x float]* @flat_array_46, [8 x float]* @flat_array_47, [8 x float]* @flat_array_48, [8 x float]* @flat_array_49) nounwind

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:5  %dense_1_out_0_load = load float* @dense_1_out_0, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_0_load"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:6  %dense_1_out_1_load = load float* @dense_1_out_1, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_1_load"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:7  %dense_1_out_2_load = load float* @dense_1_out_2, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_2_load"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:8  %dense_1_out_3_load = load float* @dense_1_out_3, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_3_load"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:9  %dense_1_out_4_load = load float* @dense_1_out_4, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_4_load"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:10  %dense_1_out_5_load = load float* @dense_1_out_5, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_5_load"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:11  %dense_1_out_6_load = load float* @dense_1_out_6, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_6_load"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:12  %dense_1_out_7_load = load float* @dense_1_out_7, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_7_load"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:13  %dense_1_out_8_load = load float* @dense_1_out_8, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_8_load"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:14  %dense_1_out_9_load = load float* @dense_1_out_9, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_9_load"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:15  %dense_1_out_10_load = load float* @dense_1_out_10, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_10_load"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:16  %dense_1_out_11_load = load float* @dense_1_out_11, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_11_load"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:17  %dense_1_out_12_load = load float* @dense_1_out_12, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_12_load"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:18  %dense_1_out_13_load = load float* @dense_1_out_13, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_13_load"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:19  %dense_1_out_14_load = load float* @dense_1_out_14, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_14_load"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:20  %dense_1_out_15_load = load float* @dense_1_out_15, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_15_load"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:21  %dense_1_out_16_load = load float* @dense_1_out_16, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_16_load"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:22  %dense_1_out_17_load = load float* @dense_1_out_17, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_17_load"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:23  %dense_1_out_18_load = load float* @dense_1_out_18, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_18_load"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:24  %dense_1_out_19_load = load float* @dense_1_out_19, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_19_load"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:25  %dense_1_out_20_load = load float* @dense_1_out_20, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_20_load"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:26  %dense_1_out_21_load = load float* @dense_1_out_21, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_21_load"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:27  %dense_1_out_22_load = load float* @dense_1_out_22, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_22_load"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:28  %dense_1_out_23_load = load float* @dense_1_out_23, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_23_load"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:29  %dense_1_out_24_load = load float* @dense_1_out_24, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_24_load"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:30  %dense_1_out_25_load = load float* @dense_1_out_25, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_25_load"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:31  %dense_1_out_26_load = load float* @dense_1_out_26, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_26_load"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:32  %dense_1_out_27_load = load float* @dense_1_out_27, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_27_load"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:33  %dense_1_out_28_load = load float* @dense_1_out_28, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_28_load"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:34  %dense_1_out_29_load = load float* @dense_1_out_29, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_29_load"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:35  %dense_1_out_30_load = load float* @dense_1_out_30, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_30_load"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:36  %dense_1_out_31_load = load float* @dense_1_out_31, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_31_load"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:37  %dense_1_out_32_load = load float* @dense_1_out_32, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_32_load"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:38  %dense_1_out_33_load = load float* @dense_1_out_33, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_33_load"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:39  %dense_1_out_34_load = load float* @dense_1_out_34, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_34_load"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:40  %dense_1_out_35_load = load float* @dense_1_out_35, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_35_load"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:41  %dense_1_out_36_load = load float* @dense_1_out_36, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_36_load"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:42  %dense_1_out_37_load = load float* @dense_1_out_37, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_37_load"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:43  %dense_1_out_38_load = load float* @dense_1_out_38, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_38_load"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:44  %dense_1_out_39_load = load float* @dense_1_out_39, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_39_load"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:45  %dense_1_out_40_load = load float* @dense_1_out_40, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_40_load"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:46  %dense_1_out_41_load = load float* @dense_1_out_41, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_41_load"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:47  %dense_1_out_42_load = load float* @dense_1_out_42, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_42_load"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:48  %dense_1_out_43_load = load float* @dense_1_out_43, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_43_load"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:49  %dense_1_out_44_load = load float* @dense_1_out_44, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_44_load"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:50  %dense_1_out_45_load = load float* @dense_1_out_45, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_45_load"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:51  %dense_1_out_46_load = load float* @dense_1_out_46, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_46_load"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:52  %dense_1_out_47_load = load float* @dense_1_out_47, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_47_load"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:53  %dense_1_out_48_load = load float* @dense_1_out_48, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_48_load"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
meminst.preheader:54  %dense_1_out_49_load = load float* @dense_1_out_49, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_49_load"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1600" op_0_bw="1600" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="0" op_104_bw="0">
<![CDATA[
meminst.preheader:55  %call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @dense_1(float %dense_1_out_0_load, float %dense_1_out_1_load, float %dense_1_out_2_load, float %dense_1_out_3_load, float %dense_1_out_4_load, float %dense_1_out_5_load, float %dense_1_out_6_load, float %dense_1_out_7_load, float %dense_1_out_8_load, float %dense_1_out_9_load, float %dense_1_out_10_load, float %dense_1_out_11_load, float %dense_1_out_12_load, float %dense_1_out_13_load, float %dense_1_out_14_load, float %dense_1_out_15_load, float %dense_1_out_16_load, float %dense_1_out_17_load, float %dense_1_out_18_load, float %dense_1_out_19_load, float %dense_1_out_20_load, float %dense_1_out_21_load, float %dense_1_out_22_load, float %dense_1_out_23_load, float %dense_1_out_24_load, float %dense_1_out_25_load, float %dense_1_out_26_load, float %dense_1_out_27_load, float %dense_1_out_28_load, float %dense_1_out_29_load, float %dense_1_out_30_load, float %dense_1_out_31_load, float %dense_1_out_32_load, float %dense_1_out_33_load, float %dense_1_out_34_load, float %dense_1_out_35_load, float %dense_1_out_36_load, float %dense_1_out_37_load, float %dense_1_out_38_load, float %dense_1_out_39_load, float %dense_1_out_40_load, float %dense_1_out_41_load, float %dense_1_out_42_load, float %dense_1_out_43_load, float %dense_1_out_44_load, float %dense_1_out_45_load, float %dense_1_out_46_load, float %dense_1_out_47_load, float %dense_1_out_48_load, float %dense_1_out_49_load) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1600" op_0_bw="1600" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="0" op_104_bw="0">
<![CDATA[
meminst.preheader:55  %call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @dense_1(float %dense_1_out_0_load, float %dense_1_out_1_load, float %dense_1_out_2_load, float %dense_1_out_3_load, float %dense_1_out_4_load, float %dense_1_out_5_load, float %dense_1_out_6_load, float %dense_1_out_7_load, float %dense_1_out_8_load, float %dense_1_out_9_load, float %dense_1_out_10_load, float %dense_1_out_11_load, float %dense_1_out_12_load, float %dense_1_out_13_load, float %dense_1_out_14_load, float %dense_1_out_15_load, float %dense_1_out_16_load, float %dense_1_out_17_load, float %dense_1_out_18_load, float %dense_1_out_19_load, float %dense_1_out_20_load, float %dense_1_out_21_load, float %dense_1_out_22_load, float %dense_1_out_23_load, float %dense_1_out_24_load, float %dense_1_out_25_load, float %dense_1_out_26_load, float %dense_1_out_27_load, float %dense_1_out_28_load, float %dense_1_out_29_load, float %dense_1_out_30_load, float %dense_1_out_31_load, float %dense_1_out_32_load, float %dense_1_out_33_load, float %dense_1_out_34_load, float %dense_1_out_35_load, float %dense_1_out_36_load, float %dense_1_out_37_load, float %dense_1_out_38_load, float %dense_1_out_39_load, float %dense_1_out_40_load, float %dense_1_out_41_load, float %dense_1_out_42_load, float %dense_1_out_43_load, float %dense_1_out_44_load, float %dense_1_out_45_load, float %dense_1_out_46_load, float %dense_1_out_47_load, float %dense_1_out_48_load, float %dense_1_out_49_load) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:56  %dense_1_out_0_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 0

]]></Node>
<StgValue><ssdm name="dense_1_out_0_ret"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:57  store float %dense_1_out_0_ret, float* @dense_1_out_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:58  %dense_1_out_1_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 1

]]></Node>
<StgValue><ssdm name="dense_1_out_1_ret"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:59  store float %dense_1_out_1_ret, float* @dense_1_out_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:60  %dense_1_out_2_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 2

]]></Node>
<StgValue><ssdm name="dense_1_out_2_ret"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:61  store float %dense_1_out_2_ret, float* @dense_1_out_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:62  %dense_1_out_3_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 3

]]></Node>
<StgValue><ssdm name="dense_1_out_3_ret"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:63  store float %dense_1_out_3_ret, float* @dense_1_out_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:64  %dense_1_out_4_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 4

]]></Node>
<StgValue><ssdm name="dense_1_out_4_ret"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:65  store float %dense_1_out_4_ret, float* @dense_1_out_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:66  %dense_1_out_5_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 5

]]></Node>
<StgValue><ssdm name="dense_1_out_5_ret"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:67  store float %dense_1_out_5_ret, float* @dense_1_out_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:68  %dense_1_out_6_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 6

]]></Node>
<StgValue><ssdm name="dense_1_out_6_ret"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:69  store float %dense_1_out_6_ret, float* @dense_1_out_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:70  %dense_1_out_7_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 7

]]></Node>
<StgValue><ssdm name="dense_1_out_7_ret"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:71  store float %dense_1_out_7_ret, float* @dense_1_out_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:72  %dense_1_out_8_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 8

]]></Node>
<StgValue><ssdm name="dense_1_out_8_ret"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:73  store float %dense_1_out_8_ret, float* @dense_1_out_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:74  %dense_1_out_9_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 9

]]></Node>
<StgValue><ssdm name="dense_1_out_9_ret"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:75  store float %dense_1_out_9_ret, float* @dense_1_out_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:76  %dense_1_out_10_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 10

]]></Node>
<StgValue><ssdm name="dense_1_out_10_ret"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:77  store float %dense_1_out_10_ret, float* @dense_1_out_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:78  %dense_1_out_11_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 11

]]></Node>
<StgValue><ssdm name="dense_1_out_11_ret"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:79  store float %dense_1_out_11_ret, float* @dense_1_out_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:80  %dense_1_out_12_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 12

]]></Node>
<StgValue><ssdm name="dense_1_out_12_ret"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:81  store float %dense_1_out_12_ret, float* @dense_1_out_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:82  %dense_1_out_13_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 13

]]></Node>
<StgValue><ssdm name="dense_1_out_13_ret"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:83  store float %dense_1_out_13_ret, float* @dense_1_out_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:84  %dense_1_out_14_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 14

]]></Node>
<StgValue><ssdm name="dense_1_out_14_ret"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:85  store float %dense_1_out_14_ret, float* @dense_1_out_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:86  %dense_1_out_15_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 15

]]></Node>
<StgValue><ssdm name="dense_1_out_15_ret"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:87  store float %dense_1_out_15_ret, float* @dense_1_out_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:88  %dense_1_out_16_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 16

]]></Node>
<StgValue><ssdm name="dense_1_out_16_ret"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:89  store float %dense_1_out_16_ret, float* @dense_1_out_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:90  %dense_1_out_17_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 17

]]></Node>
<StgValue><ssdm name="dense_1_out_17_ret"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:91  store float %dense_1_out_17_ret, float* @dense_1_out_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:92  %dense_1_out_18_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 18

]]></Node>
<StgValue><ssdm name="dense_1_out_18_ret"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:93  store float %dense_1_out_18_ret, float* @dense_1_out_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:94  %dense_1_out_19_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 19

]]></Node>
<StgValue><ssdm name="dense_1_out_19_ret"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:95  store float %dense_1_out_19_ret, float* @dense_1_out_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:96  %dense_1_out_20_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 20

]]></Node>
<StgValue><ssdm name="dense_1_out_20_ret"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:97  store float %dense_1_out_20_ret, float* @dense_1_out_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:98  %dense_1_out_21_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 21

]]></Node>
<StgValue><ssdm name="dense_1_out_21_ret"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:99  store float %dense_1_out_21_ret, float* @dense_1_out_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:100  %dense_1_out_22_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 22

]]></Node>
<StgValue><ssdm name="dense_1_out_22_ret"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:101  store float %dense_1_out_22_ret, float* @dense_1_out_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:102  %dense_1_out_23_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 23

]]></Node>
<StgValue><ssdm name="dense_1_out_23_ret"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:103  store float %dense_1_out_23_ret, float* @dense_1_out_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:104  %dense_1_out_24_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 24

]]></Node>
<StgValue><ssdm name="dense_1_out_24_ret"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:105  store float %dense_1_out_24_ret, float* @dense_1_out_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:106  %dense_1_out_25_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 25

]]></Node>
<StgValue><ssdm name="dense_1_out_25_ret"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:107  store float %dense_1_out_25_ret, float* @dense_1_out_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:108  %dense_1_out_26_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 26

]]></Node>
<StgValue><ssdm name="dense_1_out_26_ret"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:109  store float %dense_1_out_26_ret, float* @dense_1_out_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:110  %dense_1_out_27_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 27

]]></Node>
<StgValue><ssdm name="dense_1_out_27_ret"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:111  store float %dense_1_out_27_ret, float* @dense_1_out_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:112  %dense_1_out_28_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 28

]]></Node>
<StgValue><ssdm name="dense_1_out_28_ret"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:113  store float %dense_1_out_28_ret, float* @dense_1_out_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:114  %dense_1_out_29_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 29

]]></Node>
<StgValue><ssdm name="dense_1_out_29_ret"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:115  store float %dense_1_out_29_ret, float* @dense_1_out_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:116  %dense_1_out_30_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 30

]]></Node>
<StgValue><ssdm name="dense_1_out_30_ret"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:117  store float %dense_1_out_30_ret, float* @dense_1_out_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:118  %dense_1_out_31_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 31

]]></Node>
<StgValue><ssdm name="dense_1_out_31_ret"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:119  store float %dense_1_out_31_ret, float* @dense_1_out_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:120  %dense_1_out_32_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 32

]]></Node>
<StgValue><ssdm name="dense_1_out_32_ret"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:121  store float %dense_1_out_32_ret, float* @dense_1_out_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:122  %dense_1_out_33_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 33

]]></Node>
<StgValue><ssdm name="dense_1_out_33_ret"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:123  store float %dense_1_out_33_ret, float* @dense_1_out_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:124  %dense_1_out_34_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 34

]]></Node>
<StgValue><ssdm name="dense_1_out_34_ret"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:125  store float %dense_1_out_34_ret, float* @dense_1_out_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:126  %dense_1_out_35_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 35

]]></Node>
<StgValue><ssdm name="dense_1_out_35_ret"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:127  store float %dense_1_out_35_ret, float* @dense_1_out_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:128  %dense_1_out_36_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 36

]]></Node>
<StgValue><ssdm name="dense_1_out_36_ret"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:129  store float %dense_1_out_36_ret, float* @dense_1_out_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:130  %dense_1_out_37_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 37

]]></Node>
<StgValue><ssdm name="dense_1_out_37_ret"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:131  store float %dense_1_out_37_ret, float* @dense_1_out_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:132  %dense_1_out_38_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 38

]]></Node>
<StgValue><ssdm name="dense_1_out_38_ret"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:133  store float %dense_1_out_38_ret, float* @dense_1_out_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:134  %dense_1_out_39_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 39

]]></Node>
<StgValue><ssdm name="dense_1_out_39_ret"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:135  store float %dense_1_out_39_ret, float* @dense_1_out_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:136  %dense_1_out_40_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 40

]]></Node>
<StgValue><ssdm name="dense_1_out_40_ret"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:137  store float %dense_1_out_40_ret, float* @dense_1_out_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:138  %dense_1_out_41_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 41

]]></Node>
<StgValue><ssdm name="dense_1_out_41_ret"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:139  store float %dense_1_out_41_ret, float* @dense_1_out_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:140  %dense_1_out_42_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 42

]]></Node>
<StgValue><ssdm name="dense_1_out_42_ret"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:141  store float %dense_1_out_42_ret, float* @dense_1_out_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:142  %dense_1_out_43_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 43

]]></Node>
<StgValue><ssdm name="dense_1_out_43_ret"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:143  store float %dense_1_out_43_ret, float* @dense_1_out_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:144  %dense_1_out_44_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 44

]]></Node>
<StgValue><ssdm name="dense_1_out_44_ret"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:145  store float %dense_1_out_44_ret, float* @dense_1_out_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:146  %dense_1_out_45_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 45

]]></Node>
<StgValue><ssdm name="dense_1_out_45_ret"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:147  store float %dense_1_out_45_ret, float* @dense_1_out_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:148  %dense_1_out_46_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 46

]]></Node>
<StgValue><ssdm name="dense_1_out_46_ret"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:149  store float %dense_1_out_46_ret, float* @dense_1_out_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:150  %dense_1_out_47_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 47

]]></Node>
<StgValue><ssdm name="dense_1_out_47_ret"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:151  store float %dense_1_out_47_ret, float* @dense_1_out_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:152  %dense_1_out_48_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 48

]]></Node>
<StgValue><ssdm name="dense_1_out_48_ret"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:153  store float %dense_1_out_48_ret, float* @dense_1_out_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="1600">
<![CDATA[
meminst.preheader:154  %dense_1_out_49_ret = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 49

]]></Node>
<StgValue><ssdm name="dense_1_out_49_ret"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.preheader:155  store float %dense_1_out_49_ret, float* @dense_1_out_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
meminst.preheader:156  br label %4

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i11 [ 0, %meminst.preheader ], [ %add_ln9, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0_i = phi i5 [ 0, %meminst.preheader ], [ %select_ln14_2, %ifFalse ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %sum_0_i = phi float [ 0.000000e+00, %meminst.preheader ], [ %sum, %ifFalse ]

]]></Node>
<StgValue><ssdm name="sum_0_i"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3  %j_0_i = phi i6 [ 0, %meminst.preheader ], [ %j_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %icmp_ln9 = icmp eq i11 %indvar_flatten, -548

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %add_ln9 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln9, label %dense_2.exit, label %FLAT_LOOP_begin

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
FLAT_LOOP_begin:0  %i_1 = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
FLAT_LOOP_begin:3  %icmp_ln13 = icmp eq i6 %j_0_i, -14

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
FLAT_LOOP_begin:5  %select_ln14_1 = select i1 %icmp_ln13, i6 0, i6 %j_0_i

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
FLAT_LOOP_begin:6  %select_ln14_2 = select i1 %icmp_ln13, i5 %i_1, i5 %i_0_i

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="5">
<![CDATA[
FLAT_LOOP_begin:8  %zext_ln13 = zext i5 %select_ln14_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
FLAT_LOOP_begin:12  %tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="11">
<![CDATA[
FLAT_LOOP_begin:13  %zext_ln14_113 = zext i11 %tmp_59 to i12

]]></Node>
<StgValue><ssdm name="zext_ln14_113"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
FLAT_LOOP_begin:14  %tmp_60 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="7">
<![CDATA[
FLAT_LOOP_begin:15  %zext_ln14_114 = zext i7 %tmp_60 to i12

]]></Node>
<StgValue><ssdm name="zext_ln14_114"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
FLAT_LOOP_begin:16  %sub_ln14 = sub i12 %zext_ln14_113, %zext_ln14_114

]]></Node>
<StgValue><ssdm name="sub_ln14"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
FLAT_LOOP_begin:17  %add_ln14 = add i12 %sub_ln14, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="12">
<![CDATA[
FLAT_LOOP_begin:18  %sext_ln14 = sext i12 %add_ln14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
FLAT_LOOP_begin:19  %dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14

]]></Node>
<StgValue><ssdm name="dense_2_weights_addr"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0">
<![CDATA[
FLAT_LOOP_begin:20  switch i6 %select_ln14_1, label %case49.i [
    i6 0, label %FLAT_LOOP_end
    i6 1, label %case1.i
    i6 2, label %case2.i
    i6 3, label %case3.i
    i6 4, label %case4.i
    i6 5, label %case5.i
    i6 6, label %case6.i
    i6 7, label %case7.i
    i6 8, label %case8.i
    i6 9, label %case9.i
    i6 10, label %case10.i
    i6 11, label %case11.i
    i6 12, label %case12.i
    i6 13, label %case13.i
    i6 14, label %case14.i
    i6 15, label %case15.i
    i6 16, label %case16.i
    i6 17, label %case17.i
    i6 18, label %case18.i
    i6 19, label %case19.i
    i6 20, label %case20.i
    i6 21, label %case21.i
    i6 22, label %case22.i
    i6 23, label %case23.i
    i6 24, label %case24.i
    i6 25, label %case25.i
    i6 26, label %case26.i
    i6 27, label %case27.i
    i6 28, label %case28.i
    i6 29, label %case29.i
    i6 30, label %case30.i
    i6 31, label %case31.i
    i6 -32, label %case32.i
    i6 -31, label %case33.i
    i6 -30, label %case34.i
    i6 -29, label %case35.i
    i6 -28, label %case36.i
    i6 -27, label %case37.i
    i6 -26, label %case38.i
    i6 -25, label %case39.i
    i6 -24, label %case40.i
    i6 -23, label %case41.i
    i6 -22, label %case42.i
    i6 -21, label %case43.i
    i6 -20, label %case44.i
    i6 -19, label %case45.i
    i6 -18, label %case46.i
    i6 -17, label %case47.i
    i6 -16, label %case48.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln101"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
case48.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
case47.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
case46.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
case45.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
case44.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
case43.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
case42.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
case41.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
case40.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
case39.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
case38.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
case37.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
case36.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
case35.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
case34.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
case33.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
case32.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
case31.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
case30.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
case29.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
case28.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
case27.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
case26.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
case25.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
case24.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
case23.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
case22.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
case21.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
case20.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
case19.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
case18.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
case17.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
case16.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
case15.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
case14.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
case13.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
case12.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
case11.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
case10.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
case9.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
case8.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
case7.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
case6.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
case5.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
case4.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
case3.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
case2.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
case1.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-9"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-10"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-11"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-12"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-13"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-14"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="select_ln14_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
case49.i:0  br label %FLAT_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="11">
<![CDATA[
FLAT_LOOP_end:1  %dense_2_weights_load = load float* %dense_2_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_2_weights_load"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0">
<![CDATA[
FLAT_LOOP_end:0  %UnifiedRetVal_i = phi float [ %dense_1_out_1_ret, %case1.i ], [ %dense_1_out_2_ret, %case2.i ], [ %dense_1_out_3_ret, %case3.i ], [ %dense_1_out_4_ret, %case4.i ], [ %dense_1_out_5_ret, %case5.i ], [ %dense_1_out_6_ret, %case6.i ], [ %dense_1_out_7_ret, %case7.i ], [ %dense_1_out_8_ret, %case8.i ], [ %dense_1_out_9_ret, %case9.i ], [ %dense_1_out_10_ret, %case10.i ], [ %dense_1_out_11_ret, %case11.i ], [ %dense_1_out_12_ret, %case12.i ], [ %dense_1_out_13_ret, %case13.i ], [ %dense_1_out_14_ret, %case14.i ], [ %dense_1_out_15_ret, %case15.i ], [ %dense_1_out_16_ret, %case16.i ], [ %dense_1_out_17_ret, %case17.i ], [ %dense_1_out_18_ret, %case18.i ], [ %dense_1_out_19_ret, %case19.i ], [ %dense_1_out_20_ret, %case20.i ], [ %dense_1_out_21_ret, %case21.i ], [ %dense_1_out_22_ret, %case22.i ], [ %dense_1_out_23_ret, %case23.i ], [ %dense_1_out_24_ret, %case24.i ], [ %dense_1_out_25_ret, %case25.i ], [ %dense_1_out_26_ret, %case26.i ], [ %dense_1_out_27_ret, %case27.i ], [ %dense_1_out_28_ret, %case28.i ], [ %dense_1_out_29_ret, %case29.i ], [ %dense_1_out_30_ret, %case30.i ], [ %dense_1_out_31_ret, %case31.i ], [ %dense_1_out_32_ret, %case32.i ], [ %dense_1_out_33_ret, %case33.i ], [ %dense_1_out_34_ret, %case34.i ], [ %dense_1_out_35_ret, %case35.i ], [ %dense_1_out_36_ret, %case36.i ], [ %dense_1_out_37_ret, %case37.i ], [ %dense_1_out_38_ret, %case38.i ], [ %dense_1_out_39_ret, %case39.i ], [ %dense_1_out_40_ret, %case40.i ], [ %dense_1_out_41_ret, %case41.i ], [ %dense_1_out_42_ret, %case42.i ], [ %dense_1_out_43_ret, %case43.i ], [ %dense_1_out_44_ret, %case44.i ], [ %dense_1_out_45_ret, %case45.i ], [ %dense_1_out_46_ret, %case46.i ], [ %dense_1_out_47_ret, %case47.i ], [ %dense_1_out_48_ret, %case48.i ], [ %dense_1_out_49_ret, %case49.i ], [ %dense_1_out_0_ret, %FLAT_LOOP_begin ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="11">
<![CDATA[
FLAT_LOOP_end:1  %dense_2_weights_load = load float* %dense_2_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_2_weights_load"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
FLAT_LOOP_end:2  %tmp_7_i = fmul float %UnifiedRetVal_i, %dense_2_weights_load

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="307" st_id="18" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
FLAT_LOOP_end:2  %tmp_7_i = fmul float %UnifiedRetVal_i, %dense_2_weights_load

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
FLAT_LOOP_end:5  %j_1 = add i6 %select_ln14_1, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="309" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
FLAT_LOOP_begin:4  %select_ln14 = select i1 %icmp_ln13, float 0.000000e+00, float %sum_0_i

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
FLAT_LOOP_end:3  %sum = fadd float %select_ln14, %tmp_7_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
FLAT_LOOP_end:6  %icmp_ln13_1 = icmp eq i6 %j_1, -14

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
FLAT_LOOP_end:7  br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="313" st_id="20" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
FLAT_LOOP_end:3  %sum = fadd float %select_ln14, %tmp_7_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="314" st_id="21" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
FLAT_LOOP_end:3  %sum = fadd float %select_ln14, %tmp_7_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FLAT_LOOP_begin:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
FLAT_LOOP_begin:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="5">
<![CDATA[
FLAT_LOOP_begin:7  %zext_ln14 = zext i5 %select_ln14_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FLAT_LOOP_begin:9  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str130) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
FLAT_LOOP_begin:10  %tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str130) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
FLAT_LOOP_begin:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str231) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
FLAT_LOOP_end:3  %sum = fadd float %select_ln14, %tmp_7_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
FLAT_LOOP_end:4  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str130, i32 %tmp_15_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0  %dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_2_bias_addr"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="5">
<![CDATA[
ifTrue:1  %dense_2_bias_load = load float* %dense_2_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_2_bias_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="325" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="5">
<![CDATA[
ifTrue:1  %dense_2_bias_load = load float* %dense_2_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_2_bias_load"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %tmp_i = fadd float %sum, %dense_2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="327" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %tmp_i = fadd float %sum, %dense_2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="328" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %tmp_i = fadd float %sum, %dense_2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="329" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %tmp_i = fadd float %sum, %dense_2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:10  %tmp_s = fcmp olt float %tmp_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="331" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:3  %dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_2_out_addr"/></StgValue>
</operation>

<operation id="332" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32">
<![CDATA[
ifTrue:4  %bitcast_ln19 = bitcast float %tmp_i to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="333" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:5  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="23" op_0_bw="32">
<![CDATA[
ifTrue:6  %trunc_ln19 = trunc i32 %bitcast_ln19 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:7  %icmp_ln19 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ifTrue:8  %icmp_ln19_2 = icmp eq i23 %trunc_ln19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln19_2"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:9  %or_ln19 = or i1 %icmp_ln19_2, %icmp_ln19

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:10  %tmp_s = fcmp olt float %tmp_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:11  %and_ln19 = and i1 %or_ln19, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:12  %select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
ifTrue:13  store float %select_ln19, float* %dense_2_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:14  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="343" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
dense_2.exit:0  call fastcc void @dense_out([10 x float]* %prediction) nounwind

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="344" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
dense_2.exit:0  call fastcc void @dense_out([10 x float]* %prediction) nounwind

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0">
<![CDATA[
dense_2.exit:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
