module mux8_1(out, inp, sel);
	output logic [63:0] out;
	input logic [7:0][63:0] inp;
	input logic [2:0] sel;
	logic out1, out2;
	
	mux4_1 (out1, inp[0:3], sel[0:1]);
	mux4_1 (out2, inp[4:7], sel[0:1]);
	
	mux2_1 (out, out1, out2, sel[2]);
endmodule
	