
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004f0c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000005a4  20000000  00004f0c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000027c  200005a4  000054b0  000105a4  2**2
                  ALLOC
  3 .ARM.attributes 00000028  00000000  00000000  000105a4  2**0
                  CONTENTS, READONLY
  4 .comment      00000071  00000000  00000000  000105cc  2**0
                  CONTENTS, READONLY
  5 .debug_info   0001f308  00000000  00000000  0001063d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00002c0b  00000000  00000000  0002f945  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    00004625  00000000  00000000  00032550  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000738  00000000  00000000  00036b75  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 000006a0  00000000  00000000  000372ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  000062f8  00000000  00000000  0003794d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00009cad  00000000  00000000  0003dc45  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000761f4  00000000  00000000  000478f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001ed0  00000000  00000000  000bdae8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	00 80 00 20 51 0e 00 00 e1 0c 00 00 e5 0c 00 00     ... Q...........
	...
      2c:	e9 0c 00 00 00 00 00 00 00 00 00 00 ed 0c 00 00     ................
      3c:	99 05 00 00 f1 0c 00 00 f1 0c 00 00 f1 0c 00 00     ................
      4c:	f1 0c 00 00 8d 11 00 00 f1 0c 00 00 f1 0c 00 00     ................
      5c:	f1 0c 00 00 f1 0c 00 00 65 11 00 00 f1 0c 00 00     ........e.......
      6c:	f1 0c 00 00 c5 04 00 00 f1 0c 00 00 79 11 00 00     ............y...
      7c:	f1 0c 00 00 f1 0c 00 00 f1 0c 00 00 f1 0c 00 00     ................
      8c:	f1 0c 00 00 f1 0c 00 00 f1 0c 00 00 f1 0c 00 00     ................
      9c:	f1 0c 00 00 f1 0c 00 00 f1 0c 00 00 f1 0c 00 00     ................
      ac:	f1 0c 00 00                                         ....

000000b0 <deregister_tm_clones>:
      b0:	b508      	push	{r3, lr}
      b2:	4b06      	ldr	r3, [pc, #24]	; (cc <deregister_tm_clones+0x1c>)
      b4:	4806      	ldr	r0, [pc, #24]	; (d0 <deregister_tm_clones+0x20>)
      b6:	3303      	adds	r3, #3
      b8:	1a1b      	subs	r3, r3, r0
      ba:	2b06      	cmp	r3, #6
      bc:	d800      	bhi.n	c0 <deregister_tm_clones+0x10>
      be:	bd08      	pop	{r3, pc}
      c0:	4b04      	ldr	r3, [pc, #16]	; (d4 <deregister_tm_clones+0x24>)
      c2:	2b00      	cmp	r3, #0
      c4:	d0fb      	beq.n	be <deregister_tm_clones+0xe>
      c6:	4798      	blx	r3
      c8:	e7f9      	b.n	be <deregister_tm_clones+0xe>
      ca:	46c0      	nop			; (mov r8, r8)
      cc:	200005a4 	.word	0x200005a4
      d0:	200005a4 	.word	0x200005a4
      d4:	00000000 	.word	0x00000000

000000d8 <register_tm_clones>:
      d8:	b508      	push	{r3, lr}
      da:	4807      	ldr	r0, [pc, #28]	; (f8 <register_tm_clones+0x20>)
      dc:	4b07      	ldr	r3, [pc, #28]	; (fc <register_tm_clones+0x24>)
      de:	1a1b      	subs	r3, r3, r0
      e0:	109b      	asrs	r3, r3, #2
      e2:	0fda      	lsrs	r2, r3, #31
      e4:	18d3      	adds	r3, r2, r3
      e6:	1059      	asrs	r1, r3, #1
      e8:	d100      	bne.n	ec <register_tm_clones+0x14>
      ea:	bd08      	pop	{r3, pc}
      ec:	4a04      	ldr	r2, [pc, #16]	; (100 <register_tm_clones+0x28>)
      ee:	2a00      	cmp	r2, #0
      f0:	d0fb      	beq.n	ea <register_tm_clones+0x12>
      f2:	4790      	blx	r2
      f4:	e7f9      	b.n	ea <register_tm_clones+0x12>
      f6:	46c0      	nop			; (mov r8, r8)
      f8:	200005a4 	.word	0x200005a4
      fc:	200005a4 	.word	0x200005a4
     100:	00000000 	.word	0x00000000

00000104 <__do_global_dtors_aux>:
     104:	b510      	push	{r4, lr}
     106:	4c07      	ldr	r4, [pc, #28]	; (124 <__do_global_dtors_aux+0x20>)
     108:	7823      	ldrb	r3, [r4, #0]
     10a:	2b00      	cmp	r3, #0
     10c:	d109      	bne.n	122 <__do_global_dtors_aux+0x1e>
     10e:	f7ff ffcf 	bl	b0 <deregister_tm_clones>
     112:	4b05      	ldr	r3, [pc, #20]	; (128 <__do_global_dtors_aux+0x24>)
     114:	2b00      	cmp	r3, #0
     116:	d002      	beq.n	11e <__do_global_dtors_aux+0x1a>
     118:	4804      	ldr	r0, [pc, #16]	; (12c <__do_global_dtors_aux+0x28>)
     11a:	e000      	b.n	11e <__do_global_dtors_aux+0x1a>
     11c:	bf00      	nop
     11e:	2301      	movs	r3, #1
     120:	7023      	strb	r3, [r4, #0]
     122:	bd10      	pop	{r4, pc}
     124:	200005a4 	.word	0x200005a4
     128:	00000000 	.word	0x00000000
     12c:	00004f08 	.word	0x00004f08

00000130 <frame_dummy>:
     130:	b508      	push	{r3, lr}
     132:	4b09      	ldr	r3, [pc, #36]	; (158 <frame_dummy+0x28>)
     134:	2b00      	cmp	r3, #0
     136:	d003      	beq.n	140 <frame_dummy+0x10>
     138:	4808      	ldr	r0, [pc, #32]	; (15c <frame_dummy+0x2c>)
     13a:	4909      	ldr	r1, [pc, #36]	; (160 <frame_dummy+0x30>)
     13c:	e000      	b.n	140 <frame_dummy+0x10>
     13e:	bf00      	nop
     140:	4808      	ldr	r0, [pc, #32]	; (164 <frame_dummy+0x34>)
     142:	6803      	ldr	r3, [r0, #0]
     144:	2b00      	cmp	r3, #0
     146:	d003      	beq.n	150 <frame_dummy+0x20>
     148:	4b07      	ldr	r3, [pc, #28]	; (168 <frame_dummy+0x38>)
     14a:	2b00      	cmp	r3, #0
     14c:	d000      	beq.n	150 <frame_dummy+0x20>
     14e:	4798      	blx	r3
     150:	f7ff ffc2 	bl	d8 <register_tm_clones>
     154:	bd08      	pop	{r3, pc}
     156:	46c0      	nop			; (mov r8, r8)
     158:	00000000 	.word	0x00000000
     15c:	00004f08 	.word	0x00004f08
     160:	200005a8 	.word	0x200005a8
     164:	200005a0 	.word	0x200005a0
     168:	00000000 	.word	0x00000000

0000016c <_ZN8SPIClassC1EP6SERCOM>:
#include "SPI.h"
#include "wiring_digital.h"
#include "assert.h"


SPIClass::SPIClass(SERCOM *s)
     16c:	b510      	push	{r4, lr}
{
	assert(s != NULL );
     16e:	2900      	cmp	r1, #0
     170:	d105      	bne.n	17e <_ZN8SPIClassC1EP6SERCOM+0x12>
     172:	4804      	ldr	r0, [pc, #16]	; (184 <_ZN8SPIClassC1EP6SERCOM+0x18>)
     174:	2112      	movs	r1, #18
     176:	4a04      	ldr	r2, [pc, #16]	; (188 <_ZN8SPIClassC1EP6SERCOM+0x1c>)
     178:	4b04      	ldr	r3, [pc, #16]	; (18c <_ZN8SPIClassC1EP6SERCOM+0x20>)
     17a:	4c05      	ldr	r4, [pc, #20]	; (190 <_ZN8SPIClassC1EP6SERCOM+0x24>)
     17c:	47a0      	blx	r4
	sercom = s;
     17e:	6001      	str	r1, [r0, #0]
}
     180:	bd10      	pop	{r4, pc}
     182:	46c0      	nop			; (mov r8, r8)
     184:	000047f4 	.word	0x000047f4
     188:	00004828 	.word	0x00004828
     18c:	0000481c 	.word	0x0000481c
     190:	00002165 	.word	0x00002165

00000194 <_GLOBAL__sub_I__ZN8SPIClassC2EP6SERCOM>:

void SPIClass::detachInterrupt() {
	// Should be disableInterrupt()
}

SPIClass SPI(&sercom4);
     194:	b508      	push	{r3, lr}
     196:	4802      	ldr	r0, [pc, #8]	; (1a0 <_GLOBAL__sub_I__ZN8SPIClassC2EP6SERCOM+0xc>)
     198:	4902      	ldr	r1, [pc, #8]	; (1a4 <_GLOBAL__sub_I__ZN8SPIClassC2EP6SERCOM+0x10>)
     19a:	4b03      	ldr	r3, [pc, #12]	; (1a8 <_GLOBAL__sub_I__ZN8SPIClassC2EP6SERCOM+0x14>)
     19c:	4798      	blx	r3
     19e:	bd08      	pop	{r3, pc}
     1a0:	200005c0 	.word	0x200005c0
     1a4:	20000740 	.word	0x20000740
     1a8:	0000016d 	.word	0x0000016d

000001ac <_ZN7TwoWire5writeEPKhj>:

	return 0;
}

size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
     1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     1ae:	1c05      	adds	r5, r0, #0
     1b0:	1c0f      	adds	r7, r1, #0
     1b2:	1e16      	subs	r6, r2, #0
	//Try to store all data
	for(size_t i = 0; i < quantity; ++i)
     1b4:	d00b      	beq.n	1ce <_ZN7TwoWire5writeEPKhj+0x22>
     1b6:	2400      	movs	r4, #0
	{
		//Return the number of data stored, when the buffer is full (if write return 0)
		if(!write(data[i]))
     1b8:	682b      	ldr	r3, [r5, #0]
     1ba:	5d39      	ldrb	r1, [r7, r4]
     1bc:	681b      	ldr	r3, [r3, #0]
     1be:	1c28      	adds	r0, r5, #0
     1c0:	4798      	blx	r3
     1c2:	2800      	cmp	r0, #0
     1c4:	d005      	beq.n	1d2 <_ZN7TwoWire5writeEPKhj+0x26>
}

size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
	//Try to store all data
	for(size_t i = 0; i < quantity; ++i)
     1c6:	3401      	adds	r4, #1
     1c8:	42b4      	cmp	r4, r6
     1ca:	d1f5      	bne.n	1b8 <_ZN7TwoWire5writeEPKhj+0xc>
     1cc:	e003      	b.n	1d6 <_ZN7TwoWire5writeEPKhj+0x2a>
		if(!write(data[i]))
			return i;
	}

	//All data stored
	return quantity;
     1ce:	1c10      	adds	r0, r2, #0
     1d0:	e002      	b.n	1d8 <_ZN7TwoWire5writeEPKhj+0x2c>
     1d2:	1c20      	adds	r0, r4, #0
     1d4:	e000      	b.n	1d8 <_ZN7TwoWire5writeEPKhj+0x2c>
     1d6:	1c30      	adds	r0, r6, #0
}
     1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1da:	46c0      	nop			; (mov r8, r8)

000001dc <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
	// Do nothing, use endTransmission(..) to force
	// data transfer.
}
     1dc:	4770      	bx	lr
     1de:	46c0      	nop			; (mov r8, r8)

000001e0 <_ZN7TwoWire9availableEv>:
	//All data stored
	return quantity;
}

int TwoWire::available(void)
{
     1e0:	b508      	push	{r3, lr}
	return rxBuffer.available();
     1e2:	3018      	adds	r0, #24
     1e4:	4b01      	ldr	r3, [pc, #4]	; (1ec <_ZN7TwoWire9availableEv+0xc>)
     1e6:	4798      	blx	r3
}
     1e8:	bd08      	pop	{r3, pc}
     1ea:	46c0      	nop			; (mov r8, r8)
     1ec:	00000869 	.word	0x00000869

000001f0 <_ZN7TwoWire4readEv>:

int TwoWire::read(void)
{
     1f0:	b508      	push	{r3, lr}
	return rxBuffer.read_char();
     1f2:	3018      	adds	r0, #24
     1f4:	4b01      	ldr	r3, [pc, #4]	; (1fc <_ZN7TwoWire4readEv+0xc>)
     1f6:	4798      	blx	r3
}
     1f8:	bd08      	pop	{r3, pc}
     1fa:	46c0      	nop			; (mov r8, r8)
     1fc:	0000084d 	.word	0x0000084d

00000200 <_ZN7TwoWire5writeEh>:
{
	return endTransmission(true);
}

size_t TwoWire::write(uint8_t ucData)
{
     200:	b538      	push	{r3, r4, r5, lr}
     202:	1c04      	adds	r4, r0, #0
     204:	1c0d      	adds	r5, r1, #0
	if(sercom->isMasterWIRE())
     206:	6900      	ldr	r0, [r0, #16]
     208:	4b0d      	ldr	r3, [pc, #52]	; (240 <_ZN7TwoWire5writeEh+0x40>)
     20a:	4798      	blx	r3
     20c:	2800      	cmp	r0, #0
     20e:	d011      	beq.n	234 <_ZN7TwoWire5writeEh+0x34>
	{
		// No writing, without begun transmission or a full buffer
		if ( !transmissionBegun || txBuffer.isFull() )
     210:	7d23      	ldrb	r3, [r4, #20]
    {
      return 0 ;
     212:	2000      	movs	r0, #0
size_t TwoWire::write(uint8_t ucData)
{
	if(sercom->isMasterWIRE())
	{
		// No writing, without begun transmission or a full buffer
		if ( !transmissionBegun || txBuffer.isFull() )
     214:	2b00      	cmp	r3, #0
     216:	d011      	beq.n	23c <_ZN7TwoWire5writeEh+0x3c>
     218:	3460      	adds	r4, #96	; 0x60
     21a:	1c20      	adds	r0, r4, #0
     21c:	4b09      	ldr	r3, [pc, #36]	; (244 <_ZN7TwoWire5writeEh+0x44>)
     21e:	4798      	blx	r3
     220:	1c03      	adds	r3, r0, #0
    {
      return 0 ;
     222:	2000      	movs	r0, #0
size_t TwoWire::write(uint8_t ucData)
{
	if(sercom->isMasterWIRE())
	{
		// No writing, without begun transmission or a full buffer
		if ( !transmissionBegun || txBuffer.isFull() )
     224:	2b00      	cmp	r3, #0
     226:	d109      	bne.n	23c <_ZN7TwoWire5writeEh+0x3c>
    {
      return 0 ;
    }

		txBuffer.store_char( ucData ) ;
     228:	1c20      	adds	r0, r4, #0
     22a:	1c29      	adds	r1, r5, #0
     22c:	4b06      	ldr	r3, [pc, #24]	; (248 <_ZN7TwoWire5writeEh+0x48>)
     22e:	4798      	blx	r3

		return 1 ;
     230:	2001      	movs	r0, #1
     232:	e003      	b.n	23c <_ZN7TwoWire5writeEh+0x3c>
	}
	else
	{
		if(sercom->sendDataSlaveWIRE( ucData ))
     234:	6920      	ldr	r0, [r4, #16]
     236:	1c29      	adds	r1, r5, #0
     238:	4b04      	ldr	r3, [pc, #16]	; (24c <_ZN7TwoWire5writeEh+0x4c>)
     23a:	4798      	blx	r3
			return 1;
    }
	}

	return 0;
}
     23c:	bd38      	pop	{r3, r4, r5, pc}
     23e:	46c0      	nop			; (mov r8, r8)
     240:	00000ab9 	.word	0x00000ab9
     244:	0000088d 	.word	0x0000088d
     248:	0000082d 	.word	0x0000082d
     24c:	00000a9d 	.word	0x00000a9d

00000250 <_ZN7TwoWire4peekEv>:
{
	return rxBuffer.read_char();
}

int TwoWire::peek(void)
{
     250:	b508      	push	{r3, lr}
	return rxBuffer.peek();
     252:	3018      	adds	r0, #24
     254:	4b01      	ldr	r3, [pc, #4]	; (25c <_ZN7TwoWire4peekEv+0xc>)
     256:	4798      	blx	r3
}
     258:	bd08      	pop	{r3, pc}
     25a:	46c0      	nop			; (mov r8, r8)
     25c:	00000879 	.word	0x00000879

00000260 <_ZN7TwoWireC1EP6SERCOM>:

#include "Wire.h"
#include "variant.h"
#include "wiring_digital.h"

TwoWire::TwoWire(SERCOM * s)
     260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     262:	1c04      	adds	r4, r0, #0
     264:	1c0f      	adds	r7, r1, #0
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     266:	2500      	movs	r5, #0
     268:	6045      	str	r5, [r0, #4]
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     26a:	23fa      	movs	r3, #250	; 0xfa
     26c:	009b      	lsls	r3, r3, #2
     26e:	6083      	str	r3, [r0, #8]
     270:	4b06      	ldr	r3, [pc, #24]	; (28c <_ZN7TwoWireC1EP6SERCOM+0x2c>)
     272:	3308      	adds	r3, #8
     274:	6003      	str	r3, [r0, #0]
     276:	3018      	adds	r0, #24
     278:	4e05      	ldr	r6, [pc, #20]	; (290 <_ZN7TwoWireC1EP6SERCOM+0x30>)
     27a:	47b0      	blx	r6
     27c:	1c20      	adds	r0, r4, #0
     27e:	3060      	adds	r0, #96	; 0x60
     280:	47b0      	blx	r6
{
	this->sercom = s;
     282:	6127      	str	r7, [r4, #16]
	transmissionBegun = false;
     284:	7525      	strb	r5, [r4, #20]
}
     286:	1c20      	adds	r0, r4, #0
     288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     28a:	46c0      	nop			; (mov r8, r8)
     28c:	00004848 	.word	0x00004848
     290:	00000811 	.word	0x00000811

00000294 <_ZN7TwoWire5beginEv>:

void TwoWire::begin(void) {
     294:	b538      	push	{r3, r4, r5, lr}
     296:	1c04      	adds	r4, r0, #0
	//Master Mode
	sercom->initMasterWIRE(TWI_CLOCK);
     298:	6900      	ldr	r0, [r0, #16]
     29a:	4909      	ldr	r1, [pc, #36]	; (2c0 <_ZN7TwoWire5beginEv+0x2c>)
     29c:	4b09      	ldr	r3, [pc, #36]	; (2c4 <_ZN7TwoWire5beginEv+0x30>)
     29e:	4798      	blx	r3
	sercom->enableWIRE();
     2a0:	6920      	ldr	r0, [r4, #16]
     2a2:	4b09      	ldr	r3, [pc, #36]	; (2c8 <_ZN7TwoWire5beginEv+0x34>)
     2a4:	4798      	blx	r3

  pinPeripheral(PIN_WIRE_SDA, g_APinDescription[PIN_WIRE_SDA].ulPinType);
     2a6:	4d09      	ldr	r5, [pc, #36]	; (2cc <_ZN7TwoWire5beginEv+0x38>)
     2a8:	23c4      	movs	r3, #196	; 0xc4
     2aa:	005b      	lsls	r3, r3, #1
     2ac:	56e9      	ldrsb	r1, [r5, r3]
     2ae:	2010      	movs	r0, #16
     2b0:	4c07      	ldr	r4, [pc, #28]	; (2d0 <_ZN7TwoWire5beginEv+0x3c>)
     2b2:	47a0      	blx	r4
  pinPeripheral(PIN_WIRE_SCL, g_APinDescription[PIN_WIRE_SCL].ulPinType);
     2b4:	23d0      	movs	r3, #208	; 0xd0
     2b6:	005b      	lsls	r3, r3, #1
     2b8:	56e9      	ldrsb	r1, [r5, r3]
     2ba:	2011      	movs	r0, #17
     2bc:	47a0      	blx	r4
}
     2be:	bd38      	pop	{r3, r4, r5, pc}
     2c0:	000186a0 	.word	0x000186a0
     2c4:	00000c9d 	.word	0x00000c9d
     2c8:	000009c9 	.word	0x000009c9
     2cc:	00004868 	.word	0x00004868
     2d0:	00001361 	.word	0x00001361

000002d4 <_ZN7TwoWire11requestFromEhjb>:
	sercom->initSlaveWIRE(address);
	sercom->enableWIRE();
}

uint8_t TwoWire::requestFrom(uint8_t address, size_t quantity, bool stopBit)
{ 
     2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     2d6:	464f      	mov	r7, r9
     2d8:	4646      	mov	r6, r8
     2da:	b4c0      	push	{r6, r7}
     2dc:	1c04      	adds	r4, r0, #0
     2de:	4691      	mov	r9, r2
  size_t toRead = quantity + 1;
     2e0:	1c15      	adds	r5, r2, #0
     2e2:	3501      	adds	r5, #1

  if(sercom->startTransmissionWIRE(address, WIRE_READ_FLAG))
     2e4:	6900      	ldr	r0, [r0, #16]
     2e6:	2201      	movs	r2, #1
     2e8:	4b17      	ldr	r3, [pc, #92]	; (348 <_ZN7TwoWire11requestFromEhjb+0x74>)
     2ea:	4798      	blx	r3
     2ec:	2800      	cmp	r0, #0
     2ee:	d023      	beq.n	338 <_ZN7TwoWire11requestFromEhjb+0x64>
     2f0:	1c2b      	adds	r3, r5, #0
        sercom->readDataWIRE(); // Clear data register to send NACK
        sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP); // Send Stop 
      }
      else // Continue transmission
      {
        sercom->prepareAckBitWIRE();  // Prepare Acknowledge
     2f2:	4a16      	ldr	r2, [pc, #88]	; (34c <_ZN7TwoWire11requestFromEhjb+0x78>)
     2f4:	4690      	mov	r8, r2
        sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_READ); // Prepare the ACK command for the slave
     2f6:	4f16      	ldr	r7, [pc, #88]	; (350 <_ZN7TwoWire11requestFromEhjb+0x7c>)
        rxBuffer.store_char( sercom->readDataWIRE() );  // Read data and send the ACK
     2f8:	4e16      	ldr	r6, [pc, #88]	; (354 <_ZN7TwoWire11requestFromEhjb+0x80>)
     2fa:	e01a      	b.n	332 <_ZN7TwoWire11requestFromEhjb+0x5e>
  {
    // Connected to slave
    while(toRead--)
    //for(toRead = quantity; toRead >= 0; --toRead)
    {
      if( toRead == 0)  // Stop transmission
     2fc:	2d00      	cmp	r5, #0
     2fe:	d10b      	bne.n	318 <_ZN7TwoWire11requestFromEhjb+0x44>
      {
        sercom->prepareNackBitWIRE(); // Prepare NACK to stop slave transmission
     300:	6920      	ldr	r0, [r4, #16]
     302:	4b15      	ldr	r3, [pc, #84]	; (358 <_ZN7TwoWire11requestFromEhjb+0x84>)
     304:	4798      	blx	r3
        sercom->readDataWIRE(); // Clear data register to send NACK
     306:	6920      	ldr	r0, [r4, #16]
     308:	4b12      	ldr	r3, [pc, #72]	; (354 <_ZN7TwoWire11requestFromEhjb+0x80>)
     30a:	4798      	blx	r3
        sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP); // Send Stop 
     30c:	6920      	ldr	r0, [r4, #16]
     30e:	2103      	movs	r1, #3
     310:	4b0f      	ldr	r3, [pc, #60]	; (350 <_ZN7TwoWire11requestFromEhjb+0x7c>)
     312:	4798      	blx	r3
     314:	1c2b      	adds	r3, r5, #0
     316:	e00c      	b.n	332 <_ZN7TwoWire11requestFromEhjb+0x5e>
      }
      else // Continue transmission
      {
        sercom->prepareAckBitWIRE();  // Prepare Acknowledge
     318:	6920      	ldr	r0, [r4, #16]
     31a:	47c0      	blx	r8
        sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_READ); // Prepare the ACK command for the slave
     31c:	6920      	ldr	r0, [r4, #16]
     31e:	2102      	movs	r1, #2
     320:	47b8      	blx	r7
        rxBuffer.store_char( sercom->readDataWIRE() );  // Read data and send the ACK
     322:	6920      	ldr	r0, [r4, #16]
     324:	47b0      	blx	r6
     326:	1c01      	adds	r1, r0, #0
     328:	1c20      	adds	r0, r4, #0
     32a:	3018      	adds	r0, #24
     32c:	4b0b      	ldr	r3, [pc, #44]	; (35c <_ZN7TwoWire11requestFromEhjb+0x88>)
     32e:	4798      	blx	r3
  size_t toRead = quantity + 1;

  if(sercom->startTransmissionWIRE(address, WIRE_READ_FLAG))
  {
    // Connected to slave
    while(toRead--)
     330:	1c2b      	adds	r3, r5, #0
     332:	1e5d      	subs	r5, r3, #1
     334:	2b00      	cmp	r3, #0
     336:	d1e1      	bne.n	2fc <_ZN7TwoWire11requestFromEhjb+0x28>
        rxBuffer.store_char( sercom->readDataWIRE() );  // Read data and send the ACK
      }
    }
  }

  return quantity - toRead;
     338:	464b      	mov	r3, r9
     33a:	1b5d      	subs	r5, r3, r5
     33c:	b2e8      	uxtb	r0, r5
}
     33e:	bc0c      	pop	{r2, r3}
     340:	4690      	mov	r8, r2
     342:	4699      	mov	r9, r3
     344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     346:	46c0      	nop			; (mov r8, r8)
     348:	00000a35 	.word	0x00000a35
     34c:	00000a01 	.word	0x00000a01
     350:	00000a11 	.word	0x00000a11
     354:	00000b1d 	.word	0x00000b1d
     358:	000009f1 	.word	0x000009f1
     35c:	0000082d 	.word	0x0000082d

00000360 <_ZN7TwoWire11requestFromEhj>:

uint8_t TwoWire::requestFrom(uint8_t address, size_t quantity)
{
     360:	b510      	push	{r4, lr}
	return requestFrom(address, quantity, true);
     362:	2301      	movs	r3, #1
     364:	4c01      	ldr	r4, [pc, #4]	; (36c <_ZN7TwoWire11requestFromEhj+0xc>)
     366:	47a0      	blx	r4
}
     368:	bd10      	pop	{r4, pc}
     36a:	46c0      	nop			; (mov r8, r8)
     36c:	000002d5 	.word	0x000002d5

00000370 <_ZN7TwoWire17beginTransmissionEh>:

void TwoWire::beginTransmission(uint8_t address) {
     370:	b510      	push	{r4, lr}
     372:	1c04      	adds	r4, r0, #0
	// save address of target and clear buffer
	txAddress = address;
     374:	23a8      	movs	r3, #168	; 0xa8
     376:	54c1      	strb	r1, [r0, r3]
	txBuffer.clear();
     378:	3060      	adds	r0, #96	; 0x60
     37a:	4b02      	ldr	r3, [pc, #8]	; (384 <_ZN7TwoWire17beginTransmissionEh+0x14>)
     37c:	4798      	blx	r3

	transmissionBegun = true;
     37e:	2301      	movs	r3, #1
     380:	7523      	strb	r3, [r4, #20]
}
     382:	bd10      	pop	{r4, pc}
     384:	00000845 	.word	0x00000845

00000388 <_ZN7TwoWire15endTransmissionEb>:
//	1 : Data too long
//	2 : NACK on transmit of address
//	3 : NACK on transmit of data
//	4 : Other error
uint8_t TwoWire::endTransmission(bool stopBit)
{
     388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     38a:	464f      	mov	r7, r9
     38c:	4646      	mov	r6, r8
     38e:	b4c0      	push	{r6, r7}
     390:	1c05      	adds	r5, r0, #0
	transmissionBegun = false ;
     392:	2300      	movs	r3, #0
     394:	7503      	strb	r3, [r0, #20]

	// Check if there are data to send
	if ( txBuffer.available() == 0)
     396:	1c04      	adds	r4, r0, #0
     398:	3460      	adds	r4, #96	; 0x60
     39a:	1c20      	adds	r0, r4, #0
     39c:	4b1c      	ldr	r3, [pc, #112]	; (410 <_ZN7TwoWire15endTransmissionEb+0x88>)
     39e:	4798      	blx	r3
  {
		return 4 ;
     3a0:	2304      	movs	r3, #4
uint8_t TwoWire::endTransmission(bool stopBit)
{
	transmissionBegun = false ;

	// Check if there are data to send
	if ( txBuffer.available() == 0)
     3a2:	2800      	cmp	r0, #0
     3a4:	d02f      	beq.n	406 <_ZN7TwoWire15endTransmissionEb+0x7e>
  {
		return 4 ;
  }

	// Start I2C transmission
	if ( !sercom->startTransmissionWIRE( txAddress, WIRE_WRITE_FLAG ) )
     3a6:	23a8      	movs	r3, #168	; 0xa8
     3a8:	5ce9      	ldrb	r1, [r5, r3]
     3aa:	6928      	ldr	r0, [r5, #16]
     3ac:	2200      	movs	r2, #0
     3ae:	4b19      	ldr	r3, [pc, #100]	; (414 <_ZN7TwoWire15endTransmissionEb+0x8c>)
     3b0:	4798      	blx	r3
     3b2:	2800      	cmp	r0, #0
     3b4:	d005      	beq.n	3c2 <_ZN7TwoWire15endTransmissionEb+0x3a>
    sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
		return 2 ;	// Address error
  }

	// Send all buffer
	while( txBuffer.available() )
     3b6:	4f16      	ldr	r7, [pc, #88]	; (410 <_ZN7TwoWire15endTransmissionEb+0x88>)
	{

		// Trying to send data
		if ( !sercom->sendDataMasterWIRE( txBuffer.read_char() ) )
     3b8:	4b17      	ldr	r3, [pc, #92]	; (418 <_ZN7TwoWire15endTransmissionEb+0x90>)
     3ba:	4699      	mov	r9, r3
     3bc:	4b17      	ldr	r3, [pc, #92]	; (41c <_ZN7TwoWire15endTransmissionEb+0x94>)
     3be:	4698      	mov	r8, r3
     3c0:	e01c      	b.n	3fc <_ZN7TwoWire15endTransmissionEb+0x74>
  }

	// Start I2C transmission
	if ( !sercom->startTransmissionWIRE( txAddress, WIRE_WRITE_FLAG ) )
  {
    sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     3c2:	6928      	ldr	r0, [r5, #16]
     3c4:	2103      	movs	r1, #3
     3c6:	4b16      	ldr	r3, [pc, #88]	; (420 <_ZN7TwoWire15endTransmissionEb+0x98>)
     3c8:	4798      	blx	r3
		return 2 ;	// Address error
     3ca:	2302      	movs	r3, #2
     3cc:	e01b      	b.n	406 <_ZN7TwoWire15endTransmissionEb+0x7e>
	// Send all buffer
	while( txBuffer.available() )
	{

		// Trying to send data
		if ( !sercom->sendDataMasterWIRE( txBuffer.read_char() ) )
     3ce:	692e      	ldr	r6, [r5, #16]
     3d0:	1c20      	adds	r0, r4, #0
     3d2:	47c8      	blx	r9
     3d4:	b2c1      	uxtb	r1, r0
     3d6:	1c30      	adds	r0, r6, #0
     3d8:	47c0      	blx	r8
     3da:	2800      	cmp	r0, #0
     3dc:	d105      	bne.n	3ea <_ZN7TwoWire15endTransmissionEb+0x62>
    {
      sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     3de:	6928      	ldr	r0, [r5, #16]
     3e0:	2103      	movs	r1, #3
     3e2:	4b0f      	ldr	r3, [pc, #60]	; (420 <_ZN7TwoWire15endTransmissionEb+0x98>)
     3e4:	4798      	blx	r3
			return 3 ;	// Nack or error
     3e6:	2303      	movs	r3, #3
     3e8:	e00d      	b.n	406 <_ZN7TwoWire15endTransmissionEb+0x7e>
    }

    
    if(txBuffer.available() == 0)
     3ea:	1c20      	adds	r0, r4, #0
     3ec:	4b08      	ldr	r3, [pc, #32]	; (410 <_ZN7TwoWire15endTransmissionEb+0x88>)
     3ee:	4798      	blx	r3
     3f0:	2800      	cmp	r0, #0
     3f2:	d103      	bne.n	3fc <_ZN7TwoWire15endTransmissionEb+0x74>
    {
      sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
     3f4:	6928      	ldr	r0, [r5, #16]
     3f6:	2103      	movs	r1, #3
     3f8:	4b09      	ldr	r3, [pc, #36]	; (420 <_ZN7TwoWire15endTransmissionEb+0x98>)
     3fa:	4798      	blx	r3
    sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
		return 2 ;	// Address error
  }

	// Send all buffer
	while( txBuffer.available() )
     3fc:	1c20      	adds	r0, r4, #0
     3fe:	47b8      	blx	r7
     400:	2800      	cmp	r0, #0
     402:	d1e4      	bne.n	3ce <_ZN7TwoWire15endTransmissionEb+0x46>
    {
      sercom->prepareCommandBitsWire(WIRE_MASTER_ACT_STOP);
    }
	}

	return 0;
     404:	2300      	movs	r3, #0
}
     406:	1c18      	adds	r0, r3, #0
     408:	bc0c      	pop	{r2, r3}
     40a:	4690      	mov	r8, r2
     40c:	4699      	mov	r9, r3
     40e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     410:	00000869 	.word	0x00000869
     414:	00000a35 	.word	0x00000a35
     418:	0000084d 	.word	0x0000084d
     41c:	00000a81 	.word	0x00000a81
     420:	00000a11 	.word	0x00000a11

00000424 <_ZN7TwoWire15endTransmissionEv>:

uint8_t TwoWire::endTransmission()
{
     424:	b508      	push	{r3, lr}
	return endTransmission(true);
     426:	2101      	movs	r1, #1
     428:	4b01      	ldr	r3, [pc, #4]	; (430 <_ZN7TwoWire15endTransmissionEv+0xc>)
     42a:	4798      	blx	r3
}
     42c:	bd08      	pop	{r3, pc}
     42e:	46c0      	nop			; (mov r8, r8)
     430:	00000389 	.word	0x00000389

00000434 <_ZN7TwoWire9onServiceEv>:
	onRequestCallback = function;
}


void TwoWire::onService(void)
{
     434:	b538      	push	{r3, r4, r5, lr}
     436:	1c04      	adds	r4, r0, #0
	if ( sercom->isSlaveWIRE() )
     438:	6900      	ldr	r0, [r0, #16]
     43a:	4b1a      	ldr	r3, [pc, #104]	; (4a4 <_ZN7TwoWire9onServiceEv+0x70>)
     43c:	4798      	blx	r3
     43e:	2800      	cmp	r0, #0
     440:	d02e      	beq.n	4a0 <_ZN7TwoWire9onServiceEv+0x6c>
	{
		//Received data
		if(sercom->isDataReadyWIRE())
     442:	6920      	ldr	r0, [r4, #16]
     444:	4b18      	ldr	r3, [pc, #96]	; (4a8 <_ZN7TwoWire9onServiceEv+0x74>)
     446:	4798      	blx	r3
     448:	2800      	cmp	r0, #0
     44a:	d01a      	beq.n	482 <_ZN7TwoWire9onServiceEv+0x4e>
		{
			//Store data
			rxBuffer.store_char(sercom->readDataWIRE());
     44c:	6920      	ldr	r0, [r4, #16]
     44e:	4b17      	ldr	r3, [pc, #92]	; (4ac <_ZN7TwoWire9onServiceEv+0x78>)
     450:	4798      	blx	r3
     452:	1c01      	adds	r1, r0, #0
     454:	1c20      	adds	r0, r4, #0
     456:	3018      	adds	r0, #24
     458:	4b15      	ldr	r3, [pc, #84]	; (4b0 <_ZN7TwoWire9onServiceEv+0x7c>)
     45a:	4798      	blx	r3

			//Stop or Restart detected
			if(sercom->isStopDetectedWIRE() || sercom->isRestartDetectedWIRE())
     45c:	6920      	ldr	r0, [r4, #16]
     45e:	4b15      	ldr	r3, [pc, #84]	; (4b4 <_ZN7TwoWire9onServiceEv+0x80>)
     460:	4798      	blx	r3
     462:	2800      	cmp	r0, #0
     464:	d104      	bne.n	470 <_ZN7TwoWire9onServiceEv+0x3c>
     466:	6920      	ldr	r0, [r4, #16]
     468:	4b13      	ldr	r3, [pc, #76]	; (4b8 <_ZN7TwoWire9onServiceEv+0x84>)
     46a:	4798      	blx	r3
     46c:	2800      	cmp	r0, #0
     46e:	d008      	beq.n	482 <_ZN7TwoWire9onServiceEv+0x4e>
			{
				//Calling onReceiveCallback, if exists
				if(onReceiveCallback)
     470:	23b0      	movs	r3, #176	; 0xb0
     472:	58e5      	ldr	r5, [r4, r3]
     474:	2d00      	cmp	r5, #0
     476:	d004      	beq.n	482 <_ZN7TwoWire9onServiceEv+0x4e>
				{
					onReceiveCallback(available());
     478:	6823      	ldr	r3, [r4, #0]
     47a:	689b      	ldr	r3, [r3, #8]
     47c:	1c20      	adds	r0, r4, #0
     47e:	4798      	blx	r3
     480:	47a8      	blx	r5
				}
			}
		}

		//Address Match
		if(sercom->isAddressMatch())
     482:	6920      	ldr	r0, [r4, #16]
     484:	4b0d      	ldr	r3, [pc, #52]	; (4bc <_ZN7TwoWire9onServiceEv+0x88>)
     486:	4798      	blx	r3
     488:	2800      	cmp	r0, #0
     48a:	d009      	beq.n	4a0 <_ZN7TwoWire9onServiceEv+0x6c>
		{
			//Is a request ?
			if(sercom->isMasterReadOperationWIRE())
     48c:	6920      	ldr	r0, [r4, #16]
     48e:	4b0c      	ldr	r3, [pc, #48]	; (4c0 <_ZN7TwoWire9onServiceEv+0x8c>)
     490:	4798      	blx	r3
     492:	2800      	cmp	r0, #0
     494:	d004      	beq.n	4a0 <_ZN7TwoWire9onServiceEv+0x6c>
			{
				//Calling onRequestCallback, if exists
				if(onRequestCallback)
     496:	23ac      	movs	r3, #172	; 0xac
     498:	58e3      	ldr	r3, [r4, r3]
     49a:	2b00      	cmp	r3, #0
     49c:	d000      	beq.n	4a0 <_ZN7TwoWire9onServiceEv+0x6c>
				{
					onRequestCallback();
     49e:	4798      	blx	r3
				}
			}
		}
	}
}
     4a0:	bd38      	pop	{r3, r4, r5, pc}
     4a2:	46c0      	nop			; (mov r8, r8)
     4a4:	00000acd 	.word	0x00000acd
     4a8:	00000ae1 	.word	0x00000ae1
     4ac:	00000b1d 	.word	0x00000b1d
     4b0:	0000082d 	.word	0x0000082d
     4b4:	00000aed 	.word	0x00000aed
     4b8:	00000af9 	.word	0x00000af9
     4bc:	00000b05 	.word	0x00000b05
     4c0:	00000b11 	.word	0x00000b11

000004c4 <SERCOM3_Handler>:
}*/


TwoWire Wire(&sercom3);

void SERCOM3_Handler(void) {
     4c4:	b508      	push	{r3, lr}
	Wire.onService();
     4c6:	4802      	ldr	r0, [pc, #8]	; (4d0 <SERCOM3_Handler+0xc>)
     4c8:	4b02      	ldr	r3, [pc, #8]	; (4d4 <SERCOM3_Handler+0x10>)
     4ca:	4798      	blx	r3
}
     4cc:	bd08      	pop	{r3, pc}
     4ce:	46c0      	nop			; (mov r8, r8)
     4d0:	200005c4 	.word	0x200005c4
     4d4:	00000435 	.word	0x00000435

000004d8 <_GLOBAL__sub_I__ZN7TwoWireC2EP6SERCOM>:
     4d8:	b508      	push	{r3, lr}
	NVIC_SetPriority(WIRE_ISR_ID, 0);
	NVIC_EnableIRQ(WIRE_ISR_ID);
}*/


TwoWire Wire(&sercom3);
     4da:	4802      	ldr	r0, [pc, #8]	; (4e4 <_GLOBAL__sub_I__ZN7TwoWireC2EP6SERCOM+0xc>)
     4dc:	4902      	ldr	r1, [pc, #8]	; (4e8 <_GLOBAL__sub_I__ZN7TwoWireC2EP6SERCOM+0x10>)
     4de:	4b03      	ldr	r3, [pc, #12]	; (4ec <_GLOBAL__sub_I__ZN7TwoWireC2EP6SERCOM+0x14>)
     4e0:	4798      	blx	r3

void SERCOM3_Handler(void) {
	Wire.onService();
}
     4e2:	bd08      	pop	{r3, pc}
     4e4:	200005c4 	.word	0x200005c4
     4e8:	20000730 	.word	0x20000730
     4ec:	00000261 	.word	0x00000261

000004f0 <_GLOBAL__sub_I_g_APinDescription>:
SERCOM sercom3( SERCOM3 ) ;
SERCOM sercom4( SERCOM4 ) ;
SERCOM sercom5( SERCOM5 ) ;

Uart Serial( &sercom0, 0, 1 ) ;
Uart Serial5( &sercom5, 36, 35 ) ;
     4f0:	b570      	push	{r4, r5, r6, lr}
} ;

const void* g_apTCInstances[TCC_INST_NUM+TC_INST_NUM]={ TCC0, TCC1, TCC2, TC3, TC4, TC5 } ;

// Multi-serial objects instantiation
SERCOM sercom0( SERCOM0 ) ;
     4f2:	4e10      	ldr	r6, [pc, #64]	; (534 <_GLOBAL__sub_I_g_APinDescription+0x44>)
     4f4:	1c30      	adds	r0, r6, #0
     4f6:	4910      	ldr	r1, [pc, #64]	; (538 <_GLOBAL__sub_I_g_APinDescription+0x48>)
     4f8:	4c10      	ldr	r4, [pc, #64]	; (53c <_GLOBAL__sub_I_g_APinDescription+0x4c>)
     4fa:	47a0      	blx	r4
SERCOM sercom1( SERCOM1 ) ;
     4fc:	4810      	ldr	r0, [pc, #64]	; (540 <_GLOBAL__sub_I_g_APinDescription+0x50>)
     4fe:	4911      	ldr	r1, [pc, #68]	; (544 <_GLOBAL__sub_I_g_APinDescription+0x54>)
     500:	47a0      	blx	r4
SERCOM sercom2( SERCOM2 ) ;
     502:	4811      	ldr	r0, [pc, #68]	; (548 <_GLOBAL__sub_I_g_APinDescription+0x58>)
     504:	4911      	ldr	r1, [pc, #68]	; (54c <_GLOBAL__sub_I_g_APinDescription+0x5c>)
     506:	47a0      	blx	r4
SERCOM sercom3( SERCOM3 ) ;
     508:	4811      	ldr	r0, [pc, #68]	; (550 <_GLOBAL__sub_I_g_APinDescription+0x60>)
     50a:	4912      	ldr	r1, [pc, #72]	; (554 <_GLOBAL__sub_I_g_APinDescription+0x64>)
     50c:	47a0      	blx	r4
SERCOM sercom4( SERCOM4 ) ;
     50e:	4812      	ldr	r0, [pc, #72]	; (558 <_GLOBAL__sub_I_g_APinDescription+0x68>)
     510:	4912      	ldr	r1, [pc, #72]	; (55c <_GLOBAL__sub_I_g_APinDescription+0x6c>)
     512:	47a0      	blx	r4
SERCOM sercom5( SERCOM5 ) ;
     514:	4d12      	ldr	r5, [pc, #72]	; (560 <_GLOBAL__sub_I_g_APinDescription+0x70>)
     516:	1c28      	adds	r0, r5, #0
     518:	4912      	ldr	r1, [pc, #72]	; (564 <_GLOBAL__sub_I_g_APinDescription+0x74>)
     51a:	47a0      	blx	r4

Uart Serial( &sercom0, 0, 1 ) ;
     51c:	4812      	ldr	r0, [pc, #72]	; (568 <_GLOBAL__sub_I_g_APinDescription+0x78>)
     51e:	1c31      	adds	r1, r6, #0
     520:	2200      	movs	r2, #0
     522:	2301      	movs	r3, #1
     524:	4c11      	ldr	r4, [pc, #68]	; (56c <_GLOBAL__sub_I_g_APinDescription+0x7c>)
     526:	47a0      	blx	r4
Uart Serial5( &sercom5, 36, 35 ) ;
     528:	4811      	ldr	r0, [pc, #68]	; (570 <_GLOBAL__sub_I_g_APinDescription+0x80>)
     52a:	1c29      	adds	r1, r5, #0
     52c:	2224      	movs	r2, #36	; 0x24
     52e:	2323      	movs	r3, #35	; 0x23
     530:	47a0      	blx	r4
     532:	bd70      	pop	{r4, r5, r6, pc}
     534:	20000734 	.word	0x20000734
     538:	42000800 	.word	0x42000800
     53c:	000008a1 	.word	0x000008a1
     540:	20000738 	.word	0x20000738
     544:	42000c00 	.word	0x42000c00
     548:	2000073c 	.word	0x2000073c
     54c:	42001000 	.word	0x42001000
     550:	20000730 	.word	0x20000730
     554:	42001400 	.word	0x42001400
     558:	20000740 	.word	0x20000740
     55c:	42001800 	.word	0x42001800
     560:	20000744 	.word	0x20000744
     564:	42001c00 	.word	0x42001c00
     568:	20000678 	.word	0x20000678
     56c:	00000ffd 	.word	0x00000ffd
     570:	200006d4 	.word	0x200006d4

00000574 <delay>:
  // this is an optimization to turn a runtime division into two compile-time divisions and
  // a runtime multiplication and shift, saving a few cycles
}

void delay( uint32_t ms )
{
     574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     576:	1e04      	subs	r4, r0, #0
  if ( ms == 0 )
     578:	d008      	beq.n	58c <delay+0x18>
  {
    return ;
  }

  uint32_t start = _ulTickCount ;
     57a:	4b05      	ldr	r3, [pc, #20]	; (590 <delay+0x1c>)
     57c:	681f      	ldr	r7, [r3, #0]

  do
  {
    yield() ;
     57e:	4e05      	ldr	r6, [pc, #20]	; (594 <delay+0x20>)
  } while ( _ulTickCount - start < ms ) ;
     580:	1c1d      	adds	r5, r3, #0

  uint32_t start = _ulTickCount ;

  do
  {
    yield() ;
     582:	47b0      	blx	r6
  } while ( _ulTickCount - start < ms ) ;
     584:	682b      	ldr	r3, [r5, #0]
     586:	1bdb      	subs	r3, r3, r7
     588:	429c      	cmp	r4, r3
     58a:	d8fa      	bhi.n	582 <delay+0xe>
}
     58c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     58e:	46c0      	nop			; (mov r8, r8)
     590:	20000748 	.word	0x20000748
     594:	000005a9 	.word	0x000005a9

00000598 <SysTick_Handler>:

void SysTick_Handler( void )
{
  // Increment tick count each ms
  _ulTickCount++ ;
     598:	4b02      	ldr	r3, [pc, #8]	; (5a4 <SysTick_Handler+0xc>)
     59a:	681a      	ldr	r2, [r3, #0]
     59c:	3201      	adds	r2, #1
     59e:	601a      	str	r2, [r3, #0]
}
     5a0:	4770      	bx	lr
     5a2:	46c0      	nop			; (mov r8, r8)
     5a4:	20000748 	.word	0x20000748

000005a8 <yield>:
 * Its defined as a weak symbol and it can be redefined to implement a
 * real cooperative scheduler.
 */
static void __empty() {
	// Empty
}
     5a8:	4770      	bx	lr
     5aa:	46c0      	nop			; (mov r8, r8)

000005ac <_ZNK9IPAddress7printToER5Print>:
{
    return memcmp(addr, _address, sizeof(_address)) == 0;
}

size_t IPAddress::printTo(Print& p) const
{
     5ac:	b5f0      	push	{r4, r5, r6, r7, lr}
     5ae:	4657      	mov	r7, sl
     5b0:	464e      	mov	r6, r9
     5b2:	4645      	mov	r5, r8
     5b4:	b4e0      	push	{r5, r6, r7}
     5b6:	4680      	mov	r8, r0
     5b8:	1c0e      	adds	r6, r1, #0
    size_t n = 0;
    for (int i =0; i < 3; i++)
     5ba:	2400      	movs	r4, #0
    return memcmp(addr, _address, sizeof(_address)) == 0;
}

size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
     5bc:	2500      	movs	r5, #0
    for (int i =0; i < 3; i++)
    {
        n += p.print(_address[i], DEC);
     5be:	4a0f      	ldr	r2, [pc, #60]	; (5fc <_ZNK9IPAddress7printToER5Print+0x50>)
     5c0:	4692      	mov	sl, r2
        n += p.print('.');
     5c2:	4b0f      	ldr	r3, [pc, #60]	; (600 <_ZNK9IPAddress7printToER5Print+0x54>)
     5c4:	4699      	mov	r9, r3
     5c6:	4642      	mov	r2, r8
     5c8:	1913      	adds	r3, r2, r4
size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
    for (int i =0; i < 3; i++)
    {
        n += p.print(_address[i], DEC);
     5ca:	7919      	ldrb	r1, [r3, #4]
     5cc:	1c30      	adds	r0, r6, #0
     5ce:	220a      	movs	r2, #10
     5d0:	47d0      	blx	sl
     5d2:	1c07      	adds	r7, r0, #0
        n += p.print('.');
     5d4:	1c30      	adds	r0, r6, #0
     5d6:	212e      	movs	r1, #46	; 0x2e
     5d8:	47c8      	blx	r9
size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
    for (int i =0; i < 3; i++)
    {
        n += p.print(_address[i], DEC);
     5da:	19c7      	adds	r7, r0, r7
        n += p.print('.');
     5dc:	19ed      	adds	r5, r5, r7
}

size_t IPAddress::printTo(Print& p) const
{
    size_t n = 0;
    for (int i =0; i < 3; i++)
     5de:	3401      	adds	r4, #1
     5e0:	2c03      	cmp	r4, #3
     5e2:	d1f0      	bne.n	5c6 <_ZNK9IPAddress7printToER5Print+0x1a>
    {
        n += p.print(_address[i], DEC);
        n += p.print('.');
    }
    n += p.print(_address[3], DEC);
     5e4:	4643      	mov	r3, r8
     5e6:	79d9      	ldrb	r1, [r3, #7]
     5e8:	1c30      	adds	r0, r6, #0
     5ea:	220a      	movs	r2, #10
     5ec:	4b03      	ldr	r3, [pc, #12]	; (5fc <_ZNK9IPAddress7printToER5Print+0x50>)
     5ee:	4798      	blx	r3
     5f0:	1828      	adds	r0, r5, r0
    return n;
}
     5f2:	bc1c      	pop	{r2, r3, r4}
     5f4:	4690      	mov	r8, r2
     5f6:	4699      	mov	r9, r3
     5f8:	46a2      	mov	sl, r4
     5fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5fc:	00000805 	.word	0x00000805
     600:	000006d1 	.word	0x000006d1

00000604 <_ZN9IPAddressC1Ehhhh>:
IPAddress::IPAddress()
{
    memset(_address, 0, sizeof(_address));
}

IPAddress::IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet)
     604:	b530      	push	{r4, r5, lr}
     606:	ac03      	add	r4, sp, #12
     608:	7824      	ldrb	r4, [r4, #0]
     60a:	4d04      	ldr	r5, [pc, #16]	; (61c <_ZN9IPAddressC1Ehhhh+0x18>)
     60c:	3508      	adds	r5, #8
     60e:	6005      	str	r5, [r0, #0]
{
    _address[0] = first_octet;
     610:	7101      	strb	r1, [r0, #4]
    _address[1] = second_octet;
     612:	7142      	strb	r2, [r0, #5]
    _address[2] = third_octet;
     614:	7183      	strb	r3, [r0, #6]
    _address[3] = fourth_octet;
     616:	71c4      	strb	r4, [r0, #7]
}
     618:	bd30      	pop	{r4, r5, pc}
     61a:	46c0      	nop			; (mov r8, r8)
     61c:	00004ce8 	.word	0x00004ce8

00000620 <_GLOBAL__sub_I__ZN9IPAddressC2Ev>:
        n += p.print(_address[i], DEC);
        n += p.print('.');
    }
    n += p.print(_address[3], DEC);
    return n;
}
     620:	b510      	push	{r4, lr}
     622:	b082      	sub	sp, #8
    friend class Server;
    friend class DhcpClass;
    friend class DNSClient;
};

const IPAddress INADDR_NONE(0,0,0,0);
     624:	2300      	movs	r3, #0
     626:	9300      	str	r3, [sp, #0]
     628:	4803      	ldr	r0, [pc, #12]	; (638 <_GLOBAL__sub_I__ZN9IPAddressC2Ev+0x18>)
     62a:	2100      	movs	r1, #0
     62c:	2200      	movs	r2, #0
     62e:	4c03      	ldr	r4, [pc, #12]	; (63c <_GLOBAL__sub_I__ZN9IPAddressC2Ev+0x1c>)
     630:	47a0      	blx	r4
     632:	b002      	add	sp, #8
     634:	bd10      	pop	{r4, pc}
     636:	46c0      	nop			; (mov r8, r8)
     638:	2000074c 	.word	0x2000074c
     63c:	00000605 	.word	0x00000605

00000640 <main>:

/*
 * \brief Main entry point of Arduino application
 */
int main( void )
{
     640:	b538      	push	{r3, r4, r5, lr}
  init();
     642:	4b0a      	ldr	r3, [pc, #40]	; (66c <main+0x2c>)
     644:	4798      	blx	r3

  delay(1);
     646:	2001      	movs	r0, #1
     648:	4b09      	ldr	r3, [pc, #36]	; (670 <main+0x30>)
     64a:	4798      	blx	r3

#if defined(USBCON)
//  USBDevice.attach();
#endif

  setup();
     64c:	4b09      	ldr	r3, [pc, #36]	; (674 <main+0x34>)
     64e:	4798      	blx	r3

  for (;;)
  {
    loop();
     650:	4b09      	ldr	r3, [pc, #36]	; (678 <main+0x38>)
     652:	4798      	blx	r3
    if (serialEventRun) serialEventRun();
     654:	4b09      	ldr	r3, [pc, #36]	; (67c <main+0x3c>)
     656:	2b00      	cmp	r3, #0
     658:	d004      	beq.n	664 <main+0x24>
     65a:	1c1d      	adds	r5, r3, #0

  setup();

  for (;;)
  {
    loop();
     65c:	4c06      	ldr	r4, [pc, #24]	; (678 <main+0x38>)
    if (serialEventRun) serialEventRun();
     65e:	47a8      	blx	r5

  setup();

  for (;;)
  {
    loop();
     660:	47a0      	blx	r4
     662:	e7fc      	b.n	65e <main+0x1e>
     664:	4c04      	ldr	r4, [pc, #16]	; (678 <main+0x38>)
     666:	47a0      	blx	r4
     668:	e7fd      	b.n	666 <main+0x26>
     66a:	46c0      	nop			; (mov r8, r8)
     66c:	000011e9 	.word	0x000011e9
     670:	00000575 	.word	0x00000575
     674:	00001459 	.word	0x00001459
     678:	00001491 	.word	0x00001491
     67c:	00000000 	.word	0x00000000

00000680 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
     680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     682:	1c07      	adds	r7, r0, #0
  size_t n = 0;
  while (size--) {
     684:	2a00      	cmp	r2, #0
     686:	d00d      	beq.n	6a4 <_ZN5Print5writeEPKhj+0x24>
     688:	1c0d      	adds	r5, r1, #0
     68a:	1c14      	adds	r4, r2, #0
// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
     68c:	2600      	movs	r6, #0
  while (size--) {
    n += write(*buffer++);
     68e:	683b      	ldr	r3, [r7, #0]
     690:	7829      	ldrb	r1, [r5, #0]
     692:	681b      	ldr	r3, [r3, #0]
     694:	1c38      	adds	r0, r7, #0
     696:	4798      	blx	r3
     698:	1836      	adds	r6, r6, r0
     69a:	3501      	adds	r5, #1
     69c:	3c01      	subs	r4, #1

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
     69e:	2c00      	cmp	r4, #0
     6a0:	d1f5      	bne.n	68e <_ZN5Print5writeEPKhj+0xe>
     6a2:	e000      	b.n	6a6 <_ZN5Print5writeEPKhj+0x26>
// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
     6a4:	2600      	movs	r6, #0
  while (size--) {
    n += write(*buffer++);
  }
  return n;
}
     6a6:	1c30      	adds	r0, r6, #0
     6a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     6aa:	46c0      	nop			; (mov r8, r8)

000006ac <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
     6ac:	b538      	push	{r3, r4, r5, lr}
     6ae:	1c05      	adds	r5, r0, #0
     6b0:	1e0c      	subs	r4, r1, #0
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     6b2:	d009      	beq.n	6c8 <_ZN5Print5printEPKc+0x1c>
      return write((const uint8_t *)str, strlen(str));
     6b4:	1c08      	adds	r0, r1, #0
     6b6:	4b05      	ldr	r3, [pc, #20]	; (6cc <_ZN5Print5printEPKc+0x20>)
     6b8:	4798      	blx	r3
     6ba:	1c02      	adds	r2, r0, #0
     6bc:	682b      	ldr	r3, [r5, #0]
     6be:	685b      	ldr	r3, [r3, #4]
     6c0:	1c28      	adds	r0, r5, #0
     6c2:	1c21      	adds	r1, r4, #0
     6c4:	4798      	blx	r3
     6c6:	e000      	b.n	6ca <_ZN5Print5printEPKc+0x1e>
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     6c8:	2000      	movs	r0, #0
  return write(str);
}
     6ca:	bd38      	pop	{r3, r4, r5, pc}
     6cc:	00003251 	.word	0x00003251

000006d0 <_ZN5Print5printEc>:

size_t Print::print(char c)
{
     6d0:	b508      	push	{r3, lr}
  return write(c);
     6d2:	6803      	ldr	r3, [r0, #0]
     6d4:	681b      	ldr	r3, [r3, #0]
     6d6:	4798      	blx	r3
}
     6d8:	bd08      	pop	{r3, pc}
     6da:	46c0      	nop			; (mov r8, r8)

000006dc <_ZN5Print7printlnEv>:
{
  return x.printTo(*this);
}

size_t Print::println(void)
{
     6dc:	b570      	push	{r4, r5, r6, lr}
     6de:	1c05      	adds	r5, r0, #0
  size_t n = print('\r');
     6e0:	210d      	movs	r1, #13
     6e2:	4c04      	ldr	r4, [pc, #16]	; (6f4 <_ZN5Print7printlnEv+0x18>)
     6e4:	47a0      	blx	r4
     6e6:	1c06      	adds	r6, r0, #0
  n += print('\n');
     6e8:	1c28      	adds	r0, r5, #0
     6ea:	210a      	movs	r1, #10
     6ec:	47a0      	blx	r4
     6ee:	1980      	adds	r0, r0, r6
  return n;
}
     6f0:	bd70      	pop	{r4, r5, r6, pc}
     6f2:	46c0      	nop			; (mov r8, r8)
     6f4:	000006d1 	.word	0x000006d1

000006f8 <_ZN5Print7printlnEPKc>:
  n += println();
  return n;
}

size_t Print::println(const char c[])
{
     6f8:	b538      	push	{r3, r4, r5, lr}
     6fa:	1c04      	adds	r4, r0, #0
  size_t n = print(c);
     6fc:	4b03      	ldr	r3, [pc, #12]	; (70c <_ZN5Print7printlnEPKc+0x14>)
     6fe:	4798      	blx	r3
     700:	1c05      	adds	r5, r0, #0
  n += println();
     702:	1c20      	adds	r0, r4, #0
     704:	4b02      	ldr	r3, [pc, #8]	; (710 <_ZN5Print7printlnEPKc+0x18>)
     706:	4798      	blx	r3
     708:	1940      	adds	r0, r0, r5
  return n;
}
     70a:	bd38      	pop	{r3, r4, r5, pc}
     70c:	000006ad 	.word	0x000006ad
     710:	000006dd 	.word	0x000006dd

00000714 <_ZN5Print11printNumberEmh>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
     714:	b5f0      	push	{r4, r5, r6, r7, lr}
     716:	464f      	mov	r7, r9
     718:	4646      	mov	r6, r8
     71a:	b4c0      	push	{r6, r7}
     71c:	b08b      	sub	sp, #44	; 0x2c
     71e:	4681      	mov	r9, r0
     720:	1c0d      	adds	r5, r1, #0
     722:	1c17      	adds	r7, r2, #0
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
     724:	2200      	movs	r2, #0
     726:	ab09      	add	r3, sp, #36	; 0x24
     728:	701a      	strb	r2, [r3, #0]

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
     72a:	2f01      	cmp	r7, #1
     72c:	d800      	bhi.n	730 <_ZN5Print11printNumberEmh+0x1c>
     72e:	270a      	movs	r7, #10
     730:	466c      	mov	r4, sp
     732:	3423      	adds	r4, #35	; 0x23

  do {
    unsigned long m = n;
    n /= base;
     734:	4914      	ldr	r1, [pc, #80]	; (788 <_ZN5Print11printNumberEmh+0x74>)
     736:	4688      	mov	r8, r1
     738:	1c28      	adds	r0, r5, #0
     73a:	1c39      	adds	r1, r7, #0
     73c:	47c0      	blx	r8
    char c = m - base * n;
     73e:	1c03      	adds	r3, r0, #0
     740:	437b      	muls	r3, r7
     742:	1aed      	subs	r5, r5, r3
     744:	b2ed      	uxtb	r5, r5
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
     746:	1c26      	adds	r6, r4, #0
     748:	2d09      	cmp	r5, #9
     74a:	d802      	bhi.n	752 <_ZN5Print11printNumberEmh+0x3e>
     74c:	3530      	adds	r5, #48	; 0x30
     74e:	b2ed      	uxtb	r5, r5
     750:	e001      	b.n	756 <_ZN5Print11printNumberEmh+0x42>
     752:	3537      	adds	r5, #55	; 0x37
     754:	b2ed      	uxtb	r5, r5
     756:	7035      	strb	r5, [r6, #0]
     758:	3c01      	subs	r4, #1
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
     75a:	2800      	cmp	r0, #0
     75c:	d001      	beq.n	762 <_ZN5Print11printNumberEmh+0x4e>
    unsigned long m = n;
    n /= base;
     75e:	1c05      	adds	r5, r0, #0
     760:	e7ea      	b.n	738 <_ZN5Print11printNumberEmh+0x24>
     762:	2e00      	cmp	r6, #0
     764:	d00a      	beq.n	77c <_ZN5Print11printNumberEmh+0x68>
      return write((const uint8_t *)str, strlen(str));
     766:	1c30      	adds	r0, r6, #0
     768:	4b08      	ldr	r3, [pc, #32]	; (78c <_ZN5Print11printNumberEmh+0x78>)
     76a:	4798      	blx	r3
     76c:	1c02      	adds	r2, r0, #0
     76e:	4649      	mov	r1, r9
     770:	680b      	ldr	r3, [r1, #0]
     772:	685b      	ldr	r3, [r3, #4]
     774:	4648      	mov	r0, r9
     776:	1c31      	adds	r1, r6, #0
     778:	4798      	blx	r3
     77a:	e000      	b.n	77e <_ZN5Print11printNumberEmh+0x6a>
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
     77c:	2000      	movs	r0, #0
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
}
     77e:	b00b      	add	sp, #44	; 0x2c
     780:	bc0c      	pop	{r2, r3}
     782:	4690      	mov	r8, r2
     784:	4699      	mov	r9, r3
     786:	bdf0      	pop	{r4, r5, r6, r7, pc}
     788:	00001535 	.word	0x00001535
     78c:	00003251 	.word	0x00003251

00000790 <_ZN5Print5printEli>:
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
{
     790:	b570      	push	{r4, r5, r6, lr}
     792:	1c05      	adds	r5, r0, #0
     794:	1c0c      	adds	r4, r1, #0
  if (base == 0) {
     796:	2a00      	cmp	r2, #0
     798:	d104      	bne.n	7a4 <_ZN5Print5printEli+0x14>
    return write(n);
     79a:	6803      	ldr	r3, [r0, #0]
     79c:	b2c9      	uxtb	r1, r1
     79e:	681b      	ldr	r3, [r3, #0]
     7a0:	4798      	blx	r3
     7a2:	e015      	b.n	7d0 <_ZN5Print5printEli+0x40>
  } else if (base == 10) {
     7a4:	2a0a      	cmp	r2, #10
     7a6:	d110      	bne.n	7ca <_ZN5Print5printEli+0x3a>
    if (n < 0) {
     7a8:	2900      	cmp	r1, #0
     7aa:	da0a      	bge.n	7c2 <_ZN5Print5printEli+0x32>
      int t = print('-');
     7ac:	212d      	movs	r1, #45	; 0x2d
     7ae:	4b09      	ldr	r3, [pc, #36]	; (7d4 <_ZN5Print5printEli+0x44>)
     7b0:	4798      	blx	r3
     7b2:	1c06      	adds	r6, r0, #0
      n = -n;
     7b4:	4261      	negs	r1, r4
      return printNumber(n, 10) + t;
     7b6:	1c28      	adds	r0, r5, #0
     7b8:	220a      	movs	r2, #10
     7ba:	4b07      	ldr	r3, [pc, #28]	; (7d8 <_ZN5Print5printEli+0x48>)
     7bc:	4798      	blx	r3
     7be:	1980      	adds	r0, r0, r6
     7c0:	e006      	b.n	7d0 <_ZN5Print5printEli+0x40>
    }
    return printNumber(n, 10);
     7c2:	220a      	movs	r2, #10
     7c4:	4b04      	ldr	r3, [pc, #16]	; (7d8 <_ZN5Print5printEli+0x48>)
     7c6:	4798      	blx	r3
     7c8:	e002      	b.n	7d0 <_ZN5Print5printEli+0x40>
  } else {
    return printNumber(n, base);
     7ca:	b2d2      	uxtb	r2, r2
     7cc:	4b02      	ldr	r3, [pc, #8]	; (7d8 <_ZN5Print5printEli+0x48>)
     7ce:	4798      	blx	r3
  }
}
     7d0:	bd70      	pop	{r4, r5, r6, pc}
     7d2:	46c0      	nop			; (mov r8, r8)
     7d4:	000006d1 	.word	0x000006d1
     7d8:	00000715 	.word	0x00000715

000007dc <_ZN5Print5printEii>:
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
     7dc:	b508      	push	{r3, lr}
  return print((long) n, base);
     7de:	4b01      	ldr	r3, [pc, #4]	; (7e4 <_ZN5Print5printEii+0x8>)
     7e0:	4798      	blx	r3
}
     7e2:	bd08      	pop	{r3, pc}
     7e4:	00000791 	.word	0x00000791

000007e8 <_ZN5Print5printEmi>:
    return printNumber(n, base);
  }
}

size_t Print::print(unsigned long n, int base)
{
     7e8:	b508      	push	{r3, lr}
  if (base == 0) return write(n);
     7ea:	2a00      	cmp	r2, #0
     7ec:	d104      	bne.n	7f8 <_ZN5Print5printEmi+0x10>
     7ee:	6803      	ldr	r3, [r0, #0]
     7f0:	b2c9      	uxtb	r1, r1
     7f2:	681b      	ldr	r3, [r3, #0]
     7f4:	4798      	blx	r3
     7f6:	e002      	b.n	7fe <_ZN5Print5printEmi+0x16>
  else return printNumber(n, base);
     7f8:	b2d2      	uxtb	r2, r2
     7fa:	4b01      	ldr	r3, [pc, #4]	; (800 <_ZN5Print5printEmi+0x18>)
     7fc:	4798      	blx	r3
}
     7fe:	bd08      	pop	{r3, pc}
     800:	00000715 	.word	0x00000715

00000804 <_ZN5Print5printEhi>:
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
{
     804:	b508      	push	{r3, lr}
  return print((unsigned long) b, base);
     806:	4b01      	ldr	r3, [pc, #4]	; (80c <_ZN5Print5printEhi+0x8>)
     808:	4798      	blx	r3
}
     80a:	bd08      	pop	{r3, pc}
     80c:	000007e9 	.word	0x000007e9

00000810 <_ZN10RingBufferC1Ev>:
*/

#include "RingBuffer.h"
#include <string.h>

RingBuffer::RingBuffer( void )
     810:	b510      	push	{r4, lr}
     812:	1c04      	adds	r4, r0, #0
{
    memset( _aucBuffer, 0, SERIAL_BUFFER_SIZE ) ;
     814:	2100      	movs	r1, #0
     816:	2240      	movs	r2, #64	; 0x40
     818:	4b03      	ldr	r3, [pc, #12]	; (828 <_ZN10RingBufferC1Ev+0x18>)
     81a:	4798      	blx	r3
  }
}

void RingBuffer::clear()
{
	_iHead = 0;
     81c:	2300      	movs	r3, #0
     81e:	6423      	str	r3, [r4, #64]	; 0x40
	_iTail = 0;
     820:	6463      	str	r3, [r4, #68]	; 0x44

RingBuffer::RingBuffer( void )
{
    memset( _aucBuffer, 0, SERIAL_BUFFER_SIZE ) ;
    clear();
}
     822:	1c20      	adds	r0, r4, #0
     824:	bd10      	pop	{r4, pc}
     826:	46c0      	nop			; (mov r8, r8)
     828:	00002bfd 	.word	0x00002bfd

0000082c <_ZN10RingBuffer10store_charEh>:

void RingBuffer::store_char( uint8_t c )
{
     82c:	b510      	push	{r4, lr}
  int i = nextIndex(_iHead);
     82e:	6c02      	ldr	r2, [r0, #64]	; 0x40
	return _aucBuffer[_iTail];
}

int RingBuffer::nextIndex(int index)
{
	return (uint32_t)(index + 1) % SERIAL_BUFFER_SIZE;
     830:	1c53      	adds	r3, r2, #1
     832:	243f      	movs	r4, #63	; 0x3f
     834:	4023      	ands	r3, r4

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if ( i != _iTail )
     836:	6c44      	ldr	r4, [r0, #68]	; 0x44
     838:	429c      	cmp	r4, r3
     83a:	d001      	beq.n	840 <_ZN10RingBuffer10store_charEh+0x14>
  {
    _aucBuffer[_iHead] = c ;
     83c:	5481      	strb	r1, [r0, r2]
    _iHead = i ;
     83e:	6403      	str	r3, [r0, #64]	; 0x40
  }
}
     840:	bd10      	pop	{r4, pc}
     842:	46c0      	nop			; (mov r8, r8)

00000844 <_ZN10RingBuffer5clearEv>:

void RingBuffer::clear()
{
	_iHead = 0;
     844:	2300      	movs	r3, #0
     846:	6403      	str	r3, [r0, #64]	; 0x40
	_iTail = 0;
     848:	6443      	str	r3, [r0, #68]	; 0x44
}
     84a:	4770      	bx	lr

0000084c <_ZN10RingBuffer9read_charEv>:

int RingBuffer::read_char()
{
	if(_iTail == _iHead)
     84c:	6c43      	ldr	r3, [r0, #68]	; 0x44
     84e:	6c02      	ldr	r2, [r0, #64]	; 0x40
     850:	4293      	cmp	r3, r2
     852:	d006      	beq.n	862 <_ZN10RingBuffer9read_charEv+0x16>
		return -1;

	int value = _aucBuffer[_iTail];
     854:	5cc2      	ldrb	r2, [r0, r3]
	return _aucBuffer[_iTail];
}

int RingBuffer::nextIndex(int index)
{
	return (uint32_t)(index + 1) % SERIAL_BUFFER_SIZE;
     856:	3301      	adds	r3, #1
     858:	213f      	movs	r1, #63	; 0x3f
     85a:	400b      	ands	r3, r1
{
	if(_iTail == _iHead)
		return -1;

	int value = _aucBuffer[_iTail];
	_iTail = nextIndex(_iTail);
     85c:	6443      	str	r3, [r0, #68]	; 0x44

	return value;
     85e:	1c10      	adds	r0, r2, #0
     860:	e001      	b.n	866 <_ZN10RingBuffer9read_charEv+0x1a>
}

int RingBuffer::read_char()
{
	if(_iTail == _iHead)
		return -1;
     862:	2001      	movs	r0, #1
     864:	4240      	negs	r0, r0

	int value = _aucBuffer[_iTail];
	_iTail = nextIndex(_iTail);

	return value;
}
     866:	4770      	bx	lr

00000868 <_ZN10RingBuffer9availableEv>:

int RingBuffer::available()
{
	int delta = _iHead - _iTail;
     868:	6c02      	ldr	r2, [r0, #64]	; 0x40
     86a:	6c43      	ldr	r3, [r0, #68]	; 0x44
     86c:	1ad3      	subs	r3, r2, r3

	if(delta < 0)
		return SERIAL_BUFFER_SIZE + delta;
	else
		return delta;
     86e:	1e18      	subs	r0, r3, #0

int RingBuffer::available()
{
	int delta = _iHead - _iTail;

	if(delta < 0)
     870:	da00      	bge.n	874 <_ZN10RingBuffer9availableEv+0xc>
		return SERIAL_BUFFER_SIZE + delta;
     872:	3040      	adds	r0, #64	; 0x40
	else
		return delta;
}
     874:	4770      	bx	lr
     876:	46c0      	nop			; (mov r8, r8)

00000878 <_ZN10RingBuffer4peekEv>:

int RingBuffer::peek()
{
	if(_iTail == _iHead)
     878:	6c43      	ldr	r3, [r0, #68]	; 0x44
     87a:	6c02      	ldr	r2, [r0, #64]	; 0x40
     87c:	4293      	cmp	r3, r2
     87e:	d001      	beq.n	884 <_ZN10RingBuffer4peekEv+0xc>
		return -1;

	return _aucBuffer[_iTail];
     880:	5cc0      	ldrb	r0, [r0, r3]
     882:	e001      	b.n	888 <_ZN10RingBuffer4peekEv+0x10>
}

int RingBuffer::peek()
{
	if(_iTail == _iHead)
		return -1;
     884:	2001      	movs	r0, #1
     886:	4240      	negs	r0, r0

	return _aucBuffer[_iTail];
}
     888:	4770      	bx	lr
     88a:	46c0      	nop			; (mov r8, r8)

0000088c <_ZN10RingBuffer6isFullEv>:

int RingBuffer::nextIndex(int index)
{
	return (uint32_t)(index + 1) % SERIAL_BUFFER_SIZE;
     88c:	6c03      	ldr	r3, [r0, #64]	; 0x40
     88e:	3301      	adds	r3, #1
     890:	223f      	movs	r2, #63	; 0x3f
     892:	4013      	ands	r3, r2
}

bool RingBuffer::isFull()
{
	return (nextIndex(_iHead) == _iTail);
     894:	6c40      	ldr	r0, [r0, #68]	; 0x44
     896:	1ac0      	subs	r0, r0, r3
     898:	4243      	negs	r3, r0
     89a:	4158      	adcs	r0, r3
     89c:	b2c0      	uxtb	r0, r0
}
     89e:	4770      	bx	lr

000008a0 <_ZN6SERCOMC1EP6Sercom>:
#include "SERCOM.h"
#include "variant.h"

SERCOM::SERCOM(Sercom* s)
{
	sercom = s;
     8a0:	6001      	str	r1, [r0, #0]
}
     8a2:	4770      	bx	lr

000008a4 <_ZN6SERCOM9initFrameE18SercomUartCharSize15SercomDataOrder16SercomParityMode19SercomNumberStopBit>:
    // 65535 - 65535 * (sampleRateValue * baudrate / SystemCoreClock));
    sercom->USART.BAUD.reg = 65535.0f * ( 1.0f - (float)(sampleRateValue) * (float)(baudrate) / (float)(SystemCoreClock));
  }
}
void SERCOM::initFrame(SercomUartCharSize charSize, SercomDataOrder dataOrder, SercomParityMode parityMode, SercomNumberStopBit nbStopBits)
{
     8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8a6:	464f      	mov	r7, r9
     8a8:	4646      	mov	r6, r8
     8aa:	b4c0      	push	{r6, r7}
     8ac:	ac07      	add	r4, sp, #28
     8ae:	7826      	ldrb	r6, [r4, #0]
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;
     8b0:	6804      	ldr	r4, [r0, #0]
     8b2:	46a1      	mov	r9, r4
     8b4:	6827      	ldr	r7, [r4, #0]
  }
}
void SERCOM::initFrame(SercomUartCharSize charSize, SercomDataOrder dataOrder, SercomParityMode parityMode, SercomNumberStopBit nbStopBits)
{
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
     8b6:	1e9c      	subs	r4, r3, #2
     8b8:	1e65      	subs	r5, r4, #1
     8ba:	41ac      	sbcs	r4, r5
     8bc:	b2e4      	uxtb	r4, r4
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;
     8be:	0792      	lsls	r2, r2, #30
  }
}
void SERCOM::initFrame(SercomUartCharSize charSize, SercomDataOrder dataOrder, SercomParityMode parityMode, SercomNumberStopBit nbStopBits)
{
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
     8c0:	433a      	orrs	r2, r7
     8c2:	0627      	lsls	r7, r4, #24
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;
     8c4:	433a      	orrs	r2, r7
     8c6:	464d      	mov	r5, r9
     8c8:	602a      	str	r2, [r5, #0]

	//Setting the CTRLB register
	sercom->USART.CTRLB.reg |=	SERCOM_USART_CTRLB_CHSIZE(charSize) |
								nbStopBits << SERCOM_USART_CTRLB_SBMODE_Pos |
								(parityMode == SERCOM_NO_PARITY ? 0 : parityMode) << SERCOM_USART_CTRLB_PMODE_Pos; //If no parity use default value
     8ca:	6802      	ldr	r2, [r0, #0]
     8cc:	6850      	ldr	r0, [r2, #4]
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;

	//Setting the CTRLB register
	sercom->USART.CTRLB.reg |=	SERCOM_USART_CTRLB_CHSIZE(charSize) |
     8ce:	2507      	movs	r5, #7
     8d0:	4029      	ands	r1, r5
								nbStopBits << SERCOM_USART_CTRLB_SBMODE_Pos |
     8d2:	01b5      	lsls	r5, r6, #6
								(parityMode == SERCOM_NO_PARITY ? 0 : parityMode) << SERCOM_USART_CTRLB_PMODE_Pos; //If no parity use default value
     8d4:	2c00      	cmp	r4, #0
     8d6:	d001      	beq.n	8dc <_ZN6SERCOM9initFrameE18SercomUartCharSize15SercomDataOrder16SercomParityMode19SercomNumberStopBit+0x38>
     8d8:	035c      	lsls	r4, r3, #13
     8da:	e000      	b.n	8de <_ZN6SERCOM9initFrameE18SercomUartCharSize15SercomDataOrder16SercomParityMode19SercomNumberStopBit+0x3a>
     8dc:	2400      	movs	r4, #0
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_FORM( (parityMode == SERCOM_NO_PARITY ? 0 : 1) ) |
								dataOrder << SERCOM_USART_CTRLA_DORD_Pos;

	//Setting the CTRLB register
	sercom->USART.CTRLB.reg |=	SERCOM_USART_CTRLB_CHSIZE(charSize) |
     8de:	4329      	orrs	r1, r5
								nbStopBits << SERCOM_USART_CTRLB_SBMODE_Pos |
     8e0:	1c0b      	adds	r3, r1, #0
     8e2:	4303      	orrs	r3, r0
								(parityMode == SERCOM_NO_PARITY ? 0 : parityMode) << SERCOM_USART_CTRLB_PMODE_Pos; //If no parity use default value
     8e4:	4323      	orrs	r3, r4
     8e6:	6053      	str	r3, [r2, #4]
}
     8e8:	bc0c      	pop	{r2, r3}
     8ea:	4690      	mov	r8, r2
     8ec:	4699      	mov	r9, r3
     8ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

000008f0 <_ZN6SERCOM8initPadsE15SercomUartTXPad11SercomRXPad>:

void SERCOM::initPads(SercomUartTXPad txPad, SercomRXPad rxPad)
{
     8f0:	b530      	push	{r4, r5, lr}
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_TXPO(txPad) |
								SERCOM_USART_CTRLA_RXPO(rxPad);
     8f2:	6803      	ldr	r3, [r0, #0]
     8f4:	681c      	ldr	r4, [r3, #0]
     8f6:	0512      	lsls	r2, r2, #20
     8f8:	25c0      	movs	r5, #192	; 0xc0
     8fa:	03ad      	lsls	r5, r5, #14
     8fc:	402a      	ands	r2, r5
}

void SERCOM::initPads(SercomUartTXPad txPad, SercomRXPad rxPad)
{
	//Setting the CTRLA register
	sercom->USART.CTRLA.reg |=	SERCOM_USART_CTRLA_TXPO(txPad) |
     8fe:	4322      	orrs	r2, r4
     900:	0409      	lsls	r1, r1, #16
     902:	24c0      	movs	r4, #192	; 0xc0
     904:	02a4      	lsls	r4, r4, #10
     906:	4021      	ands	r1, r4
								SERCOM_USART_CTRLA_RXPO(rxPad);
     908:	4311      	orrs	r1, r2
     90a:	6019      	str	r1, [r3, #0]

  // Enable Transceiver and Receiver
  sercom->USART.CTRLB.reg |= SERCOM_USART_CTRLB_TXEN | SERCOM_USART_CTRLB_RXEN ;
     90c:	6803      	ldr	r3, [r0, #0]
     90e:	685a      	ldr	r2, [r3, #4]
     910:	4314      	orrs	r4, r2
     912:	605c      	str	r4, [r3, #4]
}
     914:	bd30      	pop	{r4, r5, pc}
     916:	46c0      	nop			; (mov r8, r8)

00000918 <_ZN6SERCOM9resetUARTEv>:

void SERCOM::resetUART()
{
  // Start the Software Reset
  sercom->USART.CTRLA.bit.SWRST = 1 ;
     918:	6803      	ldr	r3, [r0, #0]
     91a:	6819      	ldr	r1, [r3, #0]
     91c:	2201      	movs	r2, #1
     91e:	430a      	orrs	r2, r1
     920:	601a      	str	r2, [r3, #0]

  while ( sercom->USART.CTRLA.bit.SWRST || sercom->USART.SYNCBUSY.bit.SWRST )
     922:	6802      	ldr	r2, [r0, #0]
     924:	6813      	ldr	r3, [r2, #0]
     926:	07d9      	lsls	r1, r3, #31
     928:	d4fc      	bmi.n	924 <_ZN6SERCOM9resetUARTEv+0xc>
     92a:	69d3      	ldr	r3, [r2, #28]
     92c:	07d9      	lsls	r1, r3, #31
     92e:	d4f9      	bmi.n	924 <_ZN6SERCOM9resetUARTEv+0xc>
  {
    // Wait for both bits Software Reset from CTRLA and SYNCBUSY coming back to 0
  }
}
     930:	4770      	bx	lr
     932:	46c0      	nop			; (mov r8, r8)

00000934 <_ZN6SERCOM10enableUARTEv>:

void SERCOM::enableUART()
{
	//Setting  the enable bit to 1
	sercom->USART.CTRLA.bit.ENABLE = 0x1u;
     934:	6803      	ldr	r3, [r0, #0]
     936:	6819      	ldr	r1, [r3, #0]
     938:	2202      	movs	r2, #2
     93a:	430a      	orrs	r2, r1
     93c:	601a      	str	r2, [r3, #0]

	//Wait for then enable bit from SYNCBUSY is equal to 0;
	while(sercom->USART.SYNCBUSY.bit.ENABLE);
     93e:	6802      	ldr	r2, [r0, #0]
     940:	69d3      	ldr	r3, [r2, #28]
     942:	0799      	lsls	r1, r3, #30
     944:	d4fc      	bmi.n	940 <_ZN6SERCOM10enableUARTEv+0xc>
}
     946:	4770      	bx	lr

00000948 <_ZN6SERCOM9flushUARTEv>:

void SERCOM::flushUART()
{
	// Wait for transmission to complete
	while(sercom->USART.INTFLAG.bit.DRE != SERCOM_USART_INTFLAG_DRE);
     948:	6802      	ldr	r2, [r0, #0]
     94a:	6993      	ldr	r3, [r2, #24]
     94c:	07d9      	lsls	r1, r3, #31
     94e:	d5fc      	bpl.n	94a <_ZN6SERCOM9flushUARTEv+0x2>
}
     950:	4770      	bx	lr
     952:	46c0      	nop			; (mov r8, r8)

00000954 <_ZN6SERCOM15clearStatusUARTEv>:

void SERCOM::clearStatusUART()
{
	//Reset (with 0) the STATUS register
	sercom->USART.STATUS.reg = SERCOM_USART_STATUS_RESETVALUE;
     954:	6803      	ldr	r3, [r0, #0]
     956:	2200      	movs	r2, #0
     958:	835a      	strh	r2, [r3, #26]
}
     95a:	4770      	bx	lr

0000095c <_ZN6SERCOM17availableDataUARTEv>:

bool SERCOM::availableDataUART()
{
	//RXC : Receive Complete
	return sercom->USART.INTFLAG.bit.RXC;
     95c:	6803      	ldr	r3, [r0, #0]
     95e:	6998      	ldr	r0, [r3, #24]
     960:	0740      	lsls	r0, r0, #29
     962:	0fc0      	lsrs	r0, r0, #31
}
     964:	4770      	bx	lr
     966:	46c0      	nop			; (mov r8, r8)

00000968 <_ZN6SERCOM25isBufferOverflowErrorUARTEv>:

bool SERCOM::isBufferOverflowErrorUART()
{
	//BUFOVF : Buffer Overflow
	return sercom->USART.STATUS.bit.BUFOVF;
     968:	6803      	ldr	r3, [r0, #0]
     96a:	6998      	ldr	r0, [r3, #24]
     96c:	0340      	lsls	r0, r0, #13
     96e:	0fc0      	lsrs	r0, r0, #31
}
     970:	4770      	bx	lr
     972:	46c0      	nop			; (mov r8, r8)

00000974 <_ZN6SERCOM16isFrameErrorUARTEv>:

bool SERCOM::isFrameErrorUART()
{
	//FERR : Frame Error
	return sercom->USART.STATUS.bit.FERR;
     974:	6803      	ldr	r3, [r0, #0]
     976:	6998      	ldr	r0, [r3, #24]
     978:	0380      	lsls	r0, r0, #14
     97a:	0fc0      	lsrs	r0, r0, #31
}
     97c:	4770      	bx	lr
     97e:	46c0      	nop			; (mov r8, r8)

00000980 <_ZN6SERCOM17isParityErrorUARTEv>:

bool SERCOM::isParityErrorUART()
{
	//PERR : Parity Error
	return sercom->USART.STATUS.bit.PERR;
     980:	6803      	ldr	r3, [r0, #0]
     982:	6998      	ldr	r0, [r3, #24]
     984:	03c0      	lsls	r0, r0, #15
     986:	0fc0      	lsrs	r0, r0, #31
}
     988:	4770      	bx	lr
     98a:	46c0      	nop			; (mov r8, r8)

0000098c <_ZN6SERCOM12readDataUARTEv>:
	return sercom->USART.INTFLAG.bit.DRE;
}

uint8_t SERCOM::readDataUART()
{
	return sercom->USART.DATA.bit.DATA;
     98c:	6803      	ldr	r3, [r0, #0]
     98e:	6a98      	ldr	r0, [r3, #40]	; 0x28
     990:	b2c0      	uxtb	r0, r0
}
     992:	4770      	bx	lr

00000994 <_ZN6SERCOM13writeDataUARTEh>:

int SERCOM::writeDataUART(uint8_t data)
{
     994:	b538      	push	{r3, r4, r5, lr}
     996:	1c04      	adds	r4, r0, #0
     998:	1c0d      	adds	r5, r1, #0
	//Flush UART buffer
	flushUART();
     99a:	4b03      	ldr	r3, [pc, #12]	; (9a8 <_ZN6SERCOM13writeDataUARTEh+0x14>)
     99c:	4798      	blx	r3

	//Put data into DATA register
	sercom->USART.DATA.reg = (uint16_t)data;
     99e:	6823      	ldr	r3, [r4, #0]
     9a0:	851d      	strh	r5, [r3, #40]	; 0x28
	return 1;
}
     9a2:	2001      	movs	r0, #1
     9a4:	bd38      	pop	{r3, r4, r5, pc}
     9a6:	46c0      	nop			; (mov r8, r8)
     9a8:	00000949 	.word	0x00000949

000009ac <_ZN6SERCOM9resetWIREEv>:
void SERCOM::resetWIRE()
{
	//I2CM OR I2CS, no matter SWRST is the same bit.

	//Setting the Software bit to 1
	sercom->I2CM.CTRLA.bit.SWRST = 1;
     9ac:	6803      	ldr	r3, [r0, #0]
     9ae:	6819      	ldr	r1, [r3, #0]
     9b0:	2201      	movs	r2, #1
     9b2:	430a      	orrs	r2, r1
     9b4:	601a      	str	r2, [r3, #0]

	//Wait both bits Software Reset from CTRLA and SYNCBUSY are equal to 0
	while(sercom->I2CM.CTRLA.bit.SWRST || sercom->I2CM.SYNCBUSY.bit.SWRST);
     9b6:	6802      	ldr	r2, [r0, #0]
     9b8:	6813      	ldr	r3, [r2, #0]
     9ba:	07d9      	lsls	r1, r3, #31
     9bc:	d4fc      	bmi.n	9b8 <_ZN6SERCOM9resetWIREEv+0xc>
     9be:	69d3      	ldr	r3, [r2, #28]
     9c0:	07d9      	lsls	r1, r3, #31
     9c2:	d4f9      	bmi.n	9b8 <_ZN6SERCOM9resetWIREEv+0xc>
}
     9c4:	4770      	bx	lr
     9c6:	46c0      	nop			; (mov r8, r8)

000009c8 <_ZN6SERCOM10enableWIREEv>:
void SERCOM::enableWIRE()
{
  // I2C Master and Slave modes share the ENABLE bit function.

  // Enable the IC master mode
  sercom->I2CM.CTRLA.bit.ENABLE = 1 ;
     9c8:	6803      	ldr	r3, [r0, #0]
     9ca:	6819      	ldr	r1, [r3, #0]
     9cc:	2202      	movs	r2, #2
     9ce:	430a      	orrs	r2, r1
     9d0:	601a      	str	r2, [r3, #0]

  while ( sercom->I2CM.SYNCBUSY.bit.ENABLE != 0 )
     9d2:	6802      	ldr	r2, [r0, #0]
     9d4:	69d3      	ldr	r3, [r2, #28]
     9d6:	0799      	lsls	r1, r3, #30
     9d8:	d4fc      	bmi.n	9d4 <_ZN6SERCOM10enableWIREEv+0xc>
  {
    // Waiting the enable bit from SYNCBUSY is equal to 0;
  }

  // Setting bus idle mode
  sercom->I2CM.STATUS.bit.BUSSTATE = 1 ;
     9da:	8b53      	ldrh	r3, [r2, #26]
     9dc:	2130      	movs	r1, #48	; 0x30
     9de:	438b      	bics	r3, r1
     9e0:	2110      	movs	r1, #16
     9e2:	430b      	orrs	r3, r1
     9e4:	8353      	strh	r3, [r2, #26]

  while ( sercom->I2CM.SYNCBUSY.bit.SYSOP != 0 )
     9e6:	6802      	ldr	r2, [r0, #0]
     9e8:	69d3      	ldr	r3, [r2, #28]
     9ea:	0759      	lsls	r1, r3, #29
     9ec:	d4fc      	bmi.n	9e8 <_ZN6SERCOM10enableWIREEv+0x20>
  {
    // Wait the SYSOP bit from SYNCBUSY coming back to 0
  }
}
     9ee:	4770      	bx	lr

000009f0 <_ZN6SERCOM18prepareNackBitWIREEv>:
}

void SERCOM::prepareNackBitWIRE( void )
{
  // Send a NACK
  sercom->I2CM.CTRLB.bit.ACKACT = 1;
     9f0:	6803      	ldr	r3, [r0, #0]
     9f2:	6859      	ldr	r1, [r3, #4]
     9f4:	2280      	movs	r2, #128	; 0x80
     9f6:	02d2      	lsls	r2, r2, #11
     9f8:	430a      	orrs	r2, r1
     9fa:	605a      	str	r2, [r3, #4]
}
     9fc:	4770      	bx	lr
     9fe:	46c0      	nop			; (mov r8, r8)

00000a00 <_ZN6SERCOM17prepareAckBitWIREEv>:

void SERCOM::prepareAckBitWIRE( void )
{
  // Send an ACK
  sercom->I2CM.CTRLB.bit.ACKACT = 0;
     a00:	6803      	ldr	r3, [r0, #0]
     a02:	6859      	ldr	r1, [r3, #4]
     a04:	4a01      	ldr	r2, [pc, #4]	; (a0c <_ZN6SERCOM17prepareAckBitWIREEv+0xc>)
     a06:	400a      	ands	r2, r1
     a08:	605a      	str	r2, [r3, #4]
}
     a0a:	4770      	bx	lr
     a0c:	fffbffff 	.word	0xfffbffff

00000a10 <_ZN6SERCOM22prepareCommandBitsWireE23SercomMasterCommandWire>:

void SERCOM::prepareCommandBitsWire(SercomMasterCommandWire cmd)
{
     a10:	b510      	push	{r4, lr}
  sercom->I2CM.CTRLB.bit.CMD = cmd;
     a12:	6803      	ldr	r3, [r0, #0]
     a14:	2203      	movs	r2, #3
     a16:	4011      	ands	r1, r2
     a18:	040a      	lsls	r2, r1, #16
     a1a:	685c      	ldr	r4, [r3, #4]
     a1c:	4904      	ldr	r1, [pc, #16]	; (a30 <_ZN6SERCOM22prepareCommandBitsWireE23SercomMasterCommandWire+0x20>)
     a1e:	4021      	ands	r1, r4
     a20:	4311      	orrs	r1, r2
     a22:	6059      	str	r1, [r3, #4]

  while(sercom->I2CM.SYNCBUSY.bit.SYSOP)
     a24:	6802      	ldr	r2, [r0, #0]
     a26:	69d3      	ldr	r3, [r2, #28]
     a28:	0759      	lsls	r1, r3, #29
     a2a:	d4fc      	bmi.n	a26 <_ZN6SERCOM22prepareCommandBitsWireE23SercomMasterCommandWire+0x16>
  {
    // Waiting for synchronization
  }
}
     a2c:	bd10      	pop	{r4, pc}
     a2e:	46c0      	nop			; (mov r8, r8)
     a30:	fffcffff 	.word	0xfffcffff

00000a34 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag>:

bool SERCOM::startTransmissionWIRE(uint8_t address, SercomWireReadWriteFlag flag)
{
     a34:	b510      	push	{r4, lr}
  // 7-bits address + 1-bits R/W
  address = (address << 0x1ul) | flag;
     a36:	0049      	lsls	r1, r1, #1
     a38:	4311      	orrs	r1, r2
     a3a:	b2cc      	uxtb	r4, r1
	return sercom->I2CS.CTRLA.bit.MODE == I2C_SLAVE_OPERATION;
}

bool SERCOM::isBusIdleWIRE( void )
{
	return sercom->I2CM.STATUS.bit.BUSSTATE == WIRE_IDLE_STATE;
     a3c:	6801      	ldr	r1, [r0, #0]
     a3e:	698b      	ldr	r3, [r1, #24]
     a40:	029b      	lsls	r3, r3, #10
     a42:	0f9b      	lsrs	r3, r3, #30
{
  // 7-bits address + 1-bits R/W
  address = (address << 0x1ul) | flag;

  // Wait idle bus mode
  while ( !isBusIdleWIRE() );
     a44:	2b01      	cmp	r3, #1
     a46:	d1fa      	bne.n	a3e <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0xa>

  // Send start and address
  sercom->I2CM.ADDR.bit.ADDR = address;
     a48:	6a4b      	ldr	r3, [r1, #36]	; 0x24
     a4a:	0adb      	lsrs	r3, r3, #11
     a4c:	02db      	lsls	r3, r3, #11
     a4e:	4323      	orrs	r3, r4
     a50:	624b      	str	r3, [r1, #36]	; 0x24

  // Address Transmitted
  if ( flag == WIRE_WRITE_FLAG ) // Write mode
     a52:	2a00      	cmp	r2, #0
     a54:	d104      	bne.n	a60 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x2c>
  {
    while( !sercom->I2CM.INTFLAG.bit.MB )
     a56:	6802      	ldr	r2, [r0, #0]
     a58:	6993      	ldr	r3, [r2, #24]
     a5a:	07d9      	lsls	r1, r3, #31
     a5c:	d5fc      	bpl.n	a58 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x24>
     a5e:	e007      	b.n	a70 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x3c>
      // Wait transmission complete
    }
  }
  else  // Read mode
  {
    while( !sercom->I2CM.INTFLAG.bit.SB )
     a60:	6802      	ldr	r2, [r0, #0]
     a62:	6993      	ldr	r3, [r2, #24]
     a64:	0799      	lsls	r1, r3, #30
     a66:	d5fc      	bpl.n	a62 <_ZN6SERCOM21startTransmissionWIREEh23SercomWireReadWriteFlag+0x2e>
    {
      // Wait transmission complete
    }

    // Clean the 'Slave on Bus' flag, for further usage.
    sercom->I2CM.INTFLAG.bit.SB = 0x1ul;
     a68:	7e11      	ldrb	r1, [r2, #24]
     a6a:	2302      	movs	r3, #2
     a6c:	430b      	orrs	r3, r1
     a6e:	7613      	strb	r3, [r2, #24]
  }


  //ACK received (0: ACK, 1: NACK)
  if(sercom->I2CM.STATUS.bit.RXNACK)
     a70:	6803      	ldr	r3, [r0, #0]
     a72:	6998      	ldr	r0, [r3, #24]
     a74:	0340      	lsls	r0, r0, #13
     a76:	0fc0      	lsrs	r0, r0, #31
     a78:	2301      	movs	r3, #1
     a7a:	4058      	eors	r0, r3
  }
  else
  {
    return true;
  }
}
     a7c:	bd10      	pop	{r4, pc}
     a7e:	46c0      	nop			; (mov r8, r8)

00000a80 <_ZN6SERCOM18sendDataMasterWIREEh>:

bool SERCOM::sendDataMasterWIRE(uint8_t data)
{
	//Send data
	sercom->I2CM.DATA.bit.DATA = data;
     a80:	2328      	movs	r3, #40	; 0x28
     a82:	6802      	ldr	r2, [r0, #0]
     a84:	54d1      	strb	r1, [r2, r3]

	//Wait transmission successful
	while(!sercom->I2CM.INTFLAG.bit.MB);
     a86:	6802      	ldr	r2, [r0, #0]
     a88:	6993      	ldr	r3, [r2, #24]
     a8a:	07d9      	lsls	r1, r3, #31
     a8c:	d5fc      	bpl.n	a88 <_ZN6SERCOM18sendDataMasterWIREEh+0x8>

	//Problems on line? nack received?
	if(sercom->I2CM.STATUS.bit.RXNACK)
     a8e:	6990      	ldr	r0, [r2, #24]
     a90:	0340      	lsls	r0, r0, #13
     a92:	0fc0      	lsrs	r0, r0, #31
     a94:	2301      	movs	r3, #1
     a96:	4058      	eors	r0, r3
		return false;
	else
		return true;
}
     a98:	4770      	bx	lr
     a9a:	46c0      	nop			; (mov r8, r8)

00000a9c <_ZN6SERCOM17sendDataSlaveWIREEh>:

bool SERCOM::sendDataSlaveWIRE(uint8_t data)
{
	//Send data
	sercom->I2CS.DATA.bit.DATA = data;
     a9c:	2328      	movs	r3, #40	; 0x28
     a9e:	6802      	ldr	r2, [r0, #0]
     aa0:	54d1      	strb	r1, [r2, r3]

	//Wait data transmission successful
	while(!sercom->I2CS.INTFLAG.bit.DRDY);
     aa2:	6802      	ldr	r2, [r0, #0]
     aa4:	6993      	ldr	r3, [r2, #24]
     aa6:	0759      	lsls	r1, r3, #29
     aa8:	d5fc      	bpl.n	aa4 <_ZN6SERCOM17sendDataSlaveWIREEh+0x8>

	//Problems on line? nack received?
	if(sercom->I2CS.STATUS.bit.RXNACK)
     aaa:	6990      	ldr	r0, [r2, #24]
     aac:	0340      	lsls	r0, r0, #13
     aae:	0fc0      	lsrs	r0, r0, #31
     ab0:	2301      	movs	r3, #1
     ab2:	4058      	eors	r0, r3
		return false;
	else
		return true;
}
     ab4:	4770      	bx	lr
     ab6:	46c0      	nop			; (mov r8, r8)

00000ab8 <_ZN6SERCOM12isMasterWIREEv>:

bool SERCOM::isMasterWIRE( void )
{
	return sercom->I2CS.CTRLA.bit.MODE == I2C_MASTER_OPERATION;
     ab8:	6803      	ldr	r3, [r0, #0]
     aba:	6818      	ldr	r0, [r3, #0]
     abc:	06c0      	lsls	r0, r0, #27
     abe:	0f40      	lsrs	r0, r0, #29
     ac0:	3805      	subs	r0, #5
     ac2:	4243      	negs	r3, r0
     ac4:	4158      	adcs	r0, r3
     ac6:	b2c0      	uxtb	r0, r0
}
     ac8:	4770      	bx	lr
     aca:	46c0      	nop			; (mov r8, r8)

00000acc <_ZN6SERCOM11isSlaveWIREEv>:

bool SERCOM::isSlaveWIRE( void )
{
	return sercom->I2CS.CTRLA.bit.MODE == I2C_SLAVE_OPERATION;
     acc:	6803      	ldr	r3, [r0, #0]
     ace:	6818      	ldr	r0, [r3, #0]
     ad0:	06c0      	lsls	r0, r0, #27
     ad2:	0f40      	lsrs	r0, r0, #29
     ad4:	3804      	subs	r0, #4
     ad6:	4243      	negs	r3, r0
     ad8:	4158      	adcs	r0, r3
     ada:	b2c0      	uxtb	r0, r0
}
     adc:	4770      	bx	lr
     ade:	46c0      	nop			; (mov r8, r8)

00000ae0 <_ZN6SERCOM15isDataReadyWIREEv>:
	return sercom->I2CM.STATUS.bit.BUSSTATE == WIRE_IDLE_STATE;
}

bool SERCOM::isDataReadyWIRE( void )
{
	return sercom->I2CS.INTFLAG.bit.DRDY;
     ae0:	6803      	ldr	r3, [r0, #0]
     ae2:	6998      	ldr	r0, [r3, #24]
     ae4:	0740      	lsls	r0, r0, #29
     ae6:	0fc0      	lsrs	r0, r0, #31
}
     ae8:	4770      	bx	lr
     aea:	46c0      	nop			; (mov r8, r8)

00000aec <_ZN6SERCOM18isStopDetectedWIREEv>:

bool SERCOM::isStopDetectedWIRE( void )
{
	return sercom->I2CS.INTFLAG.bit.PREC;
     aec:	6803      	ldr	r3, [r0, #0]
     aee:	6998      	ldr	r0, [r3, #24]
     af0:	07c0      	lsls	r0, r0, #31
     af2:	0fc0      	lsrs	r0, r0, #31
     af4:	b2c0      	uxtb	r0, r0
}
     af6:	4770      	bx	lr

00000af8 <_ZN6SERCOM21isRestartDetectedWIREEv>:

bool SERCOM::isRestartDetectedWIRE( void )
{
	return sercom->I2CS.STATUS.bit.SR;
     af8:	6803      	ldr	r3, [r0, #0]
     afa:	6998      	ldr	r0, [r3, #24]
     afc:	02c0      	lsls	r0, r0, #11
     afe:	0fc0      	lsrs	r0, r0, #31
}
     b00:	4770      	bx	lr
     b02:	46c0      	nop			; (mov r8, r8)

00000b04 <_ZN6SERCOM14isAddressMatchEv>:

bool SERCOM::isAddressMatch( void )
{
	return sercom->I2CS.INTFLAG.bit.AMATCH;
     b04:	6803      	ldr	r3, [r0, #0]
     b06:	6998      	ldr	r0, [r3, #24]
     b08:	0780      	lsls	r0, r0, #30
     b0a:	0fc0      	lsrs	r0, r0, #31
}
     b0c:	4770      	bx	lr
     b0e:	46c0      	nop			; (mov r8, r8)

00000b10 <_ZN6SERCOM25isMasterReadOperationWIREEv>:

bool SERCOM::isMasterReadOperationWIRE( void )
{
  return sercom->I2CS.STATUS.bit.DIR;
     b10:	6803      	ldr	r3, [r0, #0]
     b12:	6998      	ldr	r0, [r3, #24]
     b14:	0300      	lsls	r0, r0, #12
     b16:	0fc0      	lsrs	r0, r0, #31
}
     b18:	4770      	bx	lr
     b1a:	46c0      	nop			; (mov r8, r8)

00000b1c <_ZN6SERCOM12readDataWIREEv>:
		return true;
}

bool SERCOM::isMasterWIRE( void )
{
	return sercom->I2CS.CTRLA.bit.MODE == I2C_MASTER_OPERATION;
     b1c:	6802      	ldr	r2, [r0, #0]
     b1e:	6813      	ldr	r3, [r2, #0]
     b20:	06db      	lsls	r3, r3, #27
     b22:	0f5b      	lsrs	r3, r3, #29
		return sercom->I2CS.INTFLAG.bit.DRDY;
}

uint8_t SERCOM::readDataWIRE( void )
{
  if(isMasterWIRE())
     b24:	2b05      	cmp	r3, #5
     b26:	d108      	bne.n	b3a <_ZN6SERCOM12readDataWIREEv+0x1e>
  {
    while( sercom->I2CM.INTFLAG.bit.SB == 0 || sercom->I2CM.STATUS.bit.CLKHOLD == 0 )
     b28:	6993      	ldr	r3, [r2, #24]
     b2a:	0799      	lsls	r1, r3, #30
     b2c:	d5fc      	bpl.n	b28 <_ZN6SERCOM12readDataWIREEv+0xc>
     b2e:	6993      	ldr	r3, [r2, #24]
     b30:	0219      	lsls	r1, r3, #8
     b32:	d5f9      	bpl.n	b28 <_ZN6SERCOM12readDataWIREEv+0xc>
    {
      // Waiting complete receive, Clock holding & synchronization finished
    }

    return sercom->I2CM.DATA.bit.DATA ;
     b34:	6a90      	ldr	r0, [r2, #40]	; 0x28
     b36:	b2c0      	uxtb	r0, r0
     b38:	e001      	b.n	b3e <_ZN6SERCOM12readDataWIREEv+0x22>
  }
  else
  {
    return sercom->I2CS.DATA.reg ;
     b3a:	6a90      	ldr	r0, [r2, #40]	; 0x28
     b3c:	b2c0      	uxtb	r0, r0
  }
}
     b3e:	4770      	bx	lr

00000b40 <_ZN6SERCOM13initClockNVICEv>:


void SERCOM::initClockNVIC( void )
{
     b40:	b530      	push	{r4, r5, lr}
	uint8_t clockId = 0;
	IRQn_Type IdNvic;

	if(sercom == SERCOM0)
     b42:	6803      	ldr	r3, [r0, #0]
     b44:	4924      	ldr	r1, [pc, #144]	; (bd8 <_ZN6SERCOM13initClockNVICEv+0x98>)
     b46:	428b      	cmp	r3, r1
     b48:	d010      	beq.n	b6c <_ZN6SERCOM13initClockNVICEv+0x2c>
	{
		clockId = GCM_SERCOM0_CORE;
		IdNvic = SERCOM0_IRQn;
	}
	else if(sercom == SERCOM1)
     b4a:	4924      	ldr	r1, [pc, #144]	; (bdc <_ZN6SERCOM13initClockNVICEv+0x9c>)
     b4c:	428b      	cmp	r3, r1
     b4e:	d010      	beq.n	b72 <_ZN6SERCOM13initClockNVICEv+0x32>
	{
		clockId = GCM_SERCOM1_CORE;
		IdNvic = SERCOM1_IRQn;
	}
	else if(sercom == SERCOM2)
     b50:	4923      	ldr	r1, [pc, #140]	; (be0 <_ZN6SERCOM13initClockNVICEv+0xa0>)
     b52:	428b      	cmp	r3, r1
     b54:	d010      	beq.n	b78 <_ZN6SERCOM13initClockNVICEv+0x38>
	{
		clockId = GCM_SERCOM2_CORE;
		IdNvic = SERCOM2_IRQn;
	}
	else if(sercom == SERCOM3)
     b56:	4923      	ldr	r1, [pc, #140]	; (be4 <_ZN6SERCOM13initClockNVICEv+0xa4>)
     b58:	428b      	cmp	r3, r1
     b5a:	d010      	beq.n	b7e <_ZN6SERCOM13initClockNVICEv+0x3e>
	{
		clockId = GCM_SERCOM3_CORE;
		IdNvic = SERCOM3_IRQn;
	}
	else if(sercom == SERCOM4)
     b5c:	4922      	ldr	r1, [pc, #136]	; (be8 <_ZN6SERCOM13initClockNVICEv+0xa8>)
     b5e:	428b      	cmp	r3, r1
     b60:	d010      	beq.n	b84 <_ZN6SERCOM13initClockNVICEv+0x44>
	{
		clockId = GCM_SERCOM4_CORE;
		IdNvic = SERCOM4_IRQn;
	}
	else if(sercom == SERCOM5)
     b62:	4922      	ldr	r1, [pc, #136]	; (bec <_ZN6SERCOM13initClockNVICEv+0xac>)
     b64:	428b      	cmp	r3, r1
     b66:	d010      	beq.n	b8a <_ZN6SERCOM13initClockNVICEv+0x4a>
}


void SERCOM::initClockNVIC( void )
{
	uint8_t clockId = 0;
     b68:	2500      	movs	r5, #0
     b6a:	e010      	b.n	b8e <_ZN6SERCOM13initClockNVICEv+0x4e>
	IRQn_Type IdNvic;

	if(sercom == SERCOM0)
	{
		clockId = GCM_SERCOM0_CORE;
		IdNvic = SERCOM0_IRQn;
     b6c:	2209      	movs	r2, #9
	uint8_t clockId = 0;
	IRQn_Type IdNvic;

	if(sercom == SERCOM0)
	{
		clockId = GCM_SERCOM0_CORE;
     b6e:	2514      	movs	r5, #20
     b70:	e00d      	b.n	b8e <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM0_IRQn;
	}
	else if(sercom == SERCOM1)
	{
		clockId = GCM_SERCOM1_CORE;
		IdNvic = SERCOM1_IRQn;
     b72:	220a      	movs	r2, #10
		clockId = GCM_SERCOM0_CORE;
		IdNvic = SERCOM0_IRQn;
	}
	else if(sercom == SERCOM1)
	{
		clockId = GCM_SERCOM1_CORE;
     b74:	2515      	movs	r5, #21
     b76:	e00a      	b.n	b8e <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM1_IRQn;
	}
	else if(sercom == SERCOM2)
	{
		clockId = GCM_SERCOM2_CORE;
		IdNvic = SERCOM2_IRQn;
     b78:	220b      	movs	r2, #11
		clockId = GCM_SERCOM1_CORE;
		IdNvic = SERCOM1_IRQn;
	}
	else if(sercom == SERCOM2)
	{
		clockId = GCM_SERCOM2_CORE;
     b7a:	2516      	movs	r5, #22
     b7c:	e007      	b.n	b8e <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM2_IRQn;
	}
	else if(sercom == SERCOM3)
	{
		clockId = GCM_SERCOM3_CORE;
		IdNvic = SERCOM3_IRQn;
     b7e:	220c      	movs	r2, #12
		clockId = GCM_SERCOM2_CORE;
		IdNvic = SERCOM2_IRQn;
	}
	else if(sercom == SERCOM3)
	{
		clockId = GCM_SERCOM3_CORE;
     b80:	2517      	movs	r5, #23
     b82:	e004      	b.n	b8e <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM3_IRQn;
	}
	else if(sercom == SERCOM4)
	{
		clockId = GCM_SERCOM4_CORE;
		IdNvic = SERCOM4_IRQn;
     b84:	220d      	movs	r2, #13
		clockId = GCM_SERCOM3_CORE;
		IdNvic = SERCOM3_IRQn;
	}
	else if(sercom == SERCOM4)
	{
		clockId = GCM_SERCOM4_CORE;
     b86:	2518      	movs	r5, #24
     b88:	e001      	b.n	b8e <_ZN6SERCOM13initClockNVICEv+0x4e>
		IdNvic = SERCOM4_IRQn;
	}
	else if(sercom == SERCOM5)
	{
		clockId = GCM_SERCOM5_CORE;
		IdNvic = SERCOM5_IRQn;
     b8a:	220e      	movs	r2, #14
		clockId = GCM_SERCOM4_CORE;
		IdNvic = SERCOM4_IRQn;
	}
	else if(sercom == SERCOM5)
	{
		clockId = GCM_SERCOM5_CORE;
     b8c:	2519      	movs	r5, #25

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     b8e:	b2d0      	uxtb	r0, r2
     b90:	211f      	movs	r1, #31
     b92:	4001      	ands	r1, r0
     b94:	2301      	movs	r3, #1
     b96:	408b      	lsls	r3, r1
     b98:	1c19      	adds	r1, r3, #0
     b9a:	4b15      	ldr	r3, [pc, #84]	; (bf0 <_ZN6SERCOM13initClockNVICEv+0xb0>)
     b9c:	6019      	str	r1, [r3, #0]
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
     b9e:	b252      	sxtb	r2, r2
     ba0:	0892      	lsrs	r2, r2, #2
     ba2:	0092      	lsls	r2, r2, #2
     ba4:	18d2      	adds	r2, r2, r3
     ba6:	23c0      	movs	r3, #192	; 0xc0
     ba8:	009b      	lsls	r3, r3, #2
     baa:	58d4      	ldr	r4, [r2, r3]
     bac:	2103      	movs	r1, #3
     bae:	4008      	ands	r0, r1
     bb0:	00c1      	lsls	r1, r0, #3
     bb2:	20ff      	movs	r0, #255	; 0xff
     bb4:	4088      	lsls	r0, r1
     bb6:	4384      	bics	r4, r0
     bb8:	1c20      	adds	r0, r4, #0
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
     bba:	24c0      	movs	r4, #192	; 0xc0
     bbc:	408c      	lsls	r4, r1
     bbe:	1c21      	adds	r1, r4, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
     bc0:	4301      	orrs	r1, r0
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
     bc2:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority (IdNvic, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority */

	//Setting clock
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( clockId ) | // Generic Clock 0 (SERCOMx)
						GCLK_CLKCTRL_GEN_GCLK0 | // Generic Clock Generator 0 is source
						GCLK_CLKCTRL_CLKEN ;
     bc4:	2380      	movs	r3, #128	; 0x80
     bc6:	01da      	lsls	r2, r3, #7
     bc8:	432a      	orrs	r2, r5
     bca:	4b0a      	ldr	r3, [pc, #40]	; (bf4 <_ZN6SERCOM13initClockNVICEv+0xb4>)
     bcc:	805a      	strh	r2, [r3, #2]

	while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     bce:	1c1a      	adds	r2, r3, #0
     bd0:	6813      	ldr	r3, [r2, #0]
     bd2:	0419      	lsls	r1, r3, #16
     bd4:	d4fc      	bmi.n	bd0 <_ZN6SERCOM13initClockNVICEv+0x90>
	{
		/* Wait for synchronization */
	}

}
     bd6:	bd30      	pop	{r4, r5, pc}
     bd8:	42000800 	.word	0x42000800
     bdc:	42000c00 	.word	0x42000c00
     be0:	42001000 	.word	0x42001000
     be4:	42001400 	.word	0x42001400
     be8:	42001800 	.word	0x42001800
     bec:	42001c00 	.word	0x42001c00
     bf0:	e000e100 	.word	0xe000e100
     bf4:	40000c00 	.word	0x40000c00

00000bf8 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem>:
/* 	=========================
 *	===== Sercom UART
 *	=========================
*/
void SERCOM::initUART(SercomUartMode mode, SercomUartSampleRate sampleRate, uint32_t baudrate)
{
     bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
     bfa:	4647      	mov	r7, r8
     bfc:	b480      	push	{r7}
     bfe:	1c04      	adds	r4, r0, #0
     c00:	1c0d      	adds	r5, r1, #0
     c02:	1c16      	adds	r6, r2, #0
     c04:	1c1f      	adds	r7, r3, #0
  resetUART();
     c06:	4a1c      	ldr	r2, [pc, #112]	; (c78 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x80>)
     c08:	4790      	blx	r2
  initClockNVIC();
     c0a:	1c20      	adds	r0, r4, #0
     c0c:	4a1b      	ldr	r2, [pc, #108]	; (c7c <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x84>)
     c0e:	4790      	blx	r2

  //Setting the CTRLA register
  sercom->USART.CTRLA.reg =	SERCOM_USART_CTRLA_MODE(mode) |
                SERCOM_USART_CTRLA_SAMPR(sampleRate);
     c10:	6822      	ldr	r2, [r4, #0]
{
  resetUART();
  initClockNVIC();

  //Setting the CTRLA register
  sercom->USART.CTRLA.reg =	SERCOM_USART_CTRLA_MODE(mode) |
     c12:	00ab      	lsls	r3, r5, #2
     c14:	211c      	movs	r1, #28
     c16:	400b      	ands	r3, r1
                SERCOM_USART_CTRLA_SAMPR(sampleRate);
     c18:	0771      	lsls	r1, r6, #29
     c1a:	0c09      	lsrs	r1, r1, #16
{
  resetUART();
  initClockNVIC();

  //Setting the CTRLA register
  sercom->USART.CTRLA.reg =	SERCOM_USART_CTRLA_MODE(mode) |
     c1c:	430b      	orrs	r3, r1
                SERCOM_USART_CTRLA_SAMPR(sampleRate);
     c1e:	6013      	str	r3, [r2, #0]

  //Setting the Interrupt register
  sercom->USART.INTENSET.reg =	SERCOM_USART_INTENSET_RXC |  //Received complete
                                SERCOM_USART_INTENSET_ERROR; //All others errors
     c20:	2284      	movs	r2, #132	; 0x84
     c22:	6823      	ldr	r3, [r4, #0]
     c24:	759a      	strb	r2, [r3, #22]

  if ( mode == UART_INT_CLOCK )
     c26:	2d01      	cmp	r5, #1
     c28:	d123      	bne.n	c72 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x7a>
  {
    uint16_t sampleRateValue ;

    if ( sampleRate == SAMPLE_RATE_x16 )
    {
      sampleRateValue = 16 ;
     c2a:	2010      	movs	r0, #16

  if ( mode == UART_INT_CLOCK )
  {
    uint16_t sampleRateValue ;

    if ( sampleRate == SAMPLE_RATE_x16 )
     c2c:	2e00      	cmp	r6, #0
     c2e:	d003      	beq.n	c38 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x40>
      {
        sampleRateValue = 8 ;
      }
      else
      {
        sampleRateValue = 3 ;
     c30:	2003      	movs	r0, #3
    {
      sampleRateValue = 16 ;
    }
    else
    {
      if ( sampleRate == SAMPLE_RATE_x8 )
     c32:	2e02      	cmp	r6, #2
     c34:	d100      	bne.n	c38 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x40>
      {
        sampleRateValue = 8 ;
     c36:	2008      	movs	r0, #8
    }

    // Asynchronous arithmetic mode
    // 65535 * ( 1 - sampleRateValue * baudrate / SystemCoreClock);
    // 65535 - 65535 * (sampleRateValue * baudrate / SystemCoreClock));
    sercom->USART.BAUD.reg = 65535.0f * ( 1.0f - (float)(sampleRateValue) * (float)(baudrate) / (float)(SystemCoreClock));
     c38:	6826      	ldr	r6, [r4, #0]
     c3a:	4c11      	ldr	r4, [pc, #68]	; (c80 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x88>)
     c3c:	47a0      	blx	r4
     c3e:	4680      	mov	r8, r0
     c40:	1c38      	adds	r0, r7, #0
     c42:	47a0      	blx	r4
     c44:	1c01      	adds	r1, r0, #0
     c46:	4d0f      	ldr	r5, [pc, #60]	; (c84 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x8c>)
     c48:	4640      	mov	r0, r8
     c4a:	47a8      	blx	r5
     c4c:	1c07      	adds	r7, r0, #0
     c4e:	4b0e      	ldr	r3, [pc, #56]	; (c88 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x90>)
     c50:	6818      	ldr	r0, [r3, #0]
     c52:	47a0      	blx	r4
     c54:	1c01      	adds	r1, r0, #0
     c56:	1c38      	adds	r0, r7, #0
     c58:	4b0c      	ldr	r3, [pc, #48]	; (c8c <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x94>)
     c5a:	4798      	blx	r3
     c5c:	1c01      	adds	r1, r0, #0
     c5e:	20fe      	movs	r0, #254	; 0xfe
     c60:	0580      	lsls	r0, r0, #22
     c62:	4b0b      	ldr	r3, [pc, #44]	; (c90 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x98>)
     c64:	4798      	blx	r3
     c66:	490b      	ldr	r1, [pc, #44]	; (c94 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0x9c>)
     c68:	47a8      	blx	r5
     c6a:	4b0b      	ldr	r3, [pc, #44]	; (c98 <_ZN6SERCOM8initUARTE14SercomUartMode20SercomUartSampleRatem+0xa0>)
     c6c:	4798      	blx	r3
     c6e:	b280      	uxth	r0, r0
     c70:	81b0      	strh	r0, [r6, #12]
  }
}
     c72:	bc04      	pop	{r2}
     c74:	4690      	mov	r8, r2
     c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c78:	00000919 	.word	0x00000919
     c7c:	00000b41 	.word	0x00000b41
     c80:	00001e95 	.word	0x00001e95
     c84:	00001911 	.word	0x00001911
     c88:	20000000 	.word	0x20000000
     c8c:	000016c5 	.word	0x000016c5
     c90:	00001b69 	.word	0x00001b69
     c94:	477fff00 	.word	0x477fff00
     c98:	00001695 	.word	0x00001695

00000c9c <_ZN6SERCOM14initMasterWIREEm>:
    // Wait the SYSOP bit from SYNCBUSY to come back to 0
  }
}

void SERCOM::initMasterWIRE( uint32_t baudrate )
{
     c9c:	b538      	push	{r3, r4, r5, lr}
     c9e:	1c04      	adds	r4, r0, #0
     ca0:	1c0d      	adds	r5, r1, #0
  // Initialize the peripheral clock and interruption
  initClockNVIC() ;
     ca2:	4b0b      	ldr	r3, [pc, #44]	; (cd0 <_ZN6SERCOM14initMasterWIREEm+0x34>)
     ca4:	4798      	blx	r3

  resetWIRE() ;
     ca6:	1c20      	adds	r0, r4, #0
     ca8:	4b0a      	ldr	r3, [pc, #40]	; (cd4 <_ZN6SERCOM14initMasterWIREEm+0x38>)
     caa:	4798      	blx	r3

  // Set master mode and enable SCL Clock Stretch mode (stretch after ACK bit)
  sercom->I2CM.CTRLA.reg =  SERCOM_I2CM_CTRLA_MODE( I2C_MASTER_OPERATION )/* |
                            SERCOM_I2CM_CTRLA_SCLSM*/ ;
     cac:	6823      	ldr	r3, [r4, #0]
     cae:	2214      	movs	r2, #20
     cb0:	601a      	str	r2, [r3, #0]

  // Enable all interrupts
//  sercom->I2CM.INTENSET.reg = SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB | SERCOM_I2CM_INTENSET_ERROR ;

  // Synchronous arithmetic baudrate
  sercom->I2CM.BAUD.bit.BAUD = SystemCoreClock / ( 2 * baudrate) - 1 ;
     cb2:	6824      	ldr	r4, [r4, #0]
     cb4:	0069      	lsls	r1, r5, #1
     cb6:	4b08      	ldr	r3, [pc, #32]	; (cd8 <_ZN6SERCOM14initMasterWIREEm+0x3c>)
     cb8:	6818      	ldr	r0, [r3, #0]
     cba:	4b08      	ldr	r3, [pc, #32]	; (cdc <_ZN6SERCOM14initMasterWIREEm+0x40>)
     cbc:	4798      	blx	r3
     cbe:	1e42      	subs	r2, r0, #1
     cc0:	23ff      	movs	r3, #255	; 0xff
     cc2:	401a      	ands	r2, r3
     cc4:	68e0      	ldr	r0, [r4, #12]
     cc6:	4398      	bics	r0, r3
     cc8:	4310      	orrs	r0, r2
     cca:	60e0      	str	r0, [r4, #12]
}
     ccc:	bd38      	pop	{r3, r4, r5, pc}
     cce:	46c0      	nop			; (mov r8, r8)
     cd0:	00000b41 	.word	0x00000b41
     cd4:	000009ad 	.word	0x000009ad
     cd8:	20000000 	.word	0x20000000
     cdc:	00001535 	.word	0x00001535

00000ce0 <NMI_Handler>:
void Dummy_Handler(void);

/* Cortex-M0+ core handlers */
#if defined DEBUG
void NMI_Handler( void )
{
     ce0:	e7fe      	b.n	ce0 <NMI_Handler>
     ce2:	46c0      	nop			; (mov r8, r8)

00000ce4 <HardFault_Handler>:
  {
  }
}

void HardFault_Handler( void )
{
     ce4:	e7fe      	b.n	ce4 <HardFault_Handler>
     ce6:	46c0      	nop			; (mov r8, r8)

00000ce8 <SVC_Handler>:
  {
  }
}

void SVC_Handler( void )
{
     ce8:	e7fe      	b.n	ce8 <SVC_Handler>
     cea:	46c0      	nop			; (mov r8, r8)

00000cec <PendSV_Handler>:
  {
  }
}

void PendSV_Handler( void )
{
     cec:	e7fe      	b.n	cec <PendSV_Handler>
     cee:	46c0      	nop			; (mov r8, r8)

00000cf0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler( void )
{
     cf0:	e7fe      	b.n	cf0 <Dummy_Handler>
     cf2:	46c0      	nop			; (mov r8, r8)

00000cf4 <SystemInit>:
#define GENERIC_CLOCK_MULTIPLEXER_DFLL48M (0u)

void SystemInit( void )
{
  /* Set 1 Flash Wait State for 48MHz, cf tables 20.9 and 35.27 in SAMD21 Datasheet */
  NVMCTRL->CTRLB.bit.RWS = NVMCTRL_CTRLB_RWS_HALF_Val ;
     cf4:	4b49      	ldr	r3, [pc, #292]	; (e1c <SystemInit+0x128>)
     cf6:	685a      	ldr	r2, [r3, #4]
     cf8:	211e      	movs	r1, #30
     cfa:	438a      	bics	r2, r1
     cfc:	2102      	movs	r1, #2
     cfe:	430a      	orrs	r2, r1
     d00:	605a      	str	r2, [r3, #4]

  /* Turn on the digital interface clock */
  PM->APBAMASK.reg |= PM_APBAMASK_GCLK ;
     d02:	4b47      	ldr	r3, [pc, #284]	; (e20 <SystemInit+0x12c>)
     d04:	6999      	ldr	r1, [r3, #24]
     d06:	2208      	movs	r2, #8
     d08:	430a      	orrs	r2, r1
     d0a:	619a      	str	r2, [r3, #24]

  /* ----------------------------------------------------------------------------------------------
   * 1) Enable XOSC32K clock (External on-board 32.768Hz oscillator)
   */
  SYSCTRL->XOSC32K.reg = SYSCTRL_XOSC32K_STARTUP( 0x6u ) | /* cf table 15.10 of product datasheet in chapter 15.8.6 */
     d0c:	4b45      	ldr	r3, [pc, #276]	; (e24 <SystemInit+0x130>)
     d0e:	4a46      	ldr	r2, [pc, #280]	; (e28 <SystemInit+0x134>)
     d10:	829a      	strh	r2, [r3, #20]
                         SYSCTRL_XOSC32K_XTALEN | SYSCTRL_XOSC32K_EN32K ;
  SYSCTRL->XOSC32K.bit.ENABLE = 1 ; /* separate call, as described in chapter 15.6.3 */
     d12:	8a99      	ldrh	r1, [r3, #20]
     d14:	2202      	movs	r2, #2
     d16:	430a      	orrs	r2, r1
     d18:	829a      	strh	r2, [r3, #20]

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_XOSC32KRDY) == 0 )
     d1a:	1c19      	adds	r1, r3, #0
     d1c:	2202      	movs	r2, #2
     d1e:	68cb      	ldr	r3, [r1, #12]
     d20:	421a      	tst	r2, r3
     d22:	d0fc      	beq.n	d1e <SystemInit+0x2a>

  /* Software reset the module to ensure it is re-initialized correctly */
  /* Note: Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete.
   * CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete, as described in chapter 13.8.1
   */
  GCLK->CTRL.reg = GCLK_CTRL_SWRST ;
     d24:	2201      	movs	r2, #1
     d26:	4b41      	ldr	r3, [pc, #260]	; (e2c <SystemInit+0x138>)
     d28:	701a      	strb	r2, [r3, #0]

  while ( (GCLK->CTRL.reg & GCLK_CTRL_SWRST) && (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) )
     d2a:	2101      	movs	r1, #1
     d2c:	681a      	ldr	r2, [r3, #0]
     d2e:	420a      	tst	r2, r1
     d30:	d002      	beq.n	d38 <SystemInit+0x44>
     d32:	681a      	ldr	r2, [r3, #0]
     d34:	0410      	lsls	r0, r2, #16
     d36:	d4f9      	bmi.n	d2c <SystemInit+0x38>
  }

  /* ----------------------------------------------------------------------------------------------
   * 2) Put XOSC32K as source of Generic Clock Generator 1
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) ; // Generic Clock Generator 1
     d38:	2201      	movs	r2, #1
     d3a:	4b3c      	ldr	r3, [pc, #240]	; (e2c <SystemInit+0x138>)
     d3c:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     d3e:	1c1a      	adds	r2, r3, #0
     d40:	6813      	ldr	r3, [r2, #0]
     d42:	0419      	lsls	r1, r3, #16
     d44:	d4fc      	bmi.n	d40 <SystemInit+0x4c>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 1 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) | // Generic Clock Generator 1
     d46:	4a3a      	ldr	r2, [pc, #232]	; (e30 <SystemInit+0x13c>)
     d48:	4b38      	ldr	r3, [pc, #224]	; (e2c <SystemInit+0x138>)
     d4a:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_XOSC32K | // Selected source is External 32KHz Oscillator
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     d4c:	1c1a      	adds	r2, r3, #0
     d4e:	6813      	ldr	r3, [r2, #0]
     d50:	0418      	lsls	r0, r3, #16
     d52:	d4fc      	bmi.n	d4e <SystemInit+0x5a>
  }

  /* ----------------------------------------------------------------------------------------------
   * 3) Put Generic Clock Generator 1 as source for Generic Clock Multiplexer 0 (DFLL48M reference)
   */
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( GENERIC_CLOCK_MULTIPLEXER_DFLL48M ) | // Generic Clock Multiplexer 0
     d54:	2282      	movs	r2, #130	; 0x82
     d56:	01d2      	lsls	r2, r2, #7
     d58:	4b34      	ldr	r3, [pc, #208]	; (e2c <SystemInit+0x138>)
     d5a:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK1 | // Generic Clock Generator 1 is source
                      GCLK_CLKCTRL_CLKEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     d5c:	1c1a      	adds	r2, r3, #0
     d5e:	6813      	ldr	r3, [r2, #0]
     d60:	0419      	lsls	r1, r3, #16
     d62:	d4fc      	bmi.n	d5e <SystemInit+0x6a>
   */

  /* DFLL Configuration in Closed Loop mode, cf product datasheet chapter 15.6.7.1 - Closed-Loop Operation */

  /* Remove the OnDemand mode, Bug http://avr32.icgroup.norway.atmel.com/bugzilla/show_bug.cgi?id=9905 */
  SYSCTRL->DFLLCTRL.bit.ONDEMAND = 0 ;
     d64:	4b2f      	ldr	r3, [pc, #188]	; (e24 <SystemInit+0x130>)
     d66:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
     d68:	2180      	movs	r1, #128	; 0x80
     d6a:	438a      	bics	r2, r1
     d6c:	849a      	strh	r2, [r3, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     d6e:	1c19      	adds	r1, r3, #0
     d70:	2210      	movs	r2, #16
     d72:	68cb      	ldr	r3, [r1, #12]
     d74:	421a      	tst	r2, r3
     d76:	d0fc      	beq.n	d72 <SystemInit+0x7e>
  {
    /* Wait for synchronization */
  }

  SYSCTRL->DFLLMUL.reg = SYSCTRL_DFLLMUL_CSTEP( 31 ) | // Coarse step is 31, half of the max value
     d78:	4a2e      	ldr	r2, [pc, #184]	; (e34 <SystemInit+0x140>)
     d7a:	4b2a      	ldr	r3, [pc, #168]	; (e24 <SystemInit+0x130>)
     d7c:	62da      	str	r2, [r3, #44]	; 0x2c
                         SYSCTRL_DFLLMUL_FSTEP( 511 ) | // Fine step is 511, half of the max value
                         SYSCTRL_DFLLMUL_MUL( (VARIANT_MCK/VARIANT_MAINOSC) ) ; // External 32KHz is the reference

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     d7e:	1c19      	adds	r1, r3, #0
     d80:	2210      	movs	r2, #16
     d82:	68cb      	ldr	r3, [r1, #12]
     d84:	421a      	tst	r2, r3
     d86:	d0fc      	beq.n	d82 <SystemInit+0x8e>
  {
    /* Wait for synchronization */
  }

  /* Write full configuration to DFLL control register */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_MODE | /* Enable the closed loop mode */
     d88:	4b26      	ldr	r3, [pc, #152]	; (e24 <SystemInit+0x130>)
     d8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
     d8c:	b292      	uxth	r2, r2
     d8e:	492a      	ldr	r1, [pc, #168]	; (e38 <SystemInit+0x144>)
     d90:	430a      	orrs	r2, r1
     d92:	849a      	strh	r2, [r3, #36]	; 0x24
                           SYSCTRL_DFLLCTRL_WAITLOCK |
                           SYSCTRL_DFLLCTRL_QLDIS ; /* Disable Quick lock */

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     d94:	1c19      	adds	r1, r3, #0
     d96:	2210      	movs	r2, #16
     d98:	68cb      	ldr	r3, [r1, #12]
     d9a:	421a      	tst	r2, r3
     d9c:	d0fc      	beq.n	d98 <SystemInit+0xa4>
  {
    /* Wait for synchronization */
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;
     d9e:	4b21      	ldr	r3, [pc, #132]	; (e24 <SystemInit+0x130>)
     da0:	6a59      	ldr	r1, [r3, #36]	; 0x24
     da2:	b289      	uxth	r1, r1
     da4:	2202      	movs	r2, #2
     da6:	430a      	orrs	r2, r1
     da8:	849a      	strh	r2, [r3, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     daa:	1c1a      	adds	r2, r3, #0
     dac:	2180      	movs	r1, #128	; 0x80
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
     dae:	2040      	movs	r0, #64	; 0x40
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     db0:	68d3      	ldr	r3, [r2, #12]
     db2:	4219      	tst	r1, r3
     db4:	d0fc      	beq.n	db0 <SystemInit+0xbc>
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
     db6:	68d3      	ldr	r3, [r2, #12]
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
     db8:	4218      	tst	r0, r3
     dba:	d0f9      	beq.n	db0 <SystemInit+0xbc>
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
  {
    /* Wait for locks flags */
  }

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
     dbc:	4919      	ldr	r1, [pc, #100]	; (e24 <SystemInit+0x130>)
     dbe:	2210      	movs	r2, #16
     dc0:	68cb      	ldr	r3, [r1, #12]
     dc2:	421a      	tst	r2, r3
     dc4:	d0fc      	beq.n	dc0 <SystemInit+0xcc>
  }

  /* ----------------------------------------------------------------------------------------------
   * 5) Switch Generic Clock Generator 0 to DFLL48M. CPU will run at 48MHz.
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_MAIN ) ; // Generic Clock Generator 0
     dc6:	2200      	movs	r2, #0
     dc8:	4b18      	ldr	r3, [pc, #96]	; (e2c <SystemInit+0x138>)
     dca:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     dcc:	1c1a      	adds	r2, r3, #0
     dce:	6813      	ldr	r3, [r2, #0]
     dd0:	0418      	lsls	r0, r3, #16
     dd2:	d4fc      	bmi.n	dce <SystemInit+0xda>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 0 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_MAIN ) | // Generic Clock Generator 0
     dd4:	4a19      	ldr	r2, [pc, #100]	; (e3c <SystemInit+0x148>)
     dd6:	4b15      	ldr	r3, [pc, #84]	; (e2c <SystemInit+0x138>)
     dd8:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_DFLL48M | // Selected source is DFLL 48MHz
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_IDC | // Set 50/50 duty cycle
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     dda:	1c1a      	adds	r2, r3, #0
     ddc:	6813      	ldr	r3, [r2, #0]
     dde:	0419      	lsls	r1, r3, #16
     de0:	d4fc      	bmi.n	ddc <SystemInit+0xe8>
  }

  /* ----------------------------------------------------------------------------------------------
   * 6) Modify PRESCaler value of OSC8M to have 8MHz
   */
  SYSCTRL->OSC8M.bit.PRESC = SYSCTRL_OSC8M_PRESC_0_Val ;
     de2:	4b10      	ldr	r3, [pc, #64]	; (e24 <SystemInit+0x130>)
     de4:	6a19      	ldr	r1, [r3, #32]
     de6:	4a16      	ldr	r2, [pc, #88]	; (e40 <SystemInit+0x14c>)
     de8:	400a      	ands	r2, r1
     dea:	621a      	str	r2, [r3, #32]
  SYSCTRL->OSC8M.bit.ONDEMAND = 0 ;
     dec:	6a1a      	ldr	r2, [r3, #32]
     dee:	2180      	movs	r1, #128	; 0x80
     df0:	438a      	bics	r2, r1
     df2:	621a      	str	r2, [r3, #32]

  /* ----------------------------------------------------------------------------------------------
   * 7) Put OSC8M as source for Generic Clock Generator 3
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) ; // Generic Clock Generator 3
     df4:	4b0d      	ldr	r3, [pc, #52]	; (e2c <SystemInit+0x138>)
     df6:	2203      	movs	r2, #3
     df8:	609a      	str	r2, [r3, #8]

  /* Write Generic Clock Generator 3 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) | // Generic Clock Generator 3
     dfa:	4a12      	ldr	r2, [pc, #72]	; (e44 <SystemInit+0x150>)
     dfc:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_OSC8M | // Selected source is RC OSC 8MHz (already enabled at reset)
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
     dfe:	1c1a      	adds	r2, r3, #0
     e00:	6813      	ldr	r3, [r2, #0]
     e02:	0418      	lsls	r0, r3, #16
     e04:	d4fc      	bmi.n	e00 <SystemInit+0x10c>

  /*
   * Now that all system clocks are configured, we can set CPU and APBx BUS clocks.
   * There values are normally the one present after Reset.
   */
  PM->CPUSEL.reg  = PM_CPUSEL_CPUDIV_DIV1 ;
     e06:	4b06      	ldr	r3, [pc, #24]	; (e20 <SystemInit+0x12c>)
     e08:	2200      	movs	r2, #0
     e0a:	721a      	strb	r2, [r3, #8]
  PM->APBASEL.reg = PM_APBASEL_APBADIV_DIV1_Val ;
     e0c:	725a      	strb	r2, [r3, #9]
  PM->APBBSEL.reg = PM_APBBSEL_APBBDIV_DIV1_Val ;
     e0e:	729a      	strb	r2, [r3, #10]
  PM->APBCSEL.reg = PM_APBCSEL_APBCDIV_DIV1_Val ;
     e10:	72da      	strb	r2, [r3, #11]

  SystemCoreClock=VARIANT_MCK ;
     e12:	4a0d      	ldr	r2, [pc, #52]	; (e48 <SystemInit+0x154>)
     e14:	4b0d      	ldr	r3, [pc, #52]	; (e4c <SystemInit+0x158>)
     e16:	601a      	str	r2, [r3, #0]
}
     e18:	4770      	bx	lr
     e1a:	46c0      	nop			; (mov r8, r8)
     e1c:	41004000 	.word	0x41004000
     e20:	40000400 	.word	0x40000400
     e24:	40000800 	.word	0x40000800
     e28:	0000060c 	.word	0x0000060c
     e2c:	40000c00 	.word	0x40000c00
     e30:	00010501 	.word	0x00010501
     e34:	7dff05b8 	.word	0x7dff05b8
     e38:	00000a04 	.word	0x00000a04
     e3c:	00030700 	.word	0x00030700
     e40:	fffffcff 	.word	0xfffffcff
     e44:	00010603 	.word	0x00010603
     e48:	02dc6c00 	.word	0x02dc6c00
     e4c:	20000000 	.word	0x20000000

00000e50 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler( void )
{
     e50:	b510      	push	{r4, lr}

  /* Initialize the initialized data section */
  pSrc = &__etext;
  pDest = &__data_start__;

  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
     e52:	4b1c      	ldr	r3, [pc, #112]	; (ec4 <Reset_Handler+0x74>)
     e54:	4a1c      	ldr	r2, [pc, #112]	; (ec8 <Reset_Handler+0x78>)
     e56:	429a      	cmp	r2, r3
     e58:	d028      	beq.n	eac <Reset_Handler+0x5c>
     e5a:	1c13      	adds	r3, r2, #0
     e5c:	4a1b      	ldr	r2, [pc, #108]	; (ecc <Reset_Handler+0x7c>)
     e5e:	429a      	cmp	r2, r3
     e60:	d024      	beq.n	eac <Reset_Handler+0x5c>
  {
    for (; pDest < &__data_end__ ; pDest++, pSrc++ )
     e62:	4b18      	ldr	r3, [pc, #96]	; (ec4 <Reset_Handler+0x74>)
     e64:	4a18      	ldr	r2, [pc, #96]	; (ec8 <Reset_Handler+0x78>)
     e66:	429a      	cmp	r2, r3
     e68:	d20f      	bcs.n	e8a <Reset_Handler+0x3a>
     e6a:	4b19      	ldr	r3, [pc, #100]	; (ed0 <Reset_Handler+0x80>)
     e6c:	4815      	ldr	r0, [pc, #84]	; (ec4 <Reset_Handler+0x74>)
     e6e:	3003      	adds	r0, #3
     e70:	1ac0      	subs	r0, r0, r3
     e72:	0880      	lsrs	r0, r0, #2
     e74:	3001      	adds	r0, #1
     e76:	0080      	lsls	r0, r0, #2
     e78:	2300      	movs	r3, #0
    {
      *pDest = *pSrc ;
     e7a:	1c11      	adds	r1, r2, #0
     e7c:	4a13      	ldr	r2, [pc, #76]	; (ecc <Reset_Handler+0x7c>)
     e7e:	58d4      	ldr	r4, [r2, r3]
     e80:	50cc      	str	r4, [r1, r3]
     e82:	3304      	adds	r3, #4
  pSrc = &__etext;
  pDest = &__data_start__;

  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
  {
    for (; pDest < &__data_end__ ; pDest++, pSrc++ )
     e84:	4283      	cmp	r3, r0
     e86:	d1fa      	bne.n	e7e <Reset_Handler+0x2e>
     e88:	e017      	b.n	eba <Reset_Handler+0x6a>
  }

  /* Clear the zero section */
  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
  {
    for ( pDest = &__bss_start__ ; pDest < &__bss_end__ ; pDest++ )
     e8a:	4b12      	ldr	r3, [pc, #72]	; (ed4 <Reset_Handler+0x84>)
     e8c:	4a12      	ldr	r2, [pc, #72]	; (ed8 <Reset_Handler+0x88>)
     e8e:	429a      	cmp	r2, r3
     e90:	d20c      	bcs.n	eac <Reset_Handler+0x5c>
     e92:	4b12      	ldr	r3, [pc, #72]	; (edc <Reset_Handler+0x8c>)
     e94:	490f      	ldr	r1, [pc, #60]	; (ed4 <Reset_Handler+0x84>)
     e96:	3103      	adds	r1, #3
     e98:	1ac9      	subs	r1, r1, r3
     e9a:	0889      	lsrs	r1, r1, #2
     e9c:	3101      	adds	r1, #1
     e9e:	0089      	lsls	r1, r1, #2
     ea0:	3b04      	subs	r3, #4
     ea2:	18c9      	adds	r1, r1, r3
    {
      *pDest = 0 ;
     ea4:	2200      	movs	r2, #0
     ea6:	c304      	stmia	r3!, {r2}
  }

  /* Clear the zero section */
  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
  {
    for ( pDest = &__bss_start__ ; pDest < &__bss_end__ ; pDest++ )
     ea8:	428b      	cmp	r3, r1
     eaa:	d1fc      	bne.n	ea6 <Reset_Handler+0x56>
      *pDest = 0 ;
    }
  }

  /* Initialize the C library */
  __libc_init_array();
     eac:	4b0c      	ldr	r3, [pc, #48]	; (ee0 <Reset_Handler+0x90>)
     eae:	4798      	blx	r3

  SystemInit() ;
     eb0:	4b0c      	ldr	r3, [pc, #48]	; (ee4 <Reset_Handler+0x94>)
     eb2:	4798      	blx	r3

  /* Branch to main function */
  main() ;
     eb4:	4b0c      	ldr	r3, [pc, #48]	; (ee8 <Reset_Handler+0x98>)
     eb6:	4798      	blx	r3
     eb8:	e7fe      	b.n	eb8 <Reset_Handler+0x68>
      *pDest = *pSrc ;
    }
  }

  /* Clear the zero section */
  if ( (&__data_start__ != &__data_end__) && (pSrc != pDest) )
     eba:	4b04      	ldr	r3, [pc, #16]	; (ecc <Reset_Handler+0x7c>)
     ebc:	4a02      	ldr	r2, [pc, #8]	; (ec8 <Reset_Handler+0x78>)
     ebe:	429a      	cmp	r2, r3
     ec0:	d1e3      	bne.n	e8a <Reset_Handler+0x3a>
     ec2:	e7f3      	b.n	eac <Reset_Handler+0x5c>
     ec4:	200005a4 	.word	0x200005a4
     ec8:	20000000 	.word	0x20000000
     ecc:	00004f0c 	.word	0x00004f0c
     ed0:	20000004 	.word	0x20000004
     ed4:	20000820 	.word	0x20000820
     ed8:	200005a4 	.word	0x200005a4
     edc:	200005a8 	.word	0x200005a8
     ee0:	00002501 	.word	0x00002501
     ee4:	00000cf5 	.word	0x00000cf5
     ee8:	00000641 	.word	0x00000641

00000eec <_sbrk>:
{
  static unsigned char *heap = NULL ;
  unsigned char *prev_heap ;
  int ramend = (int)&__ram_end__ ;

  if ( heap == NULL )
     eec:	4b0a      	ldr	r3, [pc, #40]	; (f18 <_sbrk+0x2c>)
     eee:	681b      	ldr	r3, [r3, #0]
     ef0:	2b00      	cmp	r3, #0
     ef2:	d102      	bne.n	efa <_sbrk+0xe>
  {
    heap = (unsigned char *)&__end__ ;
     ef4:	4a09      	ldr	r2, [pc, #36]	; (f1c <_sbrk+0x30>)
     ef6:	4b08      	ldr	r3, [pc, #32]	; (f18 <_sbrk+0x2c>)
     ef8:	601a      	str	r2, [r3, #0]
  }
  prev_heap = heap ;
     efa:	4b07      	ldr	r3, [pc, #28]	; (f18 <_sbrk+0x2c>)
     efc:	681b      	ldr	r3, [r3, #0]

  if ( ((int)prev_heap + incr) > ramend )
     efe:	181a      	adds	r2, r3, r0
     f00:	4907      	ldr	r1, [pc, #28]	; (f20 <_sbrk+0x34>)
     f02:	4291      	cmp	r1, r2
     f04:	db04      	blt.n	f10 <_sbrk+0x24>
  {
    return (caddr_t) -1 ;
  }

  heap += incr ;
     f06:	1c10      	adds	r0, r2, #0
     f08:	4a03      	ldr	r2, [pc, #12]	; (f18 <_sbrk+0x2c>)
     f0a:	6010      	str	r0, [r2, #0]

  return (caddr_t) prev_heap ;
     f0c:	1c18      	adds	r0, r3, #0
     f0e:	e001      	b.n	f14 <_sbrk+0x28>
  }
  prev_heap = heap ;

  if ( ((int)prev_heap + incr) > ramend )
  {
    return (caddr_t) -1 ;
     f10:	2001      	movs	r0, #1
     f12:	4240      	negs	r0, r0
  }

  heap += incr ;

  return (caddr_t) prev_heap ;
}
     f14:	4770      	bx	lr
     f16:	46c0      	nop			; (mov r8, r8)
     f18:	20000754 	.word	0x20000754
     f1c:	20000820 	.word	0x20000820
     f20:	20007fff 	.word	0x20007fff

00000f24 <_close>:
    return -1 ;
}

extern int _close( int file )
{
    return -1 ;
     f24:	2001      	movs	r0, #1
}
     f26:	4240      	negs	r0, r0
     f28:	4770      	bx	lr
     f2a:	46c0      	nop			; (mov r8, r8)

00000f2c <_fstat>:

extern int _fstat( int file, struct stat *st )
{
    st->st_mode = S_IFCHR ;
     f2c:	2380      	movs	r3, #128	; 0x80
     f2e:	019b      	lsls	r3, r3, #6
     f30:	604b      	str	r3, [r1, #4]

    return 0 ;
}
     f32:	2000      	movs	r0, #0
     f34:	4770      	bx	lr
     f36:	46c0      	nop			; (mov r8, r8)

00000f38 <_isatty>:

extern int _isatty( int file )
{
    return 1 ;
}
     f38:	2001      	movs	r0, #1
     f3a:	4770      	bx	lr

00000f3c <_lseek>:

extern int _lseek( int file, int ptr, int dir )
{
    return 0 ;
}
     f3c:	2000      	movs	r0, #0
     f3e:	4770      	bx	lr

00000f40 <_read>:

extern int _read(int file, char *ptr, int len)
{
    return 0 ;
}
     f40:	2000      	movs	r0, #0
     f42:	4770      	bx	lr

00000f44 <_write>:
// todo
extern int _write( int file, char *ptr, int len )
{
  int iIndex=0 ;

  switch ( file )
     f44:	2801      	cmp	r0, #1
     f46:	d106      	bne.n	f56 <_write+0x12>
  {
    case 1 /*STDOUT_FILENO*/:
      for ( ; len >= 0 ; len--, ptr++, iIndex++ )
     f48:	2a00      	cmp	r2, #0
     f4a:	db0a      	blt.n	f62 <_write+0x1e>
     f4c:	1c13      	adds	r3, r2, #0
     f4e:	3b01      	subs	r3, #1
     f50:	d2fd      	bcs.n	f4e <_write+0xa>
     f52:	1c50      	adds	r0, r2, #1
     f54:	e006      	b.n	f64 <_write+0x20>
//        UART->UART_THR = *ptr;
      }
    break;

    default:
      errno = EBADF ;
     f56:	2209      	movs	r2, #9
     f58:	4b03      	ldr	r3, [pc, #12]	; (f68 <_write+0x24>)
     f5a:	601a      	str	r2, [r3, #0]
      iIndex = -1 ;
     f5c:	2001      	movs	r0, #1
     f5e:	4240      	negs	r0, r0
    break;
     f60:	e000      	b.n	f64 <_write+0x20>
  int iIndex=0 ;

  switch ( file )
  {
    case 1 /*STDOUT_FILENO*/:
      for ( ; len >= 0 ; len--, ptr++, iIndex++ )
     f62:	2000      	movs	r0, #0
      iIndex = -1 ;
    break;
  }

  return iIndex ;
}
     f64:	4770      	bx	lr
     f66:	46c0      	nop			; (mov r8, r8)
     f68:	2000081c 	.word	0x2000081c

00000f6c <_exit>:

extern void _exit( int status )
{
     f6c:	b508      	push	{r3, lr}
     f6e:	1c01      	adds	r1, r0, #0
    printf( "Exiting with status %d.\n", status ) ;
     f70:	4801      	ldr	r0, [pc, #4]	; (f78 <_exit+0xc>)
     f72:	4b02      	ldr	r3, [pc, #8]	; (f7c <_exit+0x10>)
     f74:	4798      	blx	r3
     f76:	e7fe      	b.n	f76 <_exit+0xa>
     f78:	00004cf8 	.word	0x00004cf8
     f7c:	00002cf1 	.word	0x00002cf1

00000f80 <_kill>:
}

extern void _kill( int pid, int sig )
{
    return ;
}
     f80:	4770      	bx	lr
     f82:	46c0      	nop			; (mov r8, r8)

00000f84 <_getpid>:

extern int _getpid ( void )
{
    return -1 ;
     f84:	2001      	movs	r0, #1
}
     f86:	4240      	negs	r0, r0
     f88:	4770      	bx	lr
     f8a:	46c0      	nop			; (mov r8, r8)

00000f8c <_ZN4UartcvbEv>:
		size_t write(const uint8_t data);
		size_t write(const char * data);

		void IrqHandler();

		operator bool() { return true; }
     f8c:	2001      	movs	r0, #1
     f8e:	4770      	bx	lr

00000f90 <_ZN4Uart3endEv>:
	
	sercom->enableUART();
}

void Uart::end()
{
     f90:	b510      	push	{r4, lr}
     f92:	1c04      	adds	r4, r0, #0
	sercom->resetUART();
     f94:	6900      	ldr	r0, [r0, #16]
     f96:	4b03      	ldr	r3, [pc, #12]	; (fa4 <_ZN4Uart3endEv+0x14>)
     f98:	4798      	blx	r3
	rxBuffer.clear();
     f9a:	1c20      	adds	r0, r4, #0
     f9c:	3014      	adds	r0, #20
     f9e:	4b02      	ldr	r3, [pc, #8]	; (fa8 <_ZN4Uart3endEv+0x18>)
     fa0:	4798      	blx	r3
}
     fa2:	bd10      	pop	{r4, pc}
     fa4:	00000919 	.word	0x00000919
     fa8:	00000845 	.word	0x00000845

00000fac <_ZN4Uart5flushEv>:

void Uart::flush()
{
     fac:	b508      	push	{r3, lr}
	sercom->flushUART();
     fae:	6900      	ldr	r0, [r0, #16]
     fb0:	4b01      	ldr	r3, [pc, #4]	; (fb8 <_ZN4Uart5flushEv+0xc>)
     fb2:	4798      	blx	r3
}
     fb4:	bd08      	pop	{r3, pc}
     fb6:	46c0      	nop			; (mov r8, r8)
     fb8:	00000949 	.word	0x00000949

00000fbc <_ZN4Uart9availableEv>:
		sercom->clearStatusUART();
	}
}

int Uart::available()
{
     fbc:	b508      	push	{r3, lr}
	return rxBuffer.available();
     fbe:	3014      	adds	r0, #20
     fc0:	4b01      	ldr	r3, [pc, #4]	; (fc8 <_ZN4Uart9availableEv+0xc>)
     fc2:	4798      	blx	r3
}
     fc4:	bd08      	pop	{r3, pc}
     fc6:	46c0      	nop			; (mov r8, r8)
     fc8:	00000869 	.word	0x00000869

00000fcc <_ZN4Uart4peekEv>:

int Uart::peek()
{
     fcc:	b508      	push	{r3, lr}
	return rxBuffer.peek();
     fce:	3014      	adds	r0, #20
     fd0:	4b01      	ldr	r3, [pc, #4]	; (fd8 <_ZN4Uart4peekEv+0xc>)
     fd2:	4798      	blx	r3
}
     fd4:	bd08      	pop	{r3, pc}
     fd6:	46c0      	nop			; (mov r8, r8)
     fd8:	00000879 	.word	0x00000879

00000fdc <_ZN4Uart4readEv>:

int Uart::read()
{
     fdc:	b508      	push	{r3, lr}
	return rxBuffer.read_char();
     fde:	3014      	adds	r0, #20
     fe0:	4b01      	ldr	r3, [pc, #4]	; (fe8 <_ZN4Uart4readEv+0xc>)
     fe2:	4798      	blx	r3
}
     fe4:	bd08      	pop	{r3, pc}
     fe6:	46c0      	nop			; (mov r8, r8)
     fe8:	0000084d 	.word	0x0000084d

00000fec <_ZN4Uart5writeEh>:

size_t Uart::write(const uint8_t data)
{
     fec:	b508      	push	{r3, lr}
	sercom->writeDataUART(data);
     fee:	6900      	ldr	r0, [r0, #16]
     ff0:	4b01      	ldr	r3, [pc, #4]	; (ff8 <_ZN4Uart5writeEh+0xc>)
     ff2:	4798      	blx	r3
	return 1;
}
     ff4:	2001      	movs	r0, #1
     ff6:	bd08      	pop	{r3, pc}
     ff8:	00000995 	.word	0x00000995

00000ffc <_ZN4UartC1EP6SERCOMhh>:
#include "Uart.h"
#include "WVariant.h"
#include "wiring_digital.h"

Uart::Uart(SERCOM *s, uint8_t pinRX, uint8_t pinTX)
     ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ffe:	1c04      	adds	r4, r0, #0
    1000:	1c0f      	adds	r7, r1, #0
    1002:	1c16      	adds	r6, r2, #0
    1004:	1c1d      	adds	r5, r3, #0
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    1006:	2300      	movs	r3, #0
    1008:	6043      	str	r3, [r0, #4]
    100a:	23fa      	movs	r3, #250	; 0xfa
    100c:	009b      	lsls	r3, r3, #2
    100e:	6083      	str	r3, [r0, #8]
    1010:	4b0d      	ldr	r3, [pc, #52]	; (1048 <_ZN4UartC1EP6SERCOMhh+0x4c>)
    1012:	3308      	adds	r3, #8
    1014:	6003      	str	r3, [r0, #0]
    1016:	3014      	adds	r0, #20
    1018:	4b0c      	ldr	r3, [pc, #48]	; (104c <_ZN4UartC1EP6SERCOMhh+0x50>)
    101a:	4798      	blx	r3
{
	sercom = s;
    101c:	6127      	str	r7, [r4, #16]
	pinPeripheral(pinRX, g_APinDescription[pinRX].ulPinType);
    101e:	4f0c      	ldr	r7, [pc, #48]	; (1050 <_ZN4UartC1EP6SERCOMhh+0x54>)
    1020:	0073      	lsls	r3, r6, #1
    1022:	199b      	adds	r3, r3, r6
    1024:	00db      	lsls	r3, r3, #3
    1026:	18fb      	adds	r3, r7, r3
    1028:	2108      	movs	r1, #8
    102a:	5659      	ldrsb	r1, [r3, r1]
    102c:	1c30      	adds	r0, r6, #0
    102e:	4e09      	ldr	r6, [pc, #36]	; (1054 <_ZN4UartC1EP6SERCOMhh+0x58>)
    1030:	47b0      	blx	r6
	pinPeripheral(pinTX, g_APinDescription[pinTX].ulPinType);
    1032:	006b      	lsls	r3, r5, #1
    1034:	195b      	adds	r3, r3, r5
    1036:	00db      	lsls	r3, r3, #3
    1038:	18ff      	adds	r7, r7, r3
    103a:	2108      	movs	r1, #8
    103c:	5679      	ldrsb	r1, [r7, r1]
    103e:	1c28      	adds	r0, r5, #0
    1040:	47b0      	blx	r6
}
    1042:	1c20      	adds	r0, r4, #0
    1044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1046:	46c0      	nop			; (mov r8, r8)
    1048:	00004d18 	.word	0x00004d18
    104c:	00000811 	.word	0x00000811
    1050:	00004868 	.word	0x00004868
    1054:	00001361 	.word	0x00001361

00001058 <_ZN4Uart10IrqHandlerEv>:
{
	sercom->flushUART();
}

void Uart::IrqHandler()
{
    1058:	b510      	push	{r4, lr}
    105a:	1c04      	adds	r4, r0, #0
	if(sercom->availableDataUART())
    105c:	6900      	ldr	r0, [r0, #16]
    105e:	4b0f      	ldr	r3, [pc, #60]	; (109c <_ZN4Uart10IrqHandlerEv+0x44>)
    1060:	4798      	blx	r3
    1062:	2800      	cmp	r0, #0
    1064:	d007      	beq.n	1076 <_ZN4Uart10IrqHandlerEv+0x1e>
	{
		rxBuffer.store_char(sercom->readDataUART());
    1066:	6920      	ldr	r0, [r4, #16]
    1068:	4b0d      	ldr	r3, [pc, #52]	; (10a0 <_ZN4Uart10IrqHandlerEv+0x48>)
    106a:	4798      	blx	r3
    106c:	1c01      	adds	r1, r0, #0
    106e:	1c20      	adds	r0, r4, #0
    1070:	3014      	adds	r0, #20
    1072:	4b0c      	ldr	r3, [pc, #48]	; (10a4 <_ZN4Uart10IrqHandlerEv+0x4c>)
    1074:	4798      	blx	r3
	}
	
	if(	sercom->isBufferOverflowErrorUART() ||
    1076:	6920      	ldr	r0, [r4, #16]
    1078:	4b0b      	ldr	r3, [pc, #44]	; (10a8 <_ZN4Uart10IrqHandlerEv+0x50>)
    107a:	4798      	blx	r3
		sercom->isFrameErrorUART() ||
    107c:	2800      	cmp	r0, #0
    107e:	d109      	bne.n	1094 <_ZN4Uart10IrqHandlerEv+0x3c>
    1080:	6920      	ldr	r0, [r4, #16]
    1082:	4b0a      	ldr	r3, [pc, #40]	; (10ac <_ZN4Uart10IrqHandlerEv+0x54>)
    1084:	4798      	blx	r3
	if(sercom->availableDataUART())
	{
		rxBuffer.store_char(sercom->readDataUART());
	}
	
	if(	sercom->isBufferOverflowErrorUART() ||
    1086:	2800      	cmp	r0, #0
    1088:	d104      	bne.n	1094 <_ZN4Uart10IrqHandlerEv+0x3c>
		sercom->isFrameErrorUART() ||
		sercom->isParityErrorUART())
    108a:	6920      	ldr	r0, [r4, #16]
    108c:	4b08      	ldr	r3, [pc, #32]	; (10b0 <_ZN4Uart10IrqHandlerEv+0x58>)
    108e:	4798      	blx	r3
	if(sercom->availableDataUART())
	{
		rxBuffer.store_char(sercom->readDataUART());
	}
	
	if(	sercom->isBufferOverflowErrorUART() ||
    1090:	2800      	cmp	r0, #0
    1092:	d002      	beq.n	109a <_ZN4Uart10IrqHandlerEv+0x42>
		sercom->isFrameErrorUART() ||
		sercom->isParityErrorUART())
	{
		sercom->clearStatusUART();
    1094:	6920      	ldr	r0, [r4, #16]
    1096:	4b07      	ldr	r3, [pc, #28]	; (10b4 <_ZN4Uart10IrqHandlerEv+0x5c>)
    1098:	4798      	blx	r3
	}
}
    109a:	bd10      	pop	{r4, pc}
    109c:	0000095d 	.word	0x0000095d
    10a0:	0000098d 	.word	0x0000098d
    10a4:	0000082d 	.word	0x0000082d
    10a8:	00000969 	.word	0x00000969
    10ac:	00000975 	.word	0x00000975
    10b0:	00000981 	.word	0x00000981
    10b4:	00000955 	.word	0x00000955

000010b8 <_ZN4Uart16extractNbStopBitEh>:
	return writed;
}

SercomNumberStopBit Uart::extractNbStopBit(uint8_t config)
{
	switch(config & HARDSER_STOP_BIT_MASK)
    10b8:	230f      	movs	r3, #15
    10ba:	1c08      	adds	r0, r1, #0
    10bc:	4398      	bics	r0, r3
	{
		case HARDSER_STOP_BIT_1:	
		default:
			return SERCOM_STOP_BIT_1;
    10be:	3830      	subs	r0, #48	; 0x30
    10c0:	4243      	negs	r3, r0
    10c2:	4158      	adcs	r0, r3

		case HARDSER_STOP_BIT_2:	
			return SERCOM_STOP_BITS_2;
	}
}
    10c4:	4770      	bx	lr
    10c6:	46c0      	nop			; (mov r8, r8)

000010c8 <_ZN4Uart15extractCharSizeEh>:
		case HARDSER_DATA_8:
		default:
			return UART_CHAR_SIZE_8_BITS;

	}
}
    10c8:	2000      	movs	r0, #0
    10ca:	4770      	bx	lr

000010cc <_ZN4Uart13extractParityEh>:

SercomParityMode Uart::extractParity(uint8_t config)
{
	switch(config & HARDSER_PARITY_MASK)
    10cc:	230f      	movs	r3, #15
    10ce:	4019      	ands	r1, r3
    10d0:	2901      	cmp	r1, #1
    10d2:	d005      	beq.n	10e0 <_ZN4Uart13extractParityEh+0x14>
	{
		case HARDSER_PARITY_NONE:
		default:
			return SERCOM_NO_PARITY;
    10d4:	3902      	subs	r1, #2
    10d6:	424b      	negs	r3, r1
    10d8:	414b      	adcs	r3, r1
    10da:	2002      	movs	r0, #2
    10dc:	1ac0      	subs	r0, r0, r3
    10de:	e000      	b.n	10e2 <_ZN4Uart13extractParityEh+0x16>

		case HARDSER_PARITY_EVEN:
			return SERCOM_EVEN_PARITY;
    10e0:	2000      	movs	r0, #0

		case HARDSER_PARITY_ODD:
			return SERCOM_ODD_PARITY;
	}
}
    10e2:	4770      	bx	lr

000010e4 <_ZN4Uart5beginEmh>:
{
	begin(baudrate, (uint8_t)SERIAL_8N1);
}

void Uart::begin(unsigned long baudrate, uint8_t config)
{
    10e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    10e6:	b083      	sub	sp, #12
    10e8:	1c04      	adds	r4, r0, #0
    10ea:	1c0b      	adds	r3, r1, #0
    10ec:	1c15      	adds	r5, r2, #0
	sercom->initUART(UART_INT_CLOCK, SAMPLE_RATE_x16, baudrate);
    10ee:	6900      	ldr	r0, [r0, #16]
    10f0:	2101      	movs	r1, #1
    10f2:	2200      	movs	r2, #0
    10f4:	4e10      	ldr	r6, [pc, #64]	; (1138 <_ZN4Uart5beginEmh+0x54>)
    10f6:	47b0      	blx	r6
	sercom->initFrame(extractCharSize(config), LSB_FIRST, extractParity(config), extractNbStopBit(config));
    10f8:	1c20      	adds	r0, r4, #0
    10fa:	1c29      	adds	r1, r5, #0
    10fc:	4b0f      	ldr	r3, [pc, #60]	; (113c <_ZN4Uart5beginEmh+0x58>)
    10fe:	4798      	blx	r3
    1100:	1c07      	adds	r7, r0, #0
    1102:	1c20      	adds	r0, r4, #0
    1104:	1c29      	adds	r1, r5, #0
    1106:	4b0e      	ldr	r3, [pc, #56]	; (1140 <_ZN4Uart5beginEmh+0x5c>)
    1108:	4798      	blx	r3
    110a:	1c06      	adds	r6, r0, #0
    110c:	1c20      	adds	r0, r4, #0
    110e:	1c29      	adds	r1, r5, #0
    1110:	4b0c      	ldr	r3, [pc, #48]	; (1144 <_ZN4Uart5beginEmh+0x60>)
    1112:	4798      	blx	r3
    1114:	9000      	str	r0, [sp, #0]
    1116:	6920      	ldr	r0, [r4, #16]
    1118:	1c39      	adds	r1, r7, #0
    111a:	2201      	movs	r2, #1
    111c:	1c33      	adds	r3, r6, #0
    111e:	4d0a      	ldr	r5, [pc, #40]	; (1148 <_ZN4Uart5beginEmh+0x64>)
    1120:	47a8      	blx	r5
	sercom->initPads(UART_TX_PAD_2, SERCOM_RX_PAD_3);
    1122:	6920      	ldr	r0, [r4, #16]
    1124:	2101      	movs	r1, #1
    1126:	2203      	movs	r2, #3
    1128:	4b08      	ldr	r3, [pc, #32]	; (114c <_ZN4Uart5beginEmh+0x68>)
    112a:	4798      	blx	r3
	
	
	sercom->enableUART();
    112c:	6920      	ldr	r0, [r4, #16]
    112e:	4b08      	ldr	r3, [pc, #32]	; (1150 <_ZN4Uart5beginEmh+0x6c>)
    1130:	4798      	blx	r3
}
    1132:	b003      	add	sp, #12
    1134:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1136:	46c0      	nop			; (mov r8, r8)
    1138:	00000bf9 	.word	0x00000bf9
    113c:	000010c9 	.word	0x000010c9
    1140:	000010cd 	.word	0x000010cd
    1144:	000010b9 	.word	0x000010b9
    1148:	000008a5 	.word	0x000008a5
    114c:	000008f1 	.word	0x000008f1
    1150:	00000935 	.word	0x00000935

00001154 <_ZN4Uart5beginEm>:
	pinPeripheral(pinRX, g_APinDescription[pinRX].ulPinType);
	pinPeripheral(pinTX, g_APinDescription[pinTX].ulPinType);
}

void Uart::begin(unsigned long baudrate)
{
    1154:	b508      	push	{r3, lr}
	begin(baudrate, (uint8_t)SERIAL_8N1);
    1156:	2213      	movs	r2, #19
    1158:	4b01      	ldr	r3, [pc, #4]	; (1160 <_ZN4Uart5beginEm+0xc>)
    115a:	4798      	blx	r3
}
    115c:	bd08      	pop	{r3, pc}
    115e:	46c0      	nop			; (mov r8, r8)
    1160:	000010e5 	.word	0x000010e5

00001164 <SERCOM0_Handler>:
			return SERCOM_ODD_PARITY;
	}
}

void SERCOM0_Handler()
{
    1164:	b508      	push	{r3, lr}
	Serial.IrqHandler();
    1166:	4802      	ldr	r0, [pc, #8]	; (1170 <SERCOM0_Handler+0xc>)
    1168:	4b02      	ldr	r3, [pc, #8]	; (1174 <SERCOM0_Handler+0x10>)
    116a:	4798      	blx	r3
}
    116c:	bd08      	pop	{r3, pc}
    116e:	46c0      	nop			; (mov r8, r8)
    1170:	20000678 	.word	0x20000678
    1174:	00001059 	.word	0x00001059

00001178 <SERCOM5_Handler>:
void SERCOM5_Handler()
{
    1178:	b508      	push	{r3, lr}
	Serial5.IrqHandler();
    117a:	4802      	ldr	r0, [pc, #8]	; (1184 <SERCOM5_Handler+0xc>)
    117c:	4b02      	ldr	r3, [pc, #8]	; (1188 <SERCOM5_Handler+0x10>)
    117e:	4798      	blx	r3
}
    1180:	bd08      	pop	{r3, pc}
    1182:	46c0      	nop			; (mov r8, r8)
    1184:	200006d4 	.word	0x200006d4
    1188:	00001059 	.word	0x00001059

0000118c <EIC_Handler>:

/*
 * External Interrupt Controller NVIC Interrupt Handler
 */
void EIC_Handler( void )
{
    118c:	b5f0      	push	{r4, r5, r6, r7, lr}
    118e:	4647      	mov	r7, r8
    1190:	b480      	push	{r7}
  uint32_t ul ;

  // Test NMI first
  if ( (EIC->NMIFLAG.reg & EIC_NMIFLAG_NMI) == EIC_NMIFLAG_NMI )
    1192:	4b13      	ldr	r3, [pc, #76]	; (11e0 <EIC_Handler+0x54>)
    1194:	681b      	ldr	r3, [r3, #0]
    1196:	01da      	lsls	r2, r3, #7
    1198:	d518      	bpl.n	11cc <EIC_Handler+0x40>
  {
    // Call the callback function if assigned
    if ( callbacksInt[EXTERNAL_INT_NMI]._callback != NULL )
    119a:	2384      	movs	r3, #132	; 0x84
    119c:	4a11      	ldr	r2, [pc, #68]	; (11e4 <EIC_Handler+0x58>)
    119e:	58d3      	ldr	r3, [r2, r3]
    11a0:	2b00      	cmp	r3, #0
    11a2:	d000      	beq.n	11a6 <EIC_Handler+0x1a>
    {
      callbacksInt[EXTERNAL_INT_NMI]._callback() ;
    11a4:	4798      	blx	r3
    }

    // Clear the interrupt
    EIC->NMIFLAG.reg = EIC_NMIFLAG_NMI ;
    11a6:	2201      	movs	r2, #1
    11a8:	4b0d      	ldr	r3, [pc, #52]	; (11e0 <EIC_Handler+0x54>)
    11aa:	70da      	strb	r2, [r3, #3]
    11ac:	e00e      	b.n	11cc <EIC_Handler+0x40>
  }

  // Test the 16 normal interrupts
  for ( ul = EXTERNAL_INT_0 ; ul < EXTERNAL_INT_15 ; ul++ )
  {
    if ( (EIC->INTFLAG.reg & 1 << ul) != 0 )
    11ae:	693b      	ldr	r3, [r7, #16]
    11b0:	4646      	mov	r6, r8
    11b2:	40a6      	lsls	r6, r4
    11b4:	4233      	tst	r3, r6
    11b6:	d004      	beq.n	11c2 <EIC_Handler+0x36>
    {
      // Call the callback function if assigned
      if ( callbacksInt[ul]._callback != NULL )
    11b8:	682b      	ldr	r3, [r5, #0]
    11ba:	2b00      	cmp	r3, #0
    11bc:	d000      	beq.n	11c0 <EIC_Handler+0x34>
      {
        callbacksInt[ul]._callback() ;
    11be:	4798      	blx	r3
      }

      // Clear the interrupt
      EIC->INTFLAG.reg = 1 << ul ;
    11c0:	613e      	str	r6, [r7, #16]
    // Clear the interrupt
    EIC->NMIFLAG.reg = EIC_NMIFLAG_NMI ;
  }

  // Test the 16 normal interrupts
  for ( ul = EXTERNAL_INT_0 ; ul < EXTERNAL_INT_15 ; ul++ )
    11c2:	3401      	adds	r4, #1
    11c4:	3508      	adds	r5, #8
    11c6:	2c0f      	cmp	r4, #15
    11c8:	d1f1      	bne.n	11ae <EIC_Handler+0x22>
    11ca:	e006      	b.n	11da <EIC_Handler+0x4e>
    11cc:	4d05      	ldr	r5, [pc, #20]	; (11e4 <EIC_Handler+0x58>)
    11ce:	3504      	adds	r5, #4

/*
 * External Interrupt Controller NVIC Interrupt Handler
 */
void EIC_Handler( void )
{
    11d0:	2400      	movs	r4, #0
  }

  // Test the 16 normal interrupts
  for ( ul = EXTERNAL_INT_0 ; ul < EXTERNAL_INT_15 ; ul++ )
  {
    if ( (EIC->INTFLAG.reg & 1 << ul) != 0 )
    11d2:	4f03      	ldr	r7, [pc, #12]	; (11e0 <EIC_Handler+0x54>)
    11d4:	2301      	movs	r3, #1
    11d6:	4698      	mov	r8, r3
    11d8:	e7e9      	b.n	11ae <EIC_Handler+0x22>

      // Clear the interrupt
      EIC->INTFLAG.reg = 1 << ul ;
    }
  }
}
    11da:	bc04      	pop	{r2}
    11dc:	4690      	mov	r8, r2
    11de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11e0:	40001800 	.word	0x40001800
    11e4:	20000758 	.word	0x20000758

000011e8 <init>:
 *   - At reset, ResetHandler did the system clock configuration. Core is running at 48MHz.
 *   - Watchdog is disabled by default, unless someone plays with NVM User page
 *   - During reset, all PORT lines are configured as inputs with input buffers, output buffers and pull disabled.
 */
void init( void )
{
    11e8:	b538      	push	{r3, r4, r5, lr}
  uint32_t ul ;

  // Set Systick to 1ms interval, common to all Cortex-M variants
  if ( SysTick_Config( SystemCoreClock / 1000 ) )
    11ea:	4b23      	ldr	r3, [pc, #140]	; (1278 <init+0x90>)
    11ec:	6818      	ldr	r0, [r3, #0]
    11ee:	21fa      	movs	r1, #250	; 0xfa
    11f0:	0089      	lsls	r1, r1, #2
    11f2:	4b22      	ldr	r3, [pc, #136]	; (127c <init+0x94>)
    11f4:	4798      	blx	r3
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
    11f6:	3801      	subs	r0, #1
    11f8:	4b21      	ldr	r3, [pc, #132]	; (1280 <init+0x98>)
    11fa:	4298      	cmp	r0, r3
    11fc:	d81f      	bhi.n	123e <init+0x56>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
    11fe:	4b21      	ldr	r3, [pc, #132]	; (1284 <init+0x9c>)
    1200:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    1202:	4a21      	ldr	r2, [pc, #132]	; (1288 <init+0xa0>)
    1204:	6a10      	ldr	r0, [r2, #32]
    1206:	0200      	lsls	r0, r0, #8
    1208:	0a00      	lsrs	r0, r0, #8
    120a:	21c0      	movs	r1, #192	; 0xc0
    120c:	0609      	lsls	r1, r1, #24
    120e:	4301      	orrs	r1, r0
    1210:	6211      	str	r1, [r2, #32]
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
    1212:	2200      	movs	r2, #0
    1214:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    1216:	2207      	movs	r2, #7
    1218:	601a      	str	r2, [r3, #0]
//
//  // Clock EIC for I/O interrupts
//	PM->APBAMASK.reg |= PM_APBAMASK_EIC ;

  // Clock SERCOM for Serial
  PM->APBCMASK.reg |= PM_APBCMASK_SERCOM0 | PM_APBCMASK_SERCOM1 | PM_APBCMASK_SERCOM2 | PM_APBCMASK_SERCOM3 | PM_APBCMASK_SERCOM4 | PM_APBCMASK_SERCOM5 ;
    121a:	4b1c      	ldr	r3, [pc, #112]	; (128c <init+0xa4>)
    121c:	6a19      	ldr	r1, [r3, #32]
    121e:	22fc      	movs	r2, #252	; 0xfc
    1220:	430a      	orrs	r2, r1
    1222:	621a      	str	r2, [r3, #32]

  // Clock TC/TCC for Pulse and Analog
  PM->APBCMASK.reg |= PM_APBCMASK_TCC0 | PM_APBCMASK_TCC1 | PM_APBCMASK_TCC2 | PM_APBCMASK_TC3 | PM_APBCMASK_TC4 | PM_APBCMASK_TC5 | PM_APBCMASK_TC6 | PM_APBCMASK_TC7 ;
    1224:	6a19      	ldr	r1, [r3, #32]
    1226:	22ff      	movs	r2, #255	; 0xff
    1228:	0212      	lsls	r2, r2, #8
    122a:	430a      	orrs	r2, r1
    122c:	621a      	str	r2, [r3, #32]

  // Clock ADC/DAC for Analog
  PM->APBCMASK.reg |= PM_APBCMASK_ADC | PM_APBCMASK_DAC ;
    122e:	6a19      	ldr	r1, [r3, #32]
    1230:	22a0      	movs	r2, #160	; 0xa0
    1232:	02d2      	lsls	r2, r2, #11
    1234:	430a      	orrs	r2, r1
    1236:	621a      	str	r2, [r3, #32]

  // Setup all pins (digital and analog) in INPUT mode (default is nothing)
	for ( ul = 0 ; ul < NUM_DIGITAL_PINS ; ul++ )
    1238:	2400      	movs	r4, #0
  {
	  pinMode( ul, INPUT ) ;
    123a:	4d15      	ldr	r5, [pc, #84]	; (1290 <init+0xa8>)
    123c:	e000      	b.n	1240 <init+0x58>
    123e:	e7fe      	b.n	123e <init+0x56>
    1240:	1c20      	adds	r0, r4, #0
    1242:	2100      	movs	r1, #0
    1244:	47a8      	blx	r5

  // Clock ADC/DAC for Analog
  PM->APBCMASK.reg |= PM_APBCMASK_ADC | PM_APBCMASK_DAC ;

  // Setup all pins (digital and analog) in INPUT mode (default is nothing)
	for ( ul = 0 ; ul < NUM_DIGITAL_PINS ; ul++ )
    1246:	3401      	adds	r4, #1
    1248:	2c13      	cmp	r4, #19
    124a:	d1f9      	bne.n	1240 <init+0x58>
  // Initialize USB pins
  // Todo

  // Initialize Analog Controller
  //Setting clock
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( GCM_ADC ) | // Generic Clock ADC
    124c:	4a11      	ldr	r2, [pc, #68]	; (1294 <init+0xac>)
    124e:	4b12      	ldr	r3, [pc, #72]	; (1298 <init+0xb0>)
    1250:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK0 | // Generic Clock Generator 0 is source
                      GCLK_CLKCTRL_CLKEN ;

  ADC->CTRLB.reg = ADC_CTRLB_PRESCALER_DIV128 |     // Divide Clock by 512.
    1252:	4b12      	ldr	r3, [pc, #72]	; (129c <init+0xb4>)
    1254:	22a4      	movs	r2, #164	; 0xa4
    1256:	00d2      	lsls	r2, r2, #3
    1258:	809a      	strh	r2, [r3, #4]
                   ADC_CTRLB_RESSEL_10BIT;        // Result on 10 bits

  ADC->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND;   // No Negative input (Internal Ground)
    125a:	22c0      	movs	r2, #192	; 0xc0
    125c:	0152      	lsls	r2, r2, #5
    125e:	611a      	str	r2, [r3, #16]

  // Averaging (see table 31-2 p.816 datasheet)
  ADC->AVGCTRL.reg = ADC_AVGCTRL_SAMPLENUM_2 |    // 2 samples
    1260:	2211      	movs	r2, #17
    1262:	709a      	strb	r2, [r3, #2]
                     ADC_AVGCTRL_ADJRES(0x01ul);  // Adjusting result by 1
  
  ADC->REFCTRL.reg = ADC_REFCTRL_REFSEL_AREFA; // RReference AREFA (pin AREF) [default]
    1264:	2203      	movs	r2, #3
    1266:	705a      	strb	r2, [r3, #1]

  ADC->CTRLA.bit.ENABLE = 1; // Enable ADC
    1268:	7819      	ldrb	r1, [r3, #0]
    126a:	2202      	movs	r2, #2
    126c:	430a      	orrs	r2, r1
    126e:	701a      	strb	r2, [r3, #0]
  while( ADC->STATUS.bit.SYNCBUSY == 1 )
    1270:	699a      	ldr	r2, [r3, #24]
    1272:	0411      	lsls	r1, r2, #16
    1274:	d4fc      	bmi.n	1270 <init+0x88>
  {
    // Waiting for synchroinization
  }
}
    1276:	bd38      	pop	{r3, r4, r5, pc}
    1278:	20000000 	.word	0x20000000
    127c:	00001535 	.word	0x00001535
    1280:	00ffffff 	.word	0x00ffffff
    1284:	e000e010 	.word	0xe000e010
    1288:	e000ed00 	.word	0xe000ed00
    128c:	40000400 	.word	0x40000400
    1290:	000012a1 	.word	0x000012a1
    1294:	0000401e 	.word	0x0000401e
    1298:	40000c00 	.word	0x40000c00
    129c:	42004000 	.word	0x42004000

000012a0 <pinMode>:

  return 0l ;
}

void pinMode( uint32_t ulPin, uint32_t ulMode )
{
    12a0:	b570      	push	{r4, r5, r6, lr}
  if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
    12a2:	0043      	lsls	r3, r0, #1
    12a4:	181b      	adds	r3, r3, r0
    12a6:	00db      	lsls	r3, r3, #3
    12a8:	4a2b      	ldr	r2, [pc, #172]	; (1358 <pinMode+0xb8>)
    12aa:	18d3      	adds	r3, r2, r3
    12ac:	7a1b      	ldrb	r3, [r3, #8]
    12ae:	b25b      	sxtb	r3, r3
    12b0:	3301      	adds	r3, #1
    12b2:	d04f      	beq.n	1354 <pinMode+0xb4>
  {
    return ;
  }

  switch ( ulMode )
    12b4:	2901      	cmp	r1, #1
    12b6:	d034      	beq.n	1322 <pinMode+0x82>
    12b8:	2900      	cmp	r1, #0
    12ba:	d002      	beq.n	12c2 <pinMode+0x22>
    12bc:	2902      	cmp	r1, #2
    12be:	d018      	beq.n	12f2 <pinMode+0x52>
    12c0:	e048      	b.n	1354 <pinMode+0xb4>
  {
    case INPUT:
      // Set pin to input mode
      PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg=(uint8_t)(PORT_PINCFG_INEN) ;
    12c2:	4b25      	ldr	r3, [pc, #148]	; (1358 <pinMode+0xb8>)
    12c4:	0042      	lsls	r2, r0, #1
    12c6:	1811      	adds	r1, r2, r0
    12c8:	00c9      	lsls	r1, r1, #3
    12ca:	56c9      	ldrsb	r1, [r1, r3]
    12cc:	1814      	adds	r4, r2, r0
    12ce:	00e4      	lsls	r4, r4, #3
    12d0:	191c      	adds	r4, r3, r4
    12d2:	6864      	ldr	r4, [r4, #4]
    12d4:	01c9      	lsls	r1, r1, #7
    12d6:	4d21      	ldr	r5, [pc, #132]	; (135c <pinMode+0xbc>)
    12d8:	1949      	adds	r1, r1, r5
    12da:	190c      	adds	r4, r1, r4
    12dc:	3440      	adds	r4, #64	; 0x40
    12de:	2502      	movs	r5, #2
    12e0:	7025      	strb	r5, [r4, #0]
      PORT->Group[g_APinDescription[ulPin].ulPort].DIRCLR.reg = (uint32_t)(1<<g_APinDescription[ulPin].ulPin) ;
    12e2:	1812      	adds	r2, r2, r0
    12e4:	00d2      	lsls	r2, r2, #3
    12e6:	189b      	adds	r3, r3, r2
    12e8:	685b      	ldr	r3, [r3, #4]
    12ea:	2201      	movs	r2, #1
    12ec:	409a      	lsls	r2, r3
    12ee:	604a      	str	r2, [r1, #4]
    break ;
    12f0:	e030      	b.n	1354 <pinMode+0xb4>

    case INPUT_PULLUP:
      // Set pin to input mode with pull-up resistor enabled
      PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg=(uint8_t)(PORT_PINCFG_INEN|PORT_PINCFG_PULLEN) ;
    12f2:	4b19      	ldr	r3, [pc, #100]	; (1358 <pinMode+0xb8>)
    12f4:	0042      	lsls	r2, r0, #1
    12f6:	1811      	adds	r1, r2, r0
    12f8:	00c9      	lsls	r1, r1, #3
    12fa:	56c9      	ldrsb	r1, [r1, r3]
    12fc:	1814      	adds	r4, r2, r0
    12fe:	00e4      	lsls	r4, r4, #3
    1300:	191c      	adds	r4, r3, r4
    1302:	6864      	ldr	r4, [r4, #4]
    1304:	01c9      	lsls	r1, r1, #7
    1306:	4d15      	ldr	r5, [pc, #84]	; (135c <pinMode+0xbc>)
    1308:	1949      	adds	r1, r1, r5
    130a:	190c      	adds	r4, r1, r4
    130c:	3440      	adds	r4, #64	; 0x40
    130e:	2506      	movs	r5, #6
    1310:	7025      	strb	r5, [r4, #0]
      PORT->Group[g_APinDescription[ulPin].ulPort].DIRCLR.reg = (uint32_t)(1<<g_APinDescription[ulPin].ulPin) ;
    1312:	1812      	adds	r2, r2, r0
    1314:	00d2      	lsls	r2, r2, #3
    1316:	189b      	adds	r3, r3, r2
    1318:	685b      	ldr	r3, [r3, #4]
    131a:	2201      	movs	r2, #1
    131c:	409a      	lsls	r2, r3
    131e:	604a      	str	r2, [r1, #4]
    break ;
    1320:	e018      	b.n	1354 <pinMode+0xb4>

    case OUTPUT:
      // Set pin to output mode
      PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg&=~(uint8_t)(PORT_PINCFG_INEN) ;
    1322:	4b0d      	ldr	r3, [pc, #52]	; (1358 <pinMode+0xb8>)
    1324:	0042      	lsls	r2, r0, #1
    1326:	1811      	adds	r1, r2, r0
    1328:	00c9      	lsls	r1, r1, #3
    132a:	56c9      	ldrsb	r1, [r1, r3]
    132c:	1814      	adds	r4, r2, r0
    132e:	00e4      	lsls	r4, r4, #3
    1330:	191c      	adds	r4, r3, r4
    1332:	6864      	ldr	r4, [r4, #4]
    1334:	01c9      	lsls	r1, r1, #7
    1336:	4d09      	ldr	r5, [pc, #36]	; (135c <pinMode+0xbc>)
    1338:	1949      	adds	r1, r1, r5
    133a:	190c      	adds	r4, r1, r4
    133c:	3440      	adds	r4, #64	; 0x40
    133e:	7825      	ldrb	r5, [r4, #0]
    1340:	2602      	movs	r6, #2
    1342:	43b5      	bics	r5, r6
    1344:	7025      	strb	r5, [r4, #0]
      PORT->Group[g_APinDescription[ulPin].ulPort].DIRSET.reg = (uint32_t)(1<<g_APinDescription[ulPin].ulPin) ;
    1346:	1812      	adds	r2, r2, r0
    1348:	00d2      	lsls	r2, r2, #3
    134a:	189b      	adds	r3, r3, r2
    134c:	685b      	ldr	r3, [r3, #4]
    134e:	2201      	movs	r2, #1
    1350:	409a      	lsls	r2, r3
    1352:	608a      	str	r2, [r1, #8]

    default:
      // do nothing
    break ;
  }
}
    1354:	bd70      	pop	{r4, r5, r6, pc}
    1356:	46c0      	nop			; (mov r8, r8)
    1358:	00004868 	.word	0x00004868
    135c:	41004400 	.word	0x41004400

00001360 <pinPeripheral>:
#ifdef __cplusplus
 extern "C" {
#endif

int pinPeripheral( uint32_t ulPin, EPioType ulPeripheral )
{
    1360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
    1362:	0043      	lsls	r3, r0, #1
    1364:	181b      	adds	r3, r3, r0
    1366:	00db      	lsls	r3, r3, #3
    1368:	4a37      	ldr	r2, [pc, #220]	; (1448 <pinPeripheral+0xe8>)
    136a:	18d3      	adds	r3, r2, r3
    136c:	7a1b      	ldrb	r3, [r3, #8]
    136e:	b25b      	sxtb	r3, r3
    1370:	3301      	adds	r3, #1
    1372:	d063      	beq.n	143c <pinPeripheral+0xdc>
  {
    return -1 ;
  }

  switch ( ulPeripheral )
    1374:	1c4b      	adds	r3, r1, #1
    1376:	b2da      	uxtb	r2, r3
    1378:	2a0c      	cmp	r2, #12
    137a:	d862      	bhi.n	1442 <pinPeripheral+0xe2>
    137c:	0093      	lsls	r3, r2, #2
    137e:	4a33      	ldr	r2, [pc, #204]	; (144c <pinPeripheral+0xec>)
    1380:	58d3      	ldr	r3, [r2, r3]
    1382:	469f      	mov	pc, r3
      }
#endif
    break ;

    case PIO_NOT_A_PIN:
      return -1l ;
    1384:	2301      	movs	r3, #1
    1386:	425b      	negs	r3, r3
    1388:	e05c      	b.n	1444 <pinPeripheral+0xe4>
    case PIO_OUTPUT:
      // Disable peripheral muxing, done in pinMode
//			PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].bit.PMUXEN = 0 ;

      // Configure pin mode, if requested
      if ( ulPeripheral == PIO_INPUT )
    138a:	2909      	cmp	r1, #9
    138c:	d104      	bne.n	1398 <pinPeripheral+0x38>
      {
        pinMode( ulPin, INPUT ) ;
    138e:	2100      	movs	r1, #0
    1390:	4b2f      	ldr	r3, [pc, #188]	; (1450 <pinPeripheral+0xf0>)
    1392:	4798      	blx	r3
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    1394:	2300      	movs	r3, #0
    1396:	e055      	b.n	1444 <pinPeripheral+0xe4>
      {
        pinMode( ulPin, INPUT ) ;
      }
      else
      {
        if ( ulPeripheral == PIO_INPUT_PULLUP )
    1398:	290a      	cmp	r1, #10
    139a:	d104      	bne.n	13a6 <pinPeripheral+0x46>
        {
          pinMode( ulPin, INPUT_PULLUP ) ;
    139c:	2102      	movs	r1, #2
    139e:	4b2c      	ldr	r3, [pc, #176]	; (1450 <pinPeripheral+0xf0>)
    13a0:	4798      	blx	r3
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    13a2:	2300      	movs	r3, #0
    13a4:	e04e      	b.n	1444 <pinPeripheral+0xe4>
    13a6:	2300      	movs	r3, #0
        {
          pinMode( ulPin, INPUT_PULLUP ) ;
        }
        else
        {
          if ( ulPeripheral == PIO_OUTPUT )
    13a8:	290b      	cmp	r1, #11
    13aa:	d14b      	bne.n	1444 <pinPeripheral+0xe4>
          {
            pinMode( ulPin, OUTPUT ) ;
    13ac:	2101      	movs	r1, #1
    13ae:	4b28      	ldr	r3, [pc, #160]	; (1450 <pinPeripheral+0xf0>)
    13b0:	4798      	blx	r3
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    13b2:	2300      	movs	r3, #0
    13b4:	e046      	b.n	1444 <pinPeripheral+0xe4>
                                                                    PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_PMUXEN | PORT_WRCONFIG_PMUX( ulPeripheral ) |
                                                                    PORT_WRCONFIG_WRPINCFG |
                                                                    PORT_WRCONFIG_PINMASK( g_APinDescription[ulPin].ulPin - 16 ) ;
      }
#else
      if ( g_APinDescription[ulPin].ulPin & 1 ) // is pin odd?
    13b6:	0043      	lsls	r3, r0, #1
    13b8:	181b      	adds	r3, r3, r0
    13ba:	00db      	lsls	r3, r3, #3
    13bc:	4a22      	ldr	r2, [pc, #136]	; (1448 <pinPeripheral+0xe8>)
    13be:	18d3      	adds	r3, r2, r3
    13c0:	685b      	ldr	r3, [r3, #4]
    13c2:	07da      	lsls	r2, r3, #31
    13c4:	d51d      	bpl.n	1402 <pinPeripheral+0xa2>
      {
        uint32_t temp ;

        // Get whole current setup for both odd and even pins and remove odd one
        temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXE( 0xF ) ;
    13c6:	4c20      	ldr	r4, [pc, #128]	; (1448 <pinPeripheral+0xe8>)
    13c8:	0045      	lsls	r5, r0, #1
    13ca:	182a      	adds	r2, r5, r0
    13cc:	00d2      	lsls	r2, r2, #3
    13ce:	5712      	ldrsb	r2, [r2, r4]
    13d0:	085b      	lsrs	r3, r3, #1
    13d2:	01d2      	lsls	r2, r2, #7
    13d4:	4e1f      	ldr	r6, [pc, #124]	; (1454 <pinPeripheral+0xf4>)
    13d6:	1992      	adds	r2, r2, r6
    13d8:	18d3      	adds	r3, r2, r3
    13da:	3330      	adds	r3, #48	; 0x30
    13dc:	781f      	ldrb	r7, [r3, #0]
        // Set new muxing
        PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXO( ulPeripheral ) ;
    13de:	010e      	lsls	r6, r1, #4
      if ( g_APinDescription[ulPin].ulPin & 1 ) // is pin odd?
      {
        uint32_t temp ;

        // Get whole current setup for both odd and even pins and remove odd one
        temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXE( 0xF ) ;
    13e0:	210f      	movs	r1, #15
    13e2:	4039      	ands	r1, r7
        // Set new muxing
        PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXO( ulPeripheral ) ;
    13e4:	4331      	orrs	r1, r6
    13e6:	b2c9      	uxtb	r1, r1
    13e8:	7019      	strb	r1, [r3, #0]
        // Enable port mux
        PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg |= PORT_PINCFG_PMUXEN ;
    13ea:	1828      	adds	r0, r5, r0
    13ec:	00c0      	lsls	r0, r0, #3
    13ee:	1824      	adds	r4, r4, r0
    13f0:	6863      	ldr	r3, [r4, #4]
    13f2:	18d3      	adds	r3, r2, r3
    13f4:	3340      	adds	r3, #64	; 0x40
    13f6:	7819      	ldrb	r1, [r3, #0]
    13f8:	2201      	movs	r2, #1
    13fa:	430a      	orrs	r2, r1
    13fc:	701a      	strb	r2, [r3, #0]
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    13fe:	2300      	movs	r3, #0
    1400:	e020      	b.n	1444 <pinPeripheral+0xe4>
      }
      else // even pin
      {
        uint32_t temp ;

        temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXO( 0xF ) ;
    1402:	4c11      	ldr	r4, [pc, #68]	; (1448 <pinPeripheral+0xe8>)
    1404:	0045      	lsls	r5, r0, #1
    1406:	182a      	adds	r2, r5, r0
    1408:	00d2      	lsls	r2, r2, #3
    140a:	5712      	ldrsb	r2, [r2, r4]
    140c:	085b      	lsrs	r3, r3, #1
    140e:	01d2      	lsls	r2, r2, #7
    1410:	4e10      	ldr	r6, [pc, #64]	; (1454 <pinPeripheral+0xf4>)
    1412:	1992      	adds	r2, r2, r6
    1414:	18d3      	adds	r3, r2, r3
    1416:	3330      	adds	r3, #48	; 0x30
    1418:	781e      	ldrb	r6, [r3, #0]
        PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXE( ulPeripheral ) ;
    141a:	270f      	movs	r7, #15
    141c:	4039      	ands	r1, r7
      }
      else // even pin
      {
        uint32_t temp ;

        temp = (PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg) & PORT_PMUX_PMUXO( 0xF ) ;
    141e:	43be      	bics	r6, r7
        PORT->Group[g_APinDescription[ulPin].ulPort].PMUX[g_APinDescription[ulPin].ulPin >> 1].reg = temp|PORT_PMUX_PMUXE( ulPeripheral ) ;
    1420:	4331      	orrs	r1, r6
    1422:	7019      	strb	r1, [r3, #0]
        PORT->Group[g_APinDescription[ulPin].ulPort].PINCFG[g_APinDescription[ulPin].ulPin].reg |= PORT_PINCFG_PMUXEN ; // Enable port mux
    1424:	1828      	adds	r0, r5, r0
    1426:	00c0      	lsls	r0, r0, #3
    1428:	1824      	adds	r4, r4, r0
    142a:	6863      	ldr	r3, [r4, #4]
    142c:	18d3      	adds	r3, r2, r3
    142e:	3340      	adds	r3, #64	; 0x40
    1430:	7819      	ldrb	r1, [r3, #0]
    1432:	2201      	movs	r2, #1
    1434:	430a      	orrs	r2, r1
    1436:	701a      	strb	r2, [r3, #0]
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    1438:	2300      	movs	r3, #0
    143a:	e003      	b.n	1444 <pinPeripheral+0xe4>

int pinPeripheral( uint32_t ulPin, EPioType ulPeripheral )
{
  if ( g_APinDescription[ulPin].ulPinType == PIO_NOT_A_PIN )
  {
    return -1 ;
    143c:	2301      	movs	r3, #1
    143e:	425b      	negs	r3, r3
    1440:	e000      	b.n	1444 <pinPeripheral+0xe4>
    case PIO_NOT_A_PIN:
      return -1l ;
    break ;
  }

  return 0l ;
    1442:	2300      	movs	r3, #0
}
    1444:	1c18      	adds	r0, r3, #0
    1446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1448:	00004868 	.word	0x00004868
    144c:	00004d48 	.word	0x00004d48
    1450:	000012a1 	.word	0x000012a1
    1454:	41004400 	.word	0x41004400

00001458 <setup>:
#include <Wire.h>
const uint8_t addressTemp = 0x4Ful;
uint16_t temp = 0;
uint8_t a, b;
void setup()
{
    1458:	b510      	push	{r4, lr}
  Serial5.begin( 115200 );
    145a:	4c07      	ldr	r4, [pc, #28]	; (1478 <setup+0x20>)
    145c:	1c20      	adds	r0, r4, #0
    145e:	21e1      	movs	r1, #225	; 0xe1
    1460:	0249      	lsls	r1, r1, #9
    1462:	4b06      	ldr	r3, [pc, #24]	; (147c <setup+0x24>)
    1464:	4798      	blx	r3
  Serial5.println("Wire init");
    1466:	1c20      	adds	r0, r4, #0
    1468:	4905      	ldr	r1, [pc, #20]	; (1480 <setup+0x28>)
    146a:	4b06      	ldr	r3, [pc, #24]	; (1484 <setup+0x2c>)
    146c:	4798      	blx	r3
  Wire.begin();
    146e:	4806      	ldr	r0, [pc, #24]	; (1488 <setup+0x30>)
    1470:	4b06      	ldr	r3, [pc, #24]	; (148c <setup+0x34>)
    1472:	4798      	blx	r3
}
    1474:	bd10      	pop	{r4, pc}
    1476:	46c0      	nop			; (mov r8, r8)
    1478:	200006d4 	.word	0x200006d4
    147c:	00001155 	.word	0x00001155
    1480:	00004d7c 	.word	0x00004d7c
    1484:	000006f9 	.word	0x000006f9
    1488:	200005c4 	.word	0x200005c4
    148c:	00000295 	.word	0x00000295

00001490 <loop>:

void loop()
{
    1490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  Wire.beginTransmission(addressTemp);
    1492:	4c19      	ldr	r4, [pc, #100]	; (14f8 <loop+0x68>)
    1494:	1c20      	adds	r0, r4, #0
    1496:	214f      	movs	r1, #79	; 0x4f
    1498:	4b18      	ldr	r3, [pc, #96]	; (14fc <loop+0x6c>)
    149a:	4798      	blx	r3
    Wire.write((uint8_t) 0x00);
    149c:	1c20      	adds	r0, r4, #0
    149e:	2100      	movs	r1, #0
    14a0:	4b17      	ldr	r3, [pc, #92]	; (1500 <loop+0x70>)
    14a2:	4798      	blx	r3
  Wire.endTransmission();
    14a4:	1c20      	adds	r0, r4, #0
    14a6:	4b17      	ldr	r3, [pc, #92]	; (1504 <loop+0x74>)
    14a8:	4798      	blx	r3

  delay(100);
    14aa:	2064      	movs	r0, #100	; 0x64
    14ac:	4b16      	ldr	r3, [pc, #88]	; (1508 <loop+0x78>)
    14ae:	4798      	blx	r3

  Wire.requestFrom(addressTemp, 2);
    14b0:	1c20      	adds	r0, r4, #0
    14b2:	214f      	movs	r1, #79	; 0x4f
    14b4:	2202      	movs	r2, #2
    14b6:	4b15      	ldr	r3, [pc, #84]	; (150c <loop+0x7c>)
    14b8:	4798      	blx	r3
  Serial5.print((char)13);
    14ba:	4d15      	ldr	r5, [pc, #84]	; (1510 <loop+0x80>)
    14bc:	1c28      	adds	r0, r5, #0
    14be:	210d      	movs	r1, #13
    14c0:	4b14      	ldr	r3, [pc, #80]	; (1514 <loop+0x84>)
    14c2:	4798      	blx	r3
  Serial5.print("Temperature : ");
    14c4:	1c28      	adds	r0, r5, #0
    14c6:	4914      	ldr	r1, [pc, #80]	; (1518 <loop+0x88>)
    14c8:	4b14      	ldr	r3, [pc, #80]	; (151c <loop+0x8c>)
    14ca:	4798      	blx	r3

  a = Wire.read();
    14cc:	1c20      	adds	r0, r4, #0
    14ce:	4f14      	ldr	r7, [pc, #80]	; (1520 <loop+0x90>)
    14d0:	47b8      	blx	r7
    14d2:	4e14      	ldr	r6, [pc, #80]	; (1524 <loop+0x94>)
    14d4:	7030      	strb	r0, [r6, #0]
  b = Wire.read();
    14d6:	1c20      	adds	r0, r4, #0
    14d8:	47b8      	blx	r7
    14da:	b2c0      	uxtb	r0, r0
    14dc:	4b12      	ldr	r3, [pc, #72]	; (1528 <loop+0x98>)
    14de:	7018      	strb	r0, [r3, #0]

  temp = b << 7;
    14e0:	01c0      	lsls	r0, r0, #7
  temp |= a;
    14e2:	7831      	ldrb	r1, [r6, #0]
  temp >>= 7;
    14e4:	4301      	orrs	r1, r0
    14e6:	11c9      	asrs	r1, r1, #7
    14e8:	4b10      	ldr	r3, [pc, #64]	; (152c <loop+0x9c>)
    14ea:	8019      	strh	r1, [r3, #0]
  
  Serial5.print(temp);
    14ec:	1c28      	adds	r0, r5, #0
    14ee:	220a      	movs	r2, #10
    14f0:	4b0f      	ldr	r3, [pc, #60]	; (1530 <loop+0xa0>)
    14f2:	4798      	blx	r3
}
    14f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    14f6:	46c0      	nop			; (mov r8, r8)
    14f8:	200005c4 	.word	0x200005c4
    14fc:	00000371 	.word	0x00000371
    1500:	00000201 	.word	0x00000201
    1504:	00000425 	.word	0x00000425
    1508:	00000575 	.word	0x00000575
    150c:	00000361 	.word	0x00000361
    1510:	200006d4 	.word	0x200006d4
    1514:	000006d1 	.word	0x000006d1
    1518:	00004d88 	.word	0x00004d88
    151c:	000006ad 	.word	0x000006ad
    1520:	000001f1 	.word	0x000001f1
    1524:	200007e0 	.word	0x200007e0
    1528:	200007e4 	.word	0x200007e4
    152c:	200007e2 	.word	0x200007e2
    1530:	000007dd 	.word	0x000007dd

00001534 <__aeabi_uidiv>:
    1534:	2900      	cmp	r1, #0
    1536:	d034      	beq.n	15a2 <.udivsi3_skip_div0_test+0x6a>

00001538 <.udivsi3_skip_div0_test>:
    1538:	2301      	movs	r3, #1
    153a:	2200      	movs	r2, #0
    153c:	b410      	push	{r4}
    153e:	4288      	cmp	r0, r1
    1540:	d32c      	bcc.n	159c <.udivsi3_skip_div0_test+0x64>
    1542:	2401      	movs	r4, #1
    1544:	0724      	lsls	r4, r4, #28
    1546:	42a1      	cmp	r1, r4
    1548:	d204      	bcs.n	1554 <.udivsi3_skip_div0_test+0x1c>
    154a:	4281      	cmp	r1, r0
    154c:	d202      	bcs.n	1554 <.udivsi3_skip_div0_test+0x1c>
    154e:	0109      	lsls	r1, r1, #4
    1550:	011b      	lsls	r3, r3, #4
    1552:	e7f8      	b.n	1546 <.udivsi3_skip_div0_test+0xe>
    1554:	00e4      	lsls	r4, r4, #3
    1556:	42a1      	cmp	r1, r4
    1558:	d204      	bcs.n	1564 <.udivsi3_skip_div0_test+0x2c>
    155a:	4281      	cmp	r1, r0
    155c:	d202      	bcs.n	1564 <.udivsi3_skip_div0_test+0x2c>
    155e:	0049      	lsls	r1, r1, #1
    1560:	005b      	lsls	r3, r3, #1
    1562:	e7f8      	b.n	1556 <.udivsi3_skip_div0_test+0x1e>
    1564:	4288      	cmp	r0, r1
    1566:	d301      	bcc.n	156c <.udivsi3_skip_div0_test+0x34>
    1568:	1a40      	subs	r0, r0, r1
    156a:	431a      	orrs	r2, r3
    156c:	084c      	lsrs	r4, r1, #1
    156e:	42a0      	cmp	r0, r4
    1570:	d302      	bcc.n	1578 <.udivsi3_skip_div0_test+0x40>
    1572:	1b00      	subs	r0, r0, r4
    1574:	085c      	lsrs	r4, r3, #1
    1576:	4322      	orrs	r2, r4
    1578:	088c      	lsrs	r4, r1, #2
    157a:	42a0      	cmp	r0, r4
    157c:	d302      	bcc.n	1584 <.udivsi3_skip_div0_test+0x4c>
    157e:	1b00      	subs	r0, r0, r4
    1580:	089c      	lsrs	r4, r3, #2
    1582:	4322      	orrs	r2, r4
    1584:	08cc      	lsrs	r4, r1, #3
    1586:	42a0      	cmp	r0, r4
    1588:	d302      	bcc.n	1590 <.udivsi3_skip_div0_test+0x58>
    158a:	1b00      	subs	r0, r0, r4
    158c:	08dc      	lsrs	r4, r3, #3
    158e:	4322      	orrs	r2, r4
    1590:	2800      	cmp	r0, #0
    1592:	d003      	beq.n	159c <.udivsi3_skip_div0_test+0x64>
    1594:	091b      	lsrs	r3, r3, #4
    1596:	d001      	beq.n	159c <.udivsi3_skip_div0_test+0x64>
    1598:	0909      	lsrs	r1, r1, #4
    159a:	e7e3      	b.n	1564 <.udivsi3_skip_div0_test+0x2c>
    159c:	1c10      	adds	r0, r2, #0
    159e:	bc10      	pop	{r4}
    15a0:	4770      	bx	lr
    15a2:	2800      	cmp	r0, #0
    15a4:	d001      	beq.n	15aa <.udivsi3_skip_div0_test+0x72>
    15a6:	2000      	movs	r0, #0
    15a8:	43c0      	mvns	r0, r0
    15aa:	b407      	push	{r0, r1, r2}
    15ac:	4802      	ldr	r0, [pc, #8]	; (15b8 <.udivsi3_skip_div0_test+0x80>)
    15ae:	a102      	add	r1, pc, #8	; (adr r1, 15b8 <.udivsi3_skip_div0_test+0x80>)
    15b0:	1840      	adds	r0, r0, r1
    15b2:	9002      	str	r0, [sp, #8]
    15b4:	bd03      	pop	{r0, r1, pc}
    15b6:	46c0      	nop			; (mov r8, r8)
    15b8:	000000d9 	.word	0x000000d9

000015bc <__aeabi_uidivmod>:
    15bc:	2900      	cmp	r1, #0
    15be:	d0f0      	beq.n	15a2 <.udivsi3_skip_div0_test+0x6a>
    15c0:	b503      	push	{r0, r1, lr}
    15c2:	f7ff ffb9 	bl	1538 <.udivsi3_skip_div0_test>
    15c6:	bc0e      	pop	{r1, r2, r3}
    15c8:	4342      	muls	r2, r0
    15ca:	1a89      	subs	r1, r1, r2
    15cc:	4718      	bx	r3
    15ce:	46c0      	nop			; (mov r8, r8)

000015d0 <__aeabi_idiv>:
    15d0:	2900      	cmp	r1, #0
    15d2:	d041      	beq.n	1658 <.divsi3_skip_div0_test+0x84>

000015d4 <.divsi3_skip_div0_test>:
    15d4:	b410      	push	{r4}
    15d6:	1c04      	adds	r4, r0, #0
    15d8:	404c      	eors	r4, r1
    15da:	46a4      	mov	ip, r4
    15dc:	2301      	movs	r3, #1
    15de:	2200      	movs	r2, #0
    15e0:	2900      	cmp	r1, #0
    15e2:	d500      	bpl.n	15e6 <.divsi3_skip_div0_test+0x12>
    15e4:	4249      	negs	r1, r1
    15e6:	2800      	cmp	r0, #0
    15e8:	d500      	bpl.n	15ec <.divsi3_skip_div0_test+0x18>
    15ea:	4240      	negs	r0, r0
    15ec:	4288      	cmp	r0, r1
    15ee:	d32c      	bcc.n	164a <.divsi3_skip_div0_test+0x76>
    15f0:	2401      	movs	r4, #1
    15f2:	0724      	lsls	r4, r4, #28
    15f4:	42a1      	cmp	r1, r4
    15f6:	d204      	bcs.n	1602 <.divsi3_skip_div0_test+0x2e>
    15f8:	4281      	cmp	r1, r0
    15fa:	d202      	bcs.n	1602 <.divsi3_skip_div0_test+0x2e>
    15fc:	0109      	lsls	r1, r1, #4
    15fe:	011b      	lsls	r3, r3, #4
    1600:	e7f8      	b.n	15f4 <.divsi3_skip_div0_test+0x20>
    1602:	00e4      	lsls	r4, r4, #3
    1604:	42a1      	cmp	r1, r4
    1606:	d204      	bcs.n	1612 <.divsi3_skip_div0_test+0x3e>
    1608:	4281      	cmp	r1, r0
    160a:	d202      	bcs.n	1612 <.divsi3_skip_div0_test+0x3e>
    160c:	0049      	lsls	r1, r1, #1
    160e:	005b      	lsls	r3, r3, #1
    1610:	e7f8      	b.n	1604 <.divsi3_skip_div0_test+0x30>
    1612:	4288      	cmp	r0, r1
    1614:	d301      	bcc.n	161a <.divsi3_skip_div0_test+0x46>
    1616:	1a40      	subs	r0, r0, r1
    1618:	431a      	orrs	r2, r3
    161a:	084c      	lsrs	r4, r1, #1
    161c:	42a0      	cmp	r0, r4
    161e:	d302      	bcc.n	1626 <.divsi3_skip_div0_test+0x52>
    1620:	1b00      	subs	r0, r0, r4
    1622:	085c      	lsrs	r4, r3, #1
    1624:	4322      	orrs	r2, r4
    1626:	088c      	lsrs	r4, r1, #2
    1628:	42a0      	cmp	r0, r4
    162a:	d302      	bcc.n	1632 <.divsi3_skip_div0_test+0x5e>
    162c:	1b00      	subs	r0, r0, r4
    162e:	089c      	lsrs	r4, r3, #2
    1630:	4322      	orrs	r2, r4
    1632:	08cc      	lsrs	r4, r1, #3
    1634:	42a0      	cmp	r0, r4
    1636:	d302      	bcc.n	163e <.divsi3_skip_div0_test+0x6a>
    1638:	1b00      	subs	r0, r0, r4
    163a:	08dc      	lsrs	r4, r3, #3
    163c:	4322      	orrs	r2, r4
    163e:	2800      	cmp	r0, #0
    1640:	d003      	beq.n	164a <.divsi3_skip_div0_test+0x76>
    1642:	091b      	lsrs	r3, r3, #4
    1644:	d001      	beq.n	164a <.divsi3_skip_div0_test+0x76>
    1646:	0909      	lsrs	r1, r1, #4
    1648:	e7e3      	b.n	1612 <.divsi3_skip_div0_test+0x3e>
    164a:	1c10      	adds	r0, r2, #0
    164c:	4664      	mov	r4, ip
    164e:	2c00      	cmp	r4, #0
    1650:	d500      	bpl.n	1654 <.divsi3_skip_div0_test+0x80>
    1652:	4240      	negs	r0, r0
    1654:	bc10      	pop	{r4}
    1656:	4770      	bx	lr
    1658:	2800      	cmp	r0, #0
    165a:	d006      	beq.n	166a <.divsi3_skip_div0_test+0x96>
    165c:	db03      	blt.n	1666 <.divsi3_skip_div0_test+0x92>
    165e:	2000      	movs	r0, #0
    1660:	43c0      	mvns	r0, r0
    1662:	0840      	lsrs	r0, r0, #1
    1664:	e001      	b.n	166a <.divsi3_skip_div0_test+0x96>
    1666:	2080      	movs	r0, #128	; 0x80
    1668:	0600      	lsls	r0, r0, #24
    166a:	b407      	push	{r0, r1, r2}
    166c:	4802      	ldr	r0, [pc, #8]	; (1678 <.divsi3_skip_div0_test+0xa4>)
    166e:	a102      	add	r1, pc, #8	; (adr r1, 1678 <.divsi3_skip_div0_test+0xa4>)
    1670:	1840      	adds	r0, r0, r1
    1672:	9002      	str	r0, [sp, #8]
    1674:	bd03      	pop	{r0, r1, pc}
    1676:	46c0      	nop			; (mov r8, r8)
    1678:	00000019 	.word	0x00000019

0000167c <__aeabi_idivmod>:
    167c:	2900      	cmp	r1, #0
    167e:	d0eb      	beq.n	1658 <.divsi3_skip_div0_test+0x84>
    1680:	b503      	push	{r0, r1, lr}
    1682:	f7ff ffa7 	bl	15d4 <.divsi3_skip_div0_test>
    1686:	bc0e      	pop	{r1, r2, r3}
    1688:	4342      	muls	r2, r0
    168a:	1a89      	subs	r1, r1, r2
    168c:	4718      	bx	r3
    168e:	46c0      	nop			; (mov r8, r8)

00001690 <__aeabi_idiv0>:
    1690:	4770      	bx	lr
    1692:	46c0      	nop			; (mov r8, r8)

00001694 <__aeabi_f2uiz>:
    1694:	219e      	movs	r1, #158	; 0x9e
    1696:	b510      	push	{r4, lr}
    1698:	05c9      	lsls	r1, r1, #23
    169a:	1c04      	adds	r4, r0, #0
    169c:	f000 fc7a 	bl	1f94 <__aeabi_fcmpge>
    16a0:	2800      	cmp	r0, #0
    16a2:	d103      	bne.n	16ac <__aeabi_f2uiz+0x18>
    16a4:	1c20      	adds	r0, r4, #0
    16a6:	f000 fbd5 	bl	1e54 <__aeabi_f2iz>
    16aa:	bd10      	pop	{r4, pc}
    16ac:	219e      	movs	r1, #158	; 0x9e
    16ae:	05c9      	lsls	r1, r1, #23
    16b0:	1c20      	adds	r0, r4, #0
    16b2:	f000 fa59 	bl	1b68 <__aeabi_fsub>
    16b6:	f000 fbcd 	bl	1e54 <__aeabi_f2iz>
    16ba:	2380      	movs	r3, #128	; 0x80
    16bc:	061b      	lsls	r3, r3, #24
    16be:	18c0      	adds	r0, r0, r3
    16c0:	e7f3      	b.n	16aa <__aeabi_f2uiz+0x16>
    16c2:	46c0      	nop			; (mov r8, r8)

000016c4 <__aeabi_fdiv>:
    16c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    16c6:	465f      	mov	r7, fp
    16c8:	4656      	mov	r6, sl
    16ca:	464d      	mov	r5, r9
    16cc:	4644      	mov	r4, r8
    16ce:	b4f0      	push	{r4, r5, r6, r7}
    16d0:	0246      	lsls	r6, r0, #9
    16d2:	0045      	lsls	r5, r0, #1
    16d4:	0fc0      	lsrs	r0, r0, #31
    16d6:	b085      	sub	sp, #20
    16d8:	1c0f      	adds	r7, r1, #0
    16da:	0a76      	lsrs	r6, r6, #9
    16dc:	0e2d      	lsrs	r5, r5, #24
    16de:	4680      	mov	r8, r0
    16e0:	d041      	beq.n	1766 <__aeabi_fdiv+0xa2>
    16e2:	2dff      	cmp	r5, #255	; 0xff
    16e4:	d026      	beq.n	1734 <__aeabi_fdiv+0x70>
    16e6:	2480      	movs	r4, #128	; 0x80
    16e8:	0424      	lsls	r4, r4, #16
    16ea:	2100      	movs	r1, #0
    16ec:	4326      	orrs	r6, r4
    16ee:	00f6      	lsls	r6, r6, #3
    16f0:	3d7f      	subs	r5, #127	; 0x7f
    16f2:	4689      	mov	r9, r1
    16f4:	468b      	mov	fp, r1
    16f6:	0ff9      	lsrs	r1, r7, #31
    16f8:	027c      	lsls	r4, r7, #9
    16fa:	0078      	lsls	r0, r7, #1
    16fc:	0a64      	lsrs	r4, r4, #9
    16fe:	0e00      	lsrs	r0, r0, #24
    1700:	9100      	str	r1, [sp, #0]
    1702:	468a      	mov	sl, r1
    1704:	d03c      	beq.n	1780 <__aeabi_fdiv+0xbc>
    1706:	28ff      	cmp	r0, #255	; 0xff
    1708:	d034      	beq.n	1774 <__aeabi_fdiv+0xb0>
    170a:	2380      	movs	r3, #128	; 0x80
    170c:	041b      	lsls	r3, r3, #16
    170e:	431c      	orrs	r4, r3
    1710:	2300      	movs	r3, #0
    1712:	00e4      	lsls	r4, r4, #3
    1714:	387f      	subs	r0, #127	; 0x7f
    1716:	9301      	str	r3, [sp, #4]
    1718:	9f00      	ldr	r7, [sp, #0]
    171a:	4643      	mov	r3, r8
    171c:	9a01      	ldr	r2, [sp, #4]
    171e:	407b      	eors	r3, r7
    1720:	4649      	mov	r1, r9
    1722:	469c      	mov	ip, r3
    1724:	4311      	orrs	r1, r2
    1726:	290f      	cmp	r1, #15
    1728:	d900      	bls.n	172c <__aeabi_fdiv+0x68>
    172a:	e070      	b.n	180e <__aeabi_fdiv+0x14a>
    172c:	4f75      	ldr	r7, [pc, #468]	; (1904 <__aeabi_fdiv+0x240>)
    172e:	0089      	lsls	r1, r1, #2
    1730:	587f      	ldr	r7, [r7, r1]
    1732:	46bf      	mov	pc, r7
    1734:	2e00      	cmp	r6, #0
    1736:	d13e      	bne.n	17b6 <__aeabi_fdiv+0xf2>
    1738:	2208      	movs	r2, #8
    173a:	2302      	movs	r3, #2
    173c:	4691      	mov	r9, r2
    173e:	469b      	mov	fp, r3
    1740:	e7d9      	b.n	16f6 <__aeabi_fdiv+0x32>
    1742:	465a      	mov	r2, fp
    1744:	1c34      	adds	r4, r6, #0
    1746:	46c2      	mov	sl, r8
    1748:	9201      	str	r2, [sp, #4]
    174a:	9901      	ldr	r1, [sp, #4]
    174c:	2902      	cmp	r1, #2
    174e:	d037      	beq.n	17c0 <__aeabi_fdiv+0xfc>
    1750:	2903      	cmp	r1, #3
    1752:	d100      	bne.n	1756 <__aeabi_fdiv+0x92>
    1754:	e0ce      	b.n	18f4 <__aeabi_fdiv+0x230>
    1756:	2901      	cmp	r1, #1
    1758:	d000      	beq.n	175c <__aeabi_fdiv+0x98>
    175a:	e0aa      	b.n	18b2 <__aeabi_fdiv+0x1ee>
    175c:	4653      	mov	r3, sl
    175e:	400b      	ands	r3, r1
    1760:	2200      	movs	r2, #0
    1762:	2600      	movs	r6, #0
    1764:	e032      	b.n	17cc <__aeabi_fdiv+0x108>
    1766:	2e00      	cmp	r6, #0
    1768:	d119      	bne.n	179e <__aeabi_fdiv+0xda>
    176a:	2104      	movs	r1, #4
    176c:	2201      	movs	r2, #1
    176e:	4689      	mov	r9, r1
    1770:	4693      	mov	fp, r2
    1772:	e7c0      	b.n	16f6 <__aeabi_fdiv+0x32>
    1774:	1c22      	adds	r2, r4, #0
    1776:	1e53      	subs	r3, r2, #1
    1778:	419a      	sbcs	r2, r3
    177a:	3202      	adds	r2, #2
    177c:	9201      	str	r2, [sp, #4]
    177e:	e7cb      	b.n	1718 <__aeabi_fdiv+0x54>
    1780:	2701      	movs	r7, #1
    1782:	9701      	str	r7, [sp, #4]
    1784:	2c00      	cmp	r4, #0
    1786:	d0c7      	beq.n	1718 <__aeabi_fdiv+0x54>
    1788:	1c20      	adds	r0, r4, #0
    178a:	f000 fc0d 	bl	1fa8 <__clzsi2>
    178e:	1f43      	subs	r3, r0, #5
    1790:	409c      	lsls	r4, r3
    1792:	2376      	movs	r3, #118	; 0x76
    1794:	425b      	negs	r3, r3
    1796:	2100      	movs	r1, #0
    1798:	1a18      	subs	r0, r3, r0
    179a:	9101      	str	r1, [sp, #4]
    179c:	e7bc      	b.n	1718 <__aeabi_fdiv+0x54>
    179e:	1c30      	adds	r0, r6, #0
    17a0:	f000 fc02 	bl	1fa8 <__clzsi2>
    17a4:	2576      	movs	r5, #118	; 0x76
    17a6:	1f43      	subs	r3, r0, #5
    17a8:	409e      	lsls	r6, r3
    17aa:	426d      	negs	r5, r5
    17ac:	2300      	movs	r3, #0
    17ae:	1a2d      	subs	r5, r5, r0
    17b0:	4699      	mov	r9, r3
    17b2:	469b      	mov	fp, r3
    17b4:	e79f      	b.n	16f6 <__aeabi_fdiv+0x32>
    17b6:	230c      	movs	r3, #12
    17b8:	2103      	movs	r1, #3
    17ba:	4699      	mov	r9, r3
    17bc:	468b      	mov	fp, r1
    17be:	e79a      	b.n	16f6 <__aeabi_fdiv+0x32>
    17c0:	46d4      	mov	ip, sl
    17c2:	2301      	movs	r3, #1
    17c4:	4667      	mov	r7, ip
    17c6:	403b      	ands	r3, r7
    17c8:	22ff      	movs	r2, #255	; 0xff
    17ca:	2600      	movs	r6, #0
    17cc:	0276      	lsls	r6, r6, #9
    17ce:	05d2      	lsls	r2, r2, #23
    17d0:	0a70      	lsrs	r0, r6, #9
    17d2:	07db      	lsls	r3, r3, #31
    17d4:	4310      	orrs	r0, r2
    17d6:	4318      	orrs	r0, r3
    17d8:	b005      	add	sp, #20
    17da:	bc3c      	pop	{r2, r3, r4, r5}
    17dc:	4690      	mov	r8, r2
    17de:	4699      	mov	r9, r3
    17e0:	46a2      	mov	sl, r4
    17e2:	46ab      	mov	fp, r5
    17e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17e6:	2300      	movs	r3, #0
    17e8:	4e47      	ldr	r6, [pc, #284]	; (1908 <__aeabi_fdiv+0x244>)
    17ea:	22ff      	movs	r2, #255	; 0xff
    17ec:	e7ee      	b.n	17cc <__aeabi_fdiv+0x108>
    17ee:	2200      	movs	r2, #0
    17f0:	2600      	movs	r6, #0
    17f2:	e7eb      	b.n	17cc <__aeabi_fdiv+0x108>
    17f4:	2080      	movs	r0, #128	; 0x80
    17f6:	03c0      	lsls	r0, r0, #15
    17f8:	4206      	tst	r6, r0
    17fa:	d03b      	beq.n	1874 <__aeabi_fdiv+0x1b0>
    17fc:	4204      	tst	r4, r0
    17fe:	d139      	bne.n	1874 <__aeabi_fdiv+0x1b0>
    1800:	1c06      	adds	r6, r0, #0
    1802:	4326      	orrs	r6, r4
    1804:	0276      	lsls	r6, r6, #9
    1806:	0a76      	lsrs	r6, r6, #9
    1808:	9b00      	ldr	r3, [sp, #0]
    180a:	22ff      	movs	r2, #255	; 0xff
    180c:	e7de      	b.n	17cc <__aeabi_fdiv+0x108>
    180e:	1a28      	subs	r0, r5, r0
    1810:	9003      	str	r0, [sp, #12]
    1812:	0176      	lsls	r6, r6, #5
    1814:	0164      	lsls	r4, r4, #5
    1816:	42a6      	cmp	r6, r4
    1818:	d339      	bcc.n	188e <__aeabi_fdiv+0x1ca>
    181a:	1b36      	subs	r6, r6, r4
    181c:	221a      	movs	r2, #26
    181e:	2301      	movs	r3, #1
    1820:	2001      	movs	r0, #1
    1822:	1c31      	adds	r1, r6, #0
    1824:	005b      	lsls	r3, r3, #1
    1826:	0076      	lsls	r6, r6, #1
    1828:	2900      	cmp	r1, #0
    182a:	db01      	blt.n	1830 <__aeabi_fdiv+0x16c>
    182c:	42b4      	cmp	r4, r6
    182e:	d801      	bhi.n	1834 <__aeabi_fdiv+0x170>
    1830:	1b36      	subs	r6, r6, r4
    1832:	4303      	orrs	r3, r0
    1834:	3a01      	subs	r2, #1
    1836:	2a00      	cmp	r2, #0
    1838:	dcf3      	bgt.n	1822 <__aeabi_fdiv+0x15e>
    183a:	1e74      	subs	r4, r6, #1
    183c:	41a6      	sbcs	r6, r4
    183e:	1c34      	adds	r4, r6, #0
    1840:	431c      	orrs	r4, r3
    1842:	9a03      	ldr	r2, [sp, #12]
    1844:	327f      	adds	r2, #127	; 0x7f
    1846:	2a00      	cmp	r2, #0
    1848:	dd27      	ble.n	189a <__aeabi_fdiv+0x1d6>
    184a:	0763      	lsls	r3, r4, #29
    184c:	d004      	beq.n	1858 <__aeabi_fdiv+0x194>
    184e:	230f      	movs	r3, #15
    1850:	4023      	ands	r3, r4
    1852:	2b04      	cmp	r3, #4
    1854:	d000      	beq.n	1858 <__aeabi_fdiv+0x194>
    1856:	3404      	adds	r4, #4
    1858:	0127      	lsls	r7, r4, #4
    185a:	d503      	bpl.n	1864 <__aeabi_fdiv+0x1a0>
    185c:	4b2b      	ldr	r3, [pc, #172]	; (190c <__aeabi_fdiv+0x248>)
    185e:	9a03      	ldr	r2, [sp, #12]
    1860:	401c      	ands	r4, r3
    1862:	3280      	adds	r2, #128	; 0x80
    1864:	2afe      	cmp	r2, #254	; 0xfe
    1866:	dd0b      	ble.n	1880 <__aeabi_fdiv+0x1bc>
    1868:	2301      	movs	r3, #1
    186a:	4661      	mov	r1, ip
    186c:	400b      	ands	r3, r1
    186e:	22ff      	movs	r2, #255	; 0xff
    1870:	2600      	movs	r6, #0
    1872:	e7ab      	b.n	17cc <__aeabi_fdiv+0x108>
    1874:	4306      	orrs	r6, r0
    1876:	0276      	lsls	r6, r6, #9
    1878:	0a76      	lsrs	r6, r6, #9
    187a:	4643      	mov	r3, r8
    187c:	22ff      	movs	r2, #255	; 0xff
    187e:	e7a5      	b.n	17cc <__aeabi_fdiv+0x108>
    1880:	01a4      	lsls	r4, r4, #6
    1882:	2301      	movs	r3, #1
    1884:	4667      	mov	r7, ip
    1886:	0a66      	lsrs	r6, r4, #9
    1888:	b2d2      	uxtb	r2, r2
    188a:	403b      	ands	r3, r7
    188c:	e79e      	b.n	17cc <__aeabi_fdiv+0x108>
    188e:	9f03      	ldr	r7, [sp, #12]
    1890:	221b      	movs	r2, #27
    1892:	3f01      	subs	r7, #1
    1894:	9703      	str	r7, [sp, #12]
    1896:	2300      	movs	r3, #0
    1898:	e7c2      	b.n	1820 <__aeabi_fdiv+0x15c>
    189a:	237e      	movs	r3, #126	; 0x7e
    189c:	9f03      	ldr	r7, [sp, #12]
    189e:	425b      	negs	r3, r3
    18a0:	1bdb      	subs	r3, r3, r7
    18a2:	2b1b      	cmp	r3, #27
    18a4:	dd07      	ble.n	18b6 <__aeabi_fdiv+0x1f2>
    18a6:	2301      	movs	r3, #1
    18a8:	4661      	mov	r1, ip
    18aa:	400b      	ands	r3, r1
    18ac:	2200      	movs	r2, #0
    18ae:	2600      	movs	r6, #0
    18b0:	e78c      	b.n	17cc <__aeabi_fdiv+0x108>
    18b2:	46d4      	mov	ip, sl
    18b4:	e7c5      	b.n	1842 <__aeabi_fdiv+0x17e>
    18b6:	1c22      	adds	r2, r4, #0
    18b8:	40da      	lsrs	r2, r3
    18ba:	9b03      	ldr	r3, [sp, #12]
    18bc:	339e      	adds	r3, #158	; 0x9e
    18be:	409c      	lsls	r4, r3
    18c0:	1c23      	adds	r3, r4, #0
    18c2:	1e5c      	subs	r4, r3, #1
    18c4:	41a3      	sbcs	r3, r4
    18c6:	4313      	orrs	r3, r2
    18c8:	075a      	lsls	r2, r3, #29
    18ca:	d004      	beq.n	18d6 <__aeabi_fdiv+0x212>
    18cc:	220f      	movs	r2, #15
    18ce:	401a      	ands	r2, r3
    18d0:	2a04      	cmp	r2, #4
    18d2:	d000      	beq.n	18d6 <__aeabi_fdiv+0x212>
    18d4:	3304      	adds	r3, #4
    18d6:	015f      	lsls	r7, r3, #5
    18d8:	d505      	bpl.n	18e6 <__aeabi_fdiv+0x222>
    18da:	2301      	movs	r3, #1
    18dc:	4661      	mov	r1, ip
    18de:	400b      	ands	r3, r1
    18e0:	2201      	movs	r2, #1
    18e2:	2600      	movs	r6, #0
    18e4:	e772      	b.n	17cc <__aeabi_fdiv+0x108>
    18e6:	019e      	lsls	r6, r3, #6
    18e8:	4662      	mov	r2, ip
    18ea:	2301      	movs	r3, #1
    18ec:	4013      	ands	r3, r2
    18ee:	0a76      	lsrs	r6, r6, #9
    18f0:	2200      	movs	r2, #0
    18f2:	e76b      	b.n	17cc <__aeabi_fdiv+0x108>
    18f4:	2680      	movs	r6, #128	; 0x80
    18f6:	03f6      	lsls	r6, r6, #15
    18f8:	4326      	orrs	r6, r4
    18fa:	0276      	lsls	r6, r6, #9
    18fc:	0a76      	lsrs	r6, r6, #9
    18fe:	4653      	mov	r3, sl
    1900:	22ff      	movs	r2, #255	; 0xff
    1902:	e763      	b.n	17cc <__aeabi_fdiv+0x108>
    1904:	00004d98 	.word	0x00004d98
    1908:	007fffff 	.word	0x007fffff
    190c:	f7ffffff 	.word	0xf7ffffff

00001910 <__aeabi_fmul>:
    1910:	b5f0      	push	{r4, r5, r6, r7, lr}
    1912:	465f      	mov	r7, fp
    1914:	4656      	mov	r6, sl
    1916:	464d      	mov	r5, r9
    1918:	4644      	mov	r4, r8
    191a:	b4f0      	push	{r4, r5, r6, r7}
    191c:	0244      	lsls	r4, r0, #9
    191e:	0046      	lsls	r6, r0, #1
    1920:	b083      	sub	sp, #12
    1922:	1c0f      	adds	r7, r1, #0
    1924:	0a64      	lsrs	r4, r4, #9
    1926:	0e36      	lsrs	r6, r6, #24
    1928:	0fc5      	lsrs	r5, r0, #31
    192a:	2e00      	cmp	r6, #0
    192c:	d041      	beq.n	19b2 <__aeabi_fmul+0xa2>
    192e:	2eff      	cmp	r6, #255	; 0xff
    1930:	d022      	beq.n	1978 <__aeabi_fmul+0x68>
    1932:	2380      	movs	r3, #128	; 0x80
    1934:	041b      	lsls	r3, r3, #16
    1936:	2000      	movs	r0, #0
    1938:	431c      	orrs	r4, r3
    193a:	00e4      	lsls	r4, r4, #3
    193c:	3e7f      	subs	r6, #127	; 0x7f
    193e:	4682      	mov	sl, r0
    1940:	4680      	mov	r8, r0
    1942:	1c39      	adds	r1, r7, #0
    1944:	004b      	lsls	r3, r1, #1
    1946:	027f      	lsls	r7, r7, #9
    1948:	0fc9      	lsrs	r1, r1, #31
    194a:	0a7f      	lsrs	r7, r7, #9
    194c:	0e1b      	lsrs	r3, r3, #24
    194e:	468b      	mov	fp, r1
    1950:	d03b      	beq.n	19ca <__aeabi_fmul+0xba>
    1952:	2bff      	cmp	r3, #255	; 0xff
    1954:	d034      	beq.n	19c0 <__aeabi_fmul+0xb0>
    1956:	2280      	movs	r2, #128	; 0x80
    1958:	0412      	lsls	r2, r2, #16
    195a:	4317      	orrs	r7, r2
    195c:	00ff      	lsls	r7, r7, #3
    195e:	3b7f      	subs	r3, #127	; 0x7f
    1960:	2100      	movs	r1, #0
    1962:	465a      	mov	r2, fp
    1964:	406a      	eors	r2, r5
    1966:	9201      	str	r2, [sp, #4]
    1968:	4652      	mov	r2, sl
    196a:	430a      	orrs	r2, r1
    196c:	2a0f      	cmp	r2, #15
    196e:	d862      	bhi.n	1a36 <__aeabi_fmul+0x126>
    1970:	487a      	ldr	r0, [pc, #488]	; (1b5c <__aeabi_fmul+0x24c>)
    1972:	0092      	lsls	r2, r2, #2
    1974:	5882      	ldr	r2, [r0, r2]
    1976:	4697      	mov	pc, r2
    1978:	2c00      	cmp	r4, #0
    197a:	d13f      	bne.n	19fc <__aeabi_fmul+0xec>
    197c:	2208      	movs	r2, #8
    197e:	2302      	movs	r3, #2
    1980:	4692      	mov	sl, r2
    1982:	4698      	mov	r8, r3
    1984:	e7dd      	b.n	1942 <__aeabi_fmul+0x32>
    1986:	9501      	str	r5, [sp, #4]
    1988:	4640      	mov	r0, r8
    198a:	2802      	cmp	r0, #2
    198c:	d12a      	bne.n	19e4 <__aeabi_fmul+0xd4>
    198e:	9a01      	ldr	r2, [sp, #4]
    1990:	2501      	movs	r5, #1
    1992:	4015      	ands	r5, r2
    1994:	23ff      	movs	r3, #255	; 0xff
    1996:	2400      	movs	r4, #0
    1998:	0264      	lsls	r4, r4, #9
    199a:	05db      	lsls	r3, r3, #23
    199c:	0a60      	lsrs	r0, r4, #9
    199e:	07ed      	lsls	r5, r5, #31
    19a0:	4318      	orrs	r0, r3
    19a2:	4328      	orrs	r0, r5
    19a4:	b003      	add	sp, #12
    19a6:	bc3c      	pop	{r2, r3, r4, r5}
    19a8:	4690      	mov	r8, r2
    19aa:	4699      	mov	r9, r3
    19ac:	46a2      	mov	sl, r4
    19ae:	46ab      	mov	fp, r5
    19b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19b2:	2c00      	cmp	r4, #0
    19b4:	d127      	bne.n	1a06 <__aeabi_fmul+0xf6>
    19b6:	2004      	movs	r0, #4
    19b8:	2201      	movs	r2, #1
    19ba:	4682      	mov	sl, r0
    19bc:	4690      	mov	r8, r2
    19be:	e7c0      	b.n	1942 <__aeabi_fmul+0x32>
    19c0:	1c39      	adds	r1, r7, #0
    19c2:	1e4a      	subs	r2, r1, #1
    19c4:	4191      	sbcs	r1, r2
    19c6:	3102      	adds	r1, #2
    19c8:	e7cb      	b.n	1962 <__aeabi_fmul+0x52>
    19ca:	2101      	movs	r1, #1
    19cc:	2f00      	cmp	r7, #0
    19ce:	d0c8      	beq.n	1962 <__aeabi_fmul+0x52>
    19d0:	1c38      	adds	r0, r7, #0
    19d2:	f000 fae9 	bl	1fa8 <__clzsi2>
    19d6:	1f43      	subs	r3, r0, #5
    19d8:	409f      	lsls	r7, r3
    19da:	2376      	movs	r3, #118	; 0x76
    19dc:	425b      	negs	r3, r3
    19de:	1a1b      	subs	r3, r3, r0
    19e0:	2100      	movs	r1, #0
    19e2:	e7be      	b.n	1962 <__aeabi_fmul+0x52>
    19e4:	2803      	cmp	r0, #3
    19e6:	d100      	bne.n	19ea <__aeabi_fmul+0xda>
    19e8:	e0ad      	b.n	1b46 <__aeabi_fmul+0x236>
    19ea:	2801      	cmp	r0, #1
    19ec:	d14e      	bne.n	1a8c <__aeabi_fmul+0x17c>
    19ee:	9801      	ldr	r0, [sp, #4]
    19f0:	4642      	mov	r2, r8
    19f2:	4010      	ands	r0, r2
    19f4:	b2c5      	uxtb	r5, r0
    19f6:	2300      	movs	r3, #0
    19f8:	2400      	movs	r4, #0
    19fa:	e7cd      	b.n	1998 <__aeabi_fmul+0x88>
    19fc:	230c      	movs	r3, #12
    19fe:	2003      	movs	r0, #3
    1a00:	469a      	mov	sl, r3
    1a02:	4680      	mov	r8, r0
    1a04:	e79d      	b.n	1942 <__aeabi_fmul+0x32>
    1a06:	1c20      	adds	r0, r4, #0
    1a08:	f000 face 	bl	1fa8 <__clzsi2>
    1a0c:	2676      	movs	r6, #118	; 0x76
    1a0e:	1f43      	subs	r3, r0, #5
    1a10:	409c      	lsls	r4, r3
    1a12:	4276      	negs	r6, r6
    1a14:	2300      	movs	r3, #0
    1a16:	1a36      	subs	r6, r6, r0
    1a18:	469a      	mov	sl, r3
    1a1a:	4698      	mov	r8, r3
    1a1c:	e791      	b.n	1942 <__aeabi_fmul+0x32>
    1a1e:	2500      	movs	r5, #0
    1a20:	4c4f      	ldr	r4, [pc, #316]	; (1b60 <__aeabi_fmul+0x250>)
    1a22:	23ff      	movs	r3, #255	; 0xff
    1a24:	e7b8      	b.n	1998 <__aeabi_fmul+0x88>
    1a26:	465b      	mov	r3, fp
    1a28:	1c3c      	adds	r4, r7, #0
    1a2a:	9301      	str	r3, [sp, #4]
    1a2c:	4688      	mov	r8, r1
    1a2e:	e7ab      	b.n	1988 <__aeabi_fmul+0x78>
    1a30:	1c3c      	adds	r4, r7, #0
    1a32:	4688      	mov	r8, r1
    1a34:	e7a8      	b.n	1988 <__aeabi_fmul+0x78>
    1a36:	0c25      	lsrs	r5, r4, #16
    1a38:	0424      	lsls	r4, r4, #16
    1a3a:	0c3a      	lsrs	r2, r7, #16
    1a3c:	0c24      	lsrs	r4, r4, #16
    1a3e:	043f      	lsls	r7, r7, #16
    1a40:	18f6      	adds	r6, r6, r3
    1a42:	0c3f      	lsrs	r7, r7, #16
    1a44:	1c21      	adds	r1, r4, #0
    1a46:	1c23      	adds	r3, r4, #0
    1a48:	4379      	muls	r1, r7
    1a4a:	4353      	muls	r3, r2
    1a4c:	436f      	muls	r7, r5
    1a4e:	4355      	muls	r5, r2
    1a50:	18fb      	adds	r3, r7, r3
    1a52:	0c0a      	lsrs	r2, r1, #16
    1a54:	189b      	adds	r3, r3, r2
    1a56:	46b1      	mov	r9, r6
    1a58:	429f      	cmp	r7, r3
    1a5a:	d902      	bls.n	1a62 <__aeabi_fmul+0x152>
    1a5c:	2280      	movs	r2, #128	; 0x80
    1a5e:	0252      	lsls	r2, r2, #9
    1a60:	18ad      	adds	r5, r5, r2
    1a62:	0409      	lsls	r1, r1, #16
    1a64:	041a      	lsls	r2, r3, #16
    1a66:	0c09      	lsrs	r1, r1, #16
    1a68:	1852      	adds	r2, r2, r1
    1a6a:	0194      	lsls	r4, r2, #6
    1a6c:	0c1b      	lsrs	r3, r3, #16
    1a6e:	1e61      	subs	r1, r4, #1
    1a70:	418c      	sbcs	r4, r1
    1a72:	0e92      	lsrs	r2, r2, #26
    1a74:	18ed      	adds	r5, r5, r3
    1a76:	4314      	orrs	r4, r2
    1a78:	01ad      	lsls	r5, r5, #6
    1a7a:	432c      	orrs	r4, r5
    1a7c:	0123      	lsls	r3, r4, #4
    1a7e:	d505      	bpl.n	1a8c <__aeabi_fmul+0x17c>
    1a80:	2201      	movs	r2, #1
    1a82:	0863      	lsrs	r3, r4, #1
    1a84:	2001      	movs	r0, #1
    1a86:	4014      	ands	r4, r2
    1a88:	4481      	add	r9, r0
    1a8a:	431c      	orrs	r4, r3
    1a8c:	464b      	mov	r3, r9
    1a8e:	337f      	adds	r3, #127	; 0x7f
    1a90:	2b00      	cmp	r3, #0
    1a92:	dd2d      	ble.n	1af0 <__aeabi_fmul+0x1e0>
    1a94:	0760      	lsls	r0, r4, #29
    1a96:	d004      	beq.n	1aa2 <__aeabi_fmul+0x192>
    1a98:	220f      	movs	r2, #15
    1a9a:	4022      	ands	r2, r4
    1a9c:	2a04      	cmp	r2, #4
    1a9e:	d000      	beq.n	1aa2 <__aeabi_fmul+0x192>
    1aa0:	3404      	adds	r4, #4
    1aa2:	0122      	lsls	r2, r4, #4
    1aa4:	d503      	bpl.n	1aae <__aeabi_fmul+0x19e>
    1aa6:	4b2f      	ldr	r3, [pc, #188]	; (1b64 <__aeabi_fmul+0x254>)
    1aa8:	401c      	ands	r4, r3
    1aaa:	464b      	mov	r3, r9
    1aac:	3380      	adds	r3, #128	; 0x80
    1aae:	2bfe      	cmp	r3, #254	; 0xfe
    1ab0:	dd17      	ble.n	1ae2 <__aeabi_fmul+0x1d2>
    1ab2:	9b01      	ldr	r3, [sp, #4]
    1ab4:	2501      	movs	r5, #1
    1ab6:	401d      	ands	r5, r3
    1ab8:	2400      	movs	r4, #0
    1aba:	23ff      	movs	r3, #255	; 0xff
    1abc:	e76c      	b.n	1998 <__aeabi_fmul+0x88>
    1abe:	2080      	movs	r0, #128	; 0x80
    1ac0:	03c0      	lsls	r0, r0, #15
    1ac2:	4204      	tst	r4, r0
    1ac4:	d008      	beq.n	1ad8 <__aeabi_fmul+0x1c8>
    1ac6:	4207      	tst	r7, r0
    1ac8:	d106      	bne.n	1ad8 <__aeabi_fmul+0x1c8>
    1aca:	1c04      	adds	r4, r0, #0
    1acc:	433c      	orrs	r4, r7
    1ace:	0264      	lsls	r4, r4, #9
    1ad0:	0a64      	lsrs	r4, r4, #9
    1ad2:	465d      	mov	r5, fp
    1ad4:	23ff      	movs	r3, #255	; 0xff
    1ad6:	e75f      	b.n	1998 <__aeabi_fmul+0x88>
    1ad8:	4304      	orrs	r4, r0
    1ada:	0264      	lsls	r4, r4, #9
    1adc:	0a64      	lsrs	r4, r4, #9
    1ade:	23ff      	movs	r3, #255	; 0xff
    1ae0:	e75a      	b.n	1998 <__aeabi_fmul+0x88>
    1ae2:	9801      	ldr	r0, [sp, #4]
    1ae4:	01a4      	lsls	r4, r4, #6
    1ae6:	2501      	movs	r5, #1
    1ae8:	0a64      	lsrs	r4, r4, #9
    1aea:	b2db      	uxtb	r3, r3
    1aec:	4005      	ands	r5, r0
    1aee:	e753      	b.n	1998 <__aeabi_fmul+0x88>
    1af0:	237e      	movs	r3, #126	; 0x7e
    1af2:	425b      	negs	r3, r3
    1af4:	464a      	mov	r2, r9
    1af6:	1a9b      	subs	r3, r3, r2
    1af8:	2b1b      	cmp	r3, #27
    1afa:	dd05      	ble.n	1b08 <__aeabi_fmul+0x1f8>
    1afc:	9b01      	ldr	r3, [sp, #4]
    1afe:	2501      	movs	r5, #1
    1b00:	401d      	ands	r5, r3
    1b02:	2400      	movs	r4, #0
    1b04:	2300      	movs	r3, #0
    1b06:	e747      	b.n	1998 <__aeabi_fmul+0x88>
    1b08:	1c22      	adds	r2, r4, #0
    1b0a:	40da      	lsrs	r2, r3
    1b0c:	464b      	mov	r3, r9
    1b0e:	339e      	adds	r3, #158	; 0x9e
    1b10:	409c      	lsls	r4, r3
    1b12:	1c23      	adds	r3, r4, #0
    1b14:	1e5c      	subs	r4, r3, #1
    1b16:	41a3      	sbcs	r3, r4
    1b18:	4313      	orrs	r3, r2
    1b1a:	0758      	lsls	r0, r3, #29
    1b1c:	d004      	beq.n	1b28 <__aeabi_fmul+0x218>
    1b1e:	220f      	movs	r2, #15
    1b20:	401a      	ands	r2, r3
    1b22:	2a04      	cmp	r2, #4
    1b24:	d000      	beq.n	1b28 <__aeabi_fmul+0x218>
    1b26:	3304      	adds	r3, #4
    1b28:	015a      	lsls	r2, r3, #5
    1b2a:	d505      	bpl.n	1b38 <__aeabi_fmul+0x228>
    1b2c:	9b01      	ldr	r3, [sp, #4]
    1b2e:	2501      	movs	r5, #1
    1b30:	401d      	ands	r5, r3
    1b32:	2400      	movs	r4, #0
    1b34:	2301      	movs	r3, #1
    1b36:	e72f      	b.n	1998 <__aeabi_fmul+0x88>
    1b38:	9801      	ldr	r0, [sp, #4]
    1b3a:	019c      	lsls	r4, r3, #6
    1b3c:	2501      	movs	r5, #1
    1b3e:	0a64      	lsrs	r4, r4, #9
    1b40:	4005      	ands	r5, r0
    1b42:	2300      	movs	r3, #0
    1b44:	e728      	b.n	1998 <__aeabi_fmul+0x88>
    1b46:	2780      	movs	r7, #128	; 0x80
    1b48:	03ff      	lsls	r7, r7, #15
    1b4a:	9b01      	ldr	r3, [sp, #4]
    1b4c:	433c      	orrs	r4, r7
    1b4e:	0264      	lsls	r4, r4, #9
    1b50:	2501      	movs	r5, #1
    1b52:	401d      	ands	r5, r3
    1b54:	0a64      	lsrs	r4, r4, #9
    1b56:	23ff      	movs	r3, #255	; 0xff
    1b58:	e71e      	b.n	1998 <__aeabi_fmul+0x88>
    1b5a:	46c0      	nop			; (mov r8, r8)
    1b5c:	00004dd8 	.word	0x00004dd8
    1b60:	007fffff 	.word	0x007fffff
    1b64:	f7ffffff 	.word	0xf7ffffff

00001b68 <__aeabi_fsub>:
    1b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1b6a:	0fc2      	lsrs	r2, r0, #31
    1b6c:	0243      	lsls	r3, r0, #9
    1b6e:	0044      	lsls	r4, r0, #1
    1b70:	024d      	lsls	r5, r1, #9
    1b72:	0048      	lsls	r0, r1, #1
    1b74:	0e24      	lsrs	r4, r4, #24
    1b76:	1c16      	adds	r6, r2, #0
    1b78:	099b      	lsrs	r3, r3, #6
    1b7a:	0e00      	lsrs	r0, r0, #24
    1b7c:	0fc9      	lsrs	r1, r1, #31
    1b7e:	09ad      	lsrs	r5, r5, #6
    1b80:	28ff      	cmp	r0, #255	; 0xff
    1b82:	d100      	bne.n	1b86 <__aeabi_fsub+0x1e>
    1b84:	e083      	b.n	1c8e <__aeabi_fsub+0x126>
    1b86:	2701      	movs	r7, #1
    1b88:	4079      	eors	r1, r7
    1b8a:	428a      	cmp	r2, r1
    1b8c:	d05c      	beq.n	1c48 <__aeabi_fsub+0xe0>
    1b8e:	1a22      	subs	r2, r4, r0
    1b90:	2a00      	cmp	r2, #0
    1b92:	dc00      	bgt.n	1b96 <__aeabi_fsub+0x2e>
    1b94:	e08e      	b.n	1cb4 <__aeabi_fsub+0x14c>
    1b96:	2800      	cmp	r0, #0
    1b98:	d11e      	bne.n	1bd8 <__aeabi_fsub+0x70>
    1b9a:	2d00      	cmp	r5, #0
    1b9c:	d000      	beq.n	1ba0 <__aeabi_fsub+0x38>
    1b9e:	e07a      	b.n	1c96 <__aeabi_fsub+0x12e>
    1ba0:	0758      	lsls	r0, r3, #29
    1ba2:	d004      	beq.n	1bae <__aeabi_fsub+0x46>
    1ba4:	220f      	movs	r2, #15
    1ba6:	401a      	ands	r2, r3
    1ba8:	2a04      	cmp	r2, #4
    1baa:	d000      	beq.n	1bae <__aeabi_fsub+0x46>
    1bac:	3304      	adds	r3, #4
    1bae:	2180      	movs	r1, #128	; 0x80
    1bb0:	04c9      	lsls	r1, r1, #19
    1bb2:	2201      	movs	r2, #1
    1bb4:	4019      	ands	r1, r3
    1bb6:	4032      	ands	r2, r6
    1bb8:	2900      	cmp	r1, #0
    1bba:	d03a      	beq.n	1c32 <__aeabi_fsub+0xca>
    1bbc:	3401      	adds	r4, #1
    1bbe:	2cff      	cmp	r4, #255	; 0xff
    1bc0:	d100      	bne.n	1bc4 <__aeabi_fsub+0x5c>
    1bc2:	e083      	b.n	1ccc <__aeabi_fsub+0x164>
    1bc4:	019b      	lsls	r3, r3, #6
    1bc6:	0a5b      	lsrs	r3, r3, #9
    1bc8:	025b      	lsls	r3, r3, #9
    1bca:	b2e4      	uxtb	r4, r4
    1bcc:	05e4      	lsls	r4, r4, #23
    1bce:	0a58      	lsrs	r0, r3, #9
    1bd0:	07d2      	lsls	r2, r2, #31
    1bd2:	4320      	orrs	r0, r4
    1bd4:	4310      	orrs	r0, r2
    1bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1bd8:	2cff      	cmp	r4, #255	; 0xff
    1bda:	d0e1      	beq.n	1ba0 <__aeabi_fsub+0x38>
    1bdc:	2180      	movs	r1, #128	; 0x80
    1bde:	04c9      	lsls	r1, r1, #19
    1be0:	430d      	orrs	r5, r1
    1be2:	2a1b      	cmp	r2, #27
    1be4:	dd00      	ble.n	1be8 <__aeabi_fsub+0x80>
    1be6:	e12f      	b.n	1e48 <__aeabi_fsub+0x2e0>
    1be8:	1c29      	adds	r1, r5, #0
    1bea:	2020      	movs	r0, #32
    1bec:	40d1      	lsrs	r1, r2
    1bee:	1a82      	subs	r2, r0, r2
    1bf0:	4095      	lsls	r5, r2
    1bf2:	1e6a      	subs	r2, r5, #1
    1bf4:	4195      	sbcs	r5, r2
    1bf6:	430d      	orrs	r5, r1
    1bf8:	1b5b      	subs	r3, r3, r5
    1bfa:	0158      	lsls	r0, r3, #5
    1bfc:	d5d0      	bpl.n	1ba0 <__aeabi_fsub+0x38>
    1bfe:	019b      	lsls	r3, r3, #6
    1c00:	099f      	lsrs	r7, r3, #6
    1c02:	1c38      	adds	r0, r7, #0
    1c04:	f000 f9d0 	bl	1fa8 <__clzsi2>
    1c08:	1f42      	subs	r2, r0, #5
    1c0a:	4097      	lsls	r7, r2
    1c0c:	4294      	cmp	r4, r2
    1c0e:	dc5f      	bgt.n	1cd0 <__aeabi_fsub+0x168>
    1c10:	1b14      	subs	r4, r2, r4
    1c12:	231f      	movs	r3, #31
    1c14:	1b1b      	subs	r3, r3, r4
    1c16:	1c3a      	adds	r2, r7, #0
    1c18:	409f      	lsls	r7, r3
    1c1a:	1c61      	adds	r1, r4, #1
    1c1c:	1c3b      	adds	r3, r7, #0
    1c1e:	40ca      	lsrs	r2, r1
    1c20:	1e5f      	subs	r7, r3, #1
    1c22:	41bb      	sbcs	r3, r7
    1c24:	4313      	orrs	r3, r2
    1c26:	2400      	movs	r4, #0
    1c28:	e7ba      	b.n	1ba0 <__aeabi_fsub+0x38>
    1c2a:	1e13      	subs	r3, r2, #0
    1c2c:	d1b8      	bne.n	1ba0 <__aeabi_fsub+0x38>
    1c2e:	2300      	movs	r3, #0
    1c30:	2200      	movs	r2, #0
    1c32:	08db      	lsrs	r3, r3, #3
    1c34:	2cff      	cmp	r4, #255	; 0xff
    1c36:	d104      	bne.n	1c42 <__aeabi_fsub+0xda>
    1c38:	2b00      	cmp	r3, #0
    1c3a:	d047      	beq.n	1ccc <__aeabi_fsub+0x164>
    1c3c:	2080      	movs	r0, #128	; 0x80
    1c3e:	03c0      	lsls	r0, r0, #15
    1c40:	4303      	orrs	r3, r0
    1c42:	025b      	lsls	r3, r3, #9
    1c44:	0a5b      	lsrs	r3, r3, #9
    1c46:	e7bf      	b.n	1bc8 <__aeabi_fsub+0x60>
    1c48:	1a21      	subs	r1, r4, r0
    1c4a:	2900      	cmp	r1, #0
    1c4c:	dd44      	ble.n	1cd8 <__aeabi_fsub+0x170>
    1c4e:	2800      	cmp	r0, #0
    1c50:	d027      	beq.n	1ca2 <__aeabi_fsub+0x13a>
    1c52:	2cff      	cmp	r4, #255	; 0xff
    1c54:	d0a4      	beq.n	1ba0 <__aeabi_fsub+0x38>
    1c56:	2080      	movs	r0, #128	; 0x80
    1c58:	04c0      	lsls	r0, r0, #19
    1c5a:	4305      	orrs	r5, r0
    1c5c:	291b      	cmp	r1, #27
    1c5e:	dd00      	ble.n	1c62 <__aeabi_fsub+0xfa>
    1c60:	e0f0      	b.n	1e44 <__aeabi_fsub+0x2dc>
    1c62:	1c28      	adds	r0, r5, #0
    1c64:	2720      	movs	r7, #32
    1c66:	40c8      	lsrs	r0, r1
    1c68:	1a79      	subs	r1, r7, r1
    1c6a:	408d      	lsls	r5, r1
    1c6c:	1e69      	subs	r1, r5, #1
    1c6e:	418d      	sbcs	r5, r1
    1c70:	4305      	orrs	r5, r0
    1c72:	195b      	adds	r3, r3, r5
    1c74:	0159      	lsls	r1, r3, #5
    1c76:	d400      	bmi.n	1c7a <__aeabi_fsub+0x112>
    1c78:	e792      	b.n	1ba0 <__aeabi_fsub+0x38>
    1c7a:	3401      	adds	r4, #1
    1c7c:	2cff      	cmp	r4, #255	; 0xff
    1c7e:	d059      	beq.n	1d34 <__aeabi_fsub+0x1cc>
    1c80:	4972      	ldr	r1, [pc, #456]	; (1e4c <__aeabi_fsub+0x2e4>)
    1c82:	2201      	movs	r2, #1
    1c84:	401a      	ands	r2, r3
    1c86:	400b      	ands	r3, r1
    1c88:	085b      	lsrs	r3, r3, #1
    1c8a:	4313      	orrs	r3, r2
    1c8c:	e788      	b.n	1ba0 <__aeabi_fsub+0x38>
    1c8e:	2d00      	cmp	r5, #0
    1c90:	d000      	beq.n	1c94 <__aeabi_fsub+0x12c>
    1c92:	e77a      	b.n	1b8a <__aeabi_fsub+0x22>
    1c94:	e777      	b.n	1b86 <__aeabi_fsub+0x1e>
    1c96:	3a01      	subs	r2, #1
    1c98:	2a00      	cmp	r2, #0
    1c9a:	d0ad      	beq.n	1bf8 <__aeabi_fsub+0x90>
    1c9c:	2cff      	cmp	r4, #255	; 0xff
    1c9e:	d1a0      	bne.n	1be2 <__aeabi_fsub+0x7a>
    1ca0:	e77e      	b.n	1ba0 <__aeabi_fsub+0x38>
    1ca2:	2d00      	cmp	r5, #0
    1ca4:	d100      	bne.n	1ca8 <__aeabi_fsub+0x140>
    1ca6:	e77b      	b.n	1ba0 <__aeabi_fsub+0x38>
    1ca8:	3901      	subs	r1, #1
    1caa:	2900      	cmp	r1, #0
    1cac:	d0e1      	beq.n	1c72 <__aeabi_fsub+0x10a>
    1cae:	2cff      	cmp	r4, #255	; 0xff
    1cb0:	d1d4      	bne.n	1c5c <__aeabi_fsub+0xf4>
    1cb2:	e775      	b.n	1ba0 <__aeabi_fsub+0x38>
    1cb4:	2a00      	cmp	r2, #0
    1cb6:	d11b      	bne.n	1cf0 <__aeabi_fsub+0x188>
    1cb8:	1c62      	adds	r2, r4, #1
    1cba:	b2d2      	uxtb	r2, r2
    1cbc:	2a01      	cmp	r2, #1
    1cbe:	dd4a      	ble.n	1d56 <__aeabi_fsub+0x1ee>
    1cc0:	1b5f      	subs	r7, r3, r5
    1cc2:	017a      	lsls	r2, r7, #5
    1cc4:	d523      	bpl.n	1d0e <__aeabi_fsub+0x1a6>
    1cc6:	1aef      	subs	r7, r5, r3
    1cc8:	1c0e      	adds	r6, r1, #0
    1cca:	e79a      	b.n	1c02 <__aeabi_fsub+0x9a>
    1ccc:	2300      	movs	r3, #0
    1cce:	e77b      	b.n	1bc8 <__aeabi_fsub+0x60>
    1cd0:	4b5e      	ldr	r3, [pc, #376]	; (1e4c <__aeabi_fsub+0x2e4>)
    1cd2:	1aa4      	subs	r4, r4, r2
    1cd4:	403b      	ands	r3, r7
    1cd6:	e763      	b.n	1ba0 <__aeabi_fsub+0x38>
    1cd8:	2900      	cmp	r1, #0
    1cda:	d145      	bne.n	1d68 <__aeabi_fsub+0x200>
    1cdc:	1c61      	adds	r1, r4, #1
    1cde:	b2c8      	uxtb	r0, r1
    1ce0:	2801      	cmp	r0, #1
    1ce2:	dd29      	ble.n	1d38 <__aeabi_fsub+0x1d0>
    1ce4:	29ff      	cmp	r1, #255	; 0xff
    1ce6:	d024      	beq.n	1d32 <__aeabi_fsub+0x1ca>
    1ce8:	18eb      	adds	r3, r5, r3
    1cea:	085b      	lsrs	r3, r3, #1
    1cec:	1c0c      	adds	r4, r1, #0
    1cee:	e757      	b.n	1ba0 <__aeabi_fsub+0x38>
    1cf0:	2c00      	cmp	r4, #0
    1cf2:	d013      	beq.n	1d1c <__aeabi_fsub+0x1b4>
    1cf4:	28ff      	cmp	r0, #255	; 0xff
    1cf6:	d018      	beq.n	1d2a <__aeabi_fsub+0x1c2>
    1cf8:	2480      	movs	r4, #128	; 0x80
    1cfa:	04e4      	lsls	r4, r4, #19
    1cfc:	4252      	negs	r2, r2
    1cfe:	4323      	orrs	r3, r4
    1d00:	2a1b      	cmp	r2, #27
    1d02:	dd4c      	ble.n	1d9e <__aeabi_fsub+0x236>
    1d04:	2301      	movs	r3, #1
    1d06:	1aeb      	subs	r3, r5, r3
    1d08:	1c04      	adds	r4, r0, #0
    1d0a:	1c0e      	adds	r6, r1, #0
    1d0c:	e775      	b.n	1bfa <__aeabi_fsub+0x92>
    1d0e:	2f00      	cmp	r7, #0
    1d10:	d000      	beq.n	1d14 <__aeabi_fsub+0x1ac>
    1d12:	e776      	b.n	1c02 <__aeabi_fsub+0x9a>
    1d14:	2300      	movs	r3, #0
    1d16:	2200      	movs	r2, #0
    1d18:	2400      	movs	r4, #0
    1d1a:	e78a      	b.n	1c32 <__aeabi_fsub+0xca>
    1d1c:	2b00      	cmp	r3, #0
    1d1e:	d03a      	beq.n	1d96 <__aeabi_fsub+0x22e>
    1d20:	43d2      	mvns	r2, r2
    1d22:	2a00      	cmp	r2, #0
    1d24:	d0ef      	beq.n	1d06 <__aeabi_fsub+0x19e>
    1d26:	28ff      	cmp	r0, #255	; 0xff
    1d28:	d1ea      	bne.n	1d00 <__aeabi_fsub+0x198>
    1d2a:	1c2b      	adds	r3, r5, #0
    1d2c:	24ff      	movs	r4, #255	; 0xff
    1d2e:	1c0e      	adds	r6, r1, #0
    1d30:	e736      	b.n	1ba0 <__aeabi_fsub+0x38>
    1d32:	24ff      	movs	r4, #255	; 0xff
    1d34:	2300      	movs	r3, #0
    1d36:	e77c      	b.n	1c32 <__aeabi_fsub+0xca>
    1d38:	2c00      	cmp	r4, #0
    1d3a:	d15b      	bne.n	1df4 <__aeabi_fsub+0x28c>
    1d3c:	2b00      	cmp	r3, #0
    1d3e:	d07f      	beq.n	1e40 <__aeabi_fsub+0x2d8>
    1d40:	2d00      	cmp	r5, #0
    1d42:	d100      	bne.n	1d46 <__aeabi_fsub+0x1de>
    1d44:	e72c      	b.n	1ba0 <__aeabi_fsub+0x38>
    1d46:	195b      	adds	r3, r3, r5
    1d48:	0158      	lsls	r0, r3, #5
    1d4a:	d400      	bmi.n	1d4e <__aeabi_fsub+0x1e6>
    1d4c:	e728      	b.n	1ba0 <__aeabi_fsub+0x38>
    1d4e:	4a3f      	ldr	r2, [pc, #252]	; (1e4c <__aeabi_fsub+0x2e4>)
    1d50:	2401      	movs	r4, #1
    1d52:	4013      	ands	r3, r2
    1d54:	e724      	b.n	1ba0 <__aeabi_fsub+0x38>
    1d56:	2c00      	cmp	r4, #0
    1d58:	d115      	bne.n	1d86 <__aeabi_fsub+0x21e>
    1d5a:	2b00      	cmp	r3, #0
    1d5c:	d140      	bne.n	1de0 <__aeabi_fsub+0x278>
    1d5e:	2d00      	cmp	r5, #0
    1d60:	d062      	beq.n	1e28 <__aeabi_fsub+0x2c0>
    1d62:	1c2b      	adds	r3, r5, #0
    1d64:	1c0e      	adds	r6, r1, #0
    1d66:	e71b      	b.n	1ba0 <__aeabi_fsub+0x38>
    1d68:	2c00      	cmp	r4, #0
    1d6a:	d121      	bne.n	1db0 <__aeabi_fsub+0x248>
    1d6c:	2b00      	cmp	r3, #0
    1d6e:	d054      	beq.n	1e1a <__aeabi_fsub+0x2b2>
    1d70:	43c9      	mvns	r1, r1
    1d72:	2900      	cmp	r1, #0
    1d74:	d004      	beq.n	1d80 <__aeabi_fsub+0x218>
    1d76:	28ff      	cmp	r0, #255	; 0xff
    1d78:	d04c      	beq.n	1e14 <__aeabi_fsub+0x2ac>
    1d7a:	291b      	cmp	r1, #27
    1d7c:	dd57      	ble.n	1e2e <__aeabi_fsub+0x2c6>
    1d7e:	2301      	movs	r3, #1
    1d80:	195b      	adds	r3, r3, r5
    1d82:	1c04      	adds	r4, r0, #0
    1d84:	e776      	b.n	1c74 <__aeabi_fsub+0x10c>
    1d86:	2b00      	cmp	r3, #0
    1d88:	d119      	bne.n	1dbe <__aeabi_fsub+0x256>
    1d8a:	2d00      	cmp	r5, #0
    1d8c:	d048      	beq.n	1e20 <__aeabi_fsub+0x2b8>
    1d8e:	1c2b      	adds	r3, r5, #0
    1d90:	1c0e      	adds	r6, r1, #0
    1d92:	24ff      	movs	r4, #255	; 0xff
    1d94:	e704      	b.n	1ba0 <__aeabi_fsub+0x38>
    1d96:	1c2b      	adds	r3, r5, #0
    1d98:	1c04      	adds	r4, r0, #0
    1d9a:	1c0e      	adds	r6, r1, #0
    1d9c:	e700      	b.n	1ba0 <__aeabi_fsub+0x38>
    1d9e:	1c1c      	adds	r4, r3, #0
    1da0:	2620      	movs	r6, #32
    1da2:	40d4      	lsrs	r4, r2
    1da4:	1ab2      	subs	r2, r6, r2
    1da6:	4093      	lsls	r3, r2
    1da8:	1e5a      	subs	r2, r3, #1
    1daa:	4193      	sbcs	r3, r2
    1dac:	4323      	orrs	r3, r4
    1dae:	e7aa      	b.n	1d06 <__aeabi_fsub+0x19e>
    1db0:	28ff      	cmp	r0, #255	; 0xff
    1db2:	d02f      	beq.n	1e14 <__aeabi_fsub+0x2ac>
    1db4:	2480      	movs	r4, #128	; 0x80
    1db6:	04e4      	lsls	r4, r4, #19
    1db8:	4249      	negs	r1, r1
    1dba:	4323      	orrs	r3, r4
    1dbc:	e7dd      	b.n	1d7a <__aeabi_fsub+0x212>
    1dbe:	24ff      	movs	r4, #255	; 0xff
    1dc0:	2d00      	cmp	r5, #0
    1dc2:	d100      	bne.n	1dc6 <__aeabi_fsub+0x25e>
    1dc4:	e6ec      	b.n	1ba0 <__aeabi_fsub+0x38>
    1dc6:	2280      	movs	r2, #128	; 0x80
    1dc8:	08db      	lsrs	r3, r3, #3
    1dca:	03d2      	lsls	r2, r2, #15
    1dcc:	4213      	tst	r3, r2
    1dce:	d004      	beq.n	1dda <__aeabi_fsub+0x272>
    1dd0:	08ed      	lsrs	r5, r5, #3
    1dd2:	4215      	tst	r5, r2
    1dd4:	d101      	bne.n	1dda <__aeabi_fsub+0x272>
    1dd6:	1c2b      	adds	r3, r5, #0
    1dd8:	1c0e      	adds	r6, r1, #0
    1dda:	00db      	lsls	r3, r3, #3
    1ddc:	24ff      	movs	r4, #255	; 0xff
    1dde:	e6df      	b.n	1ba0 <__aeabi_fsub+0x38>
    1de0:	2d00      	cmp	r5, #0
    1de2:	d100      	bne.n	1de6 <__aeabi_fsub+0x27e>
    1de4:	e6dc      	b.n	1ba0 <__aeabi_fsub+0x38>
    1de6:	1b5a      	subs	r2, r3, r5
    1de8:	0150      	lsls	r0, r2, #5
    1dea:	d400      	bmi.n	1dee <__aeabi_fsub+0x286>
    1dec:	e71d      	b.n	1c2a <__aeabi_fsub+0xc2>
    1dee:	1aeb      	subs	r3, r5, r3
    1df0:	1c0e      	adds	r6, r1, #0
    1df2:	e6d5      	b.n	1ba0 <__aeabi_fsub+0x38>
    1df4:	2b00      	cmp	r3, #0
    1df6:	d00d      	beq.n	1e14 <__aeabi_fsub+0x2ac>
    1df8:	24ff      	movs	r4, #255	; 0xff
    1dfa:	2d00      	cmp	r5, #0
    1dfc:	d100      	bne.n	1e00 <__aeabi_fsub+0x298>
    1dfe:	e6cf      	b.n	1ba0 <__aeabi_fsub+0x38>
    1e00:	2280      	movs	r2, #128	; 0x80
    1e02:	08db      	lsrs	r3, r3, #3
    1e04:	03d2      	lsls	r2, r2, #15
    1e06:	4213      	tst	r3, r2
    1e08:	d0e7      	beq.n	1dda <__aeabi_fsub+0x272>
    1e0a:	08ed      	lsrs	r5, r5, #3
    1e0c:	4215      	tst	r5, r2
    1e0e:	d1e4      	bne.n	1dda <__aeabi_fsub+0x272>
    1e10:	1c2b      	adds	r3, r5, #0
    1e12:	e7e2      	b.n	1dda <__aeabi_fsub+0x272>
    1e14:	1c2b      	adds	r3, r5, #0
    1e16:	24ff      	movs	r4, #255	; 0xff
    1e18:	e6c2      	b.n	1ba0 <__aeabi_fsub+0x38>
    1e1a:	1c2b      	adds	r3, r5, #0
    1e1c:	1c04      	adds	r4, r0, #0
    1e1e:	e6bf      	b.n	1ba0 <__aeabi_fsub+0x38>
    1e20:	2200      	movs	r2, #0
    1e22:	4b0b      	ldr	r3, [pc, #44]	; (1e50 <__aeabi_fsub+0x2e8>)
    1e24:	24ff      	movs	r4, #255	; 0xff
    1e26:	e704      	b.n	1c32 <__aeabi_fsub+0xca>
    1e28:	1c23      	adds	r3, r4, #0
    1e2a:	2200      	movs	r2, #0
    1e2c:	e701      	b.n	1c32 <__aeabi_fsub+0xca>
    1e2e:	1c1c      	adds	r4, r3, #0
    1e30:	2720      	movs	r7, #32
    1e32:	40cc      	lsrs	r4, r1
    1e34:	1a79      	subs	r1, r7, r1
    1e36:	408b      	lsls	r3, r1
    1e38:	1e59      	subs	r1, r3, #1
    1e3a:	418b      	sbcs	r3, r1
    1e3c:	4323      	orrs	r3, r4
    1e3e:	e79f      	b.n	1d80 <__aeabi_fsub+0x218>
    1e40:	1c2b      	adds	r3, r5, #0
    1e42:	e6ad      	b.n	1ba0 <__aeabi_fsub+0x38>
    1e44:	2501      	movs	r5, #1
    1e46:	e714      	b.n	1c72 <__aeabi_fsub+0x10a>
    1e48:	2501      	movs	r5, #1
    1e4a:	e6d5      	b.n	1bf8 <__aeabi_fsub+0x90>
    1e4c:	fbffffff 	.word	0xfbffffff
    1e50:	03fffff8 	.word	0x03fffff8

00001e54 <__aeabi_f2iz>:
    1e54:	0243      	lsls	r3, r0, #9
    1e56:	0a59      	lsrs	r1, r3, #9
    1e58:	0043      	lsls	r3, r0, #1
    1e5a:	0fc2      	lsrs	r2, r0, #31
    1e5c:	0e1b      	lsrs	r3, r3, #24
    1e5e:	2000      	movs	r0, #0
    1e60:	2b7e      	cmp	r3, #126	; 0x7e
    1e62:	dd0d      	ble.n	1e80 <__aeabi_f2iz+0x2c>
    1e64:	2b9d      	cmp	r3, #157	; 0x9d
    1e66:	dc0c      	bgt.n	1e82 <__aeabi_f2iz+0x2e>
    1e68:	2080      	movs	r0, #128	; 0x80
    1e6a:	0400      	lsls	r0, r0, #16
    1e6c:	4301      	orrs	r1, r0
    1e6e:	2b95      	cmp	r3, #149	; 0x95
    1e70:	dc0a      	bgt.n	1e88 <__aeabi_f2iz+0x34>
    1e72:	2096      	movs	r0, #150	; 0x96
    1e74:	1ac3      	subs	r3, r0, r3
    1e76:	40d9      	lsrs	r1, r3
    1e78:	4248      	negs	r0, r1
    1e7a:	2a00      	cmp	r2, #0
    1e7c:	d100      	bne.n	1e80 <__aeabi_f2iz+0x2c>
    1e7e:	1c08      	adds	r0, r1, #0
    1e80:	4770      	bx	lr
    1e82:	4b03      	ldr	r3, [pc, #12]	; (1e90 <__aeabi_f2iz+0x3c>)
    1e84:	18d0      	adds	r0, r2, r3
    1e86:	e7fb      	b.n	1e80 <__aeabi_f2iz+0x2c>
    1e88:	3b96      	subs	r3, #150	; 0x96
    1e8a:	4099      	lsls	r1, r3
    1e8c:	e7f4      	b.n	1e78 <__aeabi_f2iz+0x24>
    1e8e:	46c0      	nop			; (mov r8, r8)
    1e90:	7fffffff 	.word	0x7fffffff

00001e94 <__aeabi_ui2f>:
    1e94:	b510      	push	{r4, lr}
    1e96:	1e04      	subs	r4, r0, #0
    1e98:	d033      	beq.n	1f02 <__aeabi_ui2f+0x6e>
    1e9a:	f000 f885 	bl	1fa8 <__clzsi2>
    1e9e:	239e      	movs	r3, #158	; 0x9e
    1ea0:	1a1b      	subs	r3, r3, r0
    1ea2:	2b96      	cmp	r3, #150	; 0x96
    1ea4:	dc09      	bgt.n	1eba <__aeabi_ui2f+0x26>
    1ea6:	3808      	subs	r0, #8
    1ea8:	4084      	lsls	r4, r0
    1eaa:	0264      	lsls	r4, r4, #9
    1eac:	0a64      	lsrs	r4, r4, #9
    1eae:	b2db      	uxtb	r3, r3
    1eb0:	0264      	lsls	r4, r4, #9
    1eb2:	05db      	lsls	r3, r3, #23
    1eb4:	0a60      	lsrs	r0, r4, #9
    1eb6:	4318      	orrs	r0, r3
    1eb8:	bd10      	pop	{r4, pc}
    1eba:	2b99      	cmp	r3, #153	; 0x99
    1ebc:	dd0a      	ble.n	1ed4 <__aeabi_ui2f+0x40>
    1ebe:	2205      	movs	r2, #5
    1ec0:	1a12      	subs	r2, r2, r0
    1ec2:	1c21      	adds	r1, r4, #0
    1ec4:	40d1      	lsrs	r1, r2
    1ec6:	1c0a      	adds	r2, r1, #0
    1ec8:	1c01      	adds	r1, r0, #0
    1eca:	311b      	adds	r1, #27
    1ecc:	408c      	lsls	r4, r1
    1ece:	1e61      	subs	r1, r4, #1
    1ed0:	418c      	sbcs	r4, r1
    1ed2:	4314      	orrs	r4, r2
    1ed4:	2805      	cmp	r0, #5
    1ed6:	dd01      	ble.n	1edc <__aeabi_ui2f+0x48>
    1ed8:	1f42      	subs	r2, r0, #5
    1eda:	4094      	lsls	r4, r2
    1edc:	4a14      	ldr	r2, [pc, #80]	; (1f30 <__aeabi_ui2f+0x9c>)
    1ede:	4022      	ands	r2, r4
    1ee0:	0761      	lsls	r1, r4, #29
    1ee2:	d004      	beq.n	1eee <__aeabi_ui2f+0x5a>
    1ee4:	210f      	movs	r1, #15
    1ee6:	400c      	ands	r4, r1
    1ee8:	2c04      	cmp	r4, #4
    1eea:	d000      	beq.n	1eee <__aeabi_ui2f+0x5a>
    1eec:	3204      	adds	r2, #4
    1eee:	0151      	lsls	r1, r2, #5
    1ef0:	d50a      	bpl.n	1f08 <__aeabi_ui2f+0x74>
    1ef2:	239f      	movs	r3, #159	; 0x9f
    1ef4:	1a18      	subs	r0, r3, r0
    1ef6:	28ff      	cmp	r0, #255	; 0xff
    1ef8:	d016      	beq.n	1f28 <__aeabi_ui2f+0x94>
    1efa:	0194      	lsls	r4, r2, #6
    1efc:	0a64      	lsrs	r4, r4, #9
    1efe:	b2c3      	uxtb	r3, r0
    1f00:	e7d6      	b.n	1eb0 <__aeabi_ui2f+0x1c>
    1f02:	2300      	movs	r3, #0
    1f04:	2400      	movs	r4, #0
    1f06:	e7d3      	b.n	1eb0 <__aeabi_ui2f+0x1c>
    1f08:	08d2      	lsrs	r2, r2, #3
    1f0a:	2bff      	cmp	r3, #255	; 0xff
    1f0c:	d003      	beq.n	1f16 <__aeabi_ui2f+0x82>
    1f0e:	0254      	lsls	r4, r2, #9
    1f10:	0a64      	lsrs	r4, r4, #9
    1f12:	b2db      	uxtb	r3, r3
    1f14:	e7cc      	b.n	1eb0 <__aeabi_ui2f+0x1c>
    1f16:	2a00      	cmp	r2, #0
    1f18:	d006      	beq.n	1f28 <__aeabi_ui2f+0x94>
    1f1a:	2480      	movs	r4, #128	; 0x80
    1f1c:	03e4      	lsls	r4, r4, #15
    1f1e:	4314      	orrs	r4, r2
    1f20:	0264      	lsls	r4, r4, #9
    1f22:	0a64      	lsrs	r4, r4, #9
    1f24:	23ff      	movs	r3, #255	; 0xff
    1f26:	e7c3      	b.n	1eb0 <__aeabi_ui2f+0x1c>
    1f28:	23ff      	movs	r3, #255	; 0xff
    1f2a:	2400      	movs	r4, #0
    1f2c:	e7c0      	b.n	1eb0 <__aeabi_ui2f+0x1c>
    1f2e:	46c0      	nop			; (mov r8, r8)
    1f30:	fbffffff 	.word	0xfbffffff

00001f34 <__aeabi_cfrcmple>:
    1f34:	4684      	mov	ip, r0
    1f36:	1c08      	adds	r0, r1, #0
    1f38:	4661      	mov	r1, ip
    1f3a:	e7ff      	b.n	1f3c <__aeabi_cfcmpeq>

00001f3c <__aeabi_cfcmpeq>:
    1f3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    1f3e:	f000 f8c1 	bl	20c4 <__lesf2>
    1f42:	2800      	cmp	r0, #0
    1f44:	d401      	bmi.n	1f4a <__aeabi_cfcmpeq+0xe>
    1f46:	2100      	movs	r1, #0
    1f48:	42c8      	cmn	r0, r1
    1f4a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00001f4c <__aeabi_fcmpeq>:
    1f4c:	b510      	push	{r4, lr}
    1f4e:	f000 f849 	bl	1fe4 <__eqsf2>
    1f52:	4240      	negs	r0, r0
    1f54:	3001      	adds	r0, #1
    1f56:	bd10      	pop	{r4, pc}

00001f58 <__aeabi_fcmplt>:
    1f58:	b510      	push	{r4, lr}
    1f5a:	f000 f8b3 	bl	20c4 <__lesf2>
    1f5e:	2800      	cmp	r0, #0
    1f60:	db01      	blt.n	1f66 <__aeabi_fcmplt+0xe>
    1f62:	2000      	movs	r0, #0
    1f64:	bd10      	pop	{r4, pc}
    1f66:	2001      	movs	r0, #1
    1f68:	bd10      	pop	{r4, pc}
    1f6a:	46c0      	nop			; (mov r8, r8)

00001f6c <__aeabi_fcmple>:
    1f6c:	b510      	push	{r4, lr}
    1f6e:	f000 f8a9 	bl	20c4 <__lesf2>
    1f72:	2800      	cmp	r0, #0
    1f74:	dd01      	ble.n	1f7a <__aeabi_fcmple+0xe>
    1f76:	2000      	movs	r0, #0
    1f78:	bd10      	pop	{r4, pc}
    1f7a:	2001      	movs	r0, #1
    1f7c:	bd10      	pop	{r4, pc}
    1f7e:	46c0      	nop			; (mov r8, r8)

00001f80 <__aeabi_fcmpgt>:
    1f80:	b510      	push	{r4, lr}
    1f82:	f000 f857 	bl	2034 <__gesf2>
    1f86:	2800      	cmp	r0, #0
    1f88:	dc01      	bgt.n	1f8e <__aeabi_fcmpgt+0xe>
    1f8a:	2000      	movs	r0, #0
    1f8c:	bd10      	pop	{r4, pc}
    1f8e:	2001      	movs	r0, #1
    1f90:	bd10      	pop	{r4, pc}
    1f92:	46c0      	nop			; (mov r8, r8)

00001f94 <__aeabi_fcmpge>:
    1f94:	b510      	push	{r4, lr}
    1f96:	f000 f84d 	bl	2034 <__gesf2>
    1f9a:	2800      	cmp	r0, #0
    1f9c:	da01      	bge.n	1fa2 <__aeabi_fcmpge+0xe>
    1f9e:	2000      	movs	r0, #0
    1fa0:	bd10      	pop	{r4, pc}
    1fa2:	2001      	movs	r0, #1
    1fa4:	bd10      	pop	{r4, pc}
    1fa6:	46c0      	nop			; (mov r8, r8)

00001fa8 <__clzsi2>:
    1fa8:	211c      	movs	r1, #28
    1faa:	2301      	movs	r3, #1
    1fac:	041b      	lsls	r3, r3, #16
    1fae:	4298      	cmp	r0, r3
    1fb0:	d301      	bcc.n	1fb6 <__clzsi2+0xe>
    1fb2:	0c00      	lsrs	r0, r0, #16
    1fb4:	3910      	subs	r1, #16
    1fb6:	0a1b      	lsrs	r3, r3, #8
    1fb8:	4298      	cmp	r0, r3
    1fba:	d301      	bcc.n	1fc0 <__clzsi2+0x18>
    1fbc:	0a00      	lsrs	r0, r0, #8
    1fbe:	3908      	subs	r1, #8
    1fc0:	091b      	lsrs	r3, r3, #4
    1fc2:	4298      	cmp	r0, r3
    1fc4:	d301      	bcc.n	1fca <__clzsi2+0x22>
    1fc6:	0900      	lsrs	r0, r0, #4
    1fc8:	3904      	subs	r1, #4
    1fca:	a202      	add	r2, pc, #8	; (adr r2, 1fd4 <__clzsi2+0x2c>)
    1fcc:	5c10      	ldrb	r0, [r2, r0]
    1fce:	1840      	adds	r0, r0, r1
    1fd0:	4770      	bx	lr
    1fd2:	46c0      	nop			; (mov r8, r8)
    1fd4:	02020304 	.word	0x02020304
    1fd8:	01010101 	.word	0x01010101
	...

00001fe4 <__eqsf2>:
    1fe4:	024a      	lsls	r2, r1, #9
    1fe6:	0243      	lsls	r3, r0, #9
    1fe8:	b570      	push	{r4, r5, r6, lr}
    1fea:	0a5c      	lsrs	r4, r3, #9
    1fec:	0a55      	lsrs	r5, r2, #9
    1fee:	0043      	lsls	r3, r0, #1
    1ff0:	004a      	lsls	r2, r1, #1
    1ff2:	0e1b      	lsrs	r3, r3, #24
    1ff4:	0fc6      	lsrs	r6, r0, #31
    1ff6:	0e12      	lsrs	r2, r2, #24
    1ff8:	0fc9      	lsrs	r1, r1, #31
    1ffa:	2bff      	cmp	r3, #255	; 0xff
    1ffc:	d005      	beq.n	200a <__eqsf2+0x26>
    1ffe:	2aff      	cmp	r2, #255	; 0xff
    2000:	d008      	beq.n	2014 <__eqsf2+0x30>
    2002:	2001      	movs	r0, #1
    2004:	4293      	cmp	r3, r2
    2006:	d00b      	beq.n	2020 <__eqsf2+0x3c>
    2008:	bd70      	pop	{r4, r5, r6, pc}
    200a:	2001      	movs	r0, #1
    200c:	2c00      	cmp	r4, #0
    200e:	d1fb      	bne.n	2008 <__eqsf2+0x24>
    2010:	2aff      	cmp	r2, #255	; 0xff
    2012:	d1f6      	bne.n	2002 <__eqsf2+0x1e>
    2014:	2001      	movs	r0, #1
    2016:	2d00      	cmp	r5, #0
    2018:	d1f6      	bne.n	2008 <__eqsf2+0x24>
    201a:	2001      	movs	r0, #1
    201c:	4293      	cmp	r3, r2
    201e:	d1f3      	bne.n	2008 <__eqsf2+0x24>
    2020:	42ac      	cmp	r4, r5
    2022:	d1f1      	bne.n	2008 <__eqsf2+0x24>
    2024:	428e      	cmp	r6, r1
    2026:	d003      	beq.n	2030 <__eqsf2+0x4c>
    2028:	2b00      	cmp	r3, #0
    202a:	d1ed      	bne.n	2008 <__eqsf2+0x24>
    202c:	2c00      	cmp	r4, #0
    202e:	d1eb      	bne.n	2008 <__eqsf2+0x24>
    2030:	2000      	movs	r0, #0
    2032:	e7e9      	b.n	2008 <__eqsf2+0x24>

00002034 <__gesf2>:
    2034:	024a      	lsls	r2, r1, #9
    2036:	0243      	lsls	r3, r0, #9
    2038:	b5f0      	push	{r4, r5, r6, r7, lr}
    203a:	0a5c      	lsrs	r4, r3, #9
    203c:	0a55      	lsrs	r5, r2, #9
    203e:	0043      	lsls	r3, r0, #1
    2040:	004a      	lsls	r2, r1, #1
    2042:	0e1b      	lsrs	r3, r3, #24
    2044:	0fc6      	lsrs	r6, r0, #31
    2046:	0e12      	lsrs	r2, r2, #24
    2048:	0fc9      	lsrs	r1, r1, #31
    204a:	2bff      	cmp	r3, #255	; 0xff
    204c:	d026      	beq.n	209c <__gesf2+0x68>
    204e:	2aff      	cmp	r2, #255	; 0xff
    2050:	d029      	beq.n	20a6 <__gesf2+0x72>
    2052:	2b00      	cmp	r3, #0
    2054:	d10c      	bne.n	2070 <__gesf2+0x3c>
    2056:	4260      	negs	r0, r4
    2058:	4160      	adcs	r0, r4
    205a:	4684      	mov	ip, r0
    205c:	2a00      	cmp	r2, #0
    205e:	d00a      	beq.n	2076 <__gesf2+0x42>
    2060:	2800      	cmp	r0, #0
    2062:	d116      	bne.n	2092 <__gesf2+0x5e>
    2064:	428e      	cmp	r6, r1
    2066:	d021      	beq.n	20ac <__gesf2+0x78>
    2068:	2e00      	cmp	r6, #0
    206a:	d114      	bne.n	2096 <__gesf2+0x62>
    206c:	2001      	movs	r0, #1
    206e:	e014      	b.n	209a <__gesf2+0x66>
    2070:	2a00      	cmp	r2, #0
    2072:	d1f7      	bne.n	2064 <__gesf2+0x30>
    2074:	4694      	mov	ip, r2
    2076:	426f      	negs	r7, r5
    2078:	416f      	adcs	r7, r5
    207a:	4660      	mov	r0, ip
    207c:	2800      	cmp	r0, #0
    207e:	d105      	bne.n	208c <__gesf2+0x58>
    2080:	2f00      	cmp	r7, #0
    2082:	d0ef      	beq.n	2064 <__gesf2+0x30>
    2084:	2001      	movs	r0, #1
    2086:	2e00      	cmp	r6, #0
    2088:	d007      	beq.n	209a <__gesf2+0x66>
    208a:	e004      	b.n	2096 <__gesf2+0x62>
    208c:	2000      	movs	r0, #0
    208e:	2f00      	cmp	r7, #0
    2090:	d103      	bne.n	209a <__gesf2+0x66>
    2092:	2900      	cmp	r1, #0
    2094:	d1ea      	bne.n	206c <__gesf2+0x38>
    2096:	2001      	movs	r0, #1
    2098:	4240      	negs	r0, r0
    209a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    209c:	2c00      	cmp	r4, #0
    209e:	d0d6      	beq.n	204e <__gesf2+0x1a>
    20a0:	2002      	movs	r0, #2
    20a2:	4240      	negs	r0, r0
    20a4:	e7f9      	b.n	209a <__gesf2+0x66>
    20a6:	2d00      	cmp	r5, #0
    20a8:	d0d3      	beq.n	2052 <__gesf2+0x1e>
    20aa:	e7f9      	b.n	20a0 <__gesf2+0x6c>
    20ac:	4293      	cmp	r3, r2
    20ae:	dcdb      	bgt.n	2068 <__gesf2+0x34>
    20b0:	db04      	blt.n	20bc <__gesf2+0x88>
    20b2:	42ac      	cmp	r4, r5
    20b4:	d8d8      	bhi.n	2068 <__gesf2+0x34>
    20b6:	2000      	movs	r0, #0
    20b8:	42ac      	cmp	r4, r5
    20ba:	d2ee      	bcs.n	209a <__gesf2+0x66>
    20bc:	2e00      	cmp	r6, #0
    20be:	d0ea      	beq.n	2096 <__gesf2+0x62>
    20c0:	2001      	movs	r0, #1
    20c2:	e7ea      	b.n	209a <__gesf2+0x66>

000020c4 <__lesf2>:
    20c4:	024a      	lsls	r2, r1, #9
    20c6:	0243      	lsls	r3, r0, #9
    20c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    20ca:	0a5c      	lsrs	r4, r3, #9
    20cc:	0a55      	lsrs	r5, r2, #9
    20ce:	0043      	lsls	r3, r0, #1
    20d0:	004a      	lsls	r2, r1, #1
    20d2:	0e1b      	lsrs	r3, r3, #24
    20d4:	0fc6      	lsrs	r6, r0, #31
    20d6:	0e12      	lsrs	r2, r2, #24
    20d8:	0fc9      	lsrs	r1, r1, #31
    20da:	2bff      	cmp	r3, #255	; 0xff
    20dc:	d026      	beq.n	212c <__lesf2+0x68>
    20de:	2aff      	cmp	r2, #255	; 0xff
    20e0:	d028      	beq.n	2134 <__lesf2+0x70>
    20e2:	2b00      	cmp	r3, #0
    20e4:	d00f      	beq.n	2106 <__lesf2+0x42>
    20e6:	2a00      	cmp	r2, #0
    20e8:	d114      	bne.n	2114 <__lesf2+0x50>
    20ea:	4694      	mov	ip, r2
    20ec:	426f      	negs	r7, r5
    20ee:	416f      	adcs	r7, r5
    20f0:	4660      	mov	r0, ip
    20f2:	2800      	cmp	r0, #0
    20f4:	d014      	beq.n	2120 <__lesf2+0x5c>
    20f6:	2000      	movs	r0, #0
    20f8:	2f00      	cmp	r7, #0
    20fa:	d103      	bne.n	2104 <__lesf2+0x40>
    20fc:	2900      	cmp	r1, #0
    20fe:	d10d      	bne.n	211c <__lesf2+0x58>
    2100:	2001      	movs	r0, #1
    2102:	4240      	negs	r0, r0
    2104:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2106:	4260      	negs	r0, r4
    2108:	4160      	adcs	r0, r4
    210a:	4684      	mov	ip, r0
    210c:	2a00      	cmp	r2, #0
    210e:	d0ed      	beq.n	20ec <__lesf2+0x28>
    2110:	2800      	cmp	r0, #0
    2112:	d1f3      	bne.n	20fc <__lesf2+0x38>
    2114:	428e      	cmp	r6, r1
    2116:	d011      	beq.n	213c <__lesf2+0x78>
    2118:	2e00      	cmp	r6, #0
    211a:	d1f1      	bne.n	2100 <__lesf2+0x3c>
    211c:	2001      	movs	r0, #1
    211e:	e7f1      	b.n	2104 <__lesf2+0x40>
    2120:	2f00      	cmp	r7, #0
    2122:	d0f7      	beq.n	2114 <__lesf2+0x50>
    2124:	2001      	movs	r0, #1
    2126:	2e00      	cmp	r6, #0
    2128:	d0ec      	beq.n	2104 <__lesf2+0x40>
    212a:	e7e9      	b.n	2100 <__lesf2+0x3c>
    212c:	2002      	movs	r0, #2
    212e:	2c00      	cmp	r4, #0
    2130:	d1e8      	bne.n	2104 <__lesf2+0x40>
    2132:	e7d4      	b.n	20de <__lesf2+0x1a>
    2134:	2002      	movs	r0, #2
    2136:	2d00      	cmp	r5, #0
    2138:	d1e4      	bne.n	2104 <__lesf2+0x40>
    213a:	e7d2      	b.n	20e2 <__lesf2+0x1e>
    213c:	4293      	cmp	r3, r2
    213e:	dceb      	bgt.n	2118 <__lesf2+0x54>
    2140:	db04      	blt.n	214c <__lesf2+0x88>
    2142:	42ac      	cmp	r4, r5
    2144:	d8e8      	bhi.n	2118 <__lesf2+0x54>
    2146:	2000      	movs	r0, #0
    2148:	42ac      	cmp	r4, r5
    214a:	d2db      	bcs.n	2104 <__lesf2+0x40>
    214c:	2e00      	cmp	r6, #0
    214e:	d0d7      	beq.n	2100 <__lesf2+0x3c>
    2150:	2001      	movs	r0, #1
    2152:	e7d7      	b.n	2104 <__lesf2+0x40>

00002154 <abort>:
    2154:	b508      	push	{r3, lr}
    2156:	2006      	movs	r0, #6
    2158:	f001 f830 	bl	31bc <raise>
    215c:	2001      	movs	r0, #1
    215e:	f7fe ff05 	bl	f6c <_exit>
    2162:	46c0      	nop			; (mov r8, r8)

00002164 <__assert_func>:
    2164:	b530      	push	{r4, r5, lr}
    2166:	1c05      	adds	r5, r0, #0
    2168:	4809      	ldr	r0, [pc, #36]	; (2190 <__assert_func+0x2c>)
    216a:	b085      	sub	sp, #20
    216c:	6800      	ldr	r0, [r0, #0]
    216e:	68c0      	ldr	r0, [r0, #12]
    2170:	2a00      	cmp	r2, #0
    2172:	d00a      	beq.n	218a <__assert_func+0x26>
    2174:	4c07      	ldr	r4, [pc, #28]	; (2194 <__assert_func+0x30>)
    2176:	9100      	str	r1, [sp, #0]
    2178:	9202      	str	r2, [sp, #8]
    217a:	4907      	ldr	r1, [pc, #28]	; (2198 <__assert_func+0x34>)
    217c:	1c1a      	adds	r2, r3, #0
    217e:	9401      	str	r4, [sp, #4]
    2180:	1c2b      	adds	r3, r5, #0
    2182:	f000 f81f 	bl	21c4 <fiprintf>
    2186:	f7ff ffe5 	bl	2154 <abort>
    218a:	4c04      	ldr	r4, [pc, #16]	; (219c <__assert_func+0x38>)
    218c:	1c22      	adds	r2, r4, #0
    218e:	e7f2      	b.n	2176 <__assert_func+0x12>
    2190:	20000004 	.word	0x20000004
    2194:	00004e18 	.word	0x00004e18
    2198:	00004e28 	.word	0x00004e28
    219c:	00004d10 	.word	0x00004d10

000021a0 <__assert>:
    21a0:	b508      	push	{r3, lr}
    21a2:	1c13      	adds	r3, r2, #0
    21a4:	2200      	movs	r2, #0
    21a6:	f7ff ffdd 	bl	2164 <__assert_func>
    21aa:	46c0      	nop			; (mov r8, r8)

000021ac <_fiprintf_r>:
    21ac:	b40c      	push	{r2, r3}
    21ae:	b500      	push	{lr}
    21b0:	b083      	sub	sp, #12
    21b2:	ab04      	add	r3, sp, #16
    21b4:	cb04      	ldmia	r3!, {r2}
    21b6:	9301      	str	r3, [sp, #4]
    21b8:	f001 faa8 	bl	370c <_vfiprintf_r>
    21bc:	b003      	add	sp, #12
    21be:	bc08      	pop	{r3}
    21c0:	b002      	add	sp, #8
    21c2:	4718      	bx	r3

000021c4 <fiprintf>:
    21c4:	b40e      	push	{r1, r2, r3}
    21c6:	b500      	push	{lr}
    21c8:	b082      	sub	sp, #8
    21ca:	ab03      	add	r3, sp, #12
    21cc:	cb04      	ldmia	r3!, {r2}
    21ce:	4a05      	ldr	r2, [pc, #20]	; (21e4 <fiprintf+0x20>)
    21d0:	1c01      	adds	r1, r0, #0
    21d2:	6810      	ldr	r0, [r2, #0]
    21d4:	9a03      	ldr	r2, [sp, #12]
    21d6:	9301      	str	r3, [sp, #4]
    21d8:	f001 fa98 	bl	370c <_vfiprintf_r>
    21dc:	b002      	add	sp, #8
    21de:	bc08      	pop	{r3}
    21e0:	b003      	add	sp, #12
    21e2:	4718      	bx	r3
    21e4:	20000004 	.word	0x20000004

000021e8 <__sfvwrite_r>:
    21e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    21ea:	4656      	mov	r6, sl
    21ec:	4644      	mov	r4, r8
    21ee:	465f      	mov	r7, fp
    21f0:	464d      	mov	r5, r9
    21f2:	b4f0      	push	{r4, r5, r6, r7}
    21f4:	b085      	sub	sp, #20
    21f6:	9003      	str	r0, [sp, #12]
    21f8:	6890      	ldr	r0, [r2, #8]
    21fa:	1c0c      	adds	r4, r1, #0
    21fc:	4692      	mov	sl, r2
    21fe:	2800      	cmp	r0, #0
    2200:	d024      	beq.n	224c <__sfvwrite_r+0x64>
    2202:	898b      	ldrh	r3, [r1, #12]
    2204:	0719      	lsls	r1, r3, #28
    2206:	d529      	bpl.n	225c <__sfvwrite_r+0x74>
    2208:	6922      	ldr	r2, [r4, #16]
    220a:	2a00      	cmp	r2, #0
    220c:	d026      	beq.n	225c <__sfvwrite_r+0x74>
    220e:	4657      	mov	r7, sl
    2210:	683e      	ldr	r6, [r7, #0]
    2212:	46b3      	mov	fp, r6
    2214:	0798      	lsls	r0, r3, #30
    2216:	d52e      	bpl.n	2276 <__sfvwrite_r+0x8e>
    2218:	49b6      	ldr	r1, [pc, #728]	; (24f4 <__sfvwrite_r+0x30c>)
    221a:	2600      	movs	r6, #0
    221c:	2500      	movs	r5, #0
    221e:	4688      	mov	r8, r1
    2220:	2d00      	cmp	r5, #0
    2222:	d065      	beq.n	22f0 <__sfvwrite_r+0x108>
    2224:	6a21      	ldr	r1, [r4, #32]
    2226:	1e2b      	subs	r3, r5, #0
    2228:	4543      	cmp	r3, r8
    222a:	d900      	bls.n	222e <__sfvwrite_r+0x46>
    222c:	4bb1      	ldr	r3, [pc, #708]	; (24f4 <__sfvwrite_r+0x30c>)
    222e:	9803      	ldr	r0, [sp, #12]
    2230:	1c32      	adds	r2, r6, #0
    2232:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    2234:	47b8      	blx	r7
    2236:	2800      	cmp	r0, #0
    2238:	dc00      	bgt.n	223c <__sfvwrite_r+0x54>
    223a:	e080      	b.n	233e <__sfvwrite_r+0x156>
    223c:	4651      	mov	r1, sl
    223e:	6889      	ldr	r1, [r1, #8]
    2240:	1836      	adds	r6, r6, r0
    2242:	1a2d      	subs	r5, r5, r0
    2244:	4652      	mov	r2, sl
    2246:	1a08      	subs	r0, r1, r0
    2248:	6090      	str	r0, [r2, #8]
    224a:	d1e9      	bne.n	2220 <__sfvwrite_r+0x38>
    224c:	2000      	movs	r0, #0
    224e:	b005      	add	sp, #20
    2250:	bc3c      	pop	{r2, r3, r4, r5}
    2252:	4690      	mov	r8, r2
    2254:	4699      	mov	r9, r3
    2256:	46a2      	mov	sl, r4
    2258:	46ab      	mov	fp, r5
    225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    225c:	9803      	ldr	r0, [sp, #12]
    225e:	1c21      	adds	r1, r4, #0
    2260:	f001 fc3e 	bl	3ae0 <__swsetup_r>
    2264:	2800      	cmp	r0, #0
    2266:	d000      	beq.n	226a <__sfvwrite_r+0x82>
    2268:	e13b      	b.n	24e2 <__sfvwrite_r+0x2fa>
    226a:	4657      	mov	r7, sl
    226c:	683e      	ldr	r6, [r7, #0]
    226e:	89a3      	ldrh	r3, [r4, #12]
    2270:	46b3      	mov	fp, r6
    2272:	0798      	lsls	r0, r3, #30
    2274:	d4d0      	bmi.n	2218 <__sfvwrite_r+0x30>
    2276:	07de      	lsls	r6, r3, #31
    2278:	d568      	bpl.n	234c <__sfvwrite_r+0x164>
    227a:	2600      	movs	r6, #0
    227c:	2700      	movs	r7, #0
    227e:	9601      	str	r6, [sp, #4]
    2280:	46b1      	mov	r9, r6
    2282:	2500      	movs	r5, #0
    2284:	2d00      	cmp	r5, #0
    2286:	d02a      	beq.n	22de <__sfvwrite_r+0xf6>
    2288:	9e01      	ldr	r6, [sp, #4]
    228a:	2e00      	cmp	r6, #0
    228c:	d100      	bne.n	2290 <__sfvwrite_r+0xa8>
    228e:	e0af      	b.n	23f0 <__sfvwrite_r+0x208>
    2290:	46b8      	mov	r8, r7
    2292:	42af      	cmp	r7, r5
    2294:	d900      	bls.n	2298 <__sfvwrite_r+0xb0>
    2296:	46a8      	mov	r8, r5
    2298:	6820      	ldr	r0, [r4, #0]
    229a:	6921      	ldr	r1, [r4, #16]
    229c:	4646      	mov	r6, r8
    229e:	68a2      	ldr	r2, [r4, #8]
    22a0:	6963      	ldr	r3, [r4, #20]
    22a2:	4288      	cmp	r0, r1
    22a4:	d904      	bls.n	22b0 <__sfvwrite_r+0xc8>
    22a6:	18d2      	adds	r2, r2, r3
    22a8:	9202      	str	r2, [sp, #8]
    22aa:	4590      	cmp	r8, r2
    22ac:	dd00      	ble.n	22b0 <__sfvwrite_r+0xc8>
    22ae:	e0f0      	b.n	2492 <__sfvwrite_r+0x2aa>
    22b0:	4598      	cmp	r8, r3
    22b2:	da00      	bge.n	22b6 <__sfvwrite_r+0xce>
    22b4:	e080      	b.n	23b8 <__sfvwrite_r+0x1d0>
    22b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    22b8:	9803      	ldr	r0, [sp, #12]
    22ba:	6a21      	ldr	r1, [r4, #32]
    22bc:	464a      	mov	r2, r9
    22be:	47b0      	blx	r6
    22c0:	1e06      	subs	r6, r0, #0
    22c2:	dd3c      	ble.n	233e <__sfvwrite_r+0x156>
    22c4:	1bbf      	subs	r7, r7, r6
    22c6:	d100      	bne.n	22ca <__sfvwrite_r+0xe2>
    22c8:	e085      	b.n	23d6 <__sfvwrite_r+0x1ee>
    22ca:	4650      	mov	r0, sl
    22cc:	6880      	ldr	r0, [r0, #8]
    22ce:	44b1      	add	r9, r6
    22d0:	1bad      	subs	r5, r5, r6
    22d2:	4651      	mov	r1, sl
    22d4:	1b86      	subs	r6, r0, r6
    22d6:	608e      	str	r6, [r1, #8]
    22d8:	d0b8      	beq.n	224c <__sfvwrite_r+0x64>
    22da:	2d00      	cmp	r5, #0
    22dc:	d1d4      	bne.n	2288 <__sfvwrite_r+0xa0>
    22de:	465b      	mov	r3, fp
    22e0:	2608      	movs	r6, #8
    22e2:	681a      	ldr	r2, [r3, #0]
    22e4:	44b3      	add	fp, r6
    22e6:	2600      	movs	r6, #0
    22e8:	4691      	mov	r9, r2
    22ea:	685d      	ldr	r5, [r3, #4]
    22ec:	9601      	str	r6, [sp, #4]
    22ee:	e7c9      	b.n	2284 <__sfvwrite_r+0x9c>
    22f0:	465a      	mov	r2, fp
    22f2:	2308      	movs	r3, #8
    22f4:	6816      	ldr	r6, [r2, #0]
    22f6:	6855      	ldr	r5, [r2, #4]
    22f8:	449b      	add	fp, r3
    22fa:	e791      	b.n	2220 <__sfvwrite_r+0x38>
    22fc:	6820      	ldr	r0, [r4, #0]
    22fe:	6923      	ldr	r3, [r4, #16]
    2300:	4298      	cmp	r0, r3
    2302:	d804      	bhi.n	230e <__sfvwrite_r+0x126>
    2304:	6966      	ldr	r6, [r4, #20]
    2306:	46b1      	mov	r9, r6
    2308:	42b5      	cmp	r5, r6
    230a:	d300      	bcc.n	230e <__sfvwrite_r+0x126>
    230c:	e0ad      	b.n	246a <__sfvwrite_r+0x282>
    230e:	46a9      	mov	r9, r5
    2310:	4545      	cmp	r5, r8
    2312:	d900      	bls.n	2316 <__sfvwrite_r+0x12e>
    2314:	46c1      	mov	r9, r8
    2316:	9901      	ldr	r1, [sp, #4]
    2318:	464a      	mov	r2, r9
    231a:	f000 fc1d 	bl	2b58 <memmove>
    231e:	6826      	ldr	r6, [r4, #0]
    2320:	68a0      	ldr	r0, [r4, #8]
    2322:	4649      	mov	r1, r9
    2324:	1c32      	adds	r2, r6, #0
    2326:	1a43      	subs	r3, r0, r1
    2328:	444a      	add	r2, r9
    232a:	60a3      	str	r3, [r4, #8]
    232c:	6022      	str	r2, [r4, #0]
    232e:	2b00      	cmp	r3, #0
    2330:	d140      	bne.n	23b4 <__sfvwrite_r+0x1cc>
    2332:	9803      	ldr	r0, [sp, #12]
    2334:	1c21      	adds	r1, r4, #0
    2336:	f001 fcfd 	bl	3d34 <_fflush_r>
    233a:	2800      	cmp	r0, #0
    233c:	d03a      	beq.n	23b4 <__sfvwrite_r+0x1cc>
    233e:	89a2      	ldrh	r2, [r4, #12]
    2340:	2340      	movs	r3, #64	; 0x40
    2342:	4313      	orrs	r3, r2
    2344:	2001      	movs	r0, #1
    2346:	81a3      	strh	r3, [r4, #12]
    2348:	4240      	negs	r0, r0
    234a:	e780      	b.n	224e <__sfvwrite_r+0x66>
    234c:	2600      	movs	r6, #0
    234e:	2500      	movs	r5, #0
    2350:	9601      	str	r6, [sp, #4]
    2352:	465f      	mov	r7, fp
    2354:	2d00      	cmp	r5, #0
    2356:	d028      	beq.n	23aa <__sfvwrite_r+0x1c2>
    2358:	68a0      	ldr	r0, [r4, #8]
    235a:	2180      	movs	r1, #128	; 0x80
    235c:	0089      	lsls	r1, r1, #2
    235e:	4680      	mov	r8, r0
    2360:	420b      	tst	r3, r1
    2362:	d0cb      	beq.n	22fc <__sfvwrite_r+0x114>
    2364:	4285      	cmp	r5, r0
    2366:	d33f      	bcc.n	23e8 <__sfvwrite_r+0x200>
    2368:	2290      	movs	r2, #144	; 0x90
    236a:	00d2      	lsls	r2, r2, #3
    236c:	4213      	tst	r3, r2
    236e:	d14c      	bne.n	240a <__sfvwrite_r+0x222>
    2370:	6820      	ldr	r0, [r4, #0]
    2372:	46c1      	mov	r9, r8
    2374:	9901      	ldr	r1, [sp, #4]
    2376:	464a      	mov	r2, r9
    2378:	f000 fbee 	bl	2b58 <memmove>
    237c:	68a0      	ldr	r0, [r4, #8]
    237e:	6822      	ldr	r2, [r4, #0]
    2380:	4641      	mov	r1, r8
    2382:	1a43      	subs	r3, r0, r1
    2384:	60a3      	str	r3, [r4, #8]
    2386:	1c13      	adds	r3, r2, #0
    2388:	444b      	add	r3, r9
    238a:	6023      	str	r3, [r4, #0]
    238c:	1c2a      	adds	r2, r5, #0
    238e:	4650      	mov	r0, sl
    2390:	9e01      	ldr	r6, [sp, #4]
    2392:	6880      	ldr	r0, [r0, #8]
    2394:	18b6      	adds	r6, r6, r2
    2396:	1aad      	subs	r5, r5, r2
    2398:	4651      	mov	r1, sl
    239a:	1a82      	subs	r2, r0, r2
    239c:	9601      	str	r6, [sp, #4]
    239e:	608a      	str	r2, [r1, #8]
    23a0:	d100      	bne.n	23a4 <__sfvwrite_r+0x1bc>
    23a2:	e753      	b.n	224c <__sfvwrite_r+0x64>
    23a4:	89a3      	ldrh	r3, [r4, #12]
    23a6:	2d00      	cmp	r5, #0
    23a8:	d1d6      	bne.n	2358 <__sfvwrite_r+0x170>
    23aa:	683e      	ldr	r6, [r7, #0]
    23ac:	687d      	ldr	r5, [r7, #4]
    23ae:	9601      	str	r6, [sp, #4]
    23b0:	3708      	adds	r7, #8
    23b2:	e7cf      	b.n	2354 <__sfvwrite_r+0x16c>
    23b4:	464a      	mov	r2, r9
    23b6:	e7ea      	b.n	238e <__sfvwrite_r+0x1a6>
    23b8:	4649      	mov	r1, r9
    23ba:	4642      	mov	r2, r8
    23bc:	f000 fbcc 	bl	2b58 <memmove>
    23c0:	68a0      	ldr	r0, [r4, #8]
    23c2:	6822      	ldr	r2, [r4, #0]
    23c4:	4641      	mov	r1, r8
    23c6:	1a43      	subs	r3, r0, r1
    23c8:	60a3      	str	r3, [r4, #8]
    23ca:	1c13      	adds	r3, r2, #0
    23cc:	4443      	add	r3, r8
    23ce:	6023      	str	r3, [r4, #0]
    23d0:	1bbf      	subs	r7, r7, r6
    23d2:	d000      	beq.n	23d6 <__sfvwrite_r+0x1ee>
    23d4:	e779      	b.n	22ca <__sfvwrite_r+0xe2>
    23d6:	9803      	ldr	r0, [sp, #12]
    23d8:	1c21      	adds	r1, r4, #0
    23da:	f001 fcab 	bl	3d34 <_fflush_r>
    23de:	2800      	cmp	r0, #0
    23e0:	d1ad      	bne.n	233e <__sfvwrite_r+0x156>
    23e2:	2300      	movs	r3, #0
    23e4:	9301      	str	r3, [sp, #4]
    23e6:	e770      	b.n	22ca <__sfvwrite_r+0xe2>
    23e8:	46a8      	mov	r8, r5
    23ea:	6820      	ldr	r0, [r4, #0]
    23ec:	46a9      	mov	r9, r5
    23ee:	e7c1      	b.n	2374 <__sfvwrite_r+0x18c>
    23f0:	4648      	mov	r0, r9
    23f2:	210a      	movs	r1, #10
    23f4:	1c2a      	adds	r2, r5, #0
    23f6:	f000 fb2b 	bl	2a50 <memchr>
    23fa:	2800      	cmp	r0, #0
    23fc:	d06d      	beq.n	24da <__sfvwrite_r+0x2f2>
    23fe:	1c47      	adds	r7, r0, #1
    2400:	2601      	movs	r6, #1
    2402:	4648      	mov	r0, r9
    2404:	1a3f      	subs	r7, r7, r0
    2406:	9601      	str	r6, [sp, #4]
    2408:	e742      	b.n	2290 <__sfvwrite_r+0xa8>
    240a:	6962      	ldr	r2, [r4, #20]
    240c:	6921      	ldr	r1, [r4, #16]
    240e:	0050      	lsls	r0, r2, #1
    2410:	1882      	adds	r2, r0, r2
    2412:	6826      	ldr	r6, [r4, #0]
    2414:	0fd0      	lsrs	r0, r2, #31
    2416:	1882      	adds	r2, r0, r2
    2418:	1a76      	subs	r6, r6, r1
    241a:	1052      	asrs	r2, r2, #1
    241c:	4691      	mov	r9, r2
    241e:	1c32      	adds	r2, r6, #0
    2420:	3201      	adds	r2, #1
    2422:	1952      	adds	r2, r2, r5
    2424:	46b3      	mov	fp, r6
    2426:	4591      	cmp	r9, r2
    2428:	d243      	bcs.n	24b2 <__sfvwrite_r+0x2ca>
    242a:	4691      	mov	r9, r2
    242c:	0558      	lsls	r0, r3, #21
    242e:	d543      	bpl.n	24b8 <__sfvwrite_r+0x2d0>
    2430:	9803      	ldr	r0, [sp, #12]
    2432:	1c11      	adds	r1, r2, #0
    2434:	f000 f888 	bl	2548 <_malloc_r>
    2438:	4680      	mov	r8, r0
    243a:	2800      	cmp	r0, #0
    243c:	d054      	beq.n	24e8 <__sfvwrite_r+0x300>
    243e:	465a      	mov	r2, fp
    2440:	6921      	ldr	r1, [r4, #16]
    2442:	f000 fb47 	bl	2ad4 <memcpy>
    2446:	89a2      	ldrh	r2, [r4, #12]
    2448:	4b2b      	ldr	r3, [pc, #172]	; (24f8 <__sfvwrite_r+0x310>)
    244a:	4013      	ands	r3, r2
    244c:	2280      	movs	r2, #128	; 0x80
    244e:	4313      	orrs	r3, r2
    2450:	81a3      	strh	r3, [r4, #12]
    2452:	4640      	mov	r0, r8
    2454:	464a      	mov	r2, r9
    2456:	465e      	mov	r6, fp
    2458:	6120      	str	r0, [r4, #16]
    245a:	1b93      	subs	r3, r2, r6
    245c:	4458      	add	r0, fp
    245e:	6020      	str	r0, [r4, #0]
    2460:	6162      	str	r2, [r4, #20]
    2462:	46a8      	mov	r8, r5
    2464:	60a3      	str	r3, [r4, #8]
    2466:	46a9      	mov	r9, r5
    2468:	e784      	b.n	2374 <__sfvwrite_r+0x18c>
    246a:	4924      	ldr	r1, [pc, #144]	; (24fc <__sfvwrite_r+0x314>)
    246c:	1e28      	subs	r0, r5, #0
    246e:	4288      	cmp	r0, r1
    2470:	d900      	bls.n	2474 <__sfvwrite_r+0x28c>
    2472:	1c08      	adds	r0, r1, #0
    2474:	4649      	mov	r1, r9
    2476:	f7ff f8ab 	bl	15d0 <__aeabi_idiv>
    247a:	464b      	mov	r3, r9
    247c:	4343      	muls	r3, r0
    247e:	6a21      	ldr	r1, [r4, #32]
    2480:	9803      	ldr	r0, [sp, #12]
    2482:	9a01      	ldr	r2, [sp, #4]
    2484:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    2486:	47b0      	blx	r6
    2488:	2800      	cmp	r0, #0
    248a:	dc00      	bgt.n	248e <__sfvwrite_r+0x2a6>
    248c:	e757      	b.n	233e <__sfvwrite_r+0x156>
    248e:	1c02      	adds	r2, r0, #0
    2490:	e77d      	b.n	238e <__sfvwrite_r+0x1a6>
    2492:	4649      	mov	r1, r9
    2494:	f000 fb60 	bl	2b58 <memmove>
    2498:	6822      	ldr	r2, [r4, #0]
    249a:	9e02      	ldr	r6, [sp, #8]
    249c:	9803      	ldr	r0, [sp, #12]
    249e:	1993      	adds	r3, r2, r6
    24a0:	6023      	str	r3, [r4, #0]
    24a2:	1c21      	adds	r1, r4, #0
    24a4:	f001 fc46 	bl	3d34 <_fflush_r>
    24a8:	2800      	cmp	r0, #0
    24aa:	d000      	beq.n	24ae <__sfvwrite_r+0x2c6>
    24ac:	e747      	b.n	233e <__sfvwrite_r+0x156>
    24ae:	9e02      	ldr	r6, [sp, #8]
    24b0:	e708      	b.n	22c4 <__sfvwrite_r+0xdc>
    24b2:	464a      	mov	r2, r9
    24b4:	0558      	lsls	r0, r3, #21
    24b6:	d4bb      	bmi.n	2430 <__sfvwrite_r+0x248>
    24b8:	9803      	ldr	r0, [sp, #12]
    24ba:	f000 fc35 	bl	2d28 <_realloc_r>
    24be:	4680      	mov	r8, r0
    24c0:	2800      	cmp	r0, #0
    24c2:	d1c6      	bne.n	2452 <__sfvwrite_r+0x26a>
    24c4:	9803      	ldr	r0, [sp, #12]
    24c6:	6921      	ldr	r1, [r4, #16]
    24c8:	f001 fe8c 	bl	41e4 <_free_r>
    24cc:	89a2      	ldrh	r2, [r4, #12]
    24ce:	2380      	movs	r3, #128	; 0x80
    24d0:	9f03      	ldr	r7, [sp, #12]
    24d2:	439a      	bics	r2, r3
    24d4:	230c      	movs	r3, #12
    24d6:	603b      	str	r3, [r7, #0]
    24d8:	e732      	b.n	2340 <__sfvwrite_r+0x158>
    24da:	2601      	movs	r6, #1
    24dc:	1c6f      	adds	r7, r5, #1
    24de:	9601      	str	r6, [sp, #4]
    24e0:	e6d6      	b.n	2290 <__sfvwrite_r+0xa8>
    24e2:	2001      	movs	r0, #1
    24e4:	4240      	negs	r0, r0
    24e6:	e6b2      	b.n	224e <__sfvwrite_r+0x66>
    24e8:	9e03      	ldr	r6, [sp, #12]
    24ea:	230c      	movs	r3, #12
    24ec:	6033      	str	r3, [r6, #0]
    24ee:	89a2      	ldrh	r2, [r4, #12]
    24f0:	e726      	b.n	2340 <__sfvwrite_r+0x158>
    24f2:	46c0      	nop			; (mov r8, r8)
    24f4:	7ffffc00 	.word	0x7ffffc00
    24f8:	fffffb7f 	.word	0xfffffb7f
    24fc:	7fffffff 	.word	0x7fffffff

00002500 <__libc_init_array>:
    2500:	b570      	push	{r4, r5, r6, lr}
    2502:	4e0d      	ldr	r6, [pc, #52]	; (2538 <__libc_init_array+0x38>)
    2504:	4d0d      	ldr	r5, [pc, #52]	; (253c <__libc_init_array+0x3c>)
    2506:	2400      	movs	r4, #0
    2508:	1bad      	subs	r5, r5, r6
    250a:	10ad      	asrs	r5, r5, #2
    250c:	d005      	beq.n	251a <__libc_init_array+0x1a>
    250e:	00a3      	lsls	r3, r4, #2
    2510:	58f3      	ldr	r3, [r6, r3]
    2512:	3401      	adds	r4, #1
    2514:	4798      	blx	r3
    2516:	42a5      	cmp	r5, r4
    2518:	d1f9      	bne.n	250e <__libc_init_array+0xe>
    251a:	f002 f95f 	bl	47dc <_init>
    251e:	4e08      	ldr	r6, [pc, #32]	; (2540 <__libc_init_array+0x40>)
    2520:	4d08      	ldr	r5, [pc, #32]	; (2544 <__libc_init_array+0x44>)
    2522:	2400      	movs	r4, #0
    2524:	1bad      	subs	r5, r5, r6
    2526:	10ad      	asrs	r5, r5, #2
    2528:	d005      	beq.n	2536 <__libc_init_array+0x36>
    252a:	00a3      	lsls	r3, r4, #2
    252c:	58f3      	ldr	r3, [r6, r3]
    252e:	3401      	adds	r4, #1
    2530:	4798      	blx	r3
    2532:	42a5      	cmp	r5, r4
    2534:	d1f9      	bne.n	252a <__libc_init_array+0x2a>
    2536:	bd70      	pop	{r4, r5, r6, pc}
    2538:	20000588 	.word	0x20000588
    253c:	20000588 	.word	0x20000588
    2540:	20000588 	.word	0x20000588
    2544:	2000059c 	.word	0x2000059c

00002548 <_malloc_r>:
    2548:	b5f0      	push	{r4, r5, r6, r7, lr}
    254a:	4656      	mov	r6, sl
    254c:	4644      	mov	r4, r8
    254e:	465f      	mov	r7, fp
    2550:	464d      	mov	r5, r9
    2552:	b4f0      	push	{r4, r5, r6, r7}
    2554:	1c0c      	adds	r4, r1, #0
    2556:	340b      	adds	r4, #11
    2558:	b083      	sub	sp, #12
    255a:	1c06      	adds	r6, r0, #0
    255c:	2c16      	cmp	r4, #22
    255e:	d92b      	bls.n	25b8 <_malloc_r+0x70>
    2560:	2307      	movs	r3, #7
    2562:	439c      	bics	r4, r3
    2564:	d42b      	bmi.n	25be <_malloc_r+0x76>
    2566:	42a1      	cmp	r1, r4
    2568:	d829      	bhi.n	25be <_malloc_r+0x76>
    256a:	1c30      	adds	r0, r6, #0
    256c:	f000 fba4 	bl	2cb8 <__malloc_lock>
    2570:	23f8      	movs	r3, #248	; 0xf8
    2572:	33ff      	adds	r3, #255	; 0xff
    2574:	429c      	cmp	r4, r3
    2576:	d826      	bhi.n	25c6 <_malloc_r+0x7e>
    2578:	08e2      	lsrs	r2, r4, #3
    257a:	4dcc      	ldr	r5, [pc, #816]	; (28ac <_malloc_r+0x364>)
    257c:	00d3      	lsls	r3, r2, #3
    257e:	18eb      	adds	r3, r5, r3
    2580:	68df      	ldr	r7, [r3, #12]
    2582:	429f      	cmp	r7, r3
    2584:	d100      	bne.n	2588 <_malloc_r+0x40>
    2586:	e1b9      	b.n	28fc <_malloc_r+0x3b4>
    2588:	6878      	ldr	r0, [r7, #4]
    258a:	2303      	movs	r3, #3
    258c:	68fa      	ldr	r2, [r7, #12]
    258e:	68b9      	ldr	r1, [r7, #8]
    2590:	4398      	bics	r0, r3
    2592:	183b      	adds	r3, r7, r0
    2594:	60ca      	str	r2, [r1, #12]
    2596:	6091      	str	r1, [r2, #8]
    2598:	6859      	ldr	r1, [r3, #4]
    259a:	2201      	movs	r2, #1
    259c:	430a      	orrs	r2, r1
    259e:	1c30      	adds	r0, r6, #0
    25a0:	605a      	str	r2, [r3, #4]
    25a2:	f000 fb8b 	bl	2cbc <__malloc_unlock>
    25a6:	1c38      	adds	r0, r7, #0
    25a8:	3008      	adds	r0, #8
    25aa:	b003      	add	sp, #12
    25ac:	bc3c      	pop	{r2, r3, r4, r5}
    25ae:	4690      	mov	r8, r2
    25b0:	4699      	mov	r9, r3
    25b2:	46a2      	mov	sl, r4
    25b4:	46ab      	mov	fp, r5
    25b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25b8:	2410      	movs	r4, #16
    25ba:	42a1      	cmp	r1, r4
    25bc:	d9d5      	bls.n	256a <_malloc_r+0x22>
    25be:	230c      	movs	r3, #12
    25c0:	6033      	str	r3, [r6, #0]
    25c2:	2000      	movs	r0, #0
    25c4:	e7f1      	b.n	25aa <_malloc_r+0x62>
    25c6:	0a63      	lsrs	r3, r4, #9
    25c8:	d100      	bne.n	25cc <_malloc_r+0x84>
    25ca:	e08e      	b.n	26ea <_malloc_r+0x1a2>
    25cc:	2b04      	cmp	r3, #4
    25ce:	d900      	bls.n	25d2 <_malloc_r+0x8a>
    25d0:	e140      	b.n	2854 <_malloc_r+0x30c>
    25d2:	09a3      	lsrs	r3, r4, #6
    25d4:	3338      	adds	r3, #56	; 0x38
    25d6:	469c      	mov	ip, r3
    25d8:	0059      	lsls	r1, r3, #1
    25da:	4db4      	ldr	r5, [pc, #720]	; (28ac <_malloc_r+0x364>)
    25dc:	0089      	lsls	r1, r1, #2
    25de:	1869      	adds	r1, r5, r1
    25e0:	68cf      	ldr	r7, [r1, #12]
    25e2:	42b9      	cmp	r1, r7
    25e4:	d015      	beq.n	2612 <_malloc_r+0xca>
    25e6:	687a      	ldr	r2, [r7, #4]
    25e8:	2303      	movs	r3, #3
    25ea:	439a      	bics	r2, r3
    25ec:	1b10      	subs	r0, r2, r4
    25ee:	280f      	cmp	r0, #15
    25f0:	dd00      	ble.n	25f4 <_malloc_r+0xac>
    25f2:	e08d      	b.n	2710 <_malloc_r+0x1c8>
    25f4:	2800      	cmp	r0, #0
    25f6:	da7c      	bge.n	26f2 <_malloc_r+0x1aa>
    25f8:	2003      	movs	r0, #3
    25fa:	e007      	b.n	260c <_malloc_r+0xc4>
    25fc:	687a      	ldr	r2, [r7, #4]
    25fe:	4382      	bics	r2, r0
    2600:	1b13      	subs	r3, r2, r4
    2602:	2b0f      	cmp	r3, #15
    2604:	dd00      	ble.n	2608 <_malloc_r+0xc0>
    2606:	e083      	b.n	2710 <_malloc_r+0x1c8>
    2608:	2b00      	cmp	r3, #0
    260a:	da72      	bge.n	26f2 <_malloc_r+0x1aa>
    260c:	68ff      	ldr	r7, [r7, #12]
    260e:	42b9      	cmp	r1, r7
    2610:	d1f4      	bne.n	25fc <_malloc_r+0xb4>
    2612:	2201      	movs	r2, #1
    2614:	4494      	add	ip, r2
    2616:	1c2b      	adds	r3, r5, #0
    2618:	692f      	ldr	r7, [r5, #16]
    261a:	3308      	adds	r3, #8
    261c:	429f      	cmp	r7, r3
    261e:	d100      	bne.n	2622 <_malloc_r+0xda>
    2620:	e161      	b.n	28e6 <_malloc_r+0x39e>
    2622:	6878      	ldr	r0, [r7, #4]
    2624:	2203      	movs	r2, #3
    2626:	4390      	bics	r0, r2
    2628:	1c02      	adds	r2, r0, #0
    262a:	1b01      	subs	r1, r0, r4
    262c:	290f      	cmp	r1, #15
    262e:	dd00      	ble.n	2632 <_malloc_r+0xea>
    2630:	e148      	b.n	28c4 <_malloc_r+0x37c>
    2632:	616b      	str	r3, [r5, #20]
    2634:	612b      	str	r3, [r5, #16]
    2636:	2900      	cmp	r1, #0
    2638:	da5f      	bge.n	26fa <_malloc_r+0x1b2>
    263a:	4b9d      	ldr	r3, [pc, #628]	; (28b0 <_malloc_r+0x368>)
    263c:	4298      	cmp	r0, r3
    263e:	d900      	bls.n	2642 <_malloc_r+0xfa>
    2640:	e112      	b.n	2868 <_malloc_r+0x320>
    2642:	08c3      	lsrs	r3, r0, #3
    2644:	109a      	asrs	r2, r3, #2
    2646:	2101      	movs	r1, #1
    2648:	00db      	lsls	r3, r3, #3
    264a:	18eb      	adds	r3, r5, r3
    264c:	4091      	lsls	r1, r2
    264e:	6868      	ldr	r0, [r5, #4]
    2650:	1c0a      	adds	r2, r1, #0
    2652:	6899      	ldr	r1, [r3, #8]
    2654:	4302      	orrs	r2, r0
    2656:	60fb      	str	r3, [r7, #12]
    2658:	60b9      	str	r1, [r7, #8]
    265a:	606a      	str	r2, [r5, #4]
    265c:	609f      	str	r7, [r3, #8]
    265e:	60cf      	str	r7, [r1, #12]
    2660:	4661      	mov	r1, ip
    2662:	108b      	asrs	r3, r1, #2
    2664:	2101      	movs	r1, #1
    2666:	4099      	lsls	r1, r3
    2668:	4291      	cmp	r1, r2
    266a:	d855      	bhi.n	2718 <_malloc_r+0x1d0>
    266c:	4211      	tst	r1, r2
    266e:	d10d      	bne.n	268c <_malloc_r+0x144>
    2670:	2303      	movs	r3, #3
    2672:	4660      	mov	r0, ip
    2674:	4398      	bics	r0, r3
    2676:	1c03      	adds	r3, r0, #0
    2678:	3304      	adds	r3, #4
    267a:	0049      	lsls	r1, r1, #1
    267c:	469c      	mov	ip, r3
    267e:	4211      	tst	r1, r2
    2680:	d104      	bne.n	268c <_malloc_r+0x144>
    2682:	2304      	movs	r3, #4
    2684:	0049      	lsls	r1, r1, #1
    2686:	449c      	add	ip, r3
    2688:	4211      	tst	r1, r2
    268a:	d0fa      	beq.n	2682 <_malloc_r+0x13a>
    268c:	2003      	movs	r0, #3
    268e:	4680      	mov	r8, r0
    2690:	4662      	mov	r2, ip
    2692:	00d3      	lsls	r3, r2, #3
    2694:	195b      	adds	r3, r3, r5
    2696:	469a      	mov	sl, r3
    2698:	1c18      	adds	r0, r3, #0
    269a:	46e1      	mov	r9, ip
    269c:	68c7      	ldr	r7, [r0, #12]
    269e:	42b8      	cmp	r0, r7
    26a0:	d107      	bne.n	26b2 <_malloc_r+0x16a>
    26a2:	e122      	b.n	28ea <_malloc_r+0x3a2>
    26a4:	2b00      	cmp	r3, #0
    26a6:	db00      	blt.n	26aa <_malloc_r+0x162>
    26a8:	e131      	b.n	290e <_malloc_r+0x3c6>
    26aa:	68ff      	ldr	r7, [r7, #12]
    26ac:	42b8      	cmp	r0, r7
    26ae:	d100      	bne.n	26b2 <_malloc_r+0x16a>
    26b0:	e11b      	b.n	28ea <_malloc_r+0x3a2>
    26b2:	687a      	ldr	r2, [r7, #4]
    26b4:	4643      	mov	r3, r8
    26b6:	439a      	bics	r2, r3
    26b8:	1b13      	subs	r3, r2, r4
    26ba:	2b0f      	cmp	r3, #15
    26bc:	ddf2      	ble.n	26a4 <_malloc_r+0x15c>
    26be:	2101      	movs	r1, #1
    26c0:	193a      	adds	r2, r7, r4
    26c2:	430c      	orrs	r4, r1
    26c4:	607c      	str	r4, [r7, #4]
    26c6:	68f8      	ldr	r0, [r7, #12]
    26c8:	68bc      	ldr	r4, [r7, #8]
    26ca:	3508      	adds	r5, #8
    26cc:	60e0      	str	r0, [r4, #12]
    26ce:	4319      	orrs	r1, r3
    26d0:	6084      	str	r4, [r0, #8]
    26d2:	60ea      	str	r2, [r5, #12]
    26d4:	60aa      	str	r2, [r5, #8]
    26d6:	1c30      	adds	r0, r6, #0
    26d8:	60d5      	str	r5, [r2, #12]
    26da:	6095      	str	r5, [r2, #8]
    26dc:	6051      	str	r1, [r2, #4]
    26de:	50d3      	str	r3, [r2, r3]
    26e0:	f000 faec 	bl	2cbc <__malloc_unlock>
    26e4:	1c38      	adds	r0, r7, #0
    26e6:	3008      	adds	r0, #8
    26e8:	e75f      	b.n	25aa <_malloc_r+0x62>
    26ea:	223f      	movs	r2, #63	; 0x3f
    26ec:	217e      	movs	r1, #126	; 0x7e
    26ee:	4694      	mov	ip, r2
    26f0:	e773      	b.n	25da <_malloc_r+0x92>
    26f2:	68fb      	ldr	r3, [r7, #12]
    26f4:	68b9      	ldr	r1, [r7, #8]
    26f6:	60cb      	str	r3, [r1, #12]
    26f8:	6099      	str	r1, [r3, #8]
    26fa:	18ba      	adds	r2, r7, r2
    26fc:	6851      	ldr	r1, [r2, #4]
    26fe:	2301      	movs	r3, #1
    2700:	430b      	orrs	r3, r1
    2702:	1c30      	adds	r0, r6, #0
    2704:	6053      	str	r3, [r2, #4]
    2706:	f000 fad9 	bl	2cbc <__malloc_unlock>
    270a:	1c38      	adds	r0, r7, #0
    270c:	3008      	adds	r0, #8
    270e:	e74c      	b.n	25aa <_malloc_r+0x62>
    2710:	2001      	movs	r0, #1
    2712:	4240      	negs	r0, r0
    2714:	4484      	add	ip, r0
    2716:	e77c      	b.n	2612 <_malloc_r+0xca>
    2718:	68af      	ldr	r7, [r5, #8]
    271a:	2303      	movs	r3, #3
    271c:	6878      	ldr	r0, [r7, #4]
    271e:	4398      	bics	r0, r3
    2720:	4681      	mov	r9, r0
    2722:	42a0      	cmp	r0, r4
    2724:	d303      	bcc.n	272e <_malloc_r+0x1e6>
    2726:	1b03      	subs	r3, r0, r4
    2728:	2b0f      	cmp	r3, #15
    272a:	dd00      	ble.n	272e <_malloc_r+0x1e6>
    272c:	e084      	b.n	2838 <_malloc_r+0x2f0>
    272e:	4649      	mov	r1, r9
    2730:	1879      	adds	r1, r7, r1
    2732:	4a60      	ldr	r2, [pc, #384]	; (28b4 <_malloc_r+0x36c>)
    2734:	9101      	str	r1, [sp, #4]
    2736:	4960      	ldr	r1, [pc, #384]	; (28b8 <_malloc_r+0x370>)
    2738:	6810      	ldr	r0, [r2, #0]
    273a:	4692      	mov	sl, r2
    273c:	688a      	ldr	r2, [r1, #8]
    273e:	1823      	adds	r3, r4, r0
    2740:	468b      	mov	fp, r1
    2742:	3201      	adds	r2, #1
    2744:	d100      	bne.n	2748 <_malloc_r+0x200>
    2746:	e144      	b.n	29d2 <_malloc_r+0x48a>
    2748:	485c      	ldr	r0, [pc, #368]	; (28bc <_malloc_r+0x374>)
    274a:	181b      	adds	r3, r3, r0
    274c:	0b1b      	lsrs	r3, r3, #12
    274e:	031b      	lsls	r3, r3, #12
    2750:	9300      	str	r3, [sp, #0]
    2752:	9900      	ldr	r1, [sp, #0]
    2754:	1c30      	adds	r0, r6, #0
    2756:	f000 fc97 	bl	3088 <_sbrk_r>
    275a:	1c01      	adds	r1, r0, #0
    275c:	4680      	mov	r8, r0
    275e:	3101      	adds	r1, #1
    2760:	d05f      	beq.n	2822 <_malloc_r+0x2da>
    2762:	9a01      	ldr	r2, [sp, #4]
    2764:	4282      	cmp	r2, r0
    2766:	d900      	bls.n	276a <_malloc_r+0x222>
    2768:	e0e8      	b.n	293c <_malloc_r+0x3f4>
    276a:	4651      	mov	r1, sl
    276c:	9800      	ldr	r0, [sp, #0]
    276e:	6849      	ldr	r1, [r1, #4]
    2770:	4652      	mov	r2, sl
    2772:	1843      	adds	r3, r0, r1
    2774:	9801      	ldr	r0, [sp, #4]
    2776:	6053      	str	r3, [r2, #4]
    2778:	4540      	cmp	r0, r8
    277a:	d100      	bne.n	277e <_malloc_r+0x236>
    277c:	e132      	b.n	29e4 <_malloc_r+0x49c>
    277e:	465a      	mov	r2, fp
    2780:	6892      	ldr	r2, [r2, #8]
    2782:	3201      	adds	r2, #1
    2784:	d100      	bne.n	2788 <_malloc_r+0x240>
    2786:	e140      	b.n	2a0a <_malloc_r+0x4c2>
    2788:	9801      	ldr	r0, [sp, #4]
    278a:	4641      	mov	r1, r8
    278c:	1a0a      	subs	r2, r1, r0
    278e:	189b      	adds	r3, r3, r2
    2790:	4651      	mov	r1, sl
    2792:	604b      	str	r3, [r1, #4]
    2794:	2307      	movs	r3, #7
    2796:	4642      	mov	r2, r8
    2798:	4013      	ands	r3, r2
    279a:	d100      	bne.n	279e <_malloc_r+0x256>
    279c:	e101      	b.n	29a2 <_malloc_r+0x45a>
    279e:	1ad2      	subs	r2, r2, r3
    27a0:	3208      	adds	r2, #8
    27a2:	4690      	mov	r8, r2
    27a4:	4a46      	ldr	r2, [pc, #280]	; (28c0 <_malloc_r+0x378>)
    27a6:	1ad3      	subs	r3, r2, r3
    27a8:	9800      	ldr	r0, [sp, #0]
    27aa:	1c02      	adds	r2, r0, #0
    27ac:	4442      	add	r2, r8
    27ae:	0512      	lsls	r2, r2, #20
    27b0:	0d12      	lsrs	r2, r2, #20
    27b2:	1a9a      	subs	r2, r3, r2
    27b4:	1c11      	adds	r1, r2, #0
    27b6:	1c30      	adds	r0, r6, #0
    27b8:	4693      	mov	fp, r2
    27ba:	f000 fc65 	bl	3088 <_sbrk_r>
    27be:	1c41      	adds	r1, r0, #1
    27c0:	d100      	bne.n	27c4 <_malloc_r+0x27c>
    27c2:	e11e      	b.n	2a02 <_malloc_r+0x4ba>
    27c4:	4642      	mov	r2, r8
    27c6:	1a80      	subs	r0, r0, r2
    27c8:	4458      	add	r0, fp
    27ca:	2301      	movs	r3, #1
    27cc:	4318      	orrs	r0, r3
    27ce:	4652      	mov	r2, sl
    27d0:	6851      	ldr	r1, [r2, #4]
    27d2:	1c0b      	adds	r3, r1, #0
    27d4:	445b      	add	r3, fp
    27d6:	4641      	mov	r1, r8
    27d8:	60a9      	str	r1, [r5, #8]
    27da:	6053      	str	r3, [r2, #4]
    27dc:	6048      	str	r0, [r1, #4]
    27de:	42af      	cmp	r7, r5
    27e0:	d013      	beq.n	280a <_malloc_r+0x2c2>
    27e2:	464a      	mov	r2, r9
    27e4:	2a0f      	cmp	r2, #15
    27e6:	d800      	bhi.n	27ea <_malloc_r+0x2a2>
    27e8:	e0e6      	b.n	29b8 <_malloc_r+0x470>
    27ea:	464a      	mov	r2, r9
    27ec:	6878      	ldr	r0, [r7, #4]
    27ee:	2107      	movs	r1, #7
    27f0:	3a0c      	subs	r2, #12
    27f2:	438a      	bics	r2, r1
    27f4:	2101      	movs	r1, #1
    27f6:	4001      	ands	r1, r0
    27f8:	4311      	orrs	r1, r2
    27fa:	6079      	str	r1, [r7, #4]
    27fc:	2005      	movs	r0, #5
    27fe:	18b9      	adds	r1, r7, r2
    2800:	6048      	str	r0, [r1, #4]
    2802:	6088      	str	r0, [r1, #8]
    2804:	2a0f      	cmp	r2, #15
    2806:	d900      	bls.n	280a <_malloc_r+0x2c2>
    2808:	e103      	b.n	2a12 <_malloc_r+0x4ca>
    280a:	4652      	mov	r2, sl
    280c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    280e:	4293      	cmp	r3, r2
    2810:	d901      	bls.n	2816 <_malloc_r+0x2ce>
    2812:	4650      	mov	r0, sl
    2814:	62c3      	str	r3, [r0, #44]	; 0x2c
    2816:	4651      	mov	r1, sl
    2818:	6b09      	ldr	r1, [r1, #48]	; 0x30
    281a:	428b      	cmp	r3, r1
    281c:	d901      	bls.n	2822 <_malloc_r+0x2da>
    281e:	4652      	mov	r2, sl
    2820:	6313      	str	r3, [r2, #48]	; 0x30
    2822:	68af      	ldr	r7, [r5, #8]
    2824:	2303      	movs	r3, #3
    2826:	687a      	ldr	r2, [r7, #4]
    2828:	439a      	bics	r2, r3
    282a:	1b13      	subs	r3, r2, r4
    282c:	4294      	cmp	r4, r2
    282e:	d900      	bls.n	2832 <_malloc_r+0x2ea>
    2830:	e0a9      	b.n	2986 <_malloc_r+0x43e>
    2832:	2b0f      	cmp	r3, #15
    2834:	dc00      	bgt.n	2838 <_malloc_r+0x2f0>
    2836:	e0a6      	b.n	2986 <_malloc_r+0x43e>
    2838:	2201      	movs	r2, #1
    283a:	1c21      	adds	r1, r4, #0
    283c:	4311      	orrs	r1, r2
    283e:	193c      	adds	r4, r7, r4
    2840:	4313      	orrs	r3, r2
    2842:	6079      	str	r1, [r7, #4]
    2844:	1c30      	adds	r0, r6, #0
    2846:	60ac      	str	r4, [r5, #8]
    2848:	6063      	str	r3, [r4, #4]
    284a:	f000 fa37 	bl	2cbc <__malloc_unlock>
    284e:	1c38      	adds	r0, r7, #0
    2850:	3008      	adds	r0, #8
    2852:	e6aa      	b.n	25aa <_malloc_r+0x62>
    2854:	2b14      	cmp	r3, #20
    2856:	d969      	bls.n	292c <_malloc_r+0x3e4>
    2858:	2b54      	cmp	r3, #84	; 0x54
    285a:	d900      	bls.n	285e <_malloc_r+0x316>
    285c:	e098      	b.n	2990 <_malloc_r+0x448>
    285e:	0b23      	lsrs	r3, r4, #12
    2860:	336e      	adds	r3, #110	; 0x6e
    2862:	469c      	mov	ip, r3
    2864:	0059      	lsls	r1, r3, #1
    2866:	e6b8      	b.n	25da <_malloc_r+0x92>
    2868:	0a43      	lsrs	r3, r0, #9
    286a:	2b04      	cmp	r3, #4
    286c:	d962      	bls.n	2934 <_malloc_r+0x3ec>
    286e:	2b14      	cmp	r3, #20
    2870:	d900      	bls.n	2874 <_malloc_r+0x32c>
    2872:	e0b1      	b.n	29d8 <_malloc_r+0x490>
    2874:	1c19      	adds	r1, r3, #0
    2876:	315b      	adds	r1, #91	; 0x5b
    2878:	0048      	lsls	r0, r1, #1
    287a:	0080      	lsls	r0, r0, #2
    287c:	1940      	adds	r0, r0, r5
    287e:	6883      	ldr	r3, [r0, #8]
    2880:	4681      	mov	r9, r0
    2882:	4283      	cmp	r3, r0
    2884:	d100      	bne.n	2888 <_malloc_r+0x340>
    2886:	e08f      	b.n	29a8 <_malloc_r+0x460>
    2888:	2103      	movs	r1, #3
    288a:	4688      	mov	r8, r1
    288c:	6859      	ldr	r1, [r3, #4]
    288e:	4640      	mov	r0, r8
    2890:	4381      	bics	r1, r0
    2892:	428a      	cmp	r2, r1
    2894:	d202      	bcs.n	289c <_malloc_r+0x354>
    2896:	689b      	ldr	r3, [r3, #8]
    2898:	4599      	cmp	r9, r3
    289a:	d1f7      	bne.n	288c <_malloc_r+0x344>
    289c:	68d9      	ldr	r1, [r3, #12]
    289e:	686a      	ldr	r2, [r5, #4]
    28a0:	60f9      	str	r1, [r7, #12]
    28a2:	60bb      	str	r3, [r7, #8]
    28a4:	608f      	str	r7, [r1, #8]
    28a6:	60df      	str	r7, [r3, #12]
    28a8:	e6da      	b.n	2660 <_malloc_r+0x118>
    28aa:	46c0      	nop			; (mov r8, r8)
    28ac:	200000f8 	.word	0x200000f8
    28b0:	000001ff 	.word	0x000001ff
    28b4:	200007e8 	.word	0x200007e8
    28b8:	200004f8 	.word	0x200004f8
    28bc:	0000100f 	.word	0x0000100f
    28c0:	00001008 	.word	0x00001008
    28c4:	2001      	movs	r0, #1
    28c6:	193a      	adds	r2, r7, r4
    28c8:	4304      	orrs	r4, r0
    28ca:	4308      	orrs	r0, r1
    28cc:	607c      	str	r4, [r7, #4]
    28ce:	616a      	str	r2, [r5, #20]
    28d0:	612a      	str	r2, [r5, #16]
    28d2:	6050      	str	r0, [r2, #4]
    28d4:	60d3      	str	r3, [r2, #12]
    28d6:	6093      	str	r3, [r2, #8]
    28d8:	1c30      	adds	r0, r6, #0
    28da:	5051      	str	r1, [r2, r1]
    28dc:	f000 f9ee 	bl	2cbc <__malloc_unlock>
    28e0:	1c38      	adds	r0, r7, #0
    28e2:	3008      	adds	r0, #8
    28e4:	e661      	b.n	25aa <_malloc_r+0x62>
    28e6:	686a      	ldr	r2, [r5, #4]
    28e8:	e6ba      	b.n	2660 <_malloc_r+0x118>
    28ea:	2201      	movs	r2, #1
    28ec:	4491      	add	r9, r2
    28ee:	4643      	mov	r3, r8
    28f0:	464a      	mov	r2, r9
    28f2:	3008      	adds	r0, #8
    28f4:	4213      	tst	r3, r2
    28f6:	d000      	beq.n	28fa <_malloc_r+0x3b2>
    28f8:	e6d0      	b.n	269c <_malloc_r+0x154>
    28fa:	e02c      	b.n	2956 <_malloc_r+0x40e>
    28fc:	1c3b      	adds	r3, r7, #0
    28fe:	697f      	ldr	r7, [r7, #20]
    2900:	3202      	adds	r2, #2
    2902:	3308      	adds	r3, #8
    2904:	4694      	mov	ip, r2
    2906:	42bb      	cmp	r3, r7
    2908:	d100      	bne.n	290c <_malloc_r+0x3c4>
    290a:	e684      	b.n	2616 <_malloc_r+0xce>
    290c:	e63c      	b.n	2588 <_malloc_r+0x40>
    290e:	18ba      	adds	r2, r7, r2
    2910:	6850      	ldr	r0, [r2, #4]
    2912:	2301      	movs	r3, #1
    2914:	4303      	orrs	r3, r0
    2916:	6053      	str	r3, [r2, #4]
    2918:	68fb      	ldr	r3, [r7, #12]
    291a:	68ba      	ldr	r2, [r7, #8]
    291c:	1c30      	adds	r0, r6, #0
    291e:	60d3      	str	r3, [r2, #12]
    2920:	609a      	str	r2, [r3, #8]
    2922:	f000 f9cb 	bl	2cbc <__malloc_unlock>
    2926:	1c38      	adds	r0, r7, #0
    2928:	3008      	adds	r0, #8
    292a:	e63e      	b.n	25aa <_malloc_r+0x62>
    292c:	335b      	adds	r3, #91	; 0x5b
    292e:	469c      	mov	ip, r3
    2930:	0059      	lsls	r1, r3, #1
    2932:	e652      	b.n	25da <_malloc_r+0x92>
    2934:	0981      	lsrs	r1, r0, #6
    2936:	3138      	adds	r1, #56	; 0x38
    2938:	0048      	lsls	r0, r1, #1
    293a:	e79e      	b.n	287a <_malloc_r+0x332>
    293c:	42af      	cmp	r7, r5
    293e:	d000      	beq.n	2942 <_malloc_r+0x3fa>
    2940:	e76f      	b.n	2822 <_malloc_r+0x2da>
    2942:	e712      	b.n	276a <_malloc_r+0x222>
    2944:	4653      	mov	r3, sl
    2946:	6818      	ldr	r0, [r3, #0]
    2948:	2201      	movs	r2, #1
    294a:	4252      	negs	r2, r2
    294c:	3b08      	subs	r3, #8
    294e:	4494      	add	ip, r2
    2950:	4682      	mov	sl, r0
    2952:	4298      	cmp	r0, r3
    2954:	d177      	bne.n	2a46 <_malloc_r+0x4fe>
    2956:	4643      	mov	r3, r8
    2958:	4660      	mov	r0, ip
    295a:	4203      	tst	r3, r0
    295c:	d1f2      	bne.n	2944 <_malloc_r+0x3fc>
    295e:	686b      	ldr	r3, [r5, #4]
    2960:	438b      	bics	r3, r1
    2962:	606b      	str	r3, [r5, #4]
    2964:	0049      	lsls	r1, r1, #1
    2966:	4299      	cmp	r1, r3
    2968:	d900      	bls.n	296c <_malloc_r+0x424>
    296a:	e6d5      	b.n	2718 <_malloc_r+0x1d0>
    296c:	2900      	cmp	r1, #0
    296e:	d100      	bne.n	2972 <_malloc_r+0x42a>
    2970:	e6d2      	b.n	2718 <_malloc_r+0x1d0>
    2972:	46cc      	mov	ip, r9
    2974:	4219      	tst	r1, r3
    2976:	d000      	beq.n	297a <_malloc_r+0x432>
    2978:	e68a      	b.n	2690 <_malloc_r+0x148>
    297a:	2204      	movs	r2, #4
    297c:	0049      	lsls	r1, r1, #1
    297e:	4494      	add	ip, r2
    2980:	4219      	tst	r1, r3
    2982:	d0fa      	beq.n	297a <_malloc_r+0x432>
    2984:	e684      	b.n	2690 <_malloc_r+0x148>
    2986:	1c30      	adds	r0, r6, #0
    2988:	f000 f998 	bl	2cbc <__malloc_unlock>
    298c:	2000      	movs	r0, #0
    298e:	e60c      	b.n	25aa <_malloc_r+0x62>
    2990:	22aa      	movs	r2, #170	; 0xaa
    2992:	0052      	lsls	r2, r2, #1
    2994:	4293      	cmp	r3, r2
    2996:	d814      	bhi.n	29c2 <_malloc_r+0x47a>
    2998:	0be3      	lsrs	r3, r4, #15
    299a:	3377      	adds	r3, #119	; 0x77
    299c:	469c      	mov	ip, r3
    299e:	0059      	lsls	r1, r3, #1
    29a0:	e61b      	b.n	25da <_malloc_r+0x92>
    29a2:	2380      	movs	r3, #128	; 0x80
    29a4:	015b      	lsls	r3, r3, #5
    29a6:	e6ff      	b.n	27a8 <_malloc_r+0x260>
    29a8:	1089      	asrs	r1, r1, #2
    29aa:	6868      	ldr	r0, [r5, #4]
    29ac:	2201      	movs	r2, #1
    29ae:	408a      	lsls	r2, r1
    29b0:	4302      	orrs	r2, r0
    29b2:	606a      	str	r2, [r5, #4]
    29b4:	1c19      	adds	r1, r3, #0
    29b6:	e773      	b.n	28a0 <_malloc_r+0x358>
    29b8:	2301      	movs	r3, #1
    29ba:	604b      	str	r3, [r1, #4]
    29bc:	4647      	mov	r7, r8
    29be:	2200      	movs	r2, #0
    29c0:	e733      	b.n	282a <_malloc_r+0x2e2>
    29c2:	4a22      	ldr	r2, [pc, #136]	; (2a4c <_malloc_r+0x504>)
    29c4:	4293      	cmp	r3, r2
    29c6:	d818      	bhi.n	29fa <_malloc_r+0x4b2>
    29c8:	0ca3      	lsrs	r3, r4, #18
    29ca:	337c      	adds	r3, #124	; 0x7c
    29cc:	469c      	mov	ip, r3
    29ce:	0059      	lsls	r1, r3, #1
    29d0:	e603      	b.n	25da <_malloc_r+0x92>
    29d2:	3310      	adds	r3, #16
    29d4:	9300      	str	r3, [sp, #0]
    29d6:	e6bc      	b.n	2752 <_malloc_r+0x20a>
    29d8:	2b54      	cmp	r3, #84	; 0x54
    29da:	d822      	bhi.n	2a22 <_malloc_r+0x4da>
    29dc:	0b01      	lsrs	r1, r0, #12
    29de:	316e      	adds	r1, #110	; 0x6e
    29e0:	0048      	lsls	r0, r1, #1
    29e2:	e74a      	b.n	287a <_malloc_r+0x332>
    29e4:	0502      	lsls	r2, r0, #20
    29e6:	d000      	beq.n	29ea <_malloc_r+0x4a2>
    29e8:	e6c9      	b.n	277e <_malloc_r+0x236>
    29ea:	9900      	ldr	r1, [sp, #0]
    29ec:	68aa      	ldr	r2, [r5, #8]
    29ee:	1c08      	adds	r0, r1, #0
    29f0:	4448      	add	r0, r9
    29f2:	2101      	movs	r1, #1
    29f4:	4301      	orrs	r1, r0
    29f6:	6051      	str	r1, [r2, #4]
    29f8:	e707      	b.n	280a <_malloc_r+0x2c2>
    29fa:	237e      	movs	r3, #126	; 0x7e
    29fc:	21fc      	movs	r1, #252	; 0xfc
    29fe:	469c      	mov	ip, r3
    2a00:	e5eb      	b.n	25da <_malloc_r+0x92>
    2a02:	2300      	movs	r3, #0
    2a04:	2001      	movs	r0, #1
    2a06:	469b      	mov	fp, r3
    2a08:	e6e1      	b.n	27ce <_malloc_r+0x286>
    2a0a:	4643      	mov	r3, r8
    2a0c:	4658      	mov	r0, fp
    2a0e:	6083      	str	r3, [r0, #8]
    2a10:	e6c0      	b.n	2794 <_malloc_r+0x24c>
    2a12:	1c39      	adds	r1, r7, #0
    2a14:	3108      	adds	r1, #8
    2a16:	1c30      	adds	r0, r6, #0
    2a18:	f001 fbe4 	bl	41e4 <_free_r>
    2a1c:	4651      	mov	r1, sl
    2a1e:	684b      	ldr	r3, [r1, #4]
    2a20:	e6f3      	b.n	280a <_malloc_r+0x2c2>
    2a22:	21aa      	movs	r1, #170	; 0xaa
    2a24:	0049      	lsls	r1, r1, #1
    2a26:	428b      	cmp	r3, r1
    2a28:	d803      	bhi.n	2a32 <_malloc_r+0x4ea>
    2a2a:	0bc1      	lsrs	r1, r0, #15
    2a2c:	3177      	adds	r1, #119	; 0x77
    2a2e:	0048      	lsls	r0, r1, #1
    2a30:	e723      	b.n	287a <_malloc_r+0x332>
    2a32:	4906      	ldr	r1, [pc, #24]	; (2a4c <_malloc_r+0x504>)
    2a34:	428b      	cmp	r3, r1
    2a36:	d803      	bhi.n	2a40 <_malloc_r+0x4f8>
    2a38:	0c81      	lsrs	r1, r0, #18
    2a3a:	317c      	adds	r1, #124	; 0x7c
    2a3c:	0048      	lsls	r0, r1, #1
    2a3e:	e71c      	b.n	287a <_malloc_r+0x332>
    2a40:	20fc      	movs	r0, #252	; 0xfc
    2a42:	217e      	movs	r1, #126	; 0x7e
    2a44:	e719      	b.n	287a <_malloc_r+0x332>
    2a46:	686b      	ldr	r3, [r5, #4]
    2a48:	e78c      	b.n	2964 <_malloc_r+0x41c>
    2a4a:	46c0      	nop			; (mov r8, r8)
    2a4c:	00000554 	.word	0x00000554

00002a50 <memchr>:
    2a50:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a52:	b2cc      	uxtb	r4, r1
    2a54:	0783      	lsls	r3, r0, #30
    2a56:	d037      	beq.n	2ac8 <memchr+0x78>
    2a58:	1e53      	subs	r3, r2, #1
    2a5a:	2a00      	cmp	r2, #0
    2a5c:	d01f      	beq.n	2a9e <memchr+0x4e>
    2a5e:	7802      	ldrb	r2, [r0, #0]
    2a60:	42a2      	cmp	r2, r4
    2a62:	d01d      	beq.n	2aa0 <memchr+0x50>
    2a64:	2503      	movs	r5, #3
    2a66:	e005      	b.n	2a74 <memchr+0x24>
    2a68:	2b00      	cmp	r3, #0
    2a6a:	d018      	beq.n	2a9e <memchr+0x4e>
    2a6c:	7802      	ldrb	r2, [r0, #0]
    2a6e:	3b01      	subs	r3, #1
    2a70:	42a2      	cmp	r2, r4
    2a72:	d015      	beq.n	2aa0 <memchr+0x50>
    2a74:	3001      	adds	r0, #1
    2a76:	4228      	tst	r0, r5
    2a78:	d1f6      	bne.n	2a68 <memchr+0x18>
    2a7a:	2b03      	cmp	r3, #3
    2a7c:	d811      	bhi.n	2aa2 <memchr+0x52>
    2a7e:	2b00      	cmp	r3, #0
    2a80:	d00d      	beq.n	2a9e <memchr+0x4e>
    2a82:	7802      	ldrb	r2, [r0, #0]
    2a84:	42a2      	cmp	r2, r4
    2a86:	d00b      	beq.n	2aa0 <memchr+0x50>
    2a88:	1c42      	adds	r2, r0, #1
    2a8a:	18c3      	adds	r3, r0, r3
    2a8c:	e004      	b.n	2a98 <memchr+0x48>
    2a8e:	3201      	adds	r2, #1
    2a90:	1e51      	subs	r1, r2, #1
    2a92:	7809      	ldrb	r1, [r1, #0]
    2a94:	42a1      	cmp	r1, r4
    2a96:	d003      	beq.n	2aa0 <memchr+0x50>
    2a98:	1e10      	subs	r0, r2, #0
    2a9a:	4298      	cmp	r0, r3
    2a9c:	d1f7      	bne.n	2a8e <memchr+0x3e>
    2a9e:	2000      	movs	r0, #0
    2aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2aa2:	26ff      	movs	r6, #255	; 0xff
    2aa4:	4031      	ands	r1, r6
    2aa6:	020e      	lsls	r6, r1, #8
    2aa8:	4331      	orrs	r1, r6
    2aaa:	040e      	lsls	r6, r1, #16
    2aac:	4d07      	ldr	r5, [pc, #28]	; (2acc <memchr+0x7c>)
    2aae:	430e      	orrs	r6, r1
    2ab0:	6802      	ldr	r2, [r0, #0]
    2ab2:	4f07      	ldr	r7, [pc, #28]	; (2ad0 <memchr+0x80>)
    2ab4:	4072      	eors	r2, r6
    2ab6:	19d1      	adds	r1, r2, r7
    2ab8:	4391      	bics	r1, r2
    2aba:	4229      	tst	r1, r5
    2abc:	d1df      	bne.n	2a7e <memchr+0x2e>
    2abe:	3b04      	subs	r3, #4
    2ac0:	3004      	adds	r0, #4
    2ac2:	2b03      	cmp	r3, #3
    2ac4:	d8f4      	bhi.n	2ab0 <memchr+0x60>
    2ac6:	e7da      	b.n	2a7e <memchr+0x2e>
    2ac8:	1c13      	adds	r3, r2, #0
    2aca:	e7d6      	b.n	2a7a <memchr+0x2a>
    2acc:	80808080 	.word	0x80808080
    2ad0:	fefefeff 	.word	0xfefefeff

00002ad4 <memcpy>:
    2ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ad6:	2a0f      	cmp	r2, #15
    2ad8:	d935      	bls.n	2b46 <memcpy+0x72>
    2ada:	1c03      	adds	r3, r0, #0
    2adc:	430b      	orrs	r3, r1
    2ade:	079c      	lsls	r4, r3, #30
    2ae0:	d135      	bne.n	2b4e <memcpy+0x7a>
    2ae2:	1c16      	adds	r6, r2, #0
    2ae4:	3e10      	subs	r6, #16
    2ae6:	0936      	lsrs	r6, r6, #4
    2ae8:	0135      	lsls	r5, r6, #4
    2aea:	1945      	adds	r5, r0, r5
    2aec:	3510      	adds	r5, #16
    2aee:	1c0c      	adds	r4, r1, #0
    2af0:	1c03      	adds	r3, r0, #0
    2af2:	6827      	ldr	r7, [r4, #0]
    2af4:	601f      	str	r7, [r3, #0]
    2af6:	6867      	ldr	r7, [r4, #4]
    2af8:	605f      	str	r7, [r3, #4]
    2afa:	68a7      	ldr	r7, [r4, #8]
    2afc:	609f      	str	r7, [r3, #8]
    2afe:	68e7      	ldr	r7, [r4, #12]
    2b00:	3410      	adds	r4, #16
    2b02:	60df      	str	r7, [r3, #12]
    2b04:	3310      	adds	r3, #16
    2b06:	42ab      	cmp	r3, r5
    2b08:	d1f3      	bne.n	2af2 <memcpy+0x1e>
    2b0a:	1c73      	adds	r3, r6, #1
    2b0c:	011b      	lsls	r3, r3, #4
    2b0e:	18c5      	adds	r5, r0, r3
    2b10:	18c9      	adds	r1, r1, r3
    2b12:	230f      	movs	r3, #15
    2b14:	4013      	ands	r3, r2
    2b16:	2b03      	cmp	r3, #3
    2b18:	d91b      	bls.n	2b52 <memcpy+0x7e>
    2b1a:	1f1c      	subs	r4, r3, #4
    2b1c:	08a4      	lsrs	r4, r4, #2
    2b1e:	3401      	adds	r4, #1
    2b20:	00a4      	lsls	r4, r4, #2
    2b22:	2300      	movs	r3, #0
    2b24:	58ce      	ldr	r6, [r1, r3]
    2b26:	50ee      	str	r6, [r5, r3]
    2b28:	3304      	adds	r3, #4
    2b2a:	42a3      	cmp	r3, r4
    2b2c:	d1fa      	bne.n	2b24 <memcpy+0x50>
    2b2e:	18ed      	adds	r5, r5, r3
    2b30:	18c9      	adds	r1, r1, r3
    2b32:	2303      	movs	r3, #3
    2b34:	401a      	ands	r2, r3
    2b36:	d005      	beq.n	2b44 <memcpy+0x70>
    2b38:	2300      	movs	r3, #0
    2b3a:	5ccc      	ldrb	r4, [r1, r3]
    2b3c:	54ec      	strb	r4, [r5, r3]
    2b3e:	3301      	adds	r3, #1
    2b40:	4293      	cmp	r3, r2
    2b42:	d1fa      	bne.n	2b3a <memcpy+0x66>
    2b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b46:	1c05      	adds	r5, r0, #0
    2b48:	2a00      	cmp	r2, #0
    2b4a:	d1f5      	bne.n	2b38 <memcpy+0x64>
    2b4c:	e7fa      	b.n	2b44 <memcpy+0x70>
    2b4e:	1c05      	adds	r5, r0, #0
    2b50:	e7f2      	b.n	2b38 <memcpy+0x64>
    2b52:	1c1a      	adds	r2, r3, #0
    2b54:	e7f8      	b.n	2b48 <memcpy+0x74>
    2b56:	46c0      	nop			; (mov r8, r8)

00002b58 <memmove>:
    2b58:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b5a:	4288      	cmp	r0, r1
    2b5c:	d90e      	bls.n	2b7c <memmove+0x24>
    2b5e:	188d      	adds	r5, r1, r2
    2b60:	42a8      	cmp	r0, r5
    2b62:	d20b      	bcs.n	2b7c <memmove+0x24>
    2b64:	1886      	adds	r6, r0, r2
    2b66:	1e53      	subs	r3, r2, #1
    2b68:	4251      	negs	r1, r2
    2b6a:	2a00      	cmp	r2, #0
    2b6c:	d005      	beq.n	2b7a <memmove+0x22>
    2b6e:	186a      	adds	r2, r5, r1
    2b70:	5cd4      	ldrb	r4, [r2, r3]
    2b72:	1872      	adds	r2, r6, r1
    2b74:	54d4      	strb	r4, [r2, r3]
    2b76:	3b01      	subs	r3, #1
    2b78:	d2f9      	bcs.n	2b6e <memmove+0x16>
    2b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b7c:	2a0f      	cmp	r2, #15
    2b7e:	d809      	bhi.n	2b94 <memmove+0x3c>
    2b80:	1c05      	adds	r5, r0, #0
    2b82:	2a00      	cmp	r2, #0
    2b84:	d0f9      	beq.n	2b7a <memmove+0x22>
    2b86:	2300      	movs	r3, #0
    2b88:	5ccc      	ldrb	r4, [r1, r3]
    2b8a:	54ec      	strb	r4, [r5, r3]
    2b8c:	3301      	adds	r3, #1
    2b8e:	4293      	cmp	r3, r2
    2b90:	d1fa      	bne.n	2b88 <memmove+0x30>
    2b92:	e7f2      	b.n	2b7a <memmove+0x22>
    2b94:	1c03      	adds	r3, r0, #0
    2b96:	430b      	orrs	r3, r1
    2b98:	079c      	lsls	r4, r3, #30
    2b9a:	d12a      	bne.n	2bf2 <memmove+0x9a>
    2b9c:	1c16      	adds	r6, r2, #0
    2b9e:	3e10      	subs	r6, #16
    2ba0:	0936      	lsrs	r6, r6, #4
    2ba2:	0135      	lsls	r5, r6, #4
    2ba4:	1945      	adds	r5, r0, r5
    2ba6:	3510      	adds	r5, #16
    2ba8:	1c0c      	adds	r4, r1, #0
    2baa:	1c03      	adds	r3, r0, #0
    2bac:	6827      	ldr	r7, [r4, #0]
    2bae:	601f      	str	r7, [r3, #0]
    2bb0:	6867      	ldr	r7, [r4, #4]
    2bb2:	605f      	str	r7, [r3, #4]
    2bb4:	68a7      	ldr	r7, [r4, #8]
    2bb6:	609f      	str	r7, [r3, #8]
    2bb8:	68e7      	ldr	r7, [r4, #12]
    2bba:	3410      	adds	r4, #16
    2bbc:	60df      	str	r7, [r3, #12]
    2bbe:	3310      	adds	r3, #16
    2bc0:	42ab      	cmp	r3, r5
    2bc2:	d1f3      	bne.n	2bac <memmove+0x54>
    2bc4:	1c73      	adds	r3, r6, #1
    2bc6:	011b      	lsls	r3, r3, #4
    2bc8:	18c5      	adds	r5, r0, r3
    2bca:	18c9      	adds	r1, r1, r3
    2bcc:	230f      	movs	r3, #15
    2bce:	4013      	ands	r3, r2
    2bd0:	2b03      	cmp	r3, #3
    2bd2:	d910      	bls.n	2bf6 <memmove+0x9e>
    2bd4:	1f1c      	subs	r4, r3, #4
    2bd6:	08a4      	lsrs	r4, r4, #2
    2bd8:	3401      	adds	r4, #1
    2bda:	00a4      	lsls	r4, r4, #2
    2bdc:	2300      	movs	r3, #0
    2bde:	58ce      	ldr	r6, [r1, r3]
    2be0:	50ee      	str	r6, [r5, r3]
    2be2:	3304      	adds	r3, #4
    2be4:	42a3      	cmp	r3, r4
    2be6:	d1fa      	bne.n	2bde <memmove+0x86>
    2be8:	18ed      	adds	r5, r5, r3
    2bea:	18c9      	adds	r1, r1, r3
    2bec:	2303      	movs	r3, #3
    2bee:	401a      	ands	r2, r3
    2bf0:	e7c7      	b.n	2b82 <memmove+0x2a>
    2bf2:	1c05      	adds	r5, r0, #0
    2bf4:	e7c7      	b.n	2b86 <memmove+0x2e>
    2bf6:	1c1a      	adds	r2, r3, #0
    2bf8:	e7c3      	b.n	2b82 <memmove+0x2a>
    2bfa:	46c0      	nop			; (mov r8, r8)

00002bfc <memset>:
    2bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bfe:	464f      	mov	r7, r9
    2c00:	4646      	mov	r6, r8
    2c02:	b4c0      	push	{r6, r7}
    2c04:	b083      	sub	sp, #12
    2c06:	0783      	lsls	r3, r0, #30
    2c08:	d052      	beq.n	2cb0 <memset+0xb4>
    2c0a:	1e54      	subs	r4, r2, #1
    2c0c:	2a00      	cmp	r2, #0
    2c0e:	d04a      	beq.n	2ca6 <memset+0xaa>
    2c10:	b2ce      	uxtb	r6, r1
    2c12:	1c03      	adds	r3, r0, #0
    2c14:	2503      	movs	r5, #3
    2c16:	e003      	b.n	2c20 <memset+0x24>
    2c18:	1e62      	subs	r2, r4, #1
    2c1a:	2c00      	cmp	r4, #0
    2c1c:	d043      	beq.n	2ca6 <memset+0xaa>
    2c1e:	1c14      	adds	r4, r2, #0
    2c20:	3301      	adds	r3, #1
    2c22:	1e5a      	subs	r2, r3, #1
    2c24:	7016      	strb	r6, [r2, #0]
    2c26:	422b      	tst	r3, r5
    2c28:	d1f6      	bne.n	2c18 <memset+0x1c>
    2c2a:	2c03      	cmp	r4, #3
    2c2c:	d933      	bls.n	2c96 <memset+0x9a>
    2c2e:	25ff      	movs	r5, #255	; 0xff
    2c30:	400d      	ands	r5, r1
    2c32:	022a      	lsls	r2, r5, #8
    2c34:	4315      	orrs	r5, r2
    2c36:	042a      	lsls	r2, r5, #16
    2c38:	4315      	orrs	r5, r2
    2c3a:	2c0f      	cmp	r4, #15
    2c3c:	d91a      	bls.n	2c74 <memset+0x78>
    2c3e:	1c27      	adds	r7, r4, #0
    2c40:	3f10      	subs	r7, #16
    2c42:	093f      	lsrs	r7, r7, #4
    2c44:	46b9      	mov	r9, r7
    2c46:	013f      	lsls	r7, r7, #4
    2c48:	46b8      	mov	r8, r7
    2c4a:	2710      	movs	r7, #16
    2c4c:	18ff      	adds	r7, r7, r3
    2c4e:	46bc      	mov	ip, r7
    2c50:	4646      	mov	r6, r8
    2c52:	1c1a      	adds	r2, r3, #0
    2c54:	4466      	add	r6, ip
    2c56:	6015      	str	r5, [r2, #0]
    2c58:	6055      	str	r5, [r2, #4]
    2c5a:	6095      	str	r5, [r2, #8]
    2c5c:	60d5      	str	r5, [r2, #12]
    2c5e:	3210      	adds	r2, #16
    2c60:	42b2      	cmp	r2, r6
    2c62:	d1f8      	bne.n	2c56 <memset+0x5a>
    2c64:	464f      	mov	r7, r9
    2c66:	3701      	adds	r7, #1
    2c68:	013f      	lsls	r7, r7, #4
    2c6a:	220f      	movs	r2, #15
    2c6c:	19db      	adds	r3, r3, r7
    2c6e:	4014      	ands	r4, r2
    2c70:	2c03      	cmp	r4, #3
    2c72:	d910      	bls.n	2c96 <memset+0x9a>
    2c74:	1f27      	subs	r7, r4, #4
    2c76:	1d1e      	adds	r6, r3, #4
    2c78:	08bf      	lsrs	r7, r7, #2
    2c7a:	9601      	str	r6, [sp, #4]
    2c7c:	00be      	lsls	r6, r7, #2
    2c7e:	46b4      	mov	ip, r6
    2c80:	9e01      	ldr	r6, [sp, #4]
    2c82:	1c1a      	adds	r2, r3, #0
    2c84:	4466      	add	r6, ip
    2c86:	c220      	stmia	r2!, {r5}
    2c88:	42b2      	cmp	r2, r6
    2c8a:	d1fc      	bne.n	2c86 <memset+0x8a>
    2c8c:	3701      	adds	r7, #1
    2c8e:	00bf      	lsls	r7, r7, #2
    2c90:	2203      	movs	r2, #3
    2c92:	19db      	adds	r3, r3, r7
    2c94:	4014      	ands	r4, r2
    2c96:	2c00      	cmp	r4, #0
    2c98:	d005      	beq.n	2ca6 <memset+0xaa>
    2c9a:	b2c9      	uxtb	r1, r1
    2c9c:	191c      	adds	r4, r3, r4
    2c9e:	7019      	strb	r1, [r3, #0]
    2ca0:	3301      	adds	r3, #1
    2ca2:	42a3      	cmp	r3, r4
    2ca4:	d1fb      	bne.n	2c9e <memset+0xa2>
    2ca6:	b003      	add	sp, #12
    2ca8:	bc0c      	pop	{r2, r3}
    2caa:	4690      	mov	r8, r2
    2cac:	4699      	mov	r9, r3
    2cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2cb0:	1c03      	adds	r3, r0, #0
    2cb2:	1c14      	adds	r4, r2, #0
    2cb4:	e7b9      	b.n	2c2a <memset+0x2e>
    2cb6:	46c0      	nop			; (mov r8, r8)

00002cb8 <__malloc_lock>:
    2cb8:	4770      	bx	lr
    2cba:	46c0      	nop			; (mov r8, r8)

00002cbc <__malloc_unlock>:
    2cbc:	4770      	bx	lr
    2cbe:	46c0      	nop			; (mov r8, r8)

00002cc0 <_iprintf_r>:
    2cc0:	b40e      	push	{r1, r2, r3}
    2cc2:	b510      	push	{r4, lr}
    2cc4:	1c04      	adds	r4, r0, #0
    2cc6:	b083      	sub	sp, #12
    2cc8:	2800      	cmp	r0, #0
    2cca:	d004      	beq.n	2cd6 <_iprintf_r+0x16>
    2ccc:	6983      	ldr	r3, [r0, #24]
    2cce:	2b00      	cmp	r3, #0
    2cd0:	d101      	bne.n	2cd6 <_iprintf_r+0x16>
    2cd2:	f001 f8b3 	bl	3e3c <__sinit>
    2cd6:	ab06      	add	r3, sp, #24
    2cd8:	68a1      	ldr	r1, [r4, #8]
    2cda:	1c20      	adds	r0, r4, #0
    2cdc:	9a05      	ldr	r2, [sp, #20]
    2cde:	9301      	str	r3, [sp, #4]
    2ce0:	f000 fd14 	bl	370c <_vfiprintf_r>
    2ce4:	b003      	add	sp, #12
    2ce6:	bc10      	pop	{r4}
    2ce8:	bc08      	pop	{r3}
    2cea:	b003      	add	sp, #12
    2cec:	4718      	bx	r3
    2cee:	46c0      	nop			; (mov r8, r8)

00002cf0 <iprintf>:
    2cf0:	b40f      	push	{r0, r1, r2, r3}
    2cf2:	b510      	push	{r4, lr}
    2cf4:	4b0b      	ldr	r3, [pc, #44]	; (2d24 <iprintf+0x34>)
    2cf6:	b082      	sub	sp, #8
    2cf8:	681c      	ldr	r4, [r3, #0]
    2cfa:	2c00      	cmp	r4, #0
    2cfc:	d005      	beq.n	2d0a <iprintf+0x1a>
    2cfe:	69a3      	ldr	r3, [r4, #24]
    2d00:	2b00      	cmp	r3, #0
    2d02:	d102      	bne.n	2d0a <iprintf+0x1a>
    2d04:	1c20      	adds	r0, r4, #0
    2d06:	f001 f899 	bl	3e3c <__sinit>
    2d0a:	ab05      	add	r3, sp, #20
    2d0c:	68a1      	ldr	r1, [r4, #8]
    2d0e:	1c20      	adds	r0, r4, #0
    2d10:	9a04      	ldr	r2, [sp, #16]
    2d12:	9301      	str	r3, [sp, #4]
    2d14:	f000 fcfa 	bl	370c <_vfiprintf_r>
    2d18:	b002      	add	sp, #8
    2d1a:	bc10      	pop	{r4}
    2d1c:	bc08      	pop	{r3}
    2d1e:	b004      	add	sp, #16
    2d20:	4718      	bx	r3
    2d22:	46c0      	nop			; (mov r8, r8)
    2d24:	20000004 	.word	0x20000004

00002d28 <_realloc_r>:
    2d28:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d2a:	464d      	mov	r5, r9
    2d2c:	4644      	mov	r4, r8
    2d2e:	465f      	mov	r7, fp
    2d30:	4656      	mov	r6, sl
    2d32:	b4f0      	push	{r4, r5, r6, r7}
    2d34:	4680      	mov	r8, r0
    2d36:	b085      	sub	sp, #20
    2d38:	1c0d      	adds	r5, r1, #0
    2d3a:	4691      	mov	r9, r2
    2d3c:	d100      	bne.n	2d40 <_realloc_r+0x18>
    2d3e:	e0dd      	b.n	2efc <_realloc_r+0x1d4>
    2d40:	1c2e      	adds	r6, r5, #0
    2d42:	3e08      	subs	r6, #8
    2d44:	f7ff ffb8 	bl	2cb8 <__malloc_lock>
    2d48:	6873      	ldr	r3, [r6, #4]
    2d4a:	464f      	mov	r7, r9
    2d4c:	2203      	movs	r2, #3
    2d4e:	1c1c      	adds	r4, r3, #0
    2d50:	370b      	adds	r7, #11
    2d52:	46b3      	mov	fp, r6
    2d54:	4394      	bics	r4, r2
    2d56:	2f16      	cmp	r7, #22
    2d58:	d900      	bls.n	2d5c <_realloc_r+0x34>
    2d5a:	e076      	b.n	2e4a <_realloc_r+0x122>
    2d5c:	2010      	movs	r0, #16
    2d5e:	9001      	str	r0, [sp, #4]
    2d60:	2710      	movs	r7, #16
    2d62:	45b9      	cmp	r9, r7
    2d64:	d900      	bls.n	2d68 <_realloc_r+0x40>
    2d66:	e075      	b.n	2e54 <_realloc_r+0x12c>
    2d68:	9a01      	ldr	r2, [sp, #4]
    2d6a:	4294      	cmp	r4, r2
    2d6c:	da56      	bge.n	2e1c <_realloc_r+0xf4>
    2d6e:	48c5      	ldr	r0, [pc, #788]	; (3084 <_realloc_r+0x35c>)
    2d70:	1932      	adds	r2, r6, r4
    2d72:	6880      	ldr	r0, [r0, #8]
    2d74:	9003      	str	r0, [sp, #12]
    2d76:	4290      	cmp	r0, r2
    2d78:	d100      	bne.n	2d7c <_realloc_r+0x54>
    2d7a:	e0c3      	b.n	2f04 <_realloc_r+0x1dc>
    2d7c:	6851      	ldr	r1, [r2, #4]
    2d7e:	1c08      	adds	r0, r1, #0
    2d80:	468a      	mov	sl, r1
    2d82:	2101      	movs	r1, #1
    2d84:	4388      	bics	r0, r1
    2d86:	4684      	mov	ip, r0
    2d88:	4494      	add	ip, r2
    2d8a:	4661      	mov	r1, ip
    2d8c:	6848      	ldr	r0, [r1, #4]
    2d8e:	2101      	movs	r1, #1
    2d90:	4208      	tst	r0, r1
    2d92:	d064      	beq.n	2e5e <_realloc_r+0x136>
    2d94:	2000      	movs	r0, #0
    2d96:	2200      	movs	r2, #0
    2d98:	07d9      	lsls	r1, r3, #31
    2d9a:	d500      	bpl.n	2d9e <_realloc_r+0x76>
    2d9c:	e086      	b.n	2eac <_realloc_r+0x184>
    2d9e:	6833      	ldr	r3, [r6, #0]
    2da0:	2103      	movs	r1, #3
    2da2:	1af3      	subs	r3, r6, r3
    2da4:	468c      	mov	ip, r1
    2da6:	6859      	ldr	r1, [r3, #4]
    2da8:	469a      	mov	sl, r3
    2daa:	4663      	mov	r3, ip
    2dac:	4399      	bics	r1, r3
    2dae:	468c      	mov	ip, r1
    2db0:	2a00      	cmp	r2, #0
    2db2:	d100      	bne.n	2db6 <_realloc_r+0x8e>
    2db4:	e0df      	b.n	2f76 <_realloc_r+0x24e>
    2db6:	9903      	ldr	r1, [sp, #12]
    2db8:	428a      	cmp	r2, r1
    2dba:	d100      	bne.n	2dbe <_realloc_r+0x96>
    2dbc:	e0de      	b.n	2f7c <_realloc_r+0x254>
    2dbe:	4661      	mov	r1, ip
    2dc0:	190b      	adds	r3, r1, r4
    2dc2:	9901      	ldr	r1, [sp, #4]
    2dc4:	18c0      	adds	r0, r0, r3
    2dc6:	9003      	str	r0, [sp, #12]
    2dc8:	4288      	cmp	r0, r1
    2dca:	db6a      	blt.n	2ea2 <_realloc_r+0x17a>
    2dcc:	68d3      	ldr	r3, [r2, #12]
    2dce:	6892      	ldr	r2, [r2, #8]
    2dd0:	60d3      	str	r3, [r2, #12]
    2dd2:	609a      	str	r2, [r3, #8]
    2dd4:	4652      	mov	r2, sl
    2dd6:	68d3      	ldr	r3, [r2, #12]
    2dd8:	6892      	ldr	r2, [r2, #8]
    2dda:	4656      	mov	r6, sl
    2ddc:	60d3      	str	r3, [r2, #12]
    2dde:	609a      	str	r2, [r3, #8]
    2de0:	1f22      	subs	r2, r4, #4
    2de2:	3608      	adds	r6, #8
    2de4:	2a24      	cmp	r2, #36	; 0x24
    2de6:	d900      	bls.n	2dea <_realloc_r+0xc2>
    2de8:	e0bb      	b.n	2f62 <_realloc_r+0x23a>
    2dea:	1c33      	adds	r3, r6, #0
    2dec:	2a13      	cmp	r2, #19
    2dee:	d90a      	bls.n	2e06 <_realloc_r+0xde>
    2df0:	682b      	ldr	r3, [r5, #0]
    2df2:	4650      	mov	r0, sl
    2df4:	6083      	str	r3, [r0, #8]
    2df6:	6869      	ldr	r1, [r5, #4]
    2df8:	60c1      	str	r1, [r0, #12]
    2dfa:	2a1b      	cmp	r2, #27
    2dfc:	d900      	bls.n	2e00 <_realloc_r+0xd8>
    2dfe:	e105      	b.n	300c <_realloc_r+0x2e4>
    2e00:	4653      	mov	r3, sl
    2e02:	3310      	adds	r3, #16
    2e04:	3508      	adds	r5, #8
    2e06:	682a      	ldr	r2, [r5, #0]
    2e08:	4651      	mov	r1, sl
    2e0a:	601a      	str	r2, [r3, #0]
    2e0c:	6868      	ldr	r0, [r5, #4]
    2e0e:	9c03      	ldr	r4, [sp, #12]
    2e10:	6058      	str	r0, [r3, #4]
    2e12:	68ad      	ldr	r5, [r5, #8]
    2e14:	46d3      	mov	fp, sl
    2e16:	609d      	str	r5, [r3, #8]
    2e18:	684b      	ldr	r3, [r1, #4]
    2e1a:	1c35      	adds	r5, r6, #0
    2e1c:	1be2      	subs	r2, r4, r7
    2e1e:	2a0f      	cmp	r2, #15
    2e20:	d82c      	bhi.n	2e7c <_realloc_r+0x154>
    2e22:	2201      	movs	r2, #1
    2e24:	4013      	ands	r3, r2
    2e26:	4323      	orrs	r3, r4
    2e28:	4658      	mov	r0, fp
    2e2a:	6043      	str	r3, [r0, #4]
    2e2c:	445c      	add	r4, fp
    2e2e:	6861      	ldr	r1, [r4, #4]
    2e30:	430a      	orrs	r2, r1
    2e32:	6062      	str	r2, [r4, #4]
    2e34:	4640      	mov	r0, r8
    2e36:	f7ff ff41 	bl	2cbc <__malloc_unlock>
    2e3a:	1c28      	adds	r0, r5, #0
    2e3c:	b005      	add	sp, #20
    2e3e:	bc3c      	pop	{r2, r3, r4, r5}
    2e40:	4690      	mov	r8, r2
    2e42:	4699      	mov	r9, r3
    2e44:	46a2      	mov	sl, r4
    2e46:	46ab      	mov	fp, r5
    2e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e4a:	2207      	movs	r2, #7
    2e4c:	4397      	bics	r7, r2
    2e4e:	9701      	str	r7, [sp, #4]
    2e50:	d400      	bmi.n	2e54 <_realloc_r+0x12c>
    2e52:	e786      	b.n	2d62 <_realloc_r+0x3a>
    2e54:	230c      	movs	r3, #12
    2e56:	4641      	mov	r1, r8
    2e58:	600b      	str	r3, [r1, #0]
    2e5a:	2000      	movs	r0, #0
    2e5c:	e7ee      	b.n	2e3c <_realloc_r+0x114>
    2e5e:	2003      	movs	r0, #3
    2e60:	4651      	mov	r1, sl
    2e62:	4381      	bics	r1, r0
    2e64:	1c08      	adds	r0, r1, #0
    2e66:	1909      	adds	r1, r1, r4
    2e68:	468c      	mov	ip, r1
    2e6a:	9901      	ldr	r1, [sp, #4]
    2e6c:	458c      	cmp	ip, r1
    2e6e:	db93      	blt.n	2d98 <_realloc_r+0x70>
    2e70:	68d1      	ldr	r1, [r2, #12]
    2e72:	6892      	ldr	r2, [r2, #8]
    2e74:	4664      	mov	r4, ip
    2e76:	60d1      	str	r1, [r2, #12]
    2e78:	608a      	str	r2, [r1, #8]
    2e7a:	e7cf      	b.n	2e1c <_realloc_r+0xf4>
    2e7c:	4658      	mov	r0, fp
    2e7e:	19c1      	adds	r1, r0, r7
    2e80:	2001      	movs	r0, #1
    2e82:	4003      	ands	r3, r0
    2e84:	431f      	orrs	r7, r3
    2e86:	465b      	mov	r3, fp
    2e88:	605f      	str	r7, [r3, #4]
    2e8a:	1c13      	adds	r3, r2, #0
    2e8c:	4303      	orrs	r3, r0
    2e8e:	188a      	adds	r2, r1, r2
    2e90:	604b      	str	r3, [r1, #4]
    2e92:	6853      	ldr	r3, [r2, #4]
    2e94:	3108      	adds	r1, #8
    2e96:	4318      	orrs	r0, r3
    2e98:	6050      	str	r0, [r2, #4]
    2e9a:	4640      	mov	r0, r8
    2e9c:	f001 f9a2 	bl	41e4 <_free_r>
    2ea0:	e7c8      	b.n	2e34 <_realloc_r+0x10c>
    2ea2:	9303      	str	r3, [sp, #12]
    2ea4:	9803      	ldr	r0, [sp, #12]
    2ea6:	9901      	ldr	r1, [sp, #4]
    2ea8:	4288      	cmp	r0, r1
    2eaa:	da93      	bge.n	2dd4 <_realloc_r+0xac>
    2eac:	4649      	mov	r1, r9
    2eae:	4640      	mov	r0, r8
    2eb0:	f7ff fb4a 	bl	2548 <_malloc_r>
    2eb4:	4681      	mov	r9, r0
    2eb6:	2800      	cmp	r0, #0
    2eb8:	d100      	bne.n	2ebc <_realloc_r+0x194>
    2eba:	e0d5      	b.n	3068 <_realloc_r+0x340>
    2ebc:	6873      	ldr	r3, [r6, #4]
    2ebe:	1c02      	adds	r2, r0, #0
    2ec0:	2101      	movs	r1, #1
    2ec2:	1c18      	adds	r0, r3, #0
    2ec4:	4388      	bics	r0, r1
    2ec6:	3a08      	subs	r2, #8
    2ec8:	1836      	adds	r6, r6, r0
    2eca:	42b2      	cmp	r2, r6
    2ecc:	d100      	bne.n	2ed0 <_realloc_r+0x1a8>
    2ece:	e098      	b.n	3002 <_realloc_r+0x2da>
    2ed0:	1f22      	subs	r2, r4, #4
    2ed2:	2a24      	cmp	r2, #36	; 0x24
    2ed4:	d840      	bhi.n	2f58 <_realloc_r+0x230>
    2ed6:	2a13      	cmp	r2, #19
    2ed8:	d822      	bhi.n	2f20 <_realloc_r+0x1f8>
    2eda:	464b      	mov	r3, r9
    2edc:	1c2a      	adds	r2, r5, #0
    2ede:	6810      	ldr	r0, [r2, #0]
    2ee0:	6018      	str	r0, [r3, #0]
    2ee2:	6851      	ldr	r1, [r2, #4]
    2ee4:	6059      	str	r1, [r3, #4]
    2ee6:	6892      	ldr	r2, [r2, #8]
    2ee8:	609a      	str	r2, [r3, #8]
    2eea:	4640      	mov	r0, r8
    2eec:	1c29      	adds	r1, r5, #0
    2eee:	f001 f979 	bl	41e4 <_free_r>
    2ef2:	4640      	mov	r0, r8
    2ef4:	f7ff fee2 	bl	2cbc <__malloc_unlock>
    2ef8:	4648      	mov	r0, r9
    2efa:	e79f      	b.n	2e3c <_realloc_r+0x114>
    2efc:	1c11      	adds	r1, r2, #0
    2efe:	f7ff fb23 	bl	2548 <_malloc_r>
    2f02:	e79b      	b.n	2e3c <_realloc_r+0x114>
    2f04:	9a03      	ldr	r2, [sp, #12]
    2f06:	6852      	ldr	r2, [r2, #4]
    2f08:	9202      	str	r2, [sp, #8]
    2f0a:	9802      	ldr	r0, [sp, #8]
    2f0c:	2203      	movs	r2, #3
    2f0e:	4390      	bics	r0, r2
    2f10:	1c3a      	adds	r2, r7, #0
    2f12:	1901      	adds	r1, r0, r4
    2f14:	3210      	adds	r2, #16
    2f16:	468c      	mov	ip, r1
    2f18:	4291      	cmp	r1, r2
    2f1a:	da0c      	bge.n	2f36 <_realloc_r+0x20e>
    2f1c:	9a03      	ldr	r2, [sp, #12]
    2f1e:	e73b      	b.n	2d98 <_realloc_r+0x70>
    2f20:	6829      	ldr	r1, [r5, #0]
    2f22:	464b      	mov	r3, r9
    2f24:	6019      	str	r1, [r3, #0]
    2f26:	6868      	ldr	r0, [r5, #4]
    2f28:	6058      	str	r0, [r3, #4]
    2f2a:	2a1b      	cmp	r2, #27
    2f2c:	d85e      	bhi.n	2fec <_realloc_r+0x2c4>
    2f2e:	1c2a      	adds	r2, r5, #0
    2f30:	3308      	adds	r3, #8
    2f32:	3208      	adds	r2, #8
    2f34:	e7d3      	b.n	2ede <_realloc_r+0x1b6>
    2f36:	4b53      	ldr	r3, [pc, #332]	; (3084 <_realloc_r+0x35c>)
    2f38:	19f2      	adds	r2, r6, r7
    2f3a:	4660      	mov	r0, ip
    2f3c:	609a      	str	r2, [r3, #8]
    2f3e:	1bc1      	subs	r1, r0, r7
    2f40:	2301      	movs	r3, #1
    2f42:	4319      	orrs	r1, r3
    2f44:	6051      	str	r1, [r2, #4]
    2f46:	6871      	ldr	r1, [r6, #4]
    2f48:	4640      	mov	r0, r8
    2f4a:	400b      	ands	r3, r1
    2f4c:	431f      	orrs	r7, r3
    2f4e:	6077      	str	r7, [r6, #4]
    2f50:	f7ff feb4 	bl	2cbc <__malloc_unlock>
    2f54:	1c28      	adds	r0, r5, #0
    2f56:	e771      	b.n	2e3c <_realloc_r+0x114>
    2f58:	4648      	mov	r0, r9
    2f5a:	1c29      	adds	r1, r5, #0
    2f5c:	f7ff fdfc 	bl	2b58 <memmove>
    2f60:	e7c3      	b.n	2eea <_realloc_r+0x1c2>
    2f62:	1c29      	adds	r1, r5, #0
    2f64:	1c30      	adds	r0, r6, #0
    2f66:	f7ff fdf7 	bl	2b58 <memmove>
    2f6a:	4652      	mov	r2, sl
    2f6c:	6853      	ldr	r3, [r2, #4]
    2f6e:	1c35      	adds	r5, r6, #0
    2f70:	9c03      	ldr	r4, [sp, #12]
    2f72:	46d3      	mov	fp, sl
    2f74:	e752      	b.n	2e1c <_realloc_r+0xf4>
    2f76:	190b      	adds	r3, r1, r4
    2f78:	9303      	str	r3, [sp, #12]
    2f7a:	e793      	b.n	2ea4 <_realloc_r+0x17c>
    2f7c:	4662      	mov	r2, ip
    2f7e:	1913      	adds	r3, r2, r4
    2f80:	1c3a      	adds	r2, r7, #0
    2f82:	18c0      	adds	r0, r0, r3
    2f84:	3210      	adds	r2, #16
    2f86:	9003      	str	r0, [sp, #12]
    2f88:	4290      	cmp	r0, r2
    2f8a:	db8a      	blt.n	2ea2 <_realloc_r+0x17a>
    2f8c:	4650      	mov	r0, sl
    2f8e:	6882      	ldr	r2, [r0, #8]
    2f90:	68c3      	ldr	r3, [r0, #12]
    2f92:	4656      	mov	r6, sl
    2f94:	60d3      	str	r3, [r2, #12]
    2f96:	609a      	str	r2, [r3, #8]
    2f98:	1f22      	subs	r2, r4, #4
    2f9a:	3608      	adds	r6, #8
    2f9c:	2a24      	cmp	r2, #36	; 0x24
    2f9e:	d853      	bhi.n	3048 <_realloc_r+0x320>
    2fa0:	1c33      	adds	r3, r6, #0
    2fa2:	2a13      	cmp	r2, #19
    2fa4:	d908      	bls.n	2fb8 <_realloc_r+0x290>
    2fa6:	6829      	ldr	r1, [r5, #0]
    2fa8:	6081      	str	r1, [r0, #8]
    2faa:	686b      	ldr	r3, [r5, #4]
    2fac:	60c3      	str	r3, [r0, #12]
    2fae:	2a1b      	cmp	r2, #27
    2fb0:	d84f      	bhi.n	3052 <_realloc_r+0x32a>
    2fb2:	4653      	mov	r3, sl
    2fb4:	3310      	adds	r3, #16
    2fb6:	3508      	adds	r5, #8
    2fb8:	6828      	ldr	r0, [r5, #0]
    2fba:	6018      	str	r0, [r3, #0]
    2fbc:	6869      	ldr	r1, [r5, #4]
    2fbe:	6059      	str	r1, [r3, #4]
    2fc0:	68ad      	ldr	r5, [r5, #8]
    2fc2:	609d      	str	r5, [r3, #8]
    2fc4:	4653      	mov	r3, sl
    2fc6:	19da      	adds	r2, r3, r7
    2fc8:	9b03      	ldr	r3, [sp, #12]
    2fca:	482e      	ldr	r0, [pc, #184]	; (3084 <_realloc_r+0x35c>)
    2fcc:	1bd9      	subs	r1, r3, r7
    2fce:	2301      	movs	r3, #1
    2fd0:	4319      	orrs	r1, r3
    2fd2:	6082      	str	r2, [r0, #8]
    2fd4:	6051      	str	r1, [r2, #4]
    2fd6:	4650      	mov	r0, sl
    2fd8:	6840      	ldr	r0, [r0, #4]
    2fda:	4651      	mov	r1, sl
    2fdc:	4003      	ands	r3, r0
    2fde:	431f      	orrs	r7, r3
    2fe0:	4640      	mov	r0, r8
    2fe2:	604f      	str	r7, [r1, #4]
    2fe4:	f7ff fe6a 	bl	2cbc <__malloc_unlock>
    2fe8:	1c30      	adds	r0, r6, #0
    2fea:	e727      	b.n	2e3c <_realloc_r+0x114>
    2fec:	68a9      	ldr	r1, [r5, #8]
    2fee:	464b      	mov	r3, r9
    2ff0:	6099      	str	r1, [r3, #8]
    2ff2:	68e8      	ldr	r0, [r5, #12]
    2ff4:	60d8      	str	r0, [r3, #12]
    2ff6:	2a24      	cmp	r2, #36	; 0x24
    2ff8:	d013      	beq.n	3022 <_realloc_r+0x2fa>
    2ffa:	1c2a      	adds	r2, r5, #0
    2ffc:	3310      	adds	r3, #16
    2ffe:	3210      	adds	r2, #16
    3000:	e76d      	b.n	2ede <_realloc_r+0x1b6>
    3002:	6852      	ldr	r2, [r2, #4]
    3004:	2103      	movs	r1, #3
    3006:	438a      	bics	r2, r1
    3008:	18a4      	adds	r4, r4, r2
    300a:	e707      	b.n	2e1c <_realloc_r+0xf4>
    300c:	68ab      	ldr	r3, [r5, #8]
    300e:	4650      	mov	r0, sl
    3010:	6103      	str	r3, [r0, #16]
    3012:	68e9      	ldr	r1, [r5, #12]
    3014:	6141      	str	r1, [r0, #20]
    3016:	2a24      	cmp	r2, #36	; 0x24
    3018:	d00d      	beq.n	3036 <_realloc_r+0x30e>
    301a:	4653      	mov	r3, sl
    301c:	3318      	adds	r3, #24
    301e:	3510      	adds	r5, #16
    3020:	e6f1      	b.n	2e06 <_realloc_r+0xde>
    3022:	6929      	ldr	r1, [r5, #16]
    3024:	1c2a      	adds	r2, r5, #0
    3026:	6119      	str	r1, [r3, #16]
    3028:	6968      	ldr	r0, [r5, #20]
    302a:	464b      	mov	r3, r9
    302c:	4649      	mov	r1, r9
    302e:	3318      	adds	r3, #24
    3030:	3218      	adds	r2, #24
    3032:	6148      	str	r0, [r1, #20]
    3034:	e753      	b.n	2ede <_realloc_r+0x1b6>
    3036:	692a      	ldr	r2, [r5, #16]
    3038:	4653      	mov	r3, sl
    303a:	6182      	str	r2, [r0, #24]
    303c:	6968      	ldr	r0, [r5, #20]
    303e:	4651      	mov	r1, sl
    3040:	3320      	adds	r3, #32
    3042:	61c8      	str	r0, [r1, #28]
    3044:	3518      	adds	r5, #24
    3046:	e6de      	b.n	2e06 <_realloc_r+0xde>
    3048:	1c30      	adds	r0, r6, #0
    304a:	1c29      	adds	r1, r5, #0
    304c:	f7ff fd84 	bl	2b58 <memmove>
    3050:	e7b8      	b.n	2fc4 <_realloc_r+0x29c>
    3052:	68a8      	ldr	r0, [r5, #8]
    3054:	4651      	mov	r1, sl
    3056:	6108      	str	r0, [r1, #16]
    3058:	68eb      	ldr	r3, [r5, #12]
    305a:	614b      	str	r3, [r1, #20]
    305c:	2a24      	cmp	r2, #36	; 0x24
    305e:	d008      	beq.n	3072 <_realloc_r+0x34a>
    3060:	4653      	mov	r3, sl
    3062:	3318      	adds	r3, #24
    3064:	3510      	adds	r5, #16
    3066:	e7a7      	b.n	2fb8 <_realloc_r+0x290>
    3068:	4640      	mov	r0, r8
    306a:	f7ff fe27 	bl	2cbc <__malloc_unlock>
    306e:	2000      	movs	r0, #0
    3070:	e6e4      	b.n	2e3c <_realloc_r+0x114>
    3072:	6928      	ldr	r0, [r5, #16]
    3074:	4651      	mov	r1, sl
    3076:	6188      	str	r0, [r1, #24]
    3078:	696a      	ldr	r2, [r5, #20]
    307a:	4653      	mov	r3, sl
    307c:	3320      	adds	r3, #32
    307e:	61ca      	str	r2, [r1, #28]
    3080:	3518      	adds	r5, #24
    3082:	e799      	b.n	2fb8 <_realloc_r+0x290>
    3084:	200000f8 	.word	0x200000f8

00003088 <_sbrk_r>:
    3088:	b538      	push	{r3, r4, r5, lr}
    308a:	4c07      	ldr	r4, [pc, #28]	; (30a8 <_sbrk_r+0x20>)
    308c:	2300      	movs	r3, #0
    308e:	1c05      	adds	r5, r0, #0
    3090:	1c08      	adds	r0, r1, #0
    3092:	6023      	str	r3, [r4, #0]
    3094:	f7fd ff2a 	bl	eec <_sbrk>
    3098:	1c43      	adds	r3, r0, #1
    309a:	d000      	beq.n	309e <_sbrk_r+0x16>
    309c:	bd38      	pop	{r3, r4, r5, pc}
    309e:	6823      	ldr	r3, [r4, #0]
    30a0:	2b00      	cmp	r3, #0
    30a2:	d0fb      	beq.n	309c <_sbrk_r+0x14>
    30a4:	602b      	str	r3, [r5, #0]
    30a6:	e7f9      	b.n	309c <_sbrk_r+0x14>
    30a8:	2000081c 	.word	0x2000081c

000030ac <_init_signal_r>:
    30ac:	6c43      	ldr	r3, [r0, #68]	; 0x44
    30ae:	b510      	push	{r4, lr}
    30b0:	1c04      	adds	r4, r0, #0
    30b2:	2b00      	cmp	r3, #0
    30b4:	d001      	beq.n	30ba <_init_signal_r+0xe>
    30b6:	2000      	movs	r0, #0
    30b8:	bd10      	pop	{r4, pc}
    30ba:	2180      	movs	r1, #128	; 0x80
    30bc:	f7ff fa44 	bl	2548 <_malloc_r>
    30c0:	6460      	str	r0, [r4, #68]	; 0x44
    30c2:	2800      	cmp	r0, #0
    30c4:	d009      	beq.n	30da <_init_signal_r+0x2e>
    30c6:	1c02      	adds	r2, r0, #0
    30c8:	2300      	movs	r3, #0
    30ca:	2100      	movs	r1, #0
    30cc:	e000      	b.n	30d0 <_init_signal_r+0x24>
    30ce:	6c62      	ldr	r2, [r4, #68]	; 0x44
    30d0:	50d1      	str	r1, [r2, r3]
    30d2:	3304      	adds	r3, #4
    30d4:	2b80      	cmp	r3, #128	; 0x80
    30d6:	d1fa      	bne.n	30ce <_init_signal_r+0x22>
    30d8:	e7ed      	b.n	30b6 <_init_signal_r+0xa>
    30da:	2001      	movs	r0, #1
    30dc:	4240      	negs	r0, r0
    30de:	e7eb      	b.n	30b8 <_init_signal_r+0xc>

000030e0 <_signal_r>:
    30e0:	b570      	push	{r4, r5, r6, lr}
    30e2:	1c05      	adds	r5, r0, #0
    30e4:	1c0c      	adds	r4, r1, #0
    30e6:	1c16      	adds	r6, r2, #0
    30e8:	291f      	cmp	r1, #31
    30ea:	d807      	bhi.n	30fc <_signal_r+0x1c>
    30ec:	6c43      	ldr	r3, [r0, #68]	; 0x44
    30ee:	2b00      	cmp	r3, #0
    30f0:	d009      	beq.n	3106 <_signal_r+0x26>
    30f2:	00a4      	lsls	r4, r4, #2
    30f4:	191b      	adds	r3, r3, r4
    30f6:	6818      	ldr	r0, [r3, #0]
    30f8:	601e      	str	r6, [r3, #0]
    30fa:	bd70      	pop	{r4, r5, r6, pc}
    30fc:	2316      	movs	r3, #22
    30fe:	6003      	str	r3, [r0, #0]
    3100:	2001      	movs	r0, #1
    3102:	4240      	negs	r0, r0
    3104:	e7f9      	b.n	30fa <_signal_r+0x1a>
    3106:	f7ff ffd1 	bl	30ac <_init_signal_r>
    310a:	2800      	cmp	r0, #0
    310c:	d101      	bne.n	3112 <_signal_r+0x32>
    310e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    3110:	e7ef      	b.n	30f2 <_signal_r+0x12>
    3112:	2001      	movs	r0, #1
    3114:	4240      	negs	r0, r0
    3116:	e7f0      	b.n	30fa <_signal_r+0x1a>

00003118 <_raise_r>:
    3118:	b538      	push	{r3, r4, r5, lr}
    311a:	1c05      	adds	r5, r0, #0
    311c:	1e0c      	subs	r4, r1, #0
    311e:	2c1f      	cmp	r4, #31
    3120:	d820      	bhi.n	3164 <_raise_r+0x4c>
    3122:	6c43      	ldr	r3, [r0, #68]	; 0x44
    3124:	2b00      	cmp	r3, #0
    3126:	d014      	beq.n	3152 <_raise_r+0x3a>
    3128:	008a      	lsls	r2, r1, #2
    312a:	189a      	adds	r2, r3, r2
    312c:	6813      	ldr	r3, [r2, #0]
    312e:	2b00      	cmp	r3, #0
    3130:	d00f      	beq.n	3152 <_raise_r+0x3a>
    3132:	2b01      	cmp	r3, #1
    3134:	d00b      	beq.n	314e <_raise_r+0x36>
    3136:	1c59      	adds	r1, r3, #1
    3138:	d005      	beq.n	3146 <_raise_r+0x2e>
    313a:	2100      	movs	r1, #0
    313c:	1c20      	adds	r0, r4, #0
    313e:	6011      	str	r1, [r2, #0]
    3140:	4798      	blx	r3
    3142:	2000      	movs	r0, #0
    3144:	bd38      	pop	{r3, r4, r5, pc}
    3146:	2316      	movs	r3, #22
    3148:	6003      	str	r3, [r0, #0]
    314a:	2001      	movs	r0, #1
    314c:	e7fa      	b.n	3144 <_raise_r+0x2c>
    314e:	2000      	movs	r0, #0
    3150:	e7f8      	b.n	3144 <_raise_r+0x2c>
    3152:	1c28      	adds	r0, r5, #0
    3154:	f000 f86e 	bl	3234 <_getpid_r>
    3158:	1c22      	adds	r2, r4, #0
    315a:	1c01      	adds	r1, r0, #0
    315c:	1c28      	adds	r0, r5, #0
    315e:	f000 f855 	bl	320c <_kill_r>
    3162:	e7ef      	b.n	3144 <_raise_r+0x2c>
    3164:	2316      	movs	r3, #22
    3166:	6003      	str	r3, [r0, #0]
    3168:	2001      	movs	r0, #1
    316a:	4240      	negs	r0, r0
    316c:	e7ea      	b.n	3144 <_raise_r+0x2c>
    316e:	46c0      	nop			; (mov r8, r8)

00003170 <__sigtramp_r>:
    3170:	b538      	push	{r3, r4, r5, lr}
    3172:	1c05      	adds	r5, r0, #0
    3174:	1e0c      	subs	r4, r1, #0
    3176:	2c1f      	cmp	r4, #31
    3178:	d81c      	bhi.n	31b4 <__sigtramp_r+0x44>
    317a:	6c43      	ldr	r3, [r0, #68]	; 0x44
    317c:	2b00      	cmp	r3, #0
    317e:	d013      	beq.n	31a8 <__sigtramp_r+0x38>
    3180:	00a2      	lsls	r2, r4, #2
    3182:	189a      	adds	r2, r3, r2
    3184:	6813      	ldr	r3, [r2, #0]
    3186:	2b00      	cmp	r3, #0
    3188:	d00c      	beq.n	31a4 <__sigtramp_r+0x34>
    318a:	1c59      	adds	r1, r3, #1
    318c:	d008      	beq.n	31a0 <__sigtramp_r+0x30>
    318e:	2003      	movs	r0, #3
    3190:	2b01      	cmp	r3, #1
    3192:	d004      	beq.n	319e <__sigtramp_r+0x2e>
    3194:	2100      	movs	r1, #0
    3196:	1c20      	adds	r0, r4, #0
    3198:	6011      	str	r1, [r2, #0]
    319a:	4798      	blx	r3
    319c:	2000      	movs	r0, #0
    319e:	bd38      	pop	{r3, r4, r5, pc}
    31a0:	2002      	movs	r0, #2
    31a2:	e7fc      	b.n	319e <__sigtramp_r+0x2e>
    31a4:	2001      	movs	r0, #1
    31a6:	e7fa      	b.n	319e <__sigtramp_r+0x2e>
    31a8:	f7ff ff80 	bl	30ac <_init_signal_r>
    31ac:	2800      	cmp	r0, #0
    31ae:	d101      	bne.n	31b4 <__sigtramp_r+0x44>
    31b0:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    31b2:	e7e5      	b.n	3180 <__sigtramp_r+0x10>
    31b4:	2001      	movs	r0, #1
    31b6:	4240      	negs	r0, r0
    31b8:	e7f1      	b.n	319e <__sigtramp_r+0x2e>
    31ba:	46c0      	nop			; (mov r8, r8)

000031bc <raise>:
    31bc:	b508      	push	{r3, lr}
    31be:	4b03      	ldr	r3, [pc, #12]	; (31cc <raise+0x10>)
    31c0:	1c01      	adds	r1, r0, #0
    31c2:	6818      	ldr	r0, [r3, #0]
    31c4:	f7ff ffa8 	bl	3118 <_raise_r>
    31c8:	bd08      	pop	{r3, pc}
    31ca:	46c0      	nop			; (mov r8, r8)
    31cc:	20000004 	.word	0x20000004

000031d0 <signal>:
    31d0:	b508      	push	{r3, lr}
    31d2:	1c0a      	adds	r2, r1, #0
    31d4:	4903      	ldr	r1, [pc, #12]	; (31e4 <signal+0x14>)
    31d6:	1c03      	adds	r3, r0, #0
    31d8:	6808      	ldr	r0, [r1, #0]
    31da:	1c19      	adds	r1, r3, #0
    31dc:	f7ff ff80 	bl	30e0 <_signal_r>
    31e0:	bd08      	pop	{r3, pc}
    31e2:	46c0      	nop			; (mov r8, r8)
    31e4:	20000004 	.word	0x20000004

000031e8 <_init_signal>:
    31e8:	b508      	push	{r3, lr}
    31ea:	4b02      	ldr	r3, [pc, #8]	; (31f4 <_init_signal+0xc>)
    31ec:	6818      	ldr	r0, [r3, #0]
    31ee:	f7ff ff5d 	bl	30ac <_init_signal_r>
    31f2:	bd08      	pop	{r3, pc}
    31f4:	20000004 	.word	0x20000004

000031f8 <__sigtramp>:
    31f8:	b508      	push	{r3, lr}
    31fa:	4b03      	ldr	r3, [pc, #12]	; (3208 <__sigtramp+0x10>)
    31fc:	1c01      	adds	r1, r0, #0
    31fe:	6818      	ldr	r0, [r3, #0]
    3200:	f7ff ffb6 	bl	3170 <__sigtramp_r>
    3204:	bd08      	pop	{r3, pc}
    3206:	46c0      	nop			; (mov r8, r8)
    3208:	20000004 	.word	0x20000004

0000320c <_kill_r>:
    320c:	b538      	push	{r3, r4, r5, lr}
    320e:	4c08      	ldr	r4, [pc, #32]	; (3230 <_kill_r+0x24>)
    3210:	2300      	movs	r3, #0
    3212:	1c05      	adds	r5, r0, #0
    3214:	1c08      	adds	r0, r1, #0
    3216:	1c11      	adds	r1, r2, #0
    3218:	6023      	str	r3, [r4, #0]
    321a:	f7fd feb1 	bl	f80 <_kill>
    321e:	1c43      	adds	r3, r0, #1
    3220:	d000      	beq.n	3224 <_kill_r+0x18>
    3222:	bd38      	pop	{r3, r4, r5, pc}
    3224:	6823      	ldr	r3, [r4, #0]
    3226:	2b00      	cmp	r3, #0
    3228:	d0fb      	beq.n	3222 <_kill_r+0x16>
    322a:	602b      	str	r3, [r5, #0]
    322c:	e7f9      	b.n	3222 <_kill_r+0x16>
    322e:	46c0      	nop			; (mov r8, r8)
    3230:	2000081c 	.word	0x2000081c

00003234 <_getpid_r>:
    3234:	b508      	push	{r3, lr}
    3236:	f7fd fea5 	bl	f84 <_getpid>
    323a:	bd08      	pop	{r3, pc}

0000323c <strcmp>:
    323c:	7802      	ldrb	r2, [r0, #0]
    323e:	780b      	ldrb	r3, [r1, #0]
    3240:	3001      	adds	r0, #1
    3242:	3101      	adds	r1, #1
    3244:	2a00      	cmp	r2, #0
    3246:	d001      	beq.n	324c <strcmp+0x10>
    3248:	429a      	cmp	r2, r3
    324a:	d0f7      	beq.n	323c <strcmp>
    324c:	1ad0      	subs	r0, r2, r3
    324e:	4770      	bx	lr

00003250 <strlen>:
    3250:	2300      	movs	r3, #0
    3252:	5cc2      	ldrb	r2, [r0, r3]
    3254:	3301      	adds	r3, #1
    3256:	2a00      	cmp	r2, #0
    3258:	d1fb      	bne.n	3252 <strlen+0x2>
    325a:	1e58      	subs	r0, r3, #1
    325c:	4770      	bx	lr
    325e:	46c0      	nop			; (mov r8, r8)

00003260 <_printf_common>:
    3260:	b5f0      	push	{r4, r5, r6, r7, lr}
    3262:	464e      	mov	r6, r9
    3264:	4657      	mov	r7, sl
    3266:	4645      	mov	r5, r8
    3268:	b4e0      	push	{r5, r6, r7}
    326a:	4691      	mov	r9, r2
    326c:	1c06      	adds	r6, r0, #0
    326e:	1c1f      	adds	r7, r3, #0
    3270:	9808      	ldr	r0, [sp, #32]
    3272:	690a      	ldr	r2, [r1, #16]
    3274:	688b      	ldr	r3, [r1, #8]
    3276:	1c0c      	adds	r4, r1, #0
    3278:	4680      	mov	r8, r0
    327a:	4293      	cmp	r3, r2
    327c:	da00      	bge.n	3280 <_printf_common+0x20>
    327e:	1c13      	adds	r3, r2, #0
    3280:	4649      	mov	r1, r9
    3282:	600b      	str	r3, [r1, #0]
    3284:	2243      	movs	r2, #67	; 0x43
    3286:	5ca2      	ldrb	r2, [r4, r2]
    3288:	2a00      	cmp	r2, #0
    328a:	d001      	beq.n	3290 <_printf_common+0x30>
    328c:	3301      	adds	r3, #1
    328e:	600b      	str	r3, [r1, #0]
    3290:	6822      	ldr	r2, [r4, #0]
    3292:	0693      	lsls	r3, r2, #26
    3294:	d504      	bpl.n	32a0 <_printf_common+0x40>
    3296:	4648      	mov	r0, r9
    3298:	6803      	ldr	r3, [r0, #0]
    329a:	3302      	adds	r3, #2
    329c:	6003      	str	r3, [r0, #0]
    329e:	6822      	ldr	r2, [r4, #0]
    32a0:	2306      	movs	r3, #6
    32a2:	4213      	tst	r3, r2
    32a4:	d120      	bne.n	32e8 <_printf_common+0x88>
    32a6:	4648      	mov	r0, r9
    32a8:	68e1      	ldr	r1, [r4, #12]
    32aa:	6800      	ldr	r0, [r0, #0]
    32ac:	1a0b      	subs	r3, r1, r0
    32ae:	2b00      	cmp	r3, #0
    32b0:	dd1a      	ble.n	32e8 <_printf_common+0x88>
    32b2:	2119      	movs	r1, #25
    32b4:	1909      	adds	r1, r1, r4
    32b6:	468a      	mov	sl, r1
    32b8:	2500      	movs	r5, #0
    32ba:	e006      	b.n	32ca <_printf_common+0x6a>
    32bc:	4648      	mov	r0, r9
    32be:	68e2      	ldr	r2, [r4, #12]
    32c0:	6800      	ldr	r0, [r0, #0]
    32c2:	3501      	adds	r5, #1
    32c4:	1a13      	subs	r3, r2, r0
    32c6:	42ab      	cmp	r3, r5
    32c8:	dd0d      	ble.n	32e6 <_printf_common+0x86>
    32ca:	1c30      	adds	r0, r6, #0
    32cc:	1c39      	adds	r1, r7, #0
    32ce:	4652      	mov	r2, sl
    32d0:	2301      	movs	r3, #1
    32d2:	47c0      	blx	r8
    32d4:	3001      	adds	r0, #1
    32d6:	d1f1      	bne.n	32bc <_printf_common+0x5c>
    32d8:	2001      	movs	r0, #1
    32da:	4240      	negs	r0, r0
    32dc:	bc1c      	pop	{r2, r3, r4}
    32de:	4690      	mov	r8, r2
    32e0:	4699      	mov	r9, r3
    32e2:	46a2      	mov	sl, r4
    32e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32e6:	6822      	ldr	r2, [r4, #0]
    32e8:	2343      	movs	r3, #67	; 0x43
    32ea:	5ce3      	ldrb	r3, [r4, r3]
    32ec:	1e59      	subs	r1, r3, #1
    32ee:	418b      	sbcs	r3, r1
    32f0:	0691      	lsls	r1, r2, #26
    32f2:	d426      	bmi.n	3342 <_printf_common+0xe2>
    32f4:	1c22      	adds	r2, r4, #0
    32f6:	1c30      	adds	r0, r6, #0
    32f8:	1c39      	adds	r1, r7, #0
    32fa:	3243      	adds	r2, #67	; 0x43
    32fc:	47c0      	blx	r8
    32fe:	3001      	adds	r0, #1
    3300:	d0ea      	beq.n	32d8 <_printf_common+0x78>
    3302:	464b      	mov	r3, r9
    3304:	6820      	ldr	r0, [r4, #0]
    3306:	681a      	ldr	r2, [r3, #0]
    3308:	2306      	movs	r3, #6
    330a:	4003      	ands	r3, r0
    330c:	2000      	movs	r0, #0
    330e:	68e1      	ldr	r1, [r4, #12]
    3310:	4681      	mov	r9, r0
    3312:	2b04      	cmp	r3, #4
    3314:	d026      	beq.n	3364 <_printf_common+0x104>
    3316:	68a2      	ldr	r2, [r4, #8]
    3318:	6923      	ldr	r3, [r4, #16]
    331a:	429a      	cmp	r2, r3
    331c:	dc1d      	bgt.n	335a <_printf_common+0xfa>
    331e:	341a      	adds	r4, #26
    3320:	4649      	mov	r1, r9
    3322:	46a2      	mov	sl, r4
    3324:	2400      	movs	r4, #0
    3326:	2900      	cmp	r1, #0
    3328:	dc03      	bgt.n	3332 <_printf_common+0xd2>
    332a:	e019      	b.n	3360 <_printf_common+0x100>
    332c:	3401      	adds	r4, #1
    332e:	454c      	cmp	r4, r9
    3330:	d016      	beq.n	3360 <_printf_common+0x100>
    3332:	1c30      	adds	r0, r6, #0
    3334:	1c39      	adds	r1, r7, #0
    3336:	4652      	mov	r2, sl
    3338:	2301      	movs	r3, #1
    333a:	47c0      	blx	r8
    333c:	3001      	adds	r0, #1
    333e:	d1f5      	bne.n	332c <_printf_common+0xcc>
    3340:	e7ca      	b.n	32d8 <_printf_common+0x78>
    3342:	18e1      	adds	r1, r4, r3
    3344:	3140      	adds	r1, #64	; 0x40
    3346:	2030      	movs	r0, #48	; 0x30
    3348:	70c8      	strb	r0, [r1, #3]
    334a:	1c5a      	adds	r2, r3, #1
    334c:	2145      	movs	r1, #69	; 0x45
    334e:	5c61      	ldrb	r1, [r4, r1]
    3350:	18a2      	adds	r2, r4, r2
    3352:	3240      	adds	r2, #64	; 0x40
    3354:	3302      	adds	r3, #2
    3356:	70d1      	strb	r1, [r2, #3]
    3358:	e7cc      	b.n	32f4 <_printf_common+0x94>
    335a:	1ad3      	subs	r3, r2, r3
    335c:	4499      	add	r9, r3
    335e:	e7de      	b.n	331e <_printf_common+0xbe>
    3360:	2000      	movs	r0, #0
    3362:	e7bb      	b.n	32dc <_printf_common+0x7c>
    3364:	1a8a      	subs	r2, r1, r2
    3366:	43d3      	mvns	r3, r2
    3368:	17db      	asrs	r3, r3, #31
    336a:	401a      	ands	r2, r3
    336c:	4691      	mov	r9, r2
    336e:	e7d2      	b.n	3316 <_printf_common+0xb6>

00003370 <_printf_i>:
    3370:	b5f0      	push	{r4, r5, r6, r7, lr}
    3372:	4644      	mov	r4, r8
    3374:	4656      	mov	r6, sl
    3376:	464d      	mov	r5, r9
    3378:	465f      	mov	r7, fp
    337a:	b4f0      	push	{r4, r5, r6, r7}
    337c:	1c0c      	adds	r4, r1, #0
    337e:	469a      	mov	sl, r3
    3380:	7e23      	ldrb	r3, [r4, #24]
    3382:	b087      	sub	sp, #28
    3384:	3143      	adds	r1, #67	; 0x43
    3386:	4691      	mov	r9, r2
    3388:	4680      	mov	r8, r0
    338a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    338c:	9103      	str	r1, [sp, #12]
    338e:	2b6e      	cmp	r3, #110	; 0x6e
    3390:	d054      	beq.n	343c <_printf_i+0xcc>
    3392:	d815      	bhi.n	33c0 <_printf_i+0x50>
    3394:	2b63      	cmp	r3, #99	; 0x63
    3396:	d100      	bne.n	339a <_printf_i+0x2a>
    3398:	e0d0      	b.n	353c <_printf_i+0x1cc>
    339a:	d900      	bls.n	339e <_printf_i+0x2e>
    339c:	e0ba      	b.n	3514 <_printf_i+0x1a4>
    339e:	2b00      	cmp	r3, #0
    33a0:	d059      	beq.n	3456 <_printf_i+0xe6>
    33a2:	2b58      	cmp	r3, #88	; 0x58
    33a4:	d000      	beq.n	33a8 <_printf_i+0x38>
    33a6:	e0ed      	b.n	3584 <_printf_i+0x214>
    33a8:	2145      	movs	r1, #69	; 0x45
    33aa:	5463      	strb	r3, [r4, r1]
    33ac:	498c      	ldr	r1, [pc, #560]	; (35e0 <_printf_i+0x270>)
    33ae:	6823      	ldr	r3, [r4, #0]
    33b0:	468b      	mov	fp, r1
    33b2:	0619      	lsls	r1, r3, #24
    33b4:	d51a      	bpl.n	33ec <_printf_i+0x7c>
    33b6:	6811      	ldr	r1, [r2, #0]
    33b8:	1d08      	adds	r0, r1, #4
    33ba:	6010      	str	r0, [r2, #0]
    33bc:	680d      	ldr	r5, [r1, #0]
    33be:	e01b      	b.n	33f8 <_printf_i+0x88>
    33c0:	2b73      	cmp	r3, #115	; 0x73
    33c2:	d100      	bne.n	33c6 <_printf_i+0x56>
    33c4:	e0cf      	b.n	3566 <_printf_i+0x1f6>
    33c6:	d900      	bls.n	33ca <_printf_i+0x5a>
    33c8:	e07f      	b.n	34ca <_printf_i+0x15a>
    33ca:	2b6f      	cmp	r3, #111	; 0x6f
    33cc:	d100      	bne.n	33d0 <_printf_i+0x60>
    33ce:	e0e0      	b.n	3592 <_printf_i+0x222>
    33d0:	2b70      	cmp	r3, #112	; 0x70
    33d2:	d000      	beq.n	33d6 <_printf_i+0x66>
    33d4:	e0d6      	b.n	3584 <_printf_i+0x214>
    33d6:	6821      	ldr	r1, [r4, #0]
    33d8:	2320      	movs	r3, #32
    33da:	430b      	orrs	r3, r1
    33dc:	6023      	str	r3, [r4, #0]
    33de:	2145      	movs	r1, #69	; 0x45
    33e0:	2078      	movs	r0, #120	; 0x78
    33e2:	5460      	strb	r0, [r4, r1]
    33e4:	497f      	ldr	r1, [pc, #508]	; (35e4 <_printf_i+0x274>)
    33e6:	468b      	mov	fp, r1
    33e8:	0619      	lsls	r1, r3, #24
    33ea:	d4e4      	bmi.n	33b6 <_printf_i+0x46>
    33ec:	0659      	lsls	r1, r3, #25
    33ee:	d5e2      	bpl.n	33b6 <_printf_i+0x46>
    33f0:	6811      	ldr	r1, [r2, #0]
    33f2:	1d08      	adds	r0, r1, #4
    33f4:	880d      	ldrh	r5, [r1, #0]
    33f6:	6010      	str	r0, [r2, #0]
    33f8:	07da      	lsls	r2, r3, #31
    33fa:	d502      	bpl.n	3402 <_printf_i+0x92>
    33fc:	2220      	movs	r2, #32
    33fe:	4313      	orrs	r3, r2
    3400:	6023      	str	r3, [r4, #0]
    3402:	2710      	movs	r7, #16
    3404:	2d00      	cmp	r5, #0
    3406:	d103      	bne.n	3410 <_printf_i+0xa0>
    3408:	6821      	ldr	r1, [r4, #0]
    340a:	2320      	movs	r3, #32
    340c:	4399      	bics	r1, r3
    340e:	6021      	str	r1, [r4, #0]
    3410:	2200      	movs	r2, #0
    3412:	2343      	movs	r3, #67	; 0x43
    3414:	54e2      	strb	r2, [r4, r3]
    3416:	6863      	ldr	r3, [r4, #4]
    3418:	60a3      	str	r3, [r4, #8]
    341a:	2b00      	cmp	r3, #0
    341c:	db5b      	blt.n	34d6 <_printf_i+0x166>
    341e:	6821      	ldr	r1, [r4, #0]
    3420:	2204      	movs	r2, #4
    3422:	4391      	bics	r1, r2
    3424:	6021      	str	r1, [r4, #0]
    3426:	2d00      	cmp	r5, #0
    3428:	d158      	bne.n	34dc <_printf_i+0x16c>
    342a:	9e03      	ldr	r6, [sp, #12]
    342c:	2b00      	cmp	r3, #0
    342e:	d154      	bne.n	34da <_printf_i+0x16a>
    3430:	2f08      	cmp	r7, #8
    3432:	d064      	beq.n	34fe <_printf_i+0x18e>
    3434:	9903      	ldr	r1, [sp, #12]
    3436:	1b8b      	subs	r3, r1, r6
    3438:	6123      	str	r3, [r4, #16]
    343a:	e00f      	b.n	345c <_printf_i+0xec>
    343c:	6823      	ldr	r3, [r4, #0]
    343e:	0619      	lsls	r1, r3, #24
    3440:	d500      	bpl.n	3444 <_printf_i+0xd4>
    3442:	e089      	b.n	3558 <_printf_i+0x1e8>
    3444:	0659      	lsls	r1, r3, #25
    3446:	d400      	bmi.n	344a <_printf_i+0xda>
    3448:	e086      	b.n	3558 <_printf_i+0x1e8>
    344a:	6813      	ldr	r3, [r2, #0]
    344c:	1d19      	adds	r1, r3, #4
    344e:	6011      	str	r1, [r2, #0]
    3450:	681b      	ldr	r3, [r3, #0]
    3452:	6962      	ldr	r2, [r4, #20]
    3454:	801a      	strh	r2, [r3, #0]
    3456:	2300      	movs	r3, #0
    3458:	9e03      	ldr	r6, [sp, #12]
    345a:	6123      	str	r3, [r4, #16]
    345c:	4653      	mov	r3, sl
    345e:	9300      	str	r3, [sp, #0]
    3460:	4640      	mov	r0, r8
    3462:	1c21      	adds	r1, r4, #0
    3464:	aa05      	add	r2, sp, #20
    3466:	464b      	mov	r3, r9
    3468:	f7ff fefa 	bl	3260 <_printf_common>
    346c:	3001      	adds	r0, #1
    346e:	d01f      	beq.n	34b0 <_printf_i+0x140>
    3470:	4640      	mov	r0, r8
    3472:	4649      	mov	r1, r9
    3474:	1c32      	adds	r2, r6, #0
    3476:	6923      	ldr	r3, [r4, #16]
    3478:	47d0      	blx	sl
    347a:	3001      	adds	r0, #1
    347c:	d018      	beq.n	34b0 <_printf_i+0x140>
    347e:	6821      	ldr	r1, [r4, #0]
    3480:	68e0      	ldr	r0, [r4, #12]
    3482:	9b05      	ldr	r3, [sp, #20]
    3484:	0789      	lsls	r1, r1, #30
    3486:	d51c      	bpl.n	34c2 <_printf_i+0x152>
    3488:	1ac2      	subs	r2, r0, r3
    348a:	2a00      	cmp	r2, #0
    348c:	dd19      	ble.n	34c2 <_printf_i+0x152>
    348e:	1c26      	adds	r6, r4, #0
    3490:	3619      	adds	r6, #25
    3492:	2500      	movs	r5, #0
    3494:	e005      	b.n	34a2 <_printf_i+0x132>
    3496:	68e0      	ldr	r0, [r4, #12]
    3498:	9b05      	ldr	r3, [sp, #20]
    349a:	3501      	adds	r5, #1
    349c:	1ac2      	subs	r2, r0, r3
    349e:	42aa      	cmp	r2, r5
    34a0:	dd0f      	ble.n	34c2 <_printf_i+0x152>
    34a2:	4640      	mov	r0, r8
    34a4:	4649      	mov	r1, r9
    34a6:	1c32      	adds	r2, r6, #0
    34a8:	2301      	movs	r3, #1
    34aa:	47d0      	blx	sl
    34ac:	3001      	adds	r0, #1
    34ae:	d1f2      	bne.n	3496 <_printf_i+0x126>
    34b0:	2001      	movs	r0, #1
    34b2:	4240      	negs	r0, r0
    34b4:	b007      	add	sp, #28
    34b6:	bc3c      	pop	{r2, r3, r4, r5}
    34b8:	4690      	mov	r8, r2
    34ba:	4699      	mov	r9, r3
    34bc:	46a2      	mov	sl, r4
    34be:	46ab      	mov	fp, r5
    34c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34c2:	4298      	cmp	r0, r3
    34c4:	daf6      	bge.n	34b4 <_printf_i+0x144>
    34c6:	1c18      	adds	r0, r3, #0
    34c8:	e7f4      	b.n	34b4 <_printf_i+0x144>
    34ca:	2b75      	cmp	r3, #117	; 0x75
    34cc:	d061      	beq.n	3592 <_printf_i+0x222>
    34ce:	2b78      	cmp	r3, #120	; 0x78
    34d0:	d158      	bne.n	3584 <_printf_i+0x214>
    34d2:	6823      	ldr	r3, [r4, #0]
    34d4:	e783      	b.n	33de <_printf_i+0x6e>
    34d6:	2d00      	cmp	r5, #0
    34d8:	d100      	bne.n	34dc <_printf_i+0x16c>
    34da:	2500      	movs	r5, #0
    34dc:	9e03      	ldr	r6, [sp, #12]
    34de:	1c28      	adds	r0, r5, #0
    34e0:	1c39      	adds	r1, r7, #0
    34e2:	f7fe f86b 	bl	15bc <__aeabi_uidivmod>
    34e6:	465a      	mov	r2, fp
    34e8:	5c53      	ldrb	r3, [r2, r1]
    34ea:	3e01      	subs	r6, #1
    34ec:	1c28      	adds	r0, r5, #0
    34ee:	7033      	strb	r3, [r6, #0]
    34f0:	1c39      	adds	r1, r7, #0
    34f2:	f7fe f81f 	bl	1534 <__aeabi_uidiv>
    34f6:	1e05      	subs	r5, r0, #0
    34f8:	d1f1      	bne.n	34de <_printf_i+0x16e>
    34fa:	2f08      	cmp	r7, #8
    34fc:	d19a      	bne.n	3434 <_printf_i+0xc4>
    34fe:	6823      	ldr	r3, [r4, #0]
    3500:	07db      	lsls	r3, r3, #31
    3502:	d597      	bpl.n	3434 <_printf_i+0xc4>
    3504:	6861      	ldr	r1, [r4, #4]
    3506:	6922      	ldr	r2, [r4, #16]
    3508:	4291      	cmp	r1, r2
    350a:	dc93      	bgt.n	3434 <_printf_i+0xc4>
    350c:	3e01      	subs	r6, #1
    350e:	2330      	movs	r3, #48	; 0x30
    3510:	7033      	strb	r3, [r6, #0]
    3512:	e78f      	b.n	3434 <_printf_i+0xc4>
    3514:	2b64      	cmp	r3, #100	; 0x64
    3516:	d001      	beq.n	351c <_printf_i+0x1ac>
    3518:	2b69      	cmp	r3, #105	; 0x69
    351a:	d133      	bne.n	3584 <_printf_i+0x214>
    351c:	6823      	ldr	r3, [r4, #0]
    351e:	0619      	lsls	r1, r3, #24
    3520:	d401      	bmi.n	3526 <_printf_i+0x1b6>
    3522:	0659      	lsls	r1, r3, #25
    3524:	d44c      	bmi.n	35c0 <_printf_i+0x250>
    3526:	6813      	ldr	r3, [r2, #0]
    3528:	1d19      	adds	r1, r3, #4
    352a:	681b      	ldr	r3, [r3, #0]
    352c:	6011      	str	r1, [r2, #0]
    352e:	1c1d      	adds	r5, r3, #0
    3530:	2b00      	cmp	r3, #0
    3532:	db4c      	blt.n	35ce <_printf_i+0x25e>
    3534:	4b2a      	ldr	r3, [pc, #168]	; (35e0 <_printf_i+0x270>)
    3536:	270a      	movs	r7, #10
    3538:	469b      	mov	fp, r3
    353a:	e76c      	b.n	3416 <_printf_i+0xa6>
    353c:	6813      	ldr	r3, [r2, #0]
    353e:	1c26      	adds	r6, r4, #0
    3540:	1d19      	adds	r1, r3, #4
    3542:	6011      	str	r1, [r2, #0]
    3544:	681a      	ldr	r2, [r3, #0]
    3546:	2342      	movs	r3, #66	; 0x42
    3548:	54e2      	strb	r2, [r4, r3]
    354a:	2301      	movs	r3, #1
    354c:	3642      	adds	r6, #66	; 0x42
    354e:	6123      	str	r3, [r4, #16]
    3550:	2200      	movs	r2, #0
    3552:	2343      	movs	r3, #67	; 0x43
    3554:	54e2      	strb	r2, [r4, r3]
    3556:	e781      	b.n	345c <_printf_i+0xec>
    3558:	6813      	ldr	r3, [r2, #0]
    355a:	1d19      	adds	r1, r3, #4
    355c:	6011      	str	r1, [r2, #0]
    355e:	681b      	ldr	r3, [r3, #0]
    3560:	6962      	ldr	r2, [r4, #20]
    3562:	601a      	str	r2, [r3, #0]
    3564:	e777      	b.n	3456 <_printf_i+0xe6>
    3566:	6813      	ldr	r3, [r2, #0]
    3568:	1d19      	adds	r1, r3, #4
    356a:	6011      	str	r1, [r2, #0]
    356c:	681e      	ldr	r6, [r3, #0]
    356e:	1c30      	adds	r0, r6, #0
    3570:	f7ff fe6e 	bl	3250 <strlen>
    3574:	6863      	ldr	r3, [r4, #4]
    3576:	6120      	str	r0, [r4, #16]
    3578:	4298      	cmp	r0, r3
    357a:	d901      	bls.n	3580 <_printf_i+0x210>
    357c:	6123      	str	r3, [r4, #16]
    357e:	1c18      	adds	r0, r3, #0
    3580:	6060      	str	r0, [r4, #4]
    3582:	e7e5      	b.n	3550 <_printf_i+0x1e0>
    3584:	2242      	movs	r2, #66	; 0x42
    3586:	54a3      	strb	r3, [r4, r2]
    3588:	1c26      	adds	r6, r4, #0
    358a:	2301      	movs	r3, #1
    358c:	3642      	adds	r6, #66	; 0x42
    358e:	6123      	str	r3, [r4, #16]
    3590:	e7de      	b.n	3550 <_printf_i+0x1e0>
    3592:	6823      	ldr	r3, [r4, #0]
    3594:	0619      	lsls	r1, r3, #24
    3596:	d401      	bmi.n	359c <_printf_i+0x22c>
    3598:	0659      	lsls	r1, r3, #25
    359a:	d40c      	bmi.n	35b6 <_printf_i+0x246>
    359c:	6813      	ldr	r3, [r2, #0]
    359e:	1d19      	adds	r1, r3, #4
    35a0:	681d      	ldr	r5, [r3, #0]
    35a2:	6011      	str	r1, [r2, #0]
    35a4:	4a0e      	ldr	r2, [pc, #56]	; (35e0 <_printf_i+0x270>)
    35a6:	7e23      	ldrb	r3, [r4, #24]
    35a8:	4693      	mov	fp, r2
    35aa:	2708      	movs	r7, #8
    35ac:	2b6f      	cmp	r3, #111	; 0x6f
    35ae:	d100      	bne.n	35b2 <_printf_i+0x242>
    35b0:	e72e      	b.n	3410 <_printf_i+0xa0>
    35b2:	270a      	movs	r7, #10
    35b4:	e72c      	b.n	3410 <_printf_i+0xa0>
    35b6:	6813      	ldr	r3, [r2, #0]
    35b8:	1d19      	adds	r1, r3, #4
    35ba:	6011      	str	r1, [r2, #0]
    35bc:	881d      	ldrh	r5, [r3, #0]
    35be:	e7f1      	b.n	35a4 <_printf_i+0x234>
    35c0:	6813      	ldr	r3, [r2, #0]
    35c2:	1d19      	adds	r1, r3, #4
    35c4:	6011      	str	r1, [r2, #0]
    35c6:	2200      	movs	r2, #0
    35c8:	5e9d      	ldrsh	r5, [r3, r2]
    35ca:	1c2b      	adds	r3, r5, #0
    35cc:	e7b0      	b.n	3530 <_printf_i+0x1c0>
    35ce:	2343      	movs	r3, #67	; 0x43
    35d0:	222d      	movs	r2, #45	; 0x2d
    35d2:	54e2      	strb	r2, [r4, r3]
    35d4:	4b02      	ldr	r3, [pc, #8]	; (35e0 <_printf_i+0x270>)
    35d6:	426d      	negs	r5, r5
    35d8:	469b      	mov	fp, r3
    35da:	270a      	movs	r7, #10
    35dc:	e71b      	b.n	3416 <_printf_i+0xa6>
    35de:	46c0      	nop			; (mov r8, r8)
    35e0:	00004e60 	.word	0x00004e60
    35e4:	00004e74 	.word	0x00004e74

000035e8 <__sfputc_r>:
    35e8:	6893      	ldr	r3, [r2, #8]
    35ea:	b510      	push	{r4, lr}
    35ec:	3b01      	subs	r3, #1
    35ee:	6093      	str	r3, [r2, #8]
    35f0:	2b00      	cmp	r3, #0
    35f2:	db06      	blt.n	3602 <__sfputc_r+0x1a>
    35f4:	6813      	ldr	r3, [r2, #0]
    35f6:	1c58      	adds	r0, r3, #1
    35f8:	6010      	str	r0, [r2, #0]
    35fa:	20ff      	movs	r0, #255	; 0xff
    35fc:	7019      	strb	r1, [r3, #0]
    35fe:	4008      	ands	r0, r1
    3600:	bd10      	pop	{r4, pc}
    3602:	6994      	ldr	r4, [r2, #24]
    3604:	42a3      	cmp	r3, r4
    3606:	db02      	blt.n	360e <__sfputc_r+0x26>
    3608:	b2cb      	uxtb	r3, r1
    360a:	2b0a      	cmp	r3, #10
    360c:	d1f2      	bne.n	35f4 <__sfputc_r+0xc>
    360e:	f000 f9d3 	bl	39b8 <__swbuf_r>
    3612:	e7f5      	b.n	3600 <__sfputc_r+0x18>

00003614 <__sfputs_r>:
    3614:	b5f0      	push	{r4, r5, r6, r7, lr}
    3616:	4647      	mov	r7, r8
    3618:	4698      	mov	r8, r3
    361a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    361c:	b480      	push	{r7}
    361e:	1c06      	adds	r6, r0, #0
    3620:	1c0d      	adds	r5, r1, #0
    3622:	1c17      	adds	r7, r2, #0
    3624:	049b      	lsls	r3, r3, #18
    3626:	d414      	bmi.n	3652 <__sfputs_r+0x3e>
    3628:	4643      	mov	r3, r8
    362a:	2200      	movs	r2, #0
    362c:	2400      	movs	r4, #0
    362e:	2b00      	cmp	r3, #0
    3630:	d107      	bne.n	3642 <__sfputs_r+0x2e>
    3632:	2000      	movs	r0, #0
    3634:	bc04      	pop	{r2}
    3636:	4690      	mov	r8, r2
    3638:	bdf0      	pop	{r4, r5, r6, r7, pc}
    363a:	3401      	adds	r4, #1
    363c:	1e22      	subs	r2, r4, #0
    363e:	4542      	cmp	r2, r8
    3640:	d0f7      	beq.n	3632 <__sfputs_r+0x1e>
    3642:	5cb9      	ldrb	r1, [r7, r2]
    3644:	1c30      	adds	r0, r6, #0
    3646:	1c2a      	adds	r2, r5, #0
    3648:	f7ff ffce 	bl	35e8 <__sfputc_r>
    364c:	1c43      	adds	r3, r0, #1
    364e:	d1f4      	bne.n	363a <__sfputs_r+0x26>
    3650:	e7f0      	b.n	3634 <__sfputs_r+0x20>
    3652:	4643      	mov	r3, r8
    3654:	089b      	lsrs	r3, r3, #2
    3656:	4698      	mov	r8, r3
    3658:	2400      	movs	r4, #0
    365a:	2200      	movs	r2, #0
    365c:	2b00      	cmp	r3, #0
    365e:	d0e8      	beq.n	3632 <__sfputs_r+0x1e>
    3660:	0092      	lsls	r2, r2, #2
    3662:	59d1      	ldr	r1, [r2, r7]
    3664:	1c30      	adds	r0, r6, #0
    3666:	1c2a      	adds	r2, r5, #0
    3668:	f000 fcdc 	bl	4024 <_fputwc_r>
    366c:	1c43      	adds	r3, r0, #1
    366e:	d0e1      	beq.n	3634 <__sfputs_r+0x20>
    3670:	3401      	adds	r4, #1
    3672:	1e22      	subs	r2, r4, #0
    3674:	4542      	cmp	r2, r8
    3676:	d0dc      	beq.n	3632 <__sfputs_r+0x1e>
    3678:	0092      	lsls	r2, r2, #2
    367a:	59d1      	ldr	r1, [r2, r7]
    367c:	1c30      	adds	r0, r6, #0
    367e:	1c2a      	adds	r2, r5, #0
    3680:	f000 fcd0 	bl	4024 <_fputwc_r>
    3684:	1c43      	adds	r3, r0, #1
    3686:	d1f3      	bne.n	3670 <__sfputs_r+0x5c>
    3688:	e7d4      	b.n	3634 <__sfputs_r+0x20>
    368a:	46c0      	nop			; (mov r8, r8)

0000368c <__sprint_r>:
    368c:	b5f0      	push	{r4, r5, r6, r7, lr}
    368e:	6893      	ldr	r3, [r2, #8]
    3690:	464e      	mov	r6, r9
    3692:	4645      	mov	r5, r8
    3694:	4657      	mov	r7, sl
    3696:	b4e0      	push	{r5, r6, r7}
    3698:	4680      	mov	r8, r0
    369a:	1c0e      	adds	r6, r1, #0
    369c:	4691      	mov	r9, r2
    369e:	2b00      	cmp	r3, #0
    36a0:	d02d      	beq.n	36fe <__sprint_r+0x72>
    36a2:	6e49      	ldr	r1, [r1, #100]	; 0x64
    36a4:	0489      	lsls	r1, r1, #18
    36a6:	d52d      	bpl.n	3704 <__sprint_r+0x78>
    36a8:	6812      	ldr	r2, [r2, #0]
    36aa:	4692      	mov	sl, r2
    36ac:	4652      	mov	r2, sl
    36ae:	6852      	ldr	r2, [r2, #4]
    36b0:	4651      	mov	r1, sl
    36b2:	0897      	lsrs	r7, r2, #2
    36b4:	680c      	ldr	r4, [r1, #0]
    36b6:	2500      	movs	r5, #0
    36b8:	2f00      	cmp	r7, #0
    36ba:	dc04      	bgt.n	36c6 <__sprint_r+0x3a>
    36bc:	e015      	b.n	36ea <__sprint_r+0x5e>
    36be:	3501      	adds	r5, #1
    36c0:	3404      	adds	r4, #4
    36c2:	42af      	cmp	r7, r5
    36c4:	d00f      	beq.n	36e6 <__sprint_r+0x5a>
    36c6:	1c32      	adds	r2, r6, #0
    36c8:	4640      	mov	r0, r8
    36ca:	6821      	ldr	r1, [r4, #0]
    36cc:	f000 fcaa 	bl	4024 <_fputwc_r>
    36d0:	1c42      	adds	r2, r0, #1
    36d2:	d1f4      	bne.n	36be <__sprint_r+0x32>
    36d4:	2300      	movs	r3, #0
    36d6:	464a      	mov	r2, r9
    36d8:	6093      	str	r3, [r2, #8]
    36da:	6053      	str	r3, [r2, #4]
    36dc:	bc1c      	pop	{r2, r3, r4}
    36de:	4690      	mov	r8, r2
    36e0:	4699      	mov	r9, r3
    36e2:	46a2      	mov	sl, r4
    36e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36e6:	4649      	mov	r1, r9
    36e8:	688b      	ldr	r3, [r1, #8]
    36ea:	00bf      	lsls	r7, r7, #2
    36ec:	1bdb      	subs	r3, r3, r7
    36ee:	464a      	mov	r2, r9
    36f0:	2108      	movs	r1, #8
    36f2:	6093      	str	r3, [r2, #8]
    36f4:	448a      	add	sl, r1
    36f6:	2b00      	cmp	r3, #0
    36f8:	d1d8      	bne.n	36ac <__sprint_r+0x20>
    36fa:	2000      	movs	r0, #0
    36fc:	e7ea      	b.n	36d4 <__sprint_r+0x48>
    36fe:	6053      	str	r3, [r2, #4]
    3700:	2000      	movs	r0, #0
    3702:	e7eb      	b.n	36dc <__sprint_r+0x50>
    3704:	1c31      	adds	r1, r6, #0
    3706:	f7fe fd6f 	bl	21e8 <__sfvwrite_r>
    370a:	e7e3      	b.n	36d4 <__sprint_r+0x48>

0000370c <_vfiprintf_r>:
    370c:	b5f0      	push	{r4, r5, r6, r7, lr}
    370e:	465f      	mov	r7, fp
    3710:	4656      	mov	r6, sl
    3712:	464d      	mov	r5, r9
    3714:	4644      	mov	r4, r8
    3716:	b4f0      	push	{r4, r5, r6, r7}
    3718:	b09f      	sub	sp, #124	; 0x7c
    371a:	9004      	str	r0, [sp, #16]
    371c:	468b      	mov	fp, r1
    371e:	1c17      	adds	r7, r2, #0
    3720:	9305      	str	r3, [sp, #20]
    3722:	2800      	cmp	r0, #0
    3724:	d003      	beq.n	372e <_vfiprintf_r+0x22>
    3726:	6982      	ldr	r2, [r0, #24]
    3728:	2a00      	cmp	r2, #0
    372a:	d100      	bne.n	372e <_vfiprintf_r+0x22>
    372c:	e109      	b.n	3942 <_vfiprintf_r+0x236>
    372e:	4b93      	ldr	r3, [pc, #588]	; (397c <_vfiprintf_r+0x270>)
    3730:	459b      	cmp	fp, r3
    3732:	d100      	bne.n	3736 <_vfiprintf_r+0x2a>
    3734:	e10b      	b.n	394e <_vfiprintf_r+0x242>
    3736:	4b92      	ldr	r3, [pc, #584]	; (3980 <_vfiprintf_r+0x274>)
    3738:	459b      	cmp	fp, r3
    373a:	d100      	bne.n	373e <_vfiprintf_r+0x32>
    373c:	e10b      	b.n	3956 <_vfiprintf_r+0x24a>
    373e:	4b91      	ldr	r3, [pc, #580]	; (3984 <_vfiprintf_r+0x278>)
    3740:	459b      	cmp	fp, r3
    3742:	d100      	bne.n	3746 <_vfiprintf_r+0x3a>
    3744:	e10b      	b.n	395e <_vfiprintf_r+0x252>
    3746:	4659      	mov	r1, fp
    3748:	898b      	ldrh	r3, [r1, #12]
    374a:	071a      	lsls	r2, r3, #28
    374c:	d400      	bmi.n	3750 <_vfiprintf_r+0x44>
    374e:	e0ec      	b.n	392a <_vfiprintf_r+0x21e>
    3750:	690b      	ldr	r3, [r1, #16]
    3752:	2b00      	cmp	r3, #0
    3754:	d100      	bne.n	3758 <_vfiprintf_r+0x4c>
    3756:	e0e8      	b.n	392a <_vfiprintf_r+0x21e>
    3758:	ad06      	add	r5, sp, #24
    375a:	2300      	movs	r3, #0
    375c:	616b      	str	r3, [r5, #20]
    375e:	498a      	ldr	r1, [pc, #552]	; (3988 <_vfiprintf_r+0x27c>)
    3760:	2320      	movs	r3, #32
    3762:	766b      	strb	r3, [r5, #25]
    3764:	4e89      	ldr	r6, [pc, #548]	; (398c <_vfiprintf_r+0x280>)
    3766:	2330      	movs	r3, #48	; 0x30
    3768:	76ab      	strb	r3, [r5, #26]
    376a:	4689      	mov	r9, r1
    376c:	783b      	ldrb	r3, [r7, #0]
    376e:	1c3c      	adds	r4, r7, #0
    3770:	2b00      	cmp	r3, #0
    3772:	d00d      	beq.n	3790 <_vfiprintf_r+0x84>
    3774:	2b25      	cmp	r3, #37	; 0x25
    3776:	d102      	bne.n	377e <_vfiprintf_r+0x72>
    3778:	e00a      	b.n	3790 <_vfiprintf_r+0x84>
    377a:	2b25      	cmp	r3, #37	; 0x25
    377c:	d070      	beq.n	3860 <_vfiprintf_r+0x154>
    377e:	3401      	adds	r4, #1
    3780:	7823      	ldrb	r3, [r4, #0]
    3782:	2b00      	cmp	r3, #0
    3784:	d1f9      	bne.n	377a <_vfiprintf_r+0x6e>
    3786:	1be2      	subs	r2, r4, r7
    3788:	4690      	mov	r8, r2
    378a:	4641      	mov	r1, r8
    378c:	2900      	cmp	r1, #0
    378e:	d16c      	bne.n	386a <_vfiprintf_r+0x15e>
    3790:	7823      	ldrb	r3, [r4, #0]
    3792:	2b00      	cmp	r3, #0
    3794:	d078      	beq.n	3888 <_vfiprintf_r+0x17c>
    3796:	2201      	movs	r2, #1
    3798:	4252      	negs	r2, r2
    379a:	2300      	movs	r3, #0
    379c:	606a      	str	r2, [r5, #4]
    379e:	2243      	movs	r2, #67	; 0x43
    37a0:	3401      	adds	r4, #1
    37a2:	602b      	str	r3, [r5, #0]
    37a4:	60eb      	str	r3, [r5, #12]
    37a6:	60ab      	str	r3, [r5, #8]
    37a8:	54ab      	strb	r3, [r5, r2]
    37aa:	65ab      	str	r3, [r5, #88]	; 0x58
    37ac:	2701      	movs	r7, #1
    37ae:	e007      	b.n	37c0 <_vfiprintf_r+0xb4>
    37b0:	1b80      	subs	r0, r0, r6
    37b2:	1c3b      	adds	r3, r7, #0
    37b4:	6829      	ldr	r1, [r5, #0]
    37b6:	4083      	lsls	r3, r0
    37b8:	1c18      	adds	r0, r3, #0
    37ba:	4308      	orrs	r0, r1
    37bc:	6028      	str	r0, [r5, #0]
    37be:	3401      	adds	r4, #1
    37c0:	7821      	ldrb	r1, [r4, #0]
    37c2:	1c30      	adds	r0, r6, #0
    37c4:	2205      	movs	r2, #5
    37c6:	f7ff f943 	bl	2a50 <memchr>
    37ca:	2800      	cmp	r0, #0
    37cc:	d1f0      	bne.n	37b0 <_vfiprintf_r+0xa4>
    37ce:	682b      	ldr	r3, [r5, #0]
    37d0:	1c22      	adds	r2, r4, #0
    37d2:	06d9      	lsls	r1, r3, #27
    37d4:	d502      	bpl.n	37dc <_vfiprintf_r+0xd0>
    37d6:	2020      	movs	r0, #32
    37d8:	2143      	movs	r1, #67	; 0x43
    37da:	5468      	strb	r0, [r5, r1]
    37dc:	0719      	lsls	r1, r3, #28
    37de:	d502      	bpl.n	37e6 <_vfiprintf_r+0xda>
    37e0:	202b      	movs	r0, #43	; 0x2b
    37e2:	2143      	movs	r1, #67	; 0x43
    37e4:	5468      	strb	r0, [r5, r1]
    37e6:	7821      	ldrb	r1, [r4, #0]
    37e8:	292a      	cmp	r1, #42	; 0x2a
    37ea:	d100      	bne.n	37ee <_vfiprintf_r+0xe2>
    37ec:	e06f      	b.n	38ce <_vfiprintf_r+0x1c2>
    37ee:	1c0b      	adds	r3, r1, #0
    37f0:	3b30      	subs	r3, #48	; 0x30
    37f2:	2b09      	cmp	r3, #9
    37f4:	d80b      	bhi.n	380e <_vfiprintf_r+0x102>
    37f6:	68ea      	ldr	r2, [r5, #12]
    37f8:	0091      	lsls	r1, r2, #2
    37fa:	3401      	adds	r4, #1
    37fc:	188a      	adds	r2, r1, r2
    37fe:	7821      	ldrb	r1, [r4, #0]
    3800:	0052      	lsls	r2, r2, #1
    3802:	189a      	adds	r2, r3, r2
    3804:	1c0b      	adds	r3, r1, #0
    3806:	3b30      	subs	r3, #48	; 0x30
    3808:	2b09      	cmp	r3, #9
    380a:	d9f5      	bls.n	37f8 <_vfiprintf_r+0xec>
    380c:	60ea      	str	r2, [r5, #12]
    380e:	292e      	cmp	r1, #46	; 0x2e
    3810:	d046      	beq.n	38a0 <_vfiprintf_r+0x194>
    3812:	4648      	mov	r0, r9
    3814:	2203      	movs	r2, #3
    3816:	f7ff f91b 	bl	2a50 <memchr>
    381a:	2800      	cmp	r0, #0
    381c:	d008      	beq.n	3830 <_vfiprintf_r+0x124>
    381e:	464a      	mov	r2, r9
    3820:	1a80      	subs	r0, r0, r2
    3822:	2340      	movs	r3, #64	; 0x40
    3824:	4083      	lsls	r3, r0
    3826:	1c18      	adds	r0, r3, #0
    3828:	682b      	ldr	r3, [r5, #0]
    382a:	3401      	adds	r4, #1
    382c:	4318      	orrs	r0, r3
    382e:	6028      	str	r0, [r5, #0]
    3830:	7821      	ldrb	r1, [r4, #0]
    3832:	4857      	ldr	r0, [pc, #348]	; (3990 <_vfiprintf_r+0x284>)
    3834:	2206      	movs	r2, #6
    3836:	1c67      	adds	r7, r4, #1
    3838:	7629      	strb	r1, [r5, #24]
    383a:	f7ff f909 	bl	2a50 <memchr>
    383e:	2800      	cmp	r0, #0
    3840:	d060      	beq.n	3904 <_vfiprintf_r+0x1f8>
    3842:	4b54      	ldr	r3, [pc, #336]	; (3994 <_vfiprintf_r+0x288>)
    3844:	2b00      	cmp	r3, #0
    3846:	d000      	beq.n	384a <_vfiprintf_r+0x13e>
    3848:	e08d      	b.n	3966 <_vfiprintf_r+0x25a>
    384a:	9b05      	ldr	r3, [sp, #20]
    384c:	2207      	movs	r2, #7
    384e:	3307      	adds	r3, #7
    3850:	4393      	bics	r3, r2
    3852:	3308      	adds	r3, #8
    3854:	9305      	str	r3, [sp, #20]
    3856:	696a      	ldr	r2, [r5, #20]
    3858:	1c13      	adds	r3, r2, #0
    385a:	4453      	add	r3, sl
    385c:	616b      	str	r3, [r5, #20]
    385e:	e785      	b.n	376c <_vfiprintf_r+0x60>
    3860:	1be3      	subs	r3, r4, r7
    3862:	4698      	mov	r8, r3
    3864:	4641      	mov	r1, r8
    3866:	2900      	cmp	r1, #0
    3868:	d092      	beq.n	3790 <_vfiprintf_r+0x84>
    386a:	9804      	ldr	r0, [sp, #16]
    386c:	4659      	mov	r1, fp
    386e:	1c3a      	adds	r2, r7, #0
    3870:	4643      	mov	r3, r8
    3872:	f7ff fecf 	bl	3614 <__sfputs_r>
    3876:	3001      	adds	r0, #1
    3878:	d006      	beq.n	3888 <_vfiprintf_r+0x17c>
    387a:	696a      	ldr	r2, [r5, #20]
    387c:	1c13      	adds	r3, r2, #0
    387e:	4443      	add	r3, r8
    3880:	616b      	str	r3, [r5, #20]
    3882:	7823      	ldrb	r3, [r4, #0]
    3884:	2b00      	cmp	r3, #0
    3886:	d186      	bne.n	3796 <_vfiprintf_r+0x8a>
    3888:	4659      	mov	r1, fp
    388a:	898b      	ldrh	r3, [r1, #12]
    388c:	065a      	lsls	r2, r3, #25
    388e:	d449      	bmi.n	3924 <_vfiprintf_r+0x218>
    3890:	6968      	ldr	r0, [r5, #20]
    3892:	b01f      	add	sp, #124	; 0x7c
    3894:	bc3c      	pop	{r2, r3, r4, r5}
    3896:	4690      	mov	r8, r2
    3898:	4699      	mov	r9, r3
    389a:	46a2      	mov	sl, r4
    389c:	46ab      	mov	fp, r5
    389e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38a0:	7861      	ldrb	r1, [r4, #1]
    38a2:	292a      	cmp	r1, #42	; 0x2a
    38a4:	d01d      	beq.n	38e2 <_vfiprintf_r+0x1d6>
    38a6:	2300      	movs	r3, #0
    38a8:	606b      	str	r3, [r5, #4]
    38aa:	1c0b      	adds	r3, r1, #0
    38ac:	3b30      	subs	r3, #48	; 0x30
    38ae:	3401      	adds	r4, #1
    38b0:	2b09      	cmp	r3, #9
    38b2:	d8ae      	bhi.n	3812 <_vfiprintf_r+0x106>
    38b4:	2200      	movs	r2, #0
    38b6:	0091      	lsls	r1, r2, #2
    38b8:	3401      	adds	r4, #1
    38ba:	188a      	adds	r2, r1, r2
    38bc:	7821      	ldrb	r1, [r4, #0]
    38be:	0052      	lsls	r2, r2, #1
    38c0:	189a      	adds	r2, r3, r2
    38c2:	1c0b      	adds	r3, r1, #0
    38c4:	3b30      	subs	r3, #48	; 0x30
    38c6:	2b09      	cmp	r3, #9
    38c8:	d9f5      	bls.n	38b6 <_vfiprintf_r+0x1aa>
    38ca:	606a      	str	r2, [r5, #4]
    38cc:	e7a1      	b.n	3812 <_vfiprintf_r+0x106>
    38ce:	9905      	ldr	r1, [sp, #20]
    38d0:	1d08      	adds	r0, r1, #4
    38d2:	6809      	ldr	r1, [r1, #0]
    38d4:	9005      	str	r0, [sp, #20]
    38d6:	2900      	cmp	r1, #0
    38d8:	db0e      	blt.n	38f8 <_vfiprintf_r+0x1ec>
    38da:	60e9      	str	r1, [r5, #12]
    38dc:	3401      	adds	r4, #1
    38de:	7851      	ldrb	r1, [r2, #1]
    38e0:	e795      	b.n	380e <_vfiprintf_r+0x102>
    38e2:	9b05      	ldr	r3, [sp, #20]
    38e4:	1ca0      	adds	r0, r4, #2
    38e6:	1d1a      	adds	r2, r3, #4
    38e8:	681b      	ldr	r3, [r3, #0]
    38ea:	9205      	str	r2, [sp, #20]
    38ec:	606b      	str	r3, [r5, #4]
    38ee:	2b00      	cmp	r3, #0
    38f0:	db23      	blt.n	393a <_vfiprintf_r+0x22e>
    38f2:	78a1      	ldrb	r1, [r4, #2]
    38f4:	1c04      	adds	r4, r0, #0
    38f6:	e78c      	b.n	3812 <_vfiprintf_r+0x106>
    38f8:	4249      	negs	r1, r1
    38fa:	60e9      	str	r1, [r5, #12]
    38fc:	2102      	movs	r1, #2
    38fe:	430b      	orrs	r3, r1
    3900:	602b      	str	r3, [r5, #0]
    3902:	e7eb      	b.n	38dc <_vfiprintf_r+0x1d0>
    3904:	ab05      	add	r3, sp, #20
    3906:	9300      	str	r3, [sp, #0]
    3908:	9804      	ldr	r0, [sp, #16]
    390a:	1c29      	adds	r1, r5, #0
    390c:	465a      	mov	r2, fp
    390e:	4b22      	ldr	r3, [pc, #136]	; (3998 <_vfiprintf_r+0x28c>)
    3910:	f7ff fd2e 	bl	3370 <_printf_i>
    3914:	4682      	mov	sl, r0
    3916:	4651      	mov	r1, sl
    3918:	3101      	adds	r1, #1
    391a:	d19c      	bne.n	3856 <_vfiprintf_r+0x14a>
    391c:	4659      	mov	r1, fp
    391e:	898b      	ldrh	r3, [r1, #12]
    3920:	065a      	lsls	r2, r3, #25
    3922:	d5b5      	bpl.n	3890 <_vfiprintf_r+0x184>
    3924:	2001      	movs	r0, #1
    3926:	4240      	negs	r0, r0
    3928:	e7b3      	b.n	3892 <_vfiprintf_r+0x186>
    392a:	9804      	ldr	r0, [sp, #16]
    392c:	4659      	mov	r1, fp
    392e:	f000 f8d7 	bl	3ae0 <__swsetup_r>
    3932:	2800      	cmp	r0, #0
    3934:	d100      	bne.n	3938 <_vfiprintf_r+0x22c>
    3936:	e70f      	b.n	3758 <_vfiprintf_r+0x4c>
    3938:	e7f4      	b.n	3924 <_vfiprintf_r+0x218>
    393a:	2301      	movs	r3, #1
    393c:	425b      	negs	r3, r3
    393e:	606b      	str	r3, [r5, #4]
    3940:	e7d7      	b.n	38f2 <_vfiprintf_r+0x1e6>
    3942:	f000 fa7b 	bl	3e3c <__sinit>
    3946:	4b0d      	ldr	r3, [pc, #52]	; (397c <_vfiprintf_r+0x270>)
    3948:	459b      	cmp	fp, r3
    394a:	d000      	beq.n	394e <_vfiprintf_r+0x242>
    394c:	e6f3      	b.n	3736 <_vfiprintf_r+0x2a>
    394e:	9904      	ldr	r1, [sp, #16]
    3950:	684b      	ldr	r3, [r1, #4]
    3952:	469b      	mov	fp, r3
    3954:	e6f7      	b.n	3746 <_vfiprintf_r+0x3a>
    3956:	9b04      	ldr	r3, [sp, #16]
    3958:	689a      	ldr	r2, [r3, #8]
    395a:	4693      	mov	fp, r2
    395c:	e6f3      	b.n	3746 <_vfiprintf_r+0x3a>
    395e:	9a04      	ldr	r2, [sp, #16]
    3960:	68d1      	ldr	r1, [r2, #12]
    3962:	468b      	mov	fp, r1
    3964:	e6ef      	b.n	3746 <_vfiprintf_r+0x3a>
    3966:	ab05      	add	r3, sp, #20
    3968:	9300      	str	r3, [sp, #0]
    396a:	9804      	ldr	r0, [sp, #16]
    396c:	1c29      	adds	r1, r5, #0
    396e:	465a      	mov	r2, fp
    3970:	4b09      	ldr	r3, [pc, #36]	; (3998 <_vfiprintf_r+0x28c>)
    3972:	e000      	b.n	3976 <_vfiprintf_r+0x26a>
    3974:	bf00      	nop
    3976:	4682      	mov	sl, r0
    3978:	e7cd      	b.n	3916 <_vfiprintf_r+0x20a>
    397a:	46c0      	nop			; (mov r8, r8)
    397c:	00004edc 	.word	0x00004edc
    3980:	00004ebc 	.word	0x00004ebc
    3984:	00004e9c 	.word	0x00004e9c
    3988:	00004e90 	.word	0x00004e90
    398c:	00004e88 	.word	0x00004e88
    3990:	00004e94 	.word	0x00004e94
    3994:	00000000 	.word	0x00000000
    3998:	00003615 	.word	0x00003615

0000399c <vfiprintf>:
    399c:	b538      	push	{r3, r4, r5, lr}
    399e:	1c13      	adds	r3, r2, #0
    39a0:	4a04      	ldr	r2, [pc, #16]	; (39b4 <vfiprintf+0x18>)
    39a2:	1c05      	adds	r5, r0, #0
    39a4:	1c0c      	adds	r4, r1, #0
    39a6:	6810      	ldr	r0, [r2, #0]
    39a8:	1c29      	adds	r1, r5, #0
    39aa:	1c22      	adds	r2, r4, #0
    39ac:	f7ff feae 	bl	370c <_vfiprintf_r>
    39b0:	bd38      	pop	{r3, r4, r5, pc}
    39b2:	46c0      	nop			; (mov r8, r8)
    39b4:	20000004 	.word	0x20000004

000039b8 <__swbuf_r>:
    39b8:	b570      	push	{r4, r5, r6, lr}
    39ba:	1c05      	adds	r5, r0, #0
    39bc:	1c0e      	adds	r6, r1, #0
    39be:	1c14      	adds	r4, r2, #0
    39c0:	2800      	cmp	r0, #0
    39c2:	d002      	beq.n	39ca <__swbuf_r+0x12>
    39c4:	6981      	ldr	r1, [r0, #24]
    39c6:	2900      	cmp	r1, #0
    39c8:	d053      	beq.n	3a72 <__swbuf_r+0xba>
    39ca:	4b31      	ldr	r3, [pc, #196]	; (3a90 <__swbuf_r+0xd8>)
    39cc:	429c      	cmp	r4, r3
    39ce:	d055      	beq.n	3a7c <__swbuf_r+0xc4>
    39d0:	4b30      	ldr	r3, [pc, #192]	; (3a94 <__swbuf_r+0xdc>)
    39d2:	429c      	cmp	r4, r3
    39d4:	d054      	beq.n	3a80 <__swbuf_r+0xc8>
    39d6:	4b30      	ldr	r3, [pc, #192]	; (3a98 <__swbuf_r+0xe0>)
    39d8:	429c      	cmp	r4, r3
    39da:	d053      	beq.n	3a84 <__swbuf_r+0xcc>
    39dc:	69a2      	ldr	r2, [r4, #24]
    39de:	60a2      	str	r2, [r4, #8]
    39e0:	89a2      	ldrh	r2, [r4, #12]
    39e2:	b293      	uxth	r3, r2
    39e4:	0719      	lsls	r1, r3, #28
    39e6:	d53a      	bpl.n	3a5e <__swbuf_r+0xa6>
    39e8:	6920      	ldr	r0, [r4, #16]
    39ea:	2800      	cmp	r0, #0
    39ec:	d037      	beq.n	3a5e <__swbuf_r+0xa6>
    39ee:	21ff      	movs	r1, #255	; 0xff
    39f0:	400e      	ands	r6, r1
    39f2:	2180      	movs	r1, #128	; 0x80
    39f4:	0189      	lsls	r1, r1, #6
    39f6:	420b      	tst	r3, r1
    39f8:	d015      	beq.n	3a26 <__swbuf_r+0x6e>
    39fa:	6823      	ldr	r3, [r4, #0]
    39fc:	6961      	ldr	r1, [r4, #20]
    39fe:	1a18      	subs	r0, r3, r0
    3a00:	4288      	cmp	r0, r1
    3a02:	da1b      	bge.n	3a3c <__swbuf_r+0x84>
    3a04:	3001      	adds	r0, #1
    3a06:	68a2      	ldr	r2, [r4, #8]
    3a08:	3a01      	subs	r2, #1
    3a0a:	60a2      	str	r2, [r4, #8]
    3a0c:	1c5a      	adds	r2, r3, #1
    3a0e:	6022      	str	r2, [r4, #0]
    3a10:	701e      	strb	r6, [r3, #0]
    3a12:	6962      	ldr	r2, [r4, #20]
    3a14:	4282      	cmp	r2, r0
    3a16:	d01a      	beq.n	3a4e <__swbuf_r+0x96>
    3a18:	89a3      	ldrh	r3, [r4, #12]
    3a1a:	1c30      	adds	r0, r6, #0
    3a1c:	07d9      	lsls	r1, r3, #31
    3a1e:	d501      	bpl.n	3a24 <__swbuf_r+0x6c>
    3a20:	2e0a      	cmp	r6, #10
    3a22:	d014      	beq.n	3a4e <__swbuf_r+0x96>
    3a24:	bd70      	pop	{r4, r5, r6, pc}
    3a26:	430a      	orrs	r2, r1
    3a28:	81a2      	strh	r2, [r4, #12]
    3a2a:	4b1c      	ldr	r3, [pc, #112]	; (3a9c <__swbuf_r+0xe4>)
    3a2c:	6e62      	ldr	r2, [r4, #100]	; 0x64
    3a2e:	6961      	ldr	r1, [r4, #20]
    3a30:	4013      	ands	r3, r2
    3a32:	6663      	str	r3, [r4, #100]	; 0x64
    3a34:	6823      	ldr	r3, [r4, #0]
    3a36:	1a18      	subs	r0, r3, r0
    3a38:	4288      	cmp	r0, r1
    3a3a:	dbe3      	blt.n	3a04 <__swbuf_r+0x4c>
    3a3c:	1c28      	adds	r0, r5, #0
    3a3e:	1c21      	adds	r1, r4, #0
    3a40:	f000 f978 	bl	3d34 <_fflush_r>
    3a44:	2800      	cmp	r0, #0
    3a46:	d11f      	bne.n	3a88 <__swbuf_r+0xd0>
    3a48:	6823      	ldr	r3, [r4, #0]
    3a4a:	2001      	movs	r0, #1
    3a4c:	e7db      	b.n	3a06 <__swbuf_r+0x4e>
    3a4e:	1c28      	adds	r0, r5, #0
    3a50:	1c21      	adds	r1, r4, #0
    3a52:	f000 f96f 	bl	3d34 <_fflush_r>
    3a56:	2800      	cmp	r0, #0
    3a58:	d116      	bne.n	3a88 <__swbuf_r+0xd0>
    3a5a:	1c30      	adds	r0, r6, #0
    3a5c:	e7e2      	b.n	3a24 <__swbuf_r+0x6c>
    3a5e:	1c28      	adds	r0, r5, #0
    3a60:	1c21      	adds	r1, r4, #0
    3a62:	f000 f83d 	bl	3ae0 <__swsetup_r>
    3a66:	2800      	cmp	r0, #0
    3a68:	d10e      	bne.n	3a88 <__swbuf_r+0xd0>
    3a6a:	89a2      	ldrh	r2, [r4, #12]
    3a6c:	6920      	ldr	r0, [r4, #16]
    3a6e:	b293      	uxth	r3, r2
    3a70:	e7bd      	b.n	39ee <__swbuf_r+0x36>
    3a72:	f000 f9e3 	bl	3e3c <__sinit>
    3a76:	4b06      	ldr	r3, [pc, #24]	; (3a90 <__swbuf_r+0xd8>)
    3a78:	429c      	cmp	r4, r3
    3a7a:	d1a9      	bne.n	39d0 <__swbuf_r+0x18>
    3a7c:	686c      	ldr	r4, [r5, #4]
    3a7e:	e7ad      	b.n	39dc <__swbuf_r+0x24>
    3a80:	68ac      	ldr	r4, [r5, #8]
    3a82:	e7ab      	b.n	39dc <__swbuf_r+0x24>
    3a84:	68ec      	ldr	r4, [r5, #12]
    3a86:	e7a9      	b.n	39dc <__swbuf_r+0x24>
    3a88:	2001      	movs	r0, #1
    3a8a:	4240      	negs	r0, r0
    3a8c:	e7ca      	b.n	3a24 <__swbuf_r+0x6c>
    3a8e:	46c0      	nop			; (mov r8, r8)
    3a90:	00004edc 	.word	0x00004edc
    3a94:	00004ebc 	.word	0x00004ebc
    3a98:	00004e9c 	.word	0x00004e9c
    3a9c:	ffffdfff 	.word	0xffffdfff

00003aa0 <__swbuf>:
    3aa0:	b508      	push	{r3, lr}
    3aa2:	1c0a      	adds	r2, r1, #0
    3aa4:	4903      	ldr	r1, [pc, #12]	; (3ab4 <__swbuf+0x14>)
    3aa6:	1c03      	adds	r3, r0, #0
    3aa8:	6808      	ldr	r0, [r1, #0]
    3aaa:	1c19      	adds	r1, r3, #0
    3aac:	f7ff ff84 	bl	39b8 <__swbuf_r>
    3ab0:	bd08      	pop	{r3, pc}
    3ab2:	46c0      	nop			; (mov r8, r8)
    3ab4:	20000004 	.word	0x20000004

00003ab8 <_write_r>:
    3ab8:	b570      	push	{r4, r5, r6, lr}
    3aba:	4c08      	ldr	r4, [pc, #32]	; (3adc <_write_r+0x24>)
    3abc:	1c06      	adds	r6, r0, #0
    3abe:	2500      	movs	r5, #0
    3ac0:	1c08      	adds	r0, r1, #0
    3ac2:	1c11      	adds	r1, r2, #0
    3ac4:	1c1a      	adds	r2, r3, #0
    3ac6:	6025      	str	r5, [r4, #0]
    3ac8:	f7fd fa3c 	bl	f44 <_write>
    3acc:	1c43      	adds	r3, r0, #1
    3ace:	d000      	beq.n	3ad2 <_write_r+0x1a>
    3ad0:	bd70      	pop	{r4, r5, r6, pc}
    3ad2:	6823      	ldr	r3, [r4, #0]
    3ad4:	2b00      	cmp	r3, #0
    3ad6:	d0fb      	beq.n	3ad0 <_write_r+0x18>
    3ad8:	6033      	str	r3, [r6, #0]
    3ada:	e7f9      	b.n	3ad0 <_write_r+0x18>
    3adc:	2000081c 	.word	0x2000081c

00003ae0 <__swsetup_r>:
    3ae0:	4b3b      	ldr	r3, [pc, #236]	; (3bd0 <__swsetup_r+0xf0>)
    3ae2:	b570      	push	{r4, r5, r6, lr}
    3ae4:	681d      	ldr	r5, [r3, #0]
    3ae6:	1c06      	adds	r6, r0, #0
    3ae8:	1c0c      	adds	r4, r1, #0
    3aea:	2d00      	cmp	r5, #0
    3aec:	d002      	beq.n	3af4 <__swsetup_r+0x14>
    3aee:	69a8      	ldr	r0, [r5, #24]
    3af0:	2800      	cmp	r0, #0
    3af2:	d044      	beq.n	3b7e <__swsetup_r+0x9e>
    3af4:	4b37      	ldr	r3, [pc, #220]	; (3bd4 <__swsetup_r+0xf4>)
    3af6:	429c      	cmp	r4, r3
    3af8:	d047      	beq.n	3b8a <__swsetup_r+0xaa>
    3afa:	4b37      	ldr	r3, [pc, #220]	; (3bd8 <__swsetup_r+0xf8>)
    3afc:	429c      	cmp	r4, r3
    3afe:	d05a      	beq.n	3bb6 <__swsetup_r+0xd6>
    3b00:	4b36      	ldr	r3, [pc, #216]	; (3bdc <__swsetup_r+0xfc>)
    3b02:	429c      	cmp	r4, r3
    3b04:	d059      	beq.n	3bba <__swsetup_r+0xda>
    3b06:	89a5      	ldrh	r5, [r4, #12]
    3b08:	b2ab      	uxth	r3, r5
    3b0a:	0719      	lsls	r1, r3, #28
    3b0c:	d50d      	bpl.n	3b2a <__swsetup_r+0x4a>
    3b0e:	6922      	ldr	r2, [r4, #16]
    3b10:	2a00      	cmp	r2, #0
    3b12:	d015      	beq.n	3b40 <__swsetup_r+0x60>
    3b14:	07d9      	lsls	r1, r3, #31
    3b16:	d521      	bpl.n	3b5c <__swsetup_r+0x7c>
    3b18:	6960      	ldr	r0, [r4, #20]
    3b1a:	2300      	movs	r3, #0
    3b1c:	60a3      	str	r3, [r4, #8]
    3b1e:	4243      	negs	r3, r0
    3b20:	61a3      	str	r3, [r4, #24]
    3b22:	2000      	movs	r0, #0
    3b24:	2a00      	cmp	r2, #0
    3b26:	d021      	beq.n	3b6c <__swsetup_r+0x8c>
    3b28:	bd70      	pop	{r4, r5, r6, pc}
    3b2a:	06da      	lsls	r2, r3, #27
    3b2c:	d547      	bpl.n	3bbe <__swsetup_r+0xde>
    3b2e:	0758      	lsls	r0, r3, #29
    3b30:	d42d      	bmi.n	3b8e <__swsetup_r+0xae>
    3b32:	6922      	ldr	r2, [r4, #16]
    3b34:	2308      	movs	r3, #8
    3b36:	431d      	orrs	r5, r3
    3b38:	81a5      	strh	r5, [r4, #12]
    3b3a:	b2ab      	uxth	r3, r5
    3b3c:	2a00      	cmp	r2, #0
    3b3e:	d1e9      	bne.n	3b14 <__swsetup_r+0x34>
    3b40:	20a0      	movs	r0, #160	; 0xa0
    3b42:	0080      	lsls	r0, r0, #2
    3b44:	2180      	movs	r1, #128	; 0x80
    3b46:	4018      	ands	r0, r3
    3b48:	0089      	lsls	r1, r1, #2
    3b4a:	4288      	cmp	r0, r1
    3b4c:	d0e2      	beq.n	3b14 <__swsetup_r+0x34>
    3b4e:	1c30      	adds	r0, r6, #0
    3b50:	1c21      	adds	r1, r4, #0
    3b52:	f000 fca3 	bl	449c <__smakebuf_r>
    3b56:	89a3      	ldrh	r3, [r4, #12]
    3b58:	6922      	ldr	r2, [r4, #16]
    3b5a:	e7db      	b.n	3b14 <__swsetup_r+0x34>
    3b5c:	2100      	movs	r1, #0
    3b5e:	0798      	lsls	r0, r3, #30
    3b60:	d400      	bmi.n	3b64 <__swsetup_r+0x84>
    3b62:	6961      	ldr	r1, [r4, #20]
    3b64:	60a1      	str	r1, [r4, #8]
    3b66:	2000      	movs	r0, #0
    3b68:	2a00      	cmp	r2, #0
    3b6a:	d1dd      	bne.n	3b28 <__swsetup_r+0x48>
    3b6c:	89a3      	ldrh	r3, [r4, #12]
    3b6e:	0619      	lsls	r1, r3, #24
    3b70:	d5da      	bpl.n	3b28 <__swsetup_r+0x48>
    3b72:	2240      	movs	r2, #64	; 0x40
    3b74:	4313      	orrs	r3, r2
    3b76:	2001      	movs	r0, #1
    3b78:	81a3      	strh	r3, [r4, #12]
    3b7a:	4240      	negs	r0, r0
    3b7c:	e7d4      	b.n	3b28 <__swsetup_r+0x48>
    3b7e:	1c28      	adds	r0, r5, #0
    3b80:	f000 f95c 	bl	3e3c <__sinit>
    3b84:	4b13      	ldr	r3, [pc, #76]	; (3bd4 <__swsetup_r+0xf4>)
    3b86:	429c      	cmp	r4, r3
    3b88:	d1b7      	bne.n	3afa <__swsetup_r+0x1a>
    3b8a:	686c      	ldr	r4, [r5, #4]
    3b8c:	e7bb      	b.n	3b06 <__swsetup_r+0x26>
    3b8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3b90:	2900      	cmp	r1, #0
    3b92:	d009      	beq.n	3ba8 <__swsetup_r+0xc8>
    3b94:	1c23      	adds	r3, r4, #0
    3b96:	3344      	adds	r3, #68	; 0x44
    3b98:	4299      	cmp	r1, r3
    3b9a:	d003      	beq.n	3ba4 <__swsetup_r+0xc4>
    3b9c:	1c30      	adds	r0, r6, #0
    3b9e:	f000 fb21 	bl	41e4 <_free_r>
    3ba2:	89a5      	ldrh	r5, [r4, #12]
    3ba4:	2300      	movs	r3, #0
    3ba6:	6363      	str	r3, [r4, #52]	; 0x34
    3ba8:	2324      	movs	r3, #36	; 0x24
    3baa:	6922      	ldr	r2, [r4, #16]
    3bac:	439d      	bics	r5, r3
    3bae:	2300      	movs	r3, #0
    3bb0:	6063      	str	r3, [r4, #4]
    3bb2:	6022      	str	r2, [r4, #0]
    3bb4:	e7be      	b.n	3b34 <__swsetup_r+0x54>
    3bb6:	68ac      	ldr	r4, [r5, #8]
    3bb8:	e7a5      	b.n	3b06 <__swsetup_r+0x26>
    3bba:	68ec      	ldr	r4, [r5, #12]
    3bbc:	e7a3      	b.n	3b06 <__swsetup_r+0x26>
    3bbe:	2309      	movs	r3, #9
    3bc0:	6033      	str	r3, [r6, #0]
    3bc2:	2340      	movs	r3, #64	; 0x40
    3bc4:	431d      	orrs	r5, r3
    3bc6:	2001      	movs	r0, #1
    3bc8:	81a5      	strh	r5, [r4, #12]
    3bca:	4240      	negs	r0, r0
    3bcc:	e7ac      	b.n	3b28 <__swsetup_r+0x48>
    3bce:	46c0      	nop			; (mov r8, r8)
    3bd0:	20000004 	.word	0x20000004
    3bd4:	00004edc 	.word	0x00004edc
    3bd8:	00004ebc 	.word	0x00004ebc
    3bdc:	00004e9c 	.word	0x00004e9c

00003be0 <__sflush_r>:
    3be0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3be2:	4647      	mov	r7, r8
    3be4:	b480      	push	{r7}
    3be6:	898b      	ldrh	r3, [r1, #12]
    3be8:	4680      	mov	r8, r0
    3bea:	b29a      	uxth	r2, r3
    3bec:	1c0d      	adds	r5, r1, #0
    3bee:	0711      	lsls	r1, r2, #28
    3bf0:	d43c      	bmi.n	3c6c <__sflush_r+0x8c>
    3bf2:	2280      	movs	r2, #128	; 0x80
    3bf4:	0112      	lsls	r2, r2, #4
    3bf6:	4313      	orrs	r3, r2
    3bf8:	686a      	ldr	r2, [r5, #4]
    3bfa:	81ab      	strh	r3, [r5, #12]
    3bfc:	2a00      	cmp	r2, #0
    3bfe:	dd56      	ble.n	3cae <__sflush_r+0xce>
    3c00:	6aec      	ldr	r4, [r5, #44]	; 0x2c
    3c02:	2c00      	cmp	r4, #0
    3c04:	d02e      	beq.n	3c64 <__sflush_r+0x84>
    3c06:	4641      	mov	r1, r8
    3c08:	2200      	movs	r2, #0
    3c0a:	b29b      	uxth	r3, r3
    3c0c:	680e      	ldr	r6, [r1, #0]
    3c0e:	600a      	str	r2, [r1, #0]
    3c10:	04da      	lsls	r2, r3, #19
    3c12:	d550      	bpl.n	3cb6 <__sflush_r+0xd6>
    3c14:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    3c16:	075f      	lsls	r7, r3, #29
    3c18:	d506      	bpl.n	3c28 <__sflush_r+0x48>
    3c1a:	6869      	ldr	r1, [r5, #4]
    3c1c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    3c1e:	1a52      	subs	r2, r2, r1
    3c20:	2b00      	cmp	r3, #0
    3c22:	d001      	beq.n	3c28 <__sflush_r+0x48>
    3c24:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    3c26:	1bd2      	subs	r2, r2, r7
    3c28:	6a29      	ldr	r1, [r5, #32]
    3c2a:	4640      	mov	r0, r8
    3c2c:	2300      	movs	r3, #0
    3c2e:	47a0      	blx	r4
    3c30:	1c41      	adds	r1, r0, #1
    3c32:	d04b      	beq.n	3ccc <__sflush_r+0xec>
    3c34:	89aa      	ldrh	r2, [r5, #12]
    3c36:	4b3e      	ldr	r3, [pc, #248]	; (3d30 <__sflush_r+0x150>)
    3c38:	6929      	ldr	r1, [r5, #16]
    3c3a:	4013      	ands	r3, r2
    3c3c:	2200      	movs	r2, #0
    3c3e:	81ab      	strh	r3, [r5, #12]
    3c40:	606a      	str	r2, [r5, #4]
    3c42:	6029      	str	r1, [r5, #0]
    3c44:	04da      	lsls	r2, r3, #19
    3c46:	d44e      	bmi.n	3ce6 <__sflush_r+0x106>
    3c48:	6b69      	ldr	r1, [r5, #52]	; 0x34
    3c4a:	4643      	mov	r3, r8
    3c4c:	601e      	str	r6, [r3, #0]
    3c4e:	2900      	cmp	r1, #0
    3c50:	d008      	beq.n	3c64 <__sflush_r+0x84>
    3c52:	1c2b      	adds	r3, r5, #0
    3c54:	3344      	adds	r3, #68	; 0x44
    3c56:	4299      	cmp	r1, r3
    3c58:	d002      	beq.n	3c60 <__sflush_r+0x80>
    3c5a:	4640      	mov	r0, r8
    3c5c:	f000 fac2 	bl	41e4 <_free_r>
    3c60:	2300      	movs	r3, #0
    3c62:	636b      	str	r3, [r5, #52]	; 0x34
    3c64:	2000      	movs	r0, #0
    3c66:	bc04      	pop	{r2}
    3c68:	4690      	mov	r8, r2
    3c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c6c:	692e      	ldr	r6, [r5, #16]
    3c6e:	2e00      	cmp	r6, #0
    3c70:	d0f8      	beq.n	3c64 <__sflush_r+0x84>
    3c72:	682f      	ldr	r7, [r5, #0]
    3c74:	2300      	movs	r3, #0
    3c76:	1bbc      	subs	r4, r7, r6
    3c78:	602e      	str	r6, [r5, #0]
    3c7a:	0791      	lsls	r1, r2, #30
    3c7c:	d100      	bne.n	3c80 <__sflush_r+0xa0>
    3c7e:	696b      	ldr	r3, [r5, #20]
    3c80:	60ab      	str	r3, [r5, #8]
    3c82:	2c00      	cmp	r4, #0
    3c84:	dc04      	bgt.n	3c90 <__sflush_r+0xb0>
    3c86:	e7ed      	b.n	3c64 <__sflush_r+0x84>
    3c88:	1836      	adds	r6, r6, r0
    3c8a:	1a24      	subs	r4, r4, r0
    3c8c:	2c00      	cmp	r4, #0
    3c8e:	dde9      	ble.n	3c64 <__sflush_r+0x84>
    3c90:	4640      	mov	r0, r8
    3c92:	6a29      	ldr	r1, [r5, #32]
    3c94:	1c32      	adds	r2, r6, #0
    3c96:	1c23      	adds	r3, r4, #0
    3c98:	6aaf      	ldr	r7, [r5, #40]	; 0x28
    3c9a:	47b8      	blx	r7
    3c9c:	2800      	cmp	r0, #0
    3c9e:	dcf3      	bgt.n	3c88 <__sflush_r+0xa8>
    3ca0:	89aa      	ldrh	r2, [r5, #12]
    3ca2:	2340      	movs	r3, #64	; 0x40
    3ca4:	4313      	orrs	r3, r2
    3ca6:	2001      	movs	r0, #1
    3ca8:	81ab      	strh	r3, [r5, #12]
    3caa:	4240      	negs	r0, r0
    3cac:	e7db      	b.n	3c66 <__sflush_r+0x86>
    3cae:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    3cb0:	2f00      	cmp	r7, #0
    3cb2:	dca5      	bgt.n	3c00 <__sflush_r+0x20>
    3cb4:	e7d6      	b.n	3c64 <__sflush_r+0x84>
    3cb6:	2200      	movs	r2, #0
    3cb8:	4640      	mov	r0, r8
    3cba:	6a29      	ldr	r1, [r5, #32]
    3cbc:	2301      	movs	r3, #1
    3cbe:	47a0      	blx	r4
    3cc0:	1c02      	adds	r2, r0, #0
    3cc2:	1c43      	adds	r3, r0, #1
    3cc4:	d01e      	beq.n	3d04 <__sflush_r+0x124>
    3cc6:	89ab      	ldrh	r3, [r5, #12]
    3cc8:	6aec      	ldr	r4, [r5, #44]	; 0x2c
    3cca:	e7a4      	b.n	3c16 <__sflush_r+0x36>
    3ccc:	4642      	mov	r2, r8
    3cce:	6813      	ldr	r3, [r2, #0]
    3cd0:	2b00      	cmp	r3, #0
    3cd2:	d10a      	bne.n	3cea <__sflush_r+0x10a>
    3cd4:	89a9      	ldrh	r1, [r5, #12]
    3cd6:	4a16      	ldr	r2, [pc, #88]	; (3d30 <__sflush_r+0x150>)
    3cd8:	692f      	ldr	r7, [r5, #16]
    3cda:	400a      	ands	r2, r1
    3cdc:	81aa      	strh	r2, [r5, #12]
    3cde:	606b      	str	r3, [r5, #4]
    3ce0:	602f      	str	r7, [r5, #0]
    3ce2:	04d1      	lsls	r1, r2, #19
    3ce4:	d5b0      	bpl.n	3c48 <__sflush_r+0x68>
    3ce6:	6568      	str	r0, [r5, #84]	; 0x54
    3ce8:	e7ae      	b.n	3c48 <__sflush_r+0x68>
    3cea:	2b1d      	cmp	r3, #29
    3cec:	d001      	beq.n	3cf2 <__sflush_r+0x112>
    3cee:	2b16      	cmp	r3, #22
    3cf0:	d119      	bne.n	3d26 <__sflush_r+0x146>
    3cf2:	89aa      	ldrh	r2, [r5, #12]
    3cf4:	4b0e      	ldr	r3, [pc, #56]	; (3d30 <__sflush_r+0x150>)
    3cf6:	4013      	ands	r3, r2
    3cf8:	81ab      	strh	r3, [r5, #12]
    3cfa:	2300      	movs	r3, #0
    3cfc:	606b      	str	r3, [r5, #4]
    3cfe:	692b      	ldr	r3, [r5, #16]
    3d00:	602b      	str	r3, [r5, #0]
    3d02:	e7a1      	b.n	3c48 <__sflush_r+0x68>
    3d04:	4647      	mov	r7, r8
    3d06:	683b      	ldr	r3, [r7, #0]
    3d08:	2b00      	cmp	r3, #0
    3d0a:	d0dc      	beq.n	3cc6 <__sflush_r+0xe6>
    3d0c:	2b1d      	cmp	r3, #29
    3d0e:	d006      	beq.n	3d1e <__sflush_r+0x13e>
    3d10:	2b16      	cmp	r3, #22
    3d12:	d004      	beq.n	3d1e <__sflush_r+0x13e>
    3d14:	89a9      	ldrh	r1, [r5, #12]
    3d16:	2340      	movs	r3, #64	; 0x40
    3d18:	430b      	orrs	r3, r1
    3d1a:	81ab      	strh	r3, [r5, #12]
    3d1c:	e7a3      	b.n	3c66 <__sflush_r+0x86>
    3d1e:	4641      	mov	r1, r8
    3d20:	600e      	str	r6, [r1, #0]
    3d22:	2000      	movs	r0, #0
    3d24:	e79f      	b.n	3c66 <__sflush_r+0x86>
    3d26:	89aa      	ldrh	r2, [r5, #12]
    3d28:	2340      	movs	r3, #64	; 0x40
    3d2a:	4313      	orrs	r3, r2
    3d2c:	81ab      	strh	r3, [r5, #12]
    3d2e:	e79a      	b.n	3c66 <__sflush_r+0x86>
    3d30:	fffff7ff 	.word	0xfffff7ff

00003d34 <_fflush_r>:
    3d34:	690a      	ldr	r2, [r1, #16]
    3d36:	b538      	push	{r3, r4, r5, lr}
    3d38:	1c05      	adds	r5, r0, #0
    3d3a:	1c0c      	adds	r4, r1, #0
    3d3c:	2a00      	cmp	r2, #0
    3d3e:	d011      	beq.n	3d64 <_fflush_r+0x30>
    3d40:	2800      	cmp	r0, #0
    3d42:	d002      	beq.n	3d4a <_fflush_r+0x16>
    3d44:	6983      	ldr	r3, [r0, #24]
    3d46:	2b00      	cmp	r3, #0
    3d48:	d013      	beq.n	3d72 <_fflush_r+0x3e>
    3d4a:	4b0f      	ldr	r3, [pc, #60]	; (3d88 <_fflush_r+0x54>)
    3d4c:	429c      	cmp	r4, r3
    3d4e:	d015      	beq.n	3d7c <_fflush_r+0x48>
    3d50:	4b0e      	ldr	r3, [pc, #56]	; (3d8c <_fflush_r+0x58>)
    3d52:	429c      	cmp	r4, r3
    3d54:	d014      	beq.n	3d80 <_fflush_r+0x4c>
    3d56:	4b0e      	ldr	r3, [pc, #56]	; (3d90 <_fflush_r+0x5c>)
    3d58:	429c      	cmp	r4, r3
    3d5a:	d013      	beq.n	3d84 <_fflush_r+0x50>
    3d5c:	220c      	movs	r2, #12
    3d5e:	5ea3      	ldrsh	r3, [r4, r2]
    3d60:	2b00      	cmp	r3, #0
    3d62:	d101      	bne.n	3d68 <_fflush_r+0x34>
    3d64:	2000      	movs	r0, #0
    3d66:	bd38      	pop	{r3, r4, r5, pc}
    3d68:	1c28      	adds	r0, r5, #0
    3d6a:	1c21      	adds	r1, r4, #0
    3d6c:	f7ff ff38 	bl	3be0 <__sflush_r>
    3d70:	e7f9      	b.n	3d66 <_fflush_r+0x32>
    3d72:	f000 f863 	bl	3e3c <__sinit>
    3d76:	4b04      	ldr	r3, [pc, #16]	; (3d88 <_fflush_r+0x54>)
    3d78:	429c      	cmp	r4, r3
    3d7a:	d1e9      	bne.n	3d50 <_fflush_r+0x1c>
    3d7c:	686c      	ldr	r4, [r5, #4]
    3d7e:	e7ed      	b.n	3d5c <_fflush_r+0x28>
    3d80:	68ac      	ldr	r4, [r5, #8]
    3d82:	e7eb      	b.n	3d5c <_fflush_r+0x28>
    3d84:	68ec      	ldr	r4, [r5, #12]
    3d86:	e7e9      	b.n	3d5c <_fflush_r+0x28>
    3d88:	00004edc 	.word	0x00004edc
    3d8c:	00004ebc 	.word	0x00004ebc
    3d90:	00004e9c 	.word	0x00004e9c

00003d94 <fflush>:
    3d94:	b508      	push	{r3, lr}
    3d96:	1e01      	subs	r1, r0, #0
    3d98:	d004      	beq.n	3da4 <fflush+0x10>
    3d9a:	4b05      	ldr	r3, [pc, #20]	; (3db0 <fflush+0x1c>)
    3d9c:	6818      	ldr	r0, [r3, #0]
    3d9e:	f7ff ffc9 	bl	3d34 <_fflush_r>
    3da2:	bd08      	pop	{r3, pc}
    3da4:	4b03      	ldr	r3, [pc, #12]	; (3db4 <fflush+0x20>)
    3da6:	4904      	ldr	r1, [pc, #16]	; (3db8 <fflush+0x24>)
    3da8:	6818      	ldr	r0, [r3, #0]
    3daa:	f000 fb05 	bl	43b8 <_fwalk_reent>
    3dae:	e7f8      	b.n	3da2 <fflush+0xe>
    3db0:	20000004 	.word	0x20000004
    3db4:	00004e58 	.word	0x00004e58
    3db8:	00003d35 	.word	0x00003d35

00003dbc <__fp_lock>:
    3dbc:	2000      	movs	r0, #0
    3dbe:	4770      	bx	lr

00003dc0 <__fp_unlock>:
    3dc0:	2000      	movs	r0, #0
    3dc2:	4770      	bx	lr

00003dc4 <_cleanup_r>:
    3dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3dc6:	1c06      	adds	r6, r0, #0
    3dc8:	36d8      	adds	r6, #216	; 0xd8
    3dca:	1c07      	adds	r7, r0, #0
    3dcc:	2e00      	cmp	r6, #0
    3dce:	d014      	beq.n	3dfa <_cleanup_r+0x36>
    3dd0:	6875      	ldr	r5, [r6, #4]
    3dd2:	68b4      	ldr	r4, [r6, #8]
    3dd4:	3d01      	subs	r5, #1
    3dd6:	d40d      	bmi.n	3df4 <_cleanup_r+0x30>
    3dd8:	89a3      	ldrh	r3, [r4, #12]
    3dda:	2b01      	cmp	r3, #1
    3ddc:	d907      	bls.n	3dee <_cleanup_r+0x2a>
    3dde:	220e      	movs	r2, #14
    3de0:	5ea3      	ldrsh	r3, [r4, r2]
    3de2:	3301      	adds	r3, #1
    3de4:	d003      	beq.n	3dee <_cleanup_r+0x2a>
    3de6:	1c38      	adds	r0, r7, #0
    3de8:	1c21      	adds	r1, r4, #0
    3dea:	f7ff ffa3 	bl	3d34 <_fflush_r>
    3dee:	3468      	adds	r4, #104	; 0x68
    3df0:	3d01      	subs	r5, #1
    3df2:	d2f1      	bcs.n	3dd8 <_cleanup_r+0x14>
    3df4:	6836      	ldr	r6, [r6, #0]
    3df6:	2e00      	cmp	r6, #0
    3df8:	d1ea      	bne.n	3dd0 <_cleanup_r+0xc>
    3dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00003dfc <__sfmoreglue>:
    3dfc:	b570      	push	{r4, r5, r6, lr}
    3dfe:	1e4b      	subs	r3, r1, #1
    3e00:	2568      	movs	r5, #104	; 0x68
    3e02:	435d      	muls	r5, r3
    3e04:	1c0e      	adds	r6, r1, #0
    3e06:	1c29      	adds	r1, r5, #0
    3e08:	3174      	adds	r1, #116	; 0x74
    3e0a:	f7fe fb9d 	bl	2548 <_malloc_r>
    3e0e:	1e04      	subs	r4, r0, #0
    3e10:	d009      	beq.n	3e26 <__sfmoreglue+0x2a>
    3e12:	2300      	movs	r3, #0
    3e14:	6003      	str	r3, [r0, #0]
    3e16:	6046      	str	r6, [r0, #4]
    3e18:	1c2a      	adds	r2, r5, #0
    3e1a:	300c      	adds	r0, #12
    3e1c:	60a0      	str	r0, [r4, #8]
    3e1e:	3268      	adds	r2, #104	; 0x68
    3e20:	2100      	movs	r1, #0
    3e22:	f7fe feeb 	bl	2bfc <memset>
    3e26:	1c20      	adds	r0, r4, #0
    3e28:	bd70      	pop	{r4, r5, r6, pc}
    3e2a:	46c0      	nop			; (mov r8, r8)

00003e2c <_cleanup>:
    3e2c:	b508      	push	{r3, lr}
    3e2e:	4b02      	ldr	r3, [pc, #8]	; (3e38 <_cleanup+0xc>)
    3e30:	6818      	ldr	r0, [r3, #0]
    3e32:	f7ff ffc7 	bl	3dc4 <_cleanup_r>
    3e36:	bd08      	pop	{r3, pc}
    3e38:	00004e58 	.word	0x00004e58

00003e3c <__sinit>:
    3e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e3e:	464d      	mov	r5, r9
    3e40:	465f      	mov	r7, fp
    3e42:	4656      	mov	r6, sl
    3e44:	4644      	mov	r4, r8
    3e46:	b4f0      	push	{r4, r5, r6, r7}
    3e48:	6983      	ldr	r3, [r0, #24]
    3e4a:	b083      	sub	sp, #12
    3e4c:	1c05      	adds	r5, r0, #0
    3e4e:	2b00      	cmp	r3, #0
    3e50:	d16c      	bne.n	3f2c <__sinit+0xf0>
    3e52:	4a3b      	ldr	r2, [pc, #236]	; (3f40 <__sinit+0x104>)
    3e54:	6282      	str	r2, [r0, #40]	; 0x28
    3e56:	22d8      	movs	r2, #216	; 0xd8
    3e58:	5083      	str	r3, [r0, r2]
    3e5a:	22dc      	movs	r2, #220	; 0xdc
    3e5c:	5083      	str	r3, [r0, r2]
    3e5e:	22e0      	movs	r2, #224	; 0xe0
    3e60:	5083      	str	r3, [r0, r2]
    3e62:	4b38      	ldr	r3, [pc, #224]	; (3f44 <__sinit+0x108>)
    3e64:	681b      	ldr	r3, [r3, #0]
    3e66:	4298      	cmp	r0, r3
    3e68:	d067      	beq.n	3f3a <__sinit+0xfe>
    3e6a:	1c28      	adds	r0, r5, #0
    3e6c:	f000 f874 	bl	3f58 <__sfp>
    3e70:	6068      	str	r0, [r5, #4]
    3e72:	1c28      	adds	r0, r5, #0
    3e74:	f000 f870 	bl	3f58 <__sfp>
    3e78:	60a8      	str	r0, [r5, #8]
    3e7a:	1c28      	adds	r0, r5, #0
    3e7c:	f000 f86c 	bl	3f58 <__sfp>
    3e80:	686e      	ldr	r6, [r5, #4]
    3e82:	2400      	movs	r4, #0
    3e84:	60e8      	str	r0, [r5, #12]
    3e86:	2304      	movs	r3, #4
    3e88:	1c30      	adds	r0, r6, #0
    3e8a:	81b3      	strh	r3, [r6, #12]
    3e8c:	6034      	str	r4, [r6, #0]
    3e8e:	6074      	str	r4, [r6, #4]
    3e90:	60b4      	str	r4, [r6, #8]
    3e92:	6674      	str	r4, [r6, #100]	; 0x64
    3e94:	81f4      	strh	r4, [r6, #14]
    3e96:	6134      	str	r4, [r6, #16]
    3e98:	6174      	str	r4, [r6, #20]
    3e9a:	61b4      	str	r4, [r6, #24]
    3e9c:	2100      	movs	r1, #0
    3e9e:	2208      	movs	r2, #8
    3ea0:	305c      	adds	r0, #92	; 0x5c
    3ea2:	f7fe feab 	bl	2bfc <memset>
    3ea6:	4b28      	ldr	r3, [pc, #160]	; (3f48 <__sinit+0x10c>)
    3ea8:	4f28      	ldr	r7, [pc, #160]	; (3f4c <__sinit+0x110>)
    3eaa:	469a      	mov	sl, r3
    3eac:	6273      	str	r3, [r6, #36]	; 0x24
    3eae:	4b28      	ldr	r3, [pc, #160]	; (3f50 <__sinit+0x114>)
    3eb0:	6236      	str	r6, [r6, #32]
    3eb2:	4699      	mov	r9, r3
    3eb4:	62b3      	str	r3, [r6, #40]	; 0x28
    3eb6:	4b27      	ldr	r3, [pc, #156]	; (3f54 <__sinit+0x118>)
    3eb8:	6337      	str	r7, [r6, #48]	; 0x30
    3eba:	62f3      	str	r3, [r6, #44]	; 0x2c
    3ebc:	68ae      	ldr	r6, [r5, #8]
    3ebe:	4698      	mov	r8, r3
    3ec0:	2309      	movs	r3, #9
    3ec2:	81b3      	strh	r3, [r6, #12]
    3ec4:	1c30      	adds	r0, r6, #0
    3ec6:	2301      	movs	r3, #1
    3ec8:	81f3      	strh	r3, [r6, #14]
    3eca:	6034      	str	r4, [r6, #0]
    3ecc:	6074      	str	r4, [r6, #4]
    3ece:	60b4      	str	r4, [r6, #8]
    3ed0:	6674      	str	r4, [r6, #100]	; 0x64
    3ed2:	6134      	str	r4, [r6, #16]
    3ed4:	6174      	str	r4, [r6, #20]
    3ed6:	61b4      	str	r4, [r6, #24]
    3ed8:	2100      	movs	r1, #0
    3eda:	2208      	movs	r2, #8
    3edc:	305c      	adds	r0, #92	; 0x5c
    3ede:	469b      	mov	fp, r3
    3ee0:	f7fe fe8c 	bl	2bfc <memset>
    3ee4:	4653      	mov	r3, sl
    3ee6:	6273      	str	r3, [r6, #36]	; 0x24
    3ee8:	464b      	mov	r3, r9
    3eea:	62b3      	str	r3, [r6, #40]	; 0x28
    3eec:	4643      	mov	r3, r8
    3eee:	62f3      	str	r3, [r6, #44]	; 0x2c
    3ef0:	6236      	str	r6, [r6, #32]
    3ef2:	6337      	str	r7, [r6, #48]	; 0x30
    3ef4:	68ee      	ldr	r6, [r5, #12]
    3ef6:	2312      	movs	r3, #18
    3ef8:	81b3      	strh	r3, [r6, #12]
    3efa:	1c30      	adds	r0, r6, #0
    3efc:	2302      	movs	r3, #2
    3efe:	81f3      	strh	r3, [r6, #14]
    3f00:	6034      	str	r4, [r6, #0]
    3f02:	6074      	str	r4, [r6, #4]
    3f04:	60b4      	str	r4, [r6, #8]
    3f06:	6674      	str	r4, [r6, #100]	; 0x64
    3f08:	6134      	str	r4, [r6, #16]
    3f0a:	6174      	str	r4, [r6, #20]
    3f0c:	61b4      	str	r4, [r6, #24]
    3f0e:	305c      	adds	r0, #92	; 0x5c
    3f10:	2100      	movs	r1, #0
    3f12:	2208      	movs	r2, #8
    3f14:	f7fe fe72 	bl	2bfc <memset>
    3f18:	4653      	mov	r3, sl
    3f1a:	6273      	str	r3, [r6, #36]	; 0x24
    3f1c:	464b      	mov	r3, r9
    3f1e:	62b3      	str	r3, [r6, #40]	; 0x28
    3f20:	4643      	mov	r3, r8
    3f22:	62f3      	str	r3, [r6, #44]	; 0x2c
    3f24:	465b      	mov	r3, fp
    3f26:	6236      	str	r6, [r6, #32]
    3f28:	6337      	str	r7, [r6, #48]	; 0x30
    3f2a:	61ab      	str	r3, [r5, #24]
    3f2c:	b003      	add	sp, #12
    3f2e:	bc3c      	pop	{r2, r3, r4, r5}
    3f30:	4690      	mov	r8, r2
    3f32:	4699      	mov	r9, r3
    3f34:	46a2      	mov	sl, r4
    3f36:	46ab      	mov	fp, r5
    3f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f3a:	2301      	movs	r3, #1
    3f3c:	6183      	str	r3, [r0, #24]
    3f3e:	e794      	b.n	3e6a <__sinit+0x2e>
    3f40:	00003dc5 	.word	0x00003dc5
    3f44:	00004e58 	.word	0x00004e58
    3f48:	0000457d 	.word	0x0000457d
    3f4c:	0000460d 	.word	0x0000460d
    3f50:	000045a9 	.word	0x000045a9
    3f54:	000045e1 	.word	0x000045e1

00003f58 <__sfp>:
    3f58:	4b21      	ldr	r3, [pc, #132]	; (3fe0 <__sfp+0x88>)
    3f5a:	b570      	push	{r4, r5, r6, lr}
    3f5c:	681d      	ldr	r5, [r3, #0]
    3f5e:	1c06      	adds	r6, r0, #0
    3f60:	69a9      	ldr	r1, [r5, #24]
    3f62:	2900      	cmp	r1, #0
    3f64:	d02a      	beq.n	3fbc <__sfp+0x64>
    3f66:	35d8      	adds	r5, #216	; 0xd8
    3f68:	686b      	ldr	r3, [r5, #4]
    3f6a:	68ac      	ldr	r4, [r5, #8]
    3f6c:	3b01      	subs	r3, #1
    3f6e:	d503      	bpl.n	3f78 <__sfp+0x20>
    3f70:	e01f      	b.n	3fb2 <__sfp+0x5a>
    3f72:	3468      	adds	r4, #104	; 0x68
    3f74:	3b01      	subs	r3, #1
    3f76:	d31c      	bcc.n	3fb2 <__sfp+0x5a>
    3f78:	210c      	movs	r1, #12
    3f7a:	5e62      	ldrsh	r2, [r4, r1]
    3f7c:	2a00      	cmp	r2, #0
    3f7e:	d1f8      	bne.n	3f72 <__sfp+0x1a>
    3f80:	2301      	movs	r3, #1
    3f82:	425b      	negs	r3, r3
    3f84:	2500      	movs	r5, #0
    3f86:	81e3      	strh	r3, [r4, #14]
    3f88:	1c20      	adds	r0, r4, #0
    3f8a:	2301      	movs	r3, #1
    3f8c:	81a3      	strh	r3, [r4, #12]
    3f8e:	6665      	str	r5, [r4, #100]	; 0x64
    3f90:	6025      	str	r5, [r4, #0]
    3f92:	60a5      	str	r5, [r4, #8]
    3f94:	6065      	str	r5, [r4, #4]
    3f96:	6125      	str	r5, [r4, #16]
    3f98:	6165      	str	r5, [r4, #20]
    3f9a:	61a5      	str	r5, [r4, #24]
    3f9c:	305c      	adds	r0, #92	; 0x5c
    3f9e:	2100      	movs	r1, #0
    3fa0:	2208      	movs	r2, #8
    3fa2:	f7fe fe2b 	bl	2bfc <memset>
    3fa6:	6365      	str	r5, [r4, #52]	; 0x34
    3fa8:	63a5      	str	r5, [r4, #56]	; 0x38
    3faa:	64a5      	str	r5, [r4, #72]	; 0x48
    3fac:	64e5      	str	r5, [r4, #76]	; 0x4c
    3fae:	1c20      	adds	r0, r4, #0
    3fb0:	bd70      	pop	{r4, r5, r6, pc}
    3fb2:	682b      	ldr	r3, [r5, #0]
    3fb4:	2b00      	cmp	r3, #0
    3fb6:	d005      	beq.n	3fc4 <__sfp+0x6c>
    3fb8:	1c1d      	adds	r5, r3, #0
    3fba:	e7d5      	b.n	3f68 <__sfp+0x10>
    3fbc:	1c28      	adds	r0, r5, #0
    3fbe:	f7ff ff3d 	bl	3e3c <__sinit>
    3fc2:	e7d0      	b.n	3f66 <__sfp+0xe>
    3fc4:	1c30      	adds	r0, r6, #0
    3fc6:	2104      	movs	r1, #4
    3fc8:	f7ff ff18 	bl	3dfc <__sfmoreglue>
    3fcc:	6028      	str	r0, [r5, #0]
    3fce:	2800      	cmp	r0, #0
    3fd0:	d001      	beq.n	3fd6 <__sfp+0x7e>
    3fd2:	1c05      	adds	r5, r0, #0
    3fd4:	e7c8      	b.n	3f68 <__sfp+0x10>
    3fd6:	230c      	movs	r3, #12
    3fd8:	6033      	str	r3, [r6, #0]
    3fda:	2000      	movs	r0, #0
    3fdc:	e7e8      	b.n	3fb0 <__sfp+0x58>
    3fde:	46c0      	nop			; (mov r8, r8)
    3fe0:	00004e58 	.word	0x00004e58

00003fe4 <__sfp_lock_acquire>:
    3fe4:	4770      	bx	lr
    3fe6:	46c0      	nop			; (mov r8, r8)

00003fe8 <__sfp_lock_release>:
    3fe8:	4770      	bx	lr
    3fea:	46c0      	nop			; (mov r8, r8)

00003fec <__sinit_lock_acquire>:
    3fec:	4770      	bx	lr
    3fee:	46c0      	nop			; (mov r8, r8)

00003ff0 <__sinit_lock_release>:
    3ff0:	4770      	bx	lr
    3ff2:	46c0      	nop			; (mov r8, r8)

00003ff4 <__fp_lock_all>:
    3ff4:	b508      	push	{r3, lr}
    3ff6:	4b03      	ldr	r3, [pc, #12]	; (4004 <__fp_lock_all+0x10>)
    3ff8:	4903      	ldr	r1, [pc, #12]	; (4008 <__fp_lock_all+0x14>)
    3ffa:	6818      	ldr	r0, [r3, #0]
    3ffc:	f000 f9ba 	bl	4374 <_fwalk>
    4000:	bd08      	pop	{r3, pc}
    4002:	46c0      	nop			; (mov r8, r8)
    4004:	20000004 	.word	0x20000004
    4008:	00003dbd 	.word	0x00003dbd

0000400c <__fp_unlock_all>:
    400c:	b508      	push	{r3, lr}
    400e:	4b03      	ldr	r3, [pc, #12]	; (401c <__fp_unlock_all+0x10>)
    4010:	4903      	ldr	r1, [pc, #12]	; (4020 <__fp_unlock_all+0x14>)
    4012:	6818      	ldr	r0, [r3, #0]
    4014:	f000 f9ae 	bl	4374 <_fwalk>
    4018:	bd08      	pop	{r3, pc}
    401a:	46c0      	nop			; (mov r8, r8)
    401c:	20000004 	.word	0x20000004
    4020:	00003dc1 	.word	0x00003dc1

00004024 <_fputwc_r>:
    4024:	b5f0      	push	{r4, r5, r6, r7, lr}
    4026:	4657      	mov	r7, sl
    4028:	464e      	mov	r6, r9
    402a:	b4c0      	push	{r6, r7}
    402c:	1c14      	adds	r4, r2, #0
    402e:	2380      	movs	r3, #128	; 0x80
    4030:	8992      	ldrh	r2, [r2, #12]
    4032:	019b      	lsls	r3, r3, #6
    4034:	b083      	sub	sp, #12
    4036:	4682      	mov	sl, r0
    4038:	4689      	mov	r9, r1
    403a:	421a      	tst	r2, r3
    403c:	d104      	bne.n	4048 <_fputwc_r+0x24>
    403e:	431a      	orrs	r2, r3
    4040:	81a2      	strh	r2, [r4, #12]
    4042:	6e62      	ldr	r2, [r4, #100]	; 0x64
    4044:	4313      	orrs	r3, r2
    4046:	6663      	str	r3, [r4, #100]	; 0x64
    4048:	f000 fa02 	bl	4450 <__locale_mb_cur_max>
    404c:	2801      	cmp	r0, #1
    404e:	d03f      	beq.n	40d0 <_fputwc_r+0xac>
    4050:	ae01      	add	r6, sp, #4
    4052:	1c23      	adds	r3, r4, #0
    4054:	4650      	mov	r0, sl
    4056:	1c31      	adds	r1, r6, #0
    4058:	464a      	mov	r2, r9
    405a:	335c      	adds	r3, #92	; 0x5c
    405c:	f000 fadc 	bl	4618 <_wcrtomb_r>
    4060:	1c07      	adds	r7, r0, #0
    4062:	1c42      	adds	r2, r0, #1
    4064:	d01e      	beq.n	40a4 <_fputwc_r+0x80>
    4066:	2800      	cmp	r0, #0
    4068:	d03c      	beq.n	40e4 <_fputwc_r+0xc0>
    406a:	7831      	ldrb	r1, [r6, #0]
    406c:	2500      	movs	r5, #0
    406e:	e008      	b.n	4082 <_fputwc_r+0x5e>
    4070:	6822      	ldr	r2, [r4, #0]
    4072:	7011      	strb	r1, [r2, #0]
    4074:	6823      	ldr	r3, [r4, #0]
    4076:	3301      	adds	r3, #1
    4078:	6023      	str	r3, [r4, #0]
    407a:	3501      	adds	r5, #1
    407c:	42bd      	cmp	r5, r7
    407e:	d231      	bcs.n	40e4 <_fputwc_r+0xc0>
    4080:	5d71      	ldrb	r1, [r6, r5]
    4082:	68a3      	ldr	r3, [r4, #8]
    4084:	3b01      	subs	r3, #1
    4086:	60a3      	str	r3, [r4, #8]
    4088:	2b00      	cmp	r3, #0
    408a:	daf1      	bge.n	4070 <_fputwc_r+0x4c>
    408c:	69a2      	ldr	r2, [r4, #24]
    408e:	4293      	cmp	r3, r2
    4090:	db11      	blt.n	40b6 <_fputwc_r+0x92>
    4092:	6823      	ldr	r3, [r4, #0]
    4094:	7019      	strb	r1, [r3, #0]
    4096:	6823      	ldr	r3, [r4, #0]
    4098:	781a      	ldrb	r2, [r3, #0]
    409a:	2a0a      	cmp	r2, #10
    409c:	d1eb      	bne.n	4076 <_fputwc_r+0x52>
    409e:	4650      	mov	r0, sl
    40a0:	210a      	movs	r1, #10
    40a2:	e009      	b.n	40b8 <_fputwc_r+0x94>
    40a4:	89a2      	ldrh	r2, [r4, #12]
    40a6:	2340      	movs	r3, #64	; 0x40
    40a8:	4313      	orrs	r3, r2
    40aa:	81a3      	strh	r3, [r4, #12]
    40ac:	b003      	add	sp, #12
    40ae:	bc0c      	pop	{r2, r3}
    40b0:	4691      	mov	r9, r2
    40b2:	469a      	mov	sl, r3
    40b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40b6:	4650      	mov	r0, sl
    40b8:	1c22      	adds	r2, r4, #0
    40ba:	f7ff fc7d 	bl	39b8 <__swbuf_r>
    40be:	1c43      	adds	r3, r0, #1
    40c0:	425a      	negs	r2, r3
    40c2:	4153      	adcs	r3, r2
    40c4:	b2db      	uxtb	r3, r3
    40c6:	2b00      	cmp	r3, #0
    40c8:	d0d7      	beq.n	407a <_fputwc_r+0x56>
    40ca:	2001      	movs	r0, #1
    40cc:	4240      	negs	r0, r0
    40ce:	e7ed      	b.n	40ac <_fputwc_r+0x88>
    40d0:	464b      	mov	r3, r9
    40d2:	3b01      	subs	r3, #1
    40d4:	2bfe      	cmp	r3, #254	; 0xfe
    40d6:	d8bb      	bhi.n	4050 <_fputwc_r+0x2c>
    40d8:	464b      	mov	r3, r9
    40da:	b2d9      	uxtb	r1, r3
    40dc:	ae01      	add	r6, sp, #4
    40de:	7031      	strb	r1, [r6, #0]
    40e0:	2701      	movs	r7, #1
    40e2:	e7c3      	b.n	406c <_fputwc_r+0x48>
    40e4:	4648      	mov	r0, r9
    40e6:	e7e1      	b.n	40ac <_fputwc_r+0x88>

000040e8 <fputwc>:
    40e8:	4b12      	ldr	r3, [pc, #72]	; (4134 <fputwc+0x4c>)
    40ea:	b570      	push	{r4, r5, r6, lr}
    40ec:	681d      	ldr	r5, [r3, #0]
    40ee:	1c06      	adds	r6, r0, #0
    40f0:	1c0c      	adds	r4, r1, #0
    40f2:	2d00      	cmp	r5, #0
    40f4:	d002      	beq.n	40fc <fputwc+0x14>
    40f6:	69ab      	ldr	r3, [r5, #24]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d00e      	beq.n	411a <fputwc+0x32>
    40fc:	4b0e      	ldr	r3, [pc, #56]	; (4138 <fputwc+0x50>)
    40fe:	429c      	cmp	r4, r3
    4100:	d011      	beq.n	4126 <fputwc+0x3e>
    4102:	4b0e      	ldr	r3, [pc, #56]	; (413c <fputwc+0x54>)
    4104:	429c      	cmp	r4, r3
    4106:	d012      	beq.n	412e <fputwc+0x46>
    4108:	4b0d      	ldr	r3, [pc, #52]	; (4140 <fputwc+0x58>)
    410a:	429c      	cmp	r4, r3
    410c:	d00d      	beq.n	412a <fputwc+0x42>
    410e:	1c28      	adds	r0, r5, #0
    4110:	1c31      	adds	r1, r6, #0
    4112:	1c22      	adds	r2, r4, #0
    4114:	f7ff ff86 	bl	4024 <_fputwc_r>
    4118:	bd70      	pop	{r4, r5, r6, pc}
    411a:	1c28      	adds	r0, r5, #0
    411c:	f7ff fe8e 	bl	3e3c <__sinit>
    4120:	4b05      	ldr	r3, [pc, #20]	; (4138 <fputwc+0x50>)
    4122:	429c      	cmp	r4, r3
    4124:	d1ed      	bne.n	4102 <fputwc+0x1a>
    4126:	686c      	ldr	r4, [r5, #4]
    4128:	e7f1      	b.n	410e <fputwc+0x26>
    412a:	68ec      	ldr	r4, [r5, #12]
    412c:	e7ef      	b.n	410e <fputwc+0x26>
    412e:	68ac      	ldr	r4, [r5, #8]
    4130:	e7ed      	b.n	410e <fputwc+0x26>
    4132:	46c0      	nop			; (mov r8, r8)
    4134:	20000004 	.word	0x20000004
    4138:	00004edc 	.word	0x00004edc
    413c:	00004ebc 	.word	0x00004ebc
    4140:	00004e9c 	.word	0x00004e9c

00004144 <_malloc_trim_r>:
    4144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4146:	1c0f      	adds	r7, r1, #0
    4148:	1c04      	adds	r4, r0, #0
    414a:	f7fe fdb5 	bl	2cb8 <__malloc_lock>
    414e:	4d20      	ldr	r5, [pc, #128]	; (41d0 <_malloc_trim_r+0x8c>)
    4150:	4a20      	ldr	r2, [pc, #128]	; (41d4 <_malloc_trim_r+0x90>)
    4152:	68ab      	ldr	r3, [r5, #8]
    4154:	685e      	ldr	r6, [r3, #4]
    4156:	2303      	movs	r3, #3
    4158:	439e      	bics	r6, r3
    415a:	1bf7      	subs	r7, r6, r7
    415c:	18bf      	adds	r7, r7, r2
    415e:	0b3f      	lsrs	r7, r7, #12
    4160:	4b1d      	ldr	r3, [pc, #116]	; (41d8 <_malloc_trim_r+0x94>)
    4162:	3f01      	subs	r7, #1
    4164:	033f      	lsls	r7, r7, #12
    4166:	429f      	cmp	r7, r3
    4168:	dd07      	ble.n	417a <_malloc_trim_r+0x36>
    416a:	1c20      	adds	r0, r4, #0
    416c:	2100      	movs	r1, #0
    416e:	f7fe ff8b 	bl	3088 <_sbrk_r>
    4172:	68aa      	ldr	r2, [r5, #8]
    4174:	1993      	adds	r3, r2, r6
    4176:	4298      	cmp	r0, r3
    4178:	d004      	beq.n	4184 <_malloc_trim_r+0x40>
    417a:	1c20      	adds	r0, r4, #0
    417c:	f7fe fd9e 	bl	2cbc <__malloc_unlock>
    4180:	2000      	movs	r0, #0
    4182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4184:	4279      	negs	r1, r7
    4186:	1c20      	adds	r0, r4, #0
    4188:	f7fe ff7e 	bl	3088 <_sbrk_r>
    418c:	3001      	adds	r0, #1
    418e:	d00d      	beq.n	41ac <_malloc_trim_r+0x68>
    4190:	68ab      	ldr	r3, [r5, #8]
    4192:	1bf6      	subs	r6, r6, r7
    4194:	2201      	movs	r2, #1
    4196:	4316      	orrs	r6, r2
    4198:	605e      	str	r6, [r3, #4]
    419a:	4b10      	ldr	r3, [pc, #64]	; (41dc <_malloc_trim_r+0x98>)
    419c:	1c20      	adds	r0, r4, #0
    419e:	681a      	ldr	r2, [r3, #0]
    41a0:	1bd7      	subs	r7, r2, r7
    41a2:	601f      	str	r7, [r3, #0]
    41a4:	f7fe fd8a 	bl	2cbc <__malloc_unlock>
    41a8:	2001      	movs	r0, #1
    41aa:	e7ea      	b.n	4182 <_malloc_trim_r+0x3e>
    41ac:	1c20      	adds	r0, r4, #0
    41ae:	2100      	movs	r1, #0
    41b0:	f7fe ff6a 	bl	3088 <_sbrk_r>
    41b4:	68ab      	ldr	r3, [r5, #8]
    41b6:	1ac2      	subs	r2, r0, r3
    41b8:	2a0f      	cmp	r2, #15
    41ba:	ddde      	ble.n	417a <_malloc_trim_r+0x36>
    41bc:	4908      	ldr	r1, [pc, #32]	; (41e0 <_malloc_trim_r+0x9c>)
    41be:	6809      	ldr	r1, [r1, #0]
    41c0:	1a40      	subs	r0, r0, r1
    41c2:	4906      	ldr	r1, [pc, #24]	; (41dc <_malloc_trim_r+0x98>)
    41c4:	6008      	str	r0, [r1, #0]
    41c6:	2101      	movs	r1, #1
    41c8:	430a      	orrs	r2, r1
    41ca:	605a      	str	r2, [r3, #4]
    41cc:	e7d5      	b.n	417a <_malloc_trim_r+0x36>
    41ce:	46c0      	nop			; (mov r8, r8)
    41d0:	200000f8 	.word	0x200000f8
    41d4:	00000fef 	.word	0x00000fef
    41d8:	00000fff 	.word	0x00000fff
    41dc:	200007ec 	.word	0x200007ec
    41e0:	20000500 	.word	0x20000500

000041e4 <_free_r>:
    41e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    41e6:	4647      	mov	r7, r8
    41e8:	b480      	push	{r7}
    41ea:	1c05      	adds	r5, r0, #0
    41ec:	1e0c      	subs	r4, r1, #0
    41ee:	d055      	beq.n	429c <_free_r+0xb8>
    41f0:	f7fe fd62 	bl	2cb8 <__malloc_lock>
    41f4:	1c21      	adds	r1, r4, #0
    41f6:	3908      	subs	r1, #8
    41f8:	6848      	ldr	r0, [r1, #4]
    41fa:	2701      	movs	r7, #1
    41fc:	1c03      	adds	r3, r0, #0
    41fe:	43bb      	bics	r3, r7
    4200:	18ca      	adds	r2, r1, r3
    4202:	6854      	ldr	r4, [r2, #4]
    4204:	4680      	mov	r8, r0
    4206:	2003      	movs	r0, #3
    4208:	4384      	bics	r4, r0
    420a:	1c20      	adds	r0, r4, #0
    420c:	4c53      	ldr	r4, [pc, #332]	; (435c <_free_r+0x178>)
    420e:	68a6      	ldr	r6, [r4, #8]
    4210:	4296      	cmp	r6, r2
    4212:	d060      	beq.n	42d6 <_free_r+0xf2>
    4214:	2600      	movs	r6, #0
    4216:	46b4      	mov	ip, r6
    4218:	4646      	mov	r6, r8
    421a:	6050      	str	r0, [r2, #4]
    421c:	4237      	tst	r7, r6
    421e:	d10a      	bne.n	4236 <_free_r+0x52>
    4220:	680e      	ldr	r6, [r1, #0]
    4222:	1c27      	adds	r7, r4, #0
    4224:	1b89      	subs	r1, r1, r6
    4226:	199b      	adds	r3, r3, r6
    4228:	688e      	ldr	r6, [r1, #8]
    422a:	3708      	adds	r7, #8
    422c:	42be      	cmp	r6, r7
    422e:	d06b      	beq.n	4308 <_free_r+0x124>
    4230:	68cf      	ldr	r7, [r1, #12]
    4232:	60f7      	str	r7, [r6, #12]
    4234:	60be      	str	r6, [r7, #8]
    4236:	1816      	adds	r6, r2, r0
    4238:	6876      	ldr	r6, [r6, #4]
    423a:	2701      	movs	r7, #1
    423c:	423e      	tst	r6, r7
    423e:	d107      	bne.n	4250 <_free_r+0x6c>
    4240:	181b      	adds	r3, r3, r0
    4242:	4660      	mov	r0, ip
    4244:	2800      	cmp	r0, #0
    4246:	d02c      	beq.n	42a2 <_free_r+0xbe>
    4248:	6890      	ldr	r0, [r2, #8]
    424a:	68d2      	ldr	r2, [r2, #12]
    424c:	60c2      	str	r2, [r0, #12]
    424e:	6090      	str	r0, [r2, #8]
    4250:	2201      	movs	r2, #1
    4252:	1c18      	adds	r0, r3, #0
    4254:	4310      	orrs	r0, r2
    4256:	4666      	mov	r6, ip
    4258:	6048      	str	r0, [r1, #4]
    425a:	50cb      	str	r3, [r1, r3]
    425c:	2e00      	cmp	r6, #0
    425e:	d11a      	bne.n	4296 <_free_r+0xb2>
    4260:	483f      	ldr	r0, [pc, #252]	; (4360 <_free_r+0x17c>)
    4262:	4283      	cmp	r3, r0
    4264:	d929      	bls.n	42ba <_free_r+0xd6>
    4266:	0a5a      	lsrs	r2, r3, #9
    4268:	2a04      	cmp	r2, #4
    426a:	d850      	bhi.n	430e <_free_r+0x12a>
    426c:	099e      	lsrs	r6, r3, #6
    426e:	3638      	adds	r6, #56	; 0x38
    4270:	0070      	lsls	r0, r6, #1
    4272:	0080      	lsls	r0, r0, #2
    4274:	1820      	adds	r0, r4, r0
    4276:	6882      	ldr	r2, [r0, #8]
    4278:	4282      	cmp	r2, r0
    427a:	d04e      	beq.n	431a <_free_r+0x136>
    427c:	2603      	movs	r6, #3
    427e:	6854      	ldr	r4, [r2, #4]
    4280:	43b4      	bics	r4, r6
    4282:	42a3      	cmp	r3, r4
    4284:	d202      	bcs.n	428c <_free_r+0xa8>
    4286:	6892      	ldr	r2, [r2, #8]
    4288:	4290      	cmp	r0, r2
    428a:	d1f8      	bne.n	427e <_free_r+0x9a>
    428c:	68d3      	ldr	r3, [r2, #12]
    428e:	60cb      	str	r3, [r1, #12]
    4290:	608a      	str	r2, [r1, #8]
    4292:	6099      	str	r1, [r3, #8]
    4294:	60d1      	str	r1, [r2, #12]
    4296:	1c28      	adds	r0, r5, #0
    4298:	f7fe fd10 	bl	2cbc <__malloc_unlock>
    429c:	bc04      	pop	{r2}
    429e:	4690      	mov	r8, r2
    42a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42a2:	6890      	ldr	r0, [r2, #8]
    42a4:	4e2f      	ldr	r6, [pc, #188]	; (4364 <_free_r+0x180>)
    42a6:	42b0      	cmp	r0, r6
    42a8:	d1cf      	bne.n	424a <_free_r+0x66>
    42aa:	431f      	orrs	r7, r3
    42ac:	60c1      	str	r1, [r0, #12]
    42ae:	6081      	str	r1, [r0, #8]
    42b0:	60c8      	str	r0, [r1, #12]
    42b2:	6088      	str	r0, [r1, #8]
    42b4:	604f      	str	r7, [r1, #4]
    42b6:	50cb      	str	r3, [r1, r3]
    42b8:	e7ed      	b.n	4296 <_free_r+0xb2>
    42ba:	08db      	lsrs	r3, r3, #3
    42bc:	1098      	asrs	r0, r3, #2
    42be:	4082      	lsls	r2, r0
    42c0:	6860      	ldr	r0, [r4, #4]
    42c2:	00db      	lsls	r3, r3, #3
    42c4:	4302      	orrs	r2, r0
    42c6:	6062      	str	r2, [r4, #4]
    42c8:	18e4      	adds	r4, r4, r3
    42ca:	68a3      	ldr	r3, [r4, #8]
    42cc:	60cc      	str	r4, [r1, #12]
    42ce:	608b      	str	r3, [r1, #8]
    42d0:	60a1      	str	r1, [r4, #8]
    42d2:	60d9      	str	r1, [r3, #12]
    42d4:	e7df      	b.n	4296 <_free_r+0xb2>
    42d6:	18c3      	adds	r3, r0, r3
    42d8:	4640      	mov	r0, r8
    42da:	4207      	tst	r7, r0
    42dc:	d106      	bne.n	42ec <_free_r+0x108>
    42de:	680a      	ldr	r2, [r1, #0]
    42e0:	1a89      	subs	r1, r1, r2
    42e2:	6888      	ldr	r0, [r1, #8]
    42e4:	189b      	adds	r3, r3, r2
    42e6:	68ca      	ldr	r2, [r1, #12]
    42e8:	60c2      	str	r2, [r0, #12]
    42ea:	6090      	str	r0, [r2, #8]
    42ec:	2201      	movs	r2, #1
    42ee:	431a      	orrs	r2, r3
    42f0:	604a      	str	r2, [r1, #4]
    42f2:	4a1d      	ldr	r2, [pc, #116]	; (4368 <_free_r+0x184>)
    42f4:	60a1      	str	r1, [r4, #8]
    42f6:	6812      	ldr	r2, [r2, #0]
    42f8:	4293      	cmp	r3, r2
    42fa:	d3cc      	bcc.n	4296 <_free_r+0xb2>
    42fc:	4b1b      	ldr	r3, [pc, #108]	; (436c <_free_r+0x188>)
    42fe:	1c28      	adds	r0, r5, #0
    4300:	6819      	ldr	r1, [r3, #0]
    4302:	f7ff ff1f 	bl	4144 <_malloc_trim_r>
    4306:	e7c6      	b.n	4296 <_free_r+0xb2>
    4308:	2601      	movs	r6, #1
    430a:	46b4      	mov	ip, r6
    430c:	e793      	b.n	4236 <_free_r+0x52>
    430e:	2a14      	cmp	r2, #20
    4310:	d80c      	bhi.n	432c <_free_r+0x148>
    4312:	1c16      	adds	r6, r2, #0
    4314:	365b      	adds	r6, #91	; 0x5b
    4316:	0070      	lsls	r0, r6, #1
    4318:	e7ab      	b.n	4272 <_free_r+0x8e>
    431a:	10b6      	asrs	r6, r6, #2
    431c:	2301      	movs	r3, #1
    431e:	40b3      	lsls	r3, r6
    4320:	1c1e      	adds	r6, r3, #0
    4322:	6863      	ldr	r3, [r4, #4]
    4324:	431e      	orrs	r6, r3
    4326:	6066      	str	r6, [r4, #4]
    4328:	1c13      	adds	r3, r2, #0
    432a:	e7b0      	b.n	428e <_free_r+0xaa>
    432c:	2a54      	cmp	r2, #84	; 0x54
    432e:	d803      	bhi.n	4338 <_free_r+0x154>
    4330:	0b1e      	lsrs	r6, r3, #12
    4332:	366e      	adds	r6, #110	; 0x6e
    4334:	0070      	lsls	r0, r6, #1
    4336:	e79c      	b.n	4272 <_free_r+0x8e>
    4338:	20aa      	movs	r0, #170	; 0xaa
    433a:	0040      	lsls	r0, r0, #1
    433c:	4282      	cmp	r2, r0
    433e:	d803      	bhi.n	4348 <_free_r+0x164>
    4340:	0bde      	lsrs	r6, r3, #15
    4342:	3677      	adds	r6, #119	; 0x77
    4344:	0070      	lsls	r0, r6, #1
    4346:	e794      	b.n	4272 <_free_r+0x8e>
    4348:	4809      	ldr	r0, [pc, #36]	; (4370 <_free_r+0x18c>)
    434a:	4282      	cmp	r2, r0
    434c:	d803      	bhi.n	4356 <_free_r+0x172>
    434e:	0c9e      	lsrs	r6, r3, #18
    4350:	367c      	adds	r6, #124	; 0x7c
    4352:	0070      	lsls	r0, r6, #1
    4354:	e78d      	b.n	4272 <_free_r+0x8e>
    4356:	20fc      	movs	r0, #252	; 0xfc
    4358:	267e      	movs	r6, #126	; 0x7e
    435a:	e78a      	b.n	4272 <_free_r+0x8e>
    435c:	200000f8 	.word	0x200000f8
    4360:	000001ff 	.word	0x000001ff
    4364:	20000100 	.word	0x20000100
    4368:	20000504 	.word	0x20000504
    436c:	200007e8 	.word	0x200007e8
    4370:	00000554 	.word	0x00000554

00004374 <_fwalk>:
    4374:	b5f0      	push	{r4, r5, r6, r7, lr}
    4376:	4647      	mov	r7, r8
    4378:	b480      	push	{r7}
    437a:	1c07      	adds	r7, r0, #0
    437c:	37d8      	adds	r7, #216	; 0xd8
    437e:	4688      	mov	r8, r1
    4380:	2600      	movs	r6, #0
    4382:	2f00      	cmp	r7, #0
    4384:	d013      	beq.n	43ae <_fwalk+0x3a>
    4386:	687d      	ldr	r5, [r7, #4]
    4388:	68bc      	ldr	r4, [r7, #8]
    438a:	3d01      	subs	r5, #1
    438c:	d40c      	bmi.n	43a8 <_fwalk+0x34>
    438e:	89a3      	ldrh	r3, [r4, #12]
    4390:	2b01      	cmp	r3, #1
    4392:	d906      	bls.n	43a2 <_fwalk+0x2e>
    4394:	220e      	movs	r2, #14
    4396:	5ea3      	ldrsh	r3, [r4, r2]
    4398:	3301      	adds	r3, #1
    439a:	d002      	beq.n	43a2 <_fwalk+0x2e>
    439c:	1c20      	adds	r0, r4, #0
    439e:	47c0      	blx	r8
    43a0:	4306      	orrs	r6, r0
    43a2:	3468      	adds	r4, #104	; 0x68
    43a4:	3d01      	subs	r5, #1
    43a6:	d2f2      	bcs.n	438e <_fwalk+0x1a>
    43a8:	683f      	ldr	r7, [r7, #0]
    43aa:	2f00      	cmp	r7, #0
    43ac:	d1eb      	bne.n	4386 <_fwalk+0x12>
    43ae:	1c30      	adds	r0, r6, #0
    43b0:	bc04      	pop	{r2}
    43b2:	4690      	mov	r8, r2
    43b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43b6:	46c0      	nop			; (mov r8, r8)

000043b8 <_fwalk_reent>:
    43b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    43ba:	464f      	mov	r7, r9
    43bc:	4646      	mov	r6, r8
    43be:	b4c0      	push	{r6, r7}
    43c0:	1c06      	adds	r6, r0, #0
    43c2:	36d8      	adds	r6, #216	; 0xd8
    43c4:	4680      	mov	r8, r0
    43c6:	4689      	mov	r9, r1
    43c8:	2700      	movs	r7, #0
    43ca:	2e00      	cmp	r6, #0
    43cc:	d014      	beq.n	43f8 <_fwalk_reent+0x40>
    43ce:	6875      	ldr	r5, [r6, #4]
    43d0:	68b4      	ldr	r4, [r6, #8]
    43d2:	3d01      	subs	r5, #1
    43d4:	d40d      	bmi.n	43f2 <_fwalk_reent+0x3a>
    43d6:	89a3      	ldrh	r3, [r4, #12]
    43d8:	2b01      	cmp	r3, #1
    43da:	d907      	bls.n	43ec <_fwalk_reent+0x34>
    43dc:	220e      	movs	r2, #14
    43de:	5ea3      	ldrsh	r3, [r4, r2]
    43e0:	3301      	adds	r3, #1
    43e2:	d003      	beq.n	43ec <_fwalk_reent+0x34>
    43e4:	4640      	mov	r0, r8
    43e6:	1c21      	adds	r1, r4, #0
    43e8:	47c8      	blx	r9
    43ea:	4307      	orrs	r7, r0
    43ec:	3468      	adds	r4, #104	; 0x68
    43ee:	3d01      	subs	r5, #1
    43f0:	d2f1      	bcs.n	43d6 <_fwalk_reent+0x1e>
    43f2:	6836      	ldr	r6, [r6, #0]
    43f4:	2e00      	cmp	r6, #0
    43f6:	d1ea      	bne.n	43ce <_fwalk_reent+0x16>
    43f8:	1c38      	adds	r0, r7, #0
    43fa:	bc0c      	pop	{r2, r3}
    43fc:	4690      	mov	r8, r2
    43fe:	4699      	mov	r9, r3
    4400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4402:	46c0      	nop			; (mov r8, r8)

00004404 <_setlocale_r>:
    4404:	b538      	push	{r3, r4, r5, lr}
    4406:	1e14      	subs	r4, r2, #0
    4408:	d005      	beq.n	4416 <_setlocale_r+0x12>
    440a:	1c10      	adds	r0, r2, #0
    440c:	490b      	ldr	r1, [pc, #44]	; (443c <_setlocale_r+0x38>)
    440e:	f7fe ff15 	bl	323c <strcmp>
    4412:	2800      	cmp	r0, #0
    4414:	d102      	bne.n	441c <_setlocale_r+0x18>
    4416:	4d0a      	ldr	r5, [pc, #40]	; (4440 <_setlocale_r+0x3c>)
    4418:	1c28      	adds	r0, r5, #0
    441a:	bd38      	pop	{r3, r4, r5, pc}
    441c:	4d08      	ldr	r5, [pc, #32]	; (4440 <_setlocale_r+0x3c>)
    441e:	1c20      	adds	r0, r4, #0
    4420:	1c29      	adds	r1, r5, #0
    4422:	f7fe ff0b 	bl	323c <strcmp>
    4426:	2800      	cmp	r0, #0
    4428:	d0f6      	beq.n	4418 <_setlocale_r+0x14>
    442a:	1c20      	adds	r0, r4, #0
    442c:	4905      	ldr	r1, [pc, #20]	; (4444 <_setlocale_r+0x40>)
    442e:	f7fe ff05 	bl	323c <strcmp>
    4432:	4243      	negs	r3, r0
    4434:	4158      	adcs	r0, r3
    4436:	4240      	negs	r0, r0
    4438:	4028      	ands	r0, r5
    443a:	e7ee      	b.n	441a <_setlocale_r+0x16>
    443c:	00004efc 	.word	0x00004efc
    4440:	00004e5c 	.word	0x00004e5c
    4444:	00004d10 	.word	0x00004d10

00004448 <__locale_charset>:
    4448:	4800      	ldr	r0, [pc, #0]	; (444c <__locale_charset+0x4>)
    444a:	4770      	bx	lr
    444c:	20000508 	.word	0x20000508

00004450 <__locale_mb_cur_max>:
    4450:	4b01      	ldr	r3, [pc, #4]	; (4458 <__locale_mb_cur_max+0x8>)
    4452:	6a18      	ldr	r0, [r3, #32]
    4454:	4770      	bx	lr
    4456:	46c0      	nop			; (mov r8, r8)
    4458:	20000508 	.word	0x20000508

0000445c <__locale_msgcharset>:
    445c:	4801      	ldr	r0, [pc, #4]	; (4464 <__locale_msgcharset+0x8>)
    445e:	3024      	adds	r0, #36	; 0x24
    4460:	4770      	bx	lr
    4462:	46c0      	nop			; (mov r8, r8)
    4464:	20000508 	.word	0x20000508

00004468 <__locale_cjk_lang>:
    4468:	2000      	movs	r0, #0
    446a:	4770      	bx	lr

0000446c <_localeconv_r>:
    446c:	4801      	ldr	r0, [pc, #4]	; (4474 <_localeconv_r+0x8>)
    446e:	3044      	adds	r0, #68	; 0x44
    4470:	4770      	bx	lr
    4472:	46c0      	nop			; (mov r8, r8)
    4474:	20000508 	.word	0x20000508

00004478 <setlocale>:
    4478:	b508      	push	{r3, lr}
    447a:	1c0a      	adds	r2, r1, #0
    447c:	4903      	ldr	r1, [pc, #12]	; (448c <setlocale+0x14>)
    447e:	1c03      	adds	r3, r0, #0
    4480:	6808      	ldr	r0, [r1, #0]
    4482:	1c19      	adds	r1, r3, #0
    4484:	f7ff ffbe 	bl	4404 <_setlocale_r>
    4488:	bd08      	pop	{r3, pc}
    448a:	46c0      	nop			; (mov r8, r8)
    448c:	20000004 	.word	0x20000004

00004490 <localeconv>:
    4490:	4801      	ldr	r0, [pc, #4]	; (4498 <localeconv+0x8>)
    4492:	3044      	adds	r0, #68	; 0x44
    4494:	4770      	bx	lr
    4496:	46c0      	nop			; (mov r8, r8)
    4498:	20000508 	.word	0x20000508

0000449c <__smakebuf_r>:
    449c:	b5f0      	push	{r4, r5, r6, r7, lr}
    449e:	898b      	ldrh	r3, [r1, #12]
    44a0:	b091      	sub	sp, #68	; 0x44
    44a2:	b29a      	uxth	r2, r3
    44a4:	1c05      	adds	r5, r0, #0
    44a6:	1c0c      	adds	r4, r1, #0
    44a8:	0790      	lsls	r0, r2, #30
    44aa:	d440      	bmi.n	452e <__smakebuf_r+0x92>
    44ac:	200e      	movs	r0, #14
    44ae:	5e09      	ldrsh	r1, [r1, r0]
    44b0:	2900      	cmp	r1, #0
    44b2:	db1b      	blt.n	44ec <__smakebuf_r+0x50>
    44b4:	1c28      	adds	r0, r5, #0
    44b6:	aa01      	add	r2, sp, #4
    44b8:	f000 f942 	bl	4740 <_fstat_r>
    44bc:	2800      	cmp	r0, #0
    44be:	db13      	blt.n	44e8 <__smakebuf_r+0x4c>
    44c0:	9a02      	ldr	r2, [sp, #8]
    44c2:	23f0      	movs	r3, #240	; 0xf0
    44c4:	021b      	lsls	r3, r3, #8
    44c6:	4013      	ands	r3, r2
    44c8:	4a29      	ldr	r2, [pc, #164]	; (4570 <__smakebuf_r+0xd4>)
    44ca:	189f      	adds	r7, r3, r2
    44cc:	427a      	negs	r2, r7
    44ce:	4157      	adcs	r7, r2
    44d0:	2280      	movs	r2, #128	; 0x80
    44d2:	0212      	lsls	r2, r2, #8
    44d4:	4293      	cmp	r3, r2
    44d6:	d034      	beq.n	4542 <__smakebuf_r+0xa6>
    44d8:	89a2      	ldrh	r2, [r4, #12]
    44da:	2380      	movs	r3, #128	; 0x80
    44dc:	011b      	lsls	r3, r3, #4
    44de:	4313      	orrs	r3, r2
    44e0:	2680      	movs	r6, #128	; 0x80
    44e2:	81a3      	strh	r3, [r4, #12]
    44e4:	00f6      	lsls	r6, r6, #3
    44e6:	e009      	b.n	44fc <__smakebuf_r+0x60>
    44e8:	89a3      	ldrh	r3, [r4, #12]
    44ea:	b29a      	uxth	r2, r3
    44ec:	2640      	movs	r6, #64	; 0x40
    44ee:	0611      	lsls	r1, r2, #24
    44f0:	d524      	bpl.n	453c <__smakebuf_r+0xa0>
    44f2:	2280      	movs	r2, #128	; 0x80
    44f4:	0112      	lsls	r2, r2, #4
    44f6:	4313      	orrs	r3, r2
    44f8:	81a3      	strh	r3, [r4, #12]
    44fa:	2700      	movs	r7, #0
    44fc:	1c28      	adds	r0, r5, #0
    44fe:	1c31      	adds	r1, r6, #0
    4500:	f7fe f822 	bl	2548 <_malloc_r>
    4504:	2800      	cmp	r0, #0
    4506:	d00c      	beq.n	4522 <__smakebuf_r+0x86>
    4508:	4b1a      	ldr	r3, [pc, #104]	; (4574 <__smakebuf_r+0xd8>)
    450a:	62ab      	str	r3, [r5, #40]	; 0x28
    450c:	89a2      	ldrh	r2, [r4, #12]
    450e:	2380      	movs	r3, #128	; 0x80
    4510:	4313      	orrs	r3, r2
    4512:	81a3      	strh	r3, [r4, #12]
    4514:	6020      	str	r0, [r4, #0]
    4516:	6120      	str	r0, [r4, #16]
    4518:	6166      	str	r6, [r4, #20]
    451a:	2f00      	cmp	r7, #0
    451c:	d11c      	bne.n	4558 <__smakebuf_r+0xbc>
    451e:	b011      	add	sp, #68	; 0x44
    4520:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4522:	89a3      	ldrh	r3, [r4, #12]
    4524:	0599      	lsls	r1, r3, #22
    4526:	d4fa      	bmi.n	451e <__smakebuf_r+0x82>
    4528:	2202      	movs	r2, #2
    452a:	4313      	orrs	r3, r2
    452c:	81a3      	strh	r3, [r4, #12]
    452e:	1c23      	adds	r3, r4, #0
    4530:	3347      	adds	r3, #71	; 0x47
    4532:	6023      	str	r3, [r4, #0]
    4534:	6123      	str	r3, [r4, #16]
    4536:	2301      	movs	r3, #1
    4538:	6163      	str	r3, [r4, #20]
    453a:	e7f0      	b.n	451e <__smakebuf_r+0x82>
    453c:	2680      	movs	r6, #128	; 0x80
    453e:	00f6      	lsls	r6, r6, #3
    4540:	e7d7      	b.n	44f2 <__smakebuf_r+0x56>
    4542:	4b0d      	ldr	r3, [pc, #52]	; (4578 <__smakebuf_r+0xdc>)
    4544:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    4546:	4298      	cmp	r0, r3
    4548:	d1c6      	bne.n	44d8 <__smakebuf_r+0x3c>
    454a:	89a3      	ldrh	r3, [r4, #12]
    454c:	2680      	movs	r6, #128	; 0x80
    454e:	00f6      	lsls	r6, r6, #3
    4550:	4333      	orrs	r3, r6
    4552:	81a3      	strh	r3, [r4, #12]
    4554:	6526      	str	r6, [r4, #80]	; 0x50
    4556:	e7d1      	b.n	44fc <__smakebuf_r+0x60>
    4558:	220e      	movs	r2, #14
    455a:	5ea1      	ldrsh	r1, [r4, r2]
    455c:	1c28      	adds	r0, r5, #0
    455e:	f000 f903 	bl	4768 <_isatty_r>
    4562:	2800      	cmp	r0, #0
    4564:	d0db      	beq.n	451e <__smakebuf_r+0x82>
    4566:	89a2      	ldrh	r2, [r4, #12]
    4568:	2301      	movs	r3, #1
    456a:	4313      	orrs	r3, r2
    456c:	81a3      	strh	r3, [r4, #12]
    456e:	e7d6      	b.n	451e <__smakebuf_r+0x82>
    4570:	ffffe000 	.word	0xffffe000
    4574:	00003dc5 	.word	0x00003dc5
    4578:	000045e1 	.word	0x000045e1

0000457c <__sread>:
    457c:	b538      	push	{r3, r4, r5, lr}
    457e:	1c0c      	adds	r4, r1, #0
    4580:	250e      	movs	r5, #14
    4582:	5f49      	ldrsh	r1, [r1, r5]
    4584:	f000 f916 	bl	47b4 <_read_r>
    4588:	2800      	cmp	r0, #0
    458a:	db03      	blt.n	4594 <__sread+0x18>
    458c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    458e:	1813      	adds	r3, r2, r0
    4590:	6563      	str	r3, [r4, #84]	; 0x54
    4592:	bd38      	pop	{r3, r4, r5, pc}
    4594:	89a2      	ldrh	r2, [r4, #12]
    4596:	4b02      	ldr	r3, [pc, #8]	; (45a0 <__sread+0x24>)
    4598:	4013      	ands	r3, r2
    459a:	81a3      	strh	r3, [r4, #12]
    459c:	e7f9      	b.n	4592 <__sread+0x16>
    459e:	46c0      	nop			; (mov r8, r8)
    45a0:	ffffefff 	.word	0xffffefff

000045a4 <__seofread>:
    45a4:	2000      	movs	r0, #0
    45a6:	4770      	bx	lr

000045a8 <__swrite>:
    45a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45aa:	1c0c      	adds	r4, r1, #0
    45ac:	8989      	ldrh	r1, [r1, #12]
    45ae:	1c05      	adds	r5, r0, #0
    45b0:	1c17      	adds	r7, r2, #0
    45b2:	1c1e      	adds	r6, r3, #0
    45b4:	05cb      	lsls	r3, r1, #23
    45b6:	d506      	bpl.n	45c6 <__swrite+0x1e>
    45b8:	230e      	movs	r3, #14
    45ba:	5ee1      	ldrsh	r1, [r4, r3]
    45bc:	2200      	movs	r2, #0
    45be:	2302      	movs	r3, #2
    45c0:	f000 f8e4 	bl	478c <_lseek_r>
    45c4:	89a1      	ldrh	r1, [r4, #12]
    45c6:	4b05      	ldr	r3, [pc, #20]	; (45dc <__swrite+0x34>)
    45c8:	1c28      	adds	r0, r5, #0
    45ca:	4019      	ands	r1, r3
    45cc:	81a1      	strh	r1, [r4, #12]
    45ce:	1c3a      	adds	r2, r7, #0
    45d0:	230e      	movs	r3, #14
    45d2:	5ee1      	ldrsh	r1, [r4, r3]
    45d4:	1c33      	adds	r3, r6, #0
    45d6:	f7ff fa6f 	bl	3ab8 <_write_r>
    45da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    45dc:	ffffefff 	.word	0xffffefff

000045e0 <__sseek>:
    45e0:	b538      	push	{r3, r4, r5, lr}
    45e2:	1c0c      	adds	r4, r1, #0
    45e4:	250e      	movs	r5, #14
    45e6:	5f49      	ldrsh	r1, [r1, r5]
    45e8:	f000 f8d0 	bl	478c <_lseek_r>
    45ec:	89a2      	ldrh	r2, [r4, #12]
    45ee:	1c43      	adds	r3, r0, #1
    45f0:	d005      	beq.n	45fe <__sseek+0x1e>
    45f2:	2380      	movs	r3, #128	; 0x80
    45f4:	015b      	lsls	r3, r3, #5
    45f6:	4313      	orrs	r3, r2
    45f8:	81a3      	strh	r3, [r4, #12]
    45fa:	6560      	str	r0, [r4, #84]	; 0x54
    45fc:	bd38      	pop	{r3, r4, r5, pc}
    45fe:	4b02      	ldr	r3, [pc, #8]	; (4608 <__sseek+0x28>)
    4600:	4013      	ands	r3, r2
    4602:	81a3      	strh	r3, [r4, #12]
    4604:	e7fa      	b.n	45fc <__sseek+0x1c>
    4606:	46c0      	nop			; (mov r8, r8)
    4608:	ffffefff 	.word	0xffffefff

0000460c <__sclose>:
    460c:	b508      	push	{r3, lr}
    460e:	230e      	movs	r3, #14
    4610:	5ec9      	ldrsh	r1, [r1, r3]
    4612:	f000 f883 	bl	471c <_close_r>
    4616:	bd08      	pop	{r3, pc}

00004618 <_wcrtomb_r>:
    4618:	b5f0      	push	{r4, r5, r6, r7, lr}
    461a:	4647      	mov	r7, r8
    461c:	b480      	push	{r7}
    461e:	1c1e      	adds	r6, r3, #0
    4620:	b086      	sub	sp, #24
    4622:	1c05      	adds	r5, r0, #0
    4624:	1c0c      	adds	r4, r1, #0
    4626:	1c17      	adds	r7, r2, #0
    4628:	4b10      	ldr	r3, [pc, #64]	; (466c <_wcrtomb_r+0x54>)
    462a:	2900      	cmp	r1, #0
    462c:	d013      	beq.n	4656 <_wcrtomb_r+0x3e>
    462e:	681a      	ldr	r2, [r3, #0]
    4630:	4690      	mov	r8, r2
    4632:	f7ff ff09 	bl	4448 <__locale_charset>
    4636:	9600      	str	r6, [sp, #0]
    4638:	1c03      	adds	r3, r0, #0
    463a:	1c21      	adds	r1, r4, #0
    463c:	1c28      	adds	r0, r5, #0
    463e:	1c3a      	adds	r2, r7, #0
    4640:	47c0      	blx	r8
    4642:	1c43      	adds	r3, r0, #1
    4644:	d103      	bne.n	464e <_wcrtomb_r+0x36>
    4646:	2300      	movs	r3, #0
    4648:	6033      	str	r3, [r6, #0]
    464a:	238a      	movs	r3, #138	; 0x8a
    464c:	602b      	str	r3, [r5, #0]
    464e:	b006      	add	sp, #24
    4650:	bc04      	pop	{r2}
    4652:	4690      	mov	r8, r2
    4654:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4656:	681c      	ldr	r4, [r3, #0]
    4658:	f7ff fef6 	bl	4448 <__locale_charset>
    465c:	9600      	str	r6, [sp, #0]
    465e:	1c03      	adds	r3, r0, #0
    4660:	a903      	add	r1, sp, #12
    4662:	1c28      	adds	r0, r5, #0
    4664:	2200      	movs	r2, #0
    4666:	47a0      	blx	r4
    4668:	e7eb      	b.n	4642 <_wcrtomb_r+0x2a>
    466a:	46c0      	nop			; (mov r8, r8)
    466c:	20000584 	.word	0x20000584

00004670 <wcrtomb>:
    4670:	b5f0      	push	{r4, r5, r6, r7, lr}
    4672:	4647      	mov	r7, r8
    4674:	b480      	push	{r7}
    4676:	4b13      	ldr	r3, [pc, #76]	; (46c4 <wcrtomb+0x54>)
    4678:	b086      	sub	sp, #24
    467a:	681d      	ldr	r5, [r3, #0]
    467c:	1c04      	adds	r4, r0, #0
    467e:	1c0f      	adds	r7, r1, #0
    4680:	1c16      	adds	r6, r2, #0
    4682:	4b11      	ldr	r3, [pc, #68]	; (46c8 <wcrtomb+0x58>)
    4684:	2800      	cmp	r0, #0
    4686:	d013      	beq.n	46b0 <wcrtomb+0x40>
    4688:	681a      	ldr	r2, [r3, #0]
    468a:	4690      	mov	r8, r2
    468c:	f7ff fedc 	bl	4448 <__locale_charset>
    4690:	9600      	str	r6, [sp, #0]
    4692:	1c03      	adds	r3, r0, #0
    4694:	1c21      	adds	r1, r4, #0
    4696:	1c28      	adds	r0, r5, #0
    4698:	1c3a      	adds	r2, r7, #0
    469a:	47c0      	blx	r8
    469c:	1c43      	adds	r3, r0, #1
    469e:	d103      	bne.n	46a8 <wcrtomb+0x38>
    46a0:	2300      	movs	r3, #0
    46a2:	6033      	str	r3, [r6, #0]
    46a4:	238a      	movs	r3, #138	; 0x8a
    46a6:	602b      	str	r3, [r5, #0]
    46a8:	b006      	add	sp, #24
    46aa:	bc04      	pop	{r2}
    46ac:	4690      	mov	r8, r2
    46ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    46b0:	681c      	ldr	r4, [r3, #0]
    46b2:	f7ff fec9 	bl	4448 <__locale_charset>
    46b6:	9600      	str	r6, [sp, #0]
    46b8:	1c03      	adds	r3, r0, #0
    46ba:	a903      	add	r1, sp, #12
    46bc:	1c28      	adds	r0, r5, #0
    46be:	2200      	movs	r2, #0
    46c0:	47a0      	blx	r4
    46c2:	e7eb      	b.n	469c <wcrtomb+0x2c>
    46c4:	20000004 	.word	0x20000004
    46c8:	20000584 	.word	0x20000584

000046cc <__ascii_wctomb>:
    46cc:	2900      	cmp	r1, #0
    46ce:	d004      	beq.n	46da <__ascii_wctomb+0xe>
    46d0:	2aff      	cmp	r2, #255	; 0xff
    46d2:	d804      	bhi.n	46de <__ascii_wctomb+0x12>
    46d4:	700a      	strb	r2, [r1, #0]
    46d6:	2001      	movs	r0, #1
    46d8:	4770      	bx	lr
    46da:	2000      	movs	r0, #0
    46dc:	e7fc      	b.n	46d8 <__ascii_wctomb+0xc>
    46de:	238a      	movs	r3, #138	; 0x8a
    46e0:	6003      	str	r3, [r0, #0]
    46e2:	2001      	movs	r0, #1
    46e4:	4240      	negs	r0, r0
    46e6:	e7f7      	b.n	46d8 <__ascii_wctomb+0xc>

000046e8 <_wctomb_r>:
    46e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    46ea:	4647      	mov	r7, r8
    46ec:	b480      	push	{r7}
    46ee:	4698      	mov	r8, r3
    46f0:	4b09      	ldr	r3, [pc, #36]	; (4718 <_wctomb_r+0x30>)
    46f2:	b082      	sub	sp, #8
    46f4:	1c15      	adds	r5, r2, #0
    46f6:	681c      	ldr	r4, [r3, #0]
    46f8:	1c07      	adds	r7, r0, #0
    46fa:	1c0e      	adds	r6, r1, #0
    46fc:	f7ff fea4 	bl	4448 <__locale_charset>
    4700:	4642      	mov	r2, r8
    4702:	1c03      	adds	r3, r0, #0
    4704:	9200      	str	r2, [sp, #0]
    4706:	1c38      	adds	r0, r7, #0
    4708:	1c31      	adds	r1, r6, #0
    470a:	1c2a      	adds	r2, r5, #0
    470c:	47a0      	blx	r4
    470e:	b002      	add	sp, #8
    4710:	bc04      	pop	{r2}
    4712:	4690      	mov	r8, r2
    4714:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4716:	46c0      	nop			; (mov r8, r8)
    4718:	20000584 	.word	0x20000584

0000471c <_close_r>:
    471c:	b538      	push	{r3, r4, r5, lr}
    471e:	4c07      	ldr	r4, [pc, #28]	; (473c <_close_r+0x20>)
    4720:	2300      	movs	r3, #0
    4722:	1c05      	adds	r5, r0, #0
    4724:	1c08      	adds	r0, r1, #0
    4726:	6023      	str	r3, [r4, #0]
    4728:	f7fc fbfc 	bl	f24 <_close>
    472c:	1c43      	adds	r3, r0, #1
    472e:	d000      	beq.n	4732 <_close_r+0x16>
    4730:	bd38      	pop	{r3, r4, r5, pc}
    4732:	6823      	ldr	r3, [r4, #0]
    4734:	2b00      	cmp	r3, #0
    4736:	d0fb      	beq.n	4730 <_close_r+0x14>
    4738:	602b      	str	r3, [r5, #0]
    473a:	e7f9      	b.n	4730 <_close_r+0x14>
    473c:	2000081c 	.word	0x2000081c

00004740 <_fstat_r>:
    4740:	b538      	push	{r3, r4, r5, lr}
    4742:	4c08      	ldr	r4, [pc, #32]	; (4764 <_fstat_r+0x24>)
    4744:	2300      	movs	r3, #0
    4746:	1c05      	adds	r5, r0, #0
    4748:	1c08      	adds	r0, r1, #0
    474a:	1c11      	adds	r1, r2, #0
    474c:	6023      	str	r3, [r4, #0]
    474e:	f7fc fbed 	bl	f2c <_fstat>
    4752:	1c43      	adds	r3, r0, #1
    4754:	d000      	beq.n	4758 <_fstat_r+0x18>
    4756:	bd38      	pop	{r3, r4, r5, pc}
    4758:	6823      	ldr	r3, [r4, #0]
    475a:	2b00      	cmp	r3, #0
    475c:	d0fb      	beq.n	4756 <_fstat_r+0x16>
    475e:	602b      	str	r3, [r5, #0]
    4760:	e7f9      	b.n	4756 <_fstat_r+0x16>
    4762:	46c0      	nop			; (mov r8, r8)
    4764:	2000081c 	.word	0x2000081c

00004768 <_isatty_r>:
    4768:	b538      	push	{r3, r4, r5, lr}
    476a:	4c07      	ldr	r4, [pc, #28]	; (4788 <_isatty_r+0x20>)
    476c:	2300      	movs	r3, #0
    476e:	1c05      	adds	r5, r0, #0
    4770:	1c08      	adds	r0, r1, #0
    4772:	6023      	str	r3, [r4, #0]
    4774:	f7fc fbe0 	bl	f38 <_isatty>
    4778:	1c43      	adds	r3, r0, #1
    477a:	d000      	beq.n	477e <_isatty_r+0x16>
    477c:	bd38      	pop	{r3, r4, r5, pc}
    477e:	6823      	ldr	r3, [r4, #0]
    4780:	2b00      	cmp	r3, #0
    4782:	d0fb      	beq.n	477c <_isatty_r+0x14>
    4784:	602b      	str	r3, [r5, #0]
    4786:	e7f9      	b.n	477c <_isatty_r+0x14>
    4788:	2000081c 	.word	0x2000081c

0000478c <_lseek_r>:
    478c:	b570      	push	{r4, r5, r6, lr}
    478e:	4c08      	ldr	r4, [pc, #32]	; (47b0 <_lseek_r+0x24>)
    4790:	1c06      	adds	r6, r0, #0
    4792:	2500      	movs	r5, #0
    4794:	1c08      	adds	r0, r1, #0
    4796:	1c11      	adds	r1, r2, #0
    4798:	1c1a      	adds	r2, r3, #0
    479a:	6025      	str	r5, [r4, #0]
    479c:	f7fc fbce 	bl	f3c <_lseek>
    47a0:	1c43      	adds	r3, r0, #1
    47a2:	d000      	beq.n	47a6 <_lseek_r+0x1a>
    47a4:	bd70      	pop	{r4, r5, r6, pc}
    47a6:	6823      	ldr	r3, [r4, #0]
    47a8:	2b00      	cmp	r3, #0
    47aa:	d0fb      	beq.n	47a4 <_lseek_r+0x18>
    47ac:	6033      	str	r3, [r6, #0]
    47ae:	e7f9      	b.n	47a4 <_lseek_r+0x18>
    47b0:	2000081c 	.word	0x2000081c

000047b4 <_read_r>:
    47b4:	b570      	push	{r4, r5, r6, lr}
    47b6:	4c08      	ldr	r4, [pc, #32]	; (47d8 <_read_r+0x24>)
    47b8:	1c06      	adds	r6, r0, #0
    47ba:	2500      	movs	r5, #0
    47bc:	1c08      	adds	r0, r1, #0
    47be:	1c11      	adds	r1, r2, #0
    47c0:	1c1a      	adds	r2, r3, #0
    47c2:	6025      	str	r5, [r4, #0]
    47c4:	f7fc fbbc 	bl	f40 <_read>
    47c8:	1c43      	adds	r3, r0, #1
    47ca:	d000      	beq.n	47ce <_read_r+0x1a>
    47cc:	bd70      	pop	{r4, r5, r6, pc}
    47ce:	6823      	ldr	r3, [r4, #0]
    47d0:	2b00      	cmp	r3, #0
    47d2:	d0fb      	beq.n	47cc <_read_r+0x18>
    47d4:	6033      	str	r3, [r6, #0]
    47d6:	e7f9      	b.n	47cc <_read_r+0x18>
    47d8:	2000081c 	.word	0x2000081c

000047dc <_init>:
    47dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    47de:	46c0      	nop			; (mov r8, r8)
    47e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    47e2:	bc08      	pop	{r3}
    47e4:	469e      	mov	lr, r3
    47e6:	4770      	bx	lr

000047e8 <_fini>:
    47e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    47ea:	46c0      	nop			; (mov r8, r8)
    47ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
    47ee:	bc08      	pop	{r3}
    47f0:	469e      	mov	lr, r3
    47f2:	4770      	bx	lr
    47f4:	2e2f2e2e 	.word	0x2e2f2e2e
    47f8:	2e2e2f2e 	.word	0x2e2e2f2e
    47fc:	2f2e2e2f 	.word	0x2f2e2e2f
    4800:	6c2f2e2e 	.word	0x6c2f2e2e
    4804:	61726269 	.word	0x61726269
    4808:	73656972 	.word	0x73656972
    480c:	4950532f 	.word	0x4950532f
    4810:	4950532f 	.word	0x4950532f
    4814:	7070632e 	.word	0x7070632e
    4818:	00000000 	.word	0x00000000
    481c:	3d212073 	.word	0x3d212073
    4820:	4c554e20 	.word	0x4c554e20
    4824:	0000004c 	.word	0x0000004c

00004828 <_ZZN8SPIClassC1EP6SERCOME19__PRETTY_FUNCTION__>:
    4828:	43495053 7373616c 50533a3a 616c4349     SPIClass::SPICla
    4838:	53287373 4f435245 00292a4d 00000000     ss(SERCOM*).....

00004848 <_ZTV7TwoWire>:
	...
    4850:	00000201 000001ad 000001e1 000001f1     ................
    4860:	00000251 000001dd                       Q.......

00004868 <g_APinDescription>:
    4868:	00000000 0000000a 00000002 0000001c     ................
    4878:	ffff00ff 000affff 00000000 0000000b     ................
    4888:	00000002 0000001c ffff00ff 000bffff     ................
    4898:	00000000 00000008 00000004 0000001c     ................
    48a8:	000000ff 00100000 00000000 00000009     ................
    48b8:	00000004 0000001c 000100ff 00090001     ................
    48c8:	00000000 0000000e 00000004 0000001c     ................
    48d8:	000400ff 000e0004 00000000 0000000f     ................
    48e8:	00000004 0000001c 000500ff 000f0005     ................
    48f8:	00000000 00000014 00000005 0000001c     ................
    4908:	000600ff 00040006 00000000 00000015     ................
    4918:	00000005 0000001c 000700ff 00050007     ................
    4928:	00000000 00000006 00000004 0000001c     ................
    4938:	010000ff 00040100 00000000 00000007     ................
    4948:	00000004 0000001c 010100ff 00050101     ................
    4958:	00000000 00000012 00000004 0000001c     ................
    4968:	030000ff 00020300 00000000 00000010     ................
    4978:	00000004 0000001c 020000ff 00000200     ................
    4988:	00000000 00000013 00000004 0000001c     ................
    4998:	030100ff 00030301 00000000 00000011     ................
    49a8:	00000004 0000000c 020100ff 0001ffff     ................
    49b8:	000000ff 00000000 000000ff 00000000     ................
    49c8:	ffff00ff 00ffffff 00000000 00000003     ................
    49d8:	00000001 00000002 ffff00ff 00ffffff     ................
    49e8:	00000000 00000016 00000002 00000004     ................
    49f8:	ffff00ff 0006ffff 00000000 00000017     ................
    4a08:	00000002 00000004 ffff00ff 0007ffff     ................
    4a18:	00000000 0000000c 00000003 00000004     ................
    4a28:	ffff00ff 000cffff 000000ff 00000000     ................
    4a38:	000000ff 00000000 ffff00ff 00ffffff     ................
    4a48:	00000001 0000000b 00000003 00000004     ................
    4a58:	ffff00ff 000bffff 00000001 0000000a     ................
    4a68:	00000003 00000004 ffff00ff 000affff     ................
    4a78:	000000ff 00000000 000000ff 00000000     ................
    4a88:	ffff00ff 00ffffff 000000ff 00000000     ................
    4a98:	000000ff 00000000 ffff00ff 00ffffff     ................
    4aa8:	00000000 00000002 00000001 00000002     ................
    4ab8:	ffff0000 0002ffff 00000001 00000008     ................
    4ac8:	00000001 00000002 ffff0002 0008ffff     ................
    4ad8:	00000001 00000009 00000001 00000002     ................
    4ae8:	ffff0003 0009ffff 00000000 00000004     ................
    4af8:	00000001 00000002 ffff0004 0004ffff     ................
    4b08:	00000000 00000005 00000001 00000002     ................
    4b18:	ffff0005 0005ffff 00000000 00000002     ................
    4b28:	00000001 00000002 ffff000a 0002ffff     ................
    4b38:	00000001 00000003 0000000b 00000004     ................
    4b48:	ffff00ff 00ffffff 00000000 0000001b     ................
    4b58:	0000000b 00000004 ffff00ff 00ffffff     ................
    4b68:	00000000 0000001c 00000006 00000000     ................
    4b78:	ffff00ff 00ffffff 00000000 00000018     ................
    4b88:	00000006 00000000 ffff00ff 00ffffff     ................
    4b98:	00000000 00000019 00000006 00000000     ................
    4ba8:	ffff00ff 00ffffff 00000001 00000016     ................
    4bb8:	00000003 00000000 ffff00ff 00ffffff     ................
    4bc8:	00000001 00000017 00000003 00000000     ................
    4bd8:	ffff00ff 00ffffff 00000000 00000016     ................
    4be8:	00000002 00000000 ffff00ff 00ffffff     ................
    4bf8:	00000000 00000017 00000002 00000000     ................
    4c08:	ffff00ff 00ffffff 00000000 00000013     ................
    4c18:	00000002 00000000 ffff00ff 00ffffff     ................
    4c28:	00000000 00000010 00000002 00000000     ................
    4c38:	ffff00ff 00ffffff 00000000 00000012     ................
    4c48:	00000002 00000000 ffff00ff 00ffffff     ................
    4c58:	00000000 00000011 00000002 00000000     ................
    4c68:	ffff00ff 00ffffff 00000000 0000000d     ................
    4c78:	00000004 0000000c 000500ff 000dffff     ................
    4c88:	00000000 00000015 00000005 0000000c     ................
    4c98:	000700ff 00ffffff 00000000 00000006     ................
    4ca8:	00000004 0000000c 010000ff 00ffffff     ................
    4cb8:	00000000 00000007 00000004 0000000c     ................
    4cc8:	010100ff 00ffffff 00000000 00000002     ................
    4cd8:	00000001 00000002 ffff0014 0002ffff     ................

00004ce8 <_ZTV9IPAddress>:
	...
    4cf0:	000005ad 00000000 74697845 20676e69     ........Exiting 
    4d00:	68746977 61747320 20737574 0a2e6425     with status %d..
	...

00004d18 <_ZTV4Uart>:
	...
    4d20:	00000fed 00000681 00000fbd 00000fdd     ................
    4d30:	00000fcd 00000fad 00001155 00000f91     ........U.......
    4d40:	00000f8d 00000000 00001384 000013b6     ................
    4d50:	000013b6 000013b6 000013b6 000013b6     ................
    4d60:	000013b6 000013b6 000013b6 0000138a     ................
    4d70:	0000138a 0000138a 0000138a 65726957     ............Wire
    4d80:	696e6920 00000074 706d6554 74617265      init...Temperat
    4d90:	20657275 0000203a 0000180e 000017c2     ure : ..........
    4da0:	000017ee 0000174a 000017ee 000017e6     ....J...........
    4db0:	000017ee 0000174a 000017c2 000017c2     ....J...........
    4dc0:	000017e6 0000174a 00001742 00001742     ....J...B...B...
    4dd0:	00001742 000017f4 00001a36 00001a30     B.......6...0...
    4de0:	00001a30 00001a26 00001988 00001988     0...&...........
    4df0:	00001a1e 00001a26 00001988 00001a1e     ....&...........
    4e00:	00001988 00001a26 00001986 00001986     ....&...........
    4e10:	00001986 00001abe 7566202c 6974636e     ........, functi
    4e20:	203a6e6f 00000000 65737361 6f697472     on: ....assertio
    4e30:	2522206e 66202273 656c6961 66203a64     n "%s" failed: f
    4e40:	20656c69 22732522 696c202c 2520656e     ile "%s", line %
    4e50:	25732564 00000a73                       d%s%s...

00004e58 <_global_impure_ptr>:
    4e58:	20000008 00000043 33323130 37363534     ... C...01234567
    4e68:	42413938 46454443 00000000 33323130     89ABCDEF....0123
    4e78:	37363534 62613938 66656463 00000000     456789abcdef....
    4e88:	2b302d23 00000020 004c6c68 45676665     #-0+ ...hlL.efgE
    4e98:	00004746                                FG..

00004e9c <__sf_fake_stderr>:
	...

00004ebc <__sf_fake_stdout>:
	...

00004edc <__sf_fake_stdin>:
	...
    4efc:	49534f50 00000058 0000002e              POSIX.......

00004f08 <__EH_FRAME_BEGIN__>:
    4f08:	00000000                                ....
