#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1898e50 .scope module, "ALU" "ALU" 2 82;
 .timescale 0 0;
RS_0x7fe35e13c118 .resolv tri, L_0x1becdb0, L_0x1bf3450, C4<z>, C4<z>;
v0x1aae1b0_0 .net8 "carryout", 0 0, RS_0x7fe35e13c118; 2 drivers
v0x1aae230_0 .net "command", 2 0, C4<zzz>; 0 drivers
RS_0x7fe35e13efc8/0/0 .resolv tri, L_0x1b3e3c0, L_0x1b43f70, L_0x1b499b0, L_0x1b4f700;
RS_0x7fe35e13efc8/0/4 .resolv tri, L_0x1b553c0, L_0x1b555c0, L_0x1b60bc0, L_0x1b60e10;
RS_0x7fe35e13efc8/0/8 .resolv tri, L_0x1b6c030, L_0x1b6c0d0, L_0x1b77ca0, L_0x1b77d40;
RS_0x7fe35e13efc8/0/12 .resolv tri, L_0x1b830d0, L_0x1b83170, L_0x1b8e670, L_0x1b8e710;
RS_0x7fe35e13efc8/0/16 .resolv tri, L_0x1b9a1c0, L_0x1b9a260, L_0x1ba59a0, L_0x1ba5a40;
RS_0x7fe35e13efc8/0/20 .resolv tri, L_0x1bb0dc0, L_0x1bb0e60, L_0x1bbd3d0, L_0x1bbd470;
RS_0x7fe35e13efc8/0/24 .resolv tri, L_0x1bc8b70, L_0x1bc8c10, L_0x1bd4040, L_0x1bd40e0;
RS_0x7fe35e13efc8/0/28 .resolv tri, L_0x1bdf680, L_0x1bdf720, L_0x1beb390, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fe35e13efc8/1/0 .resolv tri, RS_0x7fe35e13efc8/0/0, RS_0x7fe35e13efc8/0/4, RS_0x7fe35e13efc8/0/8, RS_0x7fe35e13efc8/0/12;
RS_0x7fe35e13efc8/1/4 .resolv tri, RS_0x7fe35e13efc8/0/16, RS_0x7fe35e13efc8/0/20, RS_0x7fe35e13efc8/0/24, RS_0x7fe35e13efc8/0/28;
RS_0x7fe35e13efc8 .resolv tri, RS_0x7fe35e13efc8/1/0, RS_0x7fe35e13efc8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1b1a380_0 .net8 "int_carryout", 30 0, RS_0x7fe35e13efc8; 31 drivers
v0x1b1a400_0 .net "invertB", 0 0, v0x1b19e70_0; 1 drivers
v0x1b1a480_0 .net "muxIndex", 2 0, v0x1b19ef0_0; 1 drivers
v0x1b1a500_0 .net "operandA", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1b1a580_0 .net "operandB", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1b1a600_0 .net "othercontrolsignal", 0 0, v0x1aae130_0; 1 drivers
v0x1b1a680_0 .net "overflow", 0 0, L_0x1bf7b70; 1 drivers
RS_0x7fe35e13f058/0/0 .resolv tri, L_0x1b3e290, L_0x1b43e00, L_0x1b49880, L_0x1b4f4b0;
RS_0x7fe35e13f058/0/4 .resolv tri, L_0x1b55290, L_0x1b5aea0, L_0x1b60a90, L_0x1b66660;
RS_0x7fe35e13f058/0/8 .resolv tri, L_0x1b6bf00, L_0x1b71b90, L_0x1b1a210, L_0x1b7d410;
RS_0x7fe35e13f058/0/12 .resolv tri, L_0x1b82fa0, L_0x1b88bf0, L_0x1b8e540, L_0x1b94190;
RS_0x7fe35e13f058/0/16 .resolv tri, L_0x1b9a090, L_0x1b9fd20, L_0x1ba5870, L_0x1b9fc80;
RS_0x7fe35e13f058/0/20 .resolv tri, L_0x1bb0c90, L_0x1bab340, L_0x1bbd2a0, L_0x1bb6860;
RS_0x7fe35e13f058/0/24 .resolv tri, L_0x1bc8a40, L_0x1bc2e60, L_0x1bd3f10, L_0x1bce340;
RS_0x7fe35e13f058/0/28 .resolv tri, L_0x1bdf550, L_0x1bd9a30, L_0x1b77710, L_0x1bf8d70;
RS_0x7fe35e13f058/1/0 .resolv tri, RS_0x7fe35e13f058/0/0, RS_0x7fe35e13f058/0/4, RS_0x7fe35e13f058/0/8, RS_0x7fe35e13f058/0/12;
RS_0x7fe35e13f058/1/4 .resolv tri, RS_0x7fe35e13f058/0/16, RS_0x7fe35e13f058/0/20, RS_0x7fe35e13f058/0/24, RS_0x7fe35e13f058/0/28;
RS_0x7fe35e13f058 .resolv tri, RS_0x7fe35e13f058/1/0, RS_0x7fe35e13f058/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1b1a700_0 .net8 "result", 31 0, RS_0x7fe35e13f058; 32 drivers
v0x1b1a780_0 .net "resultFirst", 0 0, L_0x1beaf20; 1 drivers
v0x1b1a890_0 .net "sltValue", 0 0, L_0x1bf8550; 1 drivers
v0x1b1a910_0 .net "sub_sumleft", 0 0, L_0x1bf6f70; 1 drivers
v0x1b1aa20_0 .net "zero", 0 0, C4<z>; 0 drivers
L_0x1b3e290 .part/pv L_0x1b3de00, 1, 1, 32;
L_0x1b3e3c0 .part/pv L_0x1b3a310, 1, 1, 31;
L_0x1b3e460 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 1, 1;
L_0x1b3e500 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 1, 1;
L_0x1b3e5a0 .part RS_0x7fe35e13efc8, 0, 1;
L_0x1b43e00 .part/pv L_0x1b43990, 2, 1, 32;
L_0x1b43f70 .part/pv L_0x1b3fea0, 2, 1, 31;
L_0x1b44010 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0x1b440b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0x1b441a0 .part RS_0x7fe35e13efc8, 1, 1;
L_0x1b49880 .part/pv L_0x1b49410, 3, 1, 32;
L_0x1b499b0 .part/pv L_0x1b45bd0, 3, 1, 31;
L_0x1b49ac0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 3, 1;
L_0x1b49b60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 3, 1;
L_0x1b49c80 .part RS_0x7fe35e13efc8, 2, 1;
L_0x1b4f4b0 .part/pv L_0x1b4f040, 4, 1, 32;
L_0x1b4f700 .part/pv L_0x1b4b550, 4, 1, 31;
L_0x1b4f7a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 1;
L_0x1b4f970 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 1;
L_0x1b4fa10 .part RS_0x7fe35e13efc8, 3, 1;
L_0x1b55290 .part/pv L_0x1b54e20, 5, 1, 32;
L_0x1b553c0 .part/pv L_0x1b512d0, 5, 1, 31;
L_0x1b4fbc0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 5, 1;
L_0x1b55520 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 5, 1;
L_0x1b55460 .part RS_0x7fe35e13efc8, 4, 1;
L_0x1b5aea0 .part/pv L_0x1b5a9f0, 6, 1, 32;
L_0x1b555c0 .part/pv L_0x1b56f00, 6, 1, 31;
L_0x1b5b0b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 6, 1;
L_0x1b5afd0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 6, 1;
L_0x1b5b240 .part RS_0x7fe35e13efc8, 5, 1;
L_0x1b60a90 .part/pv L_0x1b60620, 7, 1, 32;
L_0x1b60bc0 .part/pv L_0x1b5cb30, 7, 1, 31;
L_0x1b5b2e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 7, 1;
L_0x1b60d70 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 7, 1;
L_0x1b60c60 .part RS_0x7fe35e13efc8, 6, 1;
L_0x1b66660 .part/pv L_0x1b661f0, 8, 1, 32;
L_0x1b60e10 .part/pv L_0x1b62700, 8, 1, 31;
L_0x1b66940 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 8, 1;
L_0x1b66810 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 8, 1;
L_0x1b66d40 .part RS_0x7fe35e13efc8, 7, 1;
L_0x1b6bf00 .part/pv L_0x1b6ba90, 9, 1, 32;
L_0x1b6c030 .part/pv L_0x1b685b0, 9, 1, 31;
L_0x1b66ff0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 9, 1;
L_0x1b67090 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 9, 1;
L_0x1b6c240 .part RS_0x7fe35e13efc8, 8, 1;
L_0x1b71b90 .part/pv L_0x1b716c0, 10, 1, 32;
L_0x1b6c0d0 .part/pv L_0x1b6db70, 10, 1, 31;
L_0x1b6c170 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 10, 1;
L_0x1b71e50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 10, 1;
L_0x1b71ef0 .part RS_0x7fe35e13efc8, 9, 1;
L_0x1b1a210 .part/pv L_0x1b772c0, 11, 1, 32;
L_0x1b77ca0 .part/pv L_0x1b737d0, 11, 1, 31;
L_0x1b71f90 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 11, 1;
L_0x1b72030 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 11, 1;
L_0x1b77f00 .part RS_0x7fe35e13efc8, 10, 1;
L_0x1b7d410 .part/pv L_0x1b7cf30, 12, 1, 32;
L_0x1b77d40 .part/pv L_0x1b79440, 12, 1, 31;
L_0x1b77de0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 12, 1;
L_0x1b7d720 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 12, 1;
L_0x1b7d7c0 .part RS_0x7fe35e13efc8, 11, 1;
L_0x1b82fa0 .part/pv L_0x1b82b30, 13, 1, 32;
L_0x1b830d0 .part/pv L_0x1b7f020, 13, 1, 31;
L_0x1b7d860 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 13, 1;
L_0x1b7d900 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 13, 1;
L_0x1b7d9a0 .part RS_0x7fe35e13efc8, 12, 1;
L_0x1b88bf0 .part/pv L_0x1b88700, 14, 1, 32;
L_0x1b83170 .part/pv L_0x1b84c10, 14, 1, 31;
L_0x1b83210 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 14, 1;
L_0x1b832b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 14, 1;
L_0x1b88f50 .part RS_0x7fe35e13efc8, 13, 1;
L_0x1b8e540 .part/pv L_0x1b8e0d0, 15, 1, 32;
L_0x1b8e670 .part/pv L_0x1b8a6a0, 15, 1, 31;
L_0x1b88ff0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 15, 1;
L_0x1b89090 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 15, 1;
L_0x1b89130 .part RS_0x7fe35e13efc8, 14, 1;
L_0x1b94190 .part/pv L_0x1b93c90, 16, 1, 32;
L_0x1b8e710 .part/pv L_0x1b901a0, 16, 1, 31;
L_0x1b8e7b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 1;
L_0x1b669e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 1;
L_0x1b66c30 .part RS_0x7fe35e13efc8, 15, 1;
L_0x1b9a090 .part/pv L_0x1b99c20, 17, 1, 32;
L_0x1b9a1c0 .part/pv L_0x1b960f0, 17, 1, 31;
L_0x1b94f50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 17, 1;
L_0x1b94ff0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 17, 1;
L_0x1b95090 .part RS_0x7fe35e13efc8, 16, 1;
L_0x1b9fd20 .part/pv L_0x1b9f810, 18, 1, 32;
L_0x1b9a260 .part/pv L_0x1b9bd20, 18, 1, 31;
L_0x1b9a300 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 18, 1;
L_0x1b9a3a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 18, 1;
L_0x1b9a440 .part RS_0x7fe35e13efc8, 17, 1;
L_0x1ba5870 .part/pv L_0x1ba5400, 19, 1, 32;
L_0x1ba59a0 .part/pv L_0x1ba1910, 19, 1, 31;
L_0x1b9fdc0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 19, 1;
L_0x1b9fe60 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 19, 1;
L_0x1b9ff00 .part RS_0x7fe35e13efc8, 18, 1;
L_0x1b9fc80 .part/pv L_0x1a8a770, 20, 1, 32;
L_0x1ba5a40 .part/pv L_0x1ba74d0, 20, 1, 31;
L_0x1ba5ae0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 20, 1;
L_0x1ba5b80 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 20, 1;
L_0x1ba5c20 .part RS_0x7fe35e13efc8, 19, 1;
L_0x1bb0c90 .part/pv L_0x1bb0820, 21, 1, 32;
L_0x1bb0dc0 .part/pv L_0x1bacd30, 21, 1, 31;
L_0x1bab480 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 21, 1;
L_0x1bab520 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 21, 1;
L_0x1bab5c0 .part RS_0x7fe35e13efc8, 20, 1;
L_0x1bab340 .part/pv L_0x1bb63f0, 22, 1, 32;
L_0x1bb0e60 .part/pv L_0x1bb2900, 22, 1, 31;
L_0x1bb0f00 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 22, 1;
L_0x1bb0fa0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 22, 1;
L_0x1bb1040 .part RS_0x7fe35e13efc8, 21, 1;
L_0x1bbd2a0 .part/pv L_0x1bbce30, 23, 1, 32;
L_0x1bbd3d0 .part/pv L_0x1bb8500, 23, 1, 31;
L_0x1bb69b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 23, 1;
L_0x1bb6a50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 23, 1;
L_0x1bb6af0 .part RS_0x7fe35e13efc8, 22, 1;
L_0x1bb6860 .part/pv L_0x1bc29f0, 24, 1, 32;
L_0x1bbd470 .part/pv L_0x1bbef00, 24, 1, 31;
L_0x1bbd510 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 24, 1;
L_0x1bbd5b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 24, 1;
L_0x1bbd650 .part RS_0x7fe35e13efc8, 23, 1;
L_0x1bc8a40 .part/pv L_0x1bc85d0, 25, 1, 32;
L_0x1bc8b70 .part/pv L_0x1bc4ae0, 25, 1, 31;
L_0x1bc2fc0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 25, 1;
L_0x1bc3060 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 25, 1;
L_0x1bc3100 .part RS_0x7fe35e13efc8, 24, 1;
L_0x1bc2e60 .part/pv L_0x1bcded0, 26, 1, 32;
L_0x1bc8c10 .part/pv L_0x1bca6b0, 26, 1, 31;
L_0x1bc8cb0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 1;
L_0x1bc8d50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 1;
L_0x1bc8df0 .part RS_0x7fe35e13efc8, 25, 1;
L_0x1bd3f10 .part/pv L_0x1bd3aa0, 27, 1, 32;
L_0x1bd4040 .part/pv L_0x1bcffb0, 27, 1, 31;
L_0x1bce4b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 27, 1;
L_0x1bce550 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 27, 1;
L_0x1bce5f0 .part RS_0x7fe35e13efc8, 26, 1;
L_0x1bce340 .part/pv L_0x1bd95c0, 28, 1, 32;
L_0x1bd40e0 .part/pv L_0x1bd5ad0, 28, 1, 31;
L_0x1bd4180 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 28, 1;
L_0x1bd4220 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 28, 1;
L_0x1bd42c0 .part RS_0x7fe35e13efc8, 27, 1;
L_0x1bdf550 .part/pv L_0x1bdf0e0, 29, 1, 32;
L_0x1bdf680 .part/pv L_0x1bdb5f0, 29, 1, 31;
L_0x1bd9bb0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 29, 1;
L_0x1bd9c50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 29, 1;
L_0x1bd9cf0 .part RS_0x7fe35e13efc8, 28, 1;
L_0x1bd9a30 .part/pv L_0x1be5400, 30, 1, 32;
L_0x1bdf720 .part/pv L_0x1be1910, 30, 1, 31;
L_0x1bdf7c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 30, 1;
L_0x1bdf860 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 30, 1;
L_0x1bdf900 .part RS_0x7fe35e13efc8, 29, 1;
L_0x1beb390 .part/pv L_0x1be7430, 0, 1, 31;
L_0x1beb430 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 1;
L_0x1be5a00 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 1;
L_0x1b77710 .part/pv L_0x1bf0830, 31, 1, 32;
L_0x1be5870 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0x1b946b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0x1beb8e0 .part RS_0x7fe35e13efc8, 30, 1;
L_0x1bf73e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0x1bf1b40 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0x1bf1dd0 .part RS_0x7fe35e13efc8, 30, 1;
L_0x1bf7c60 .part RS_0x7fe35e13efc8, 30, 1;
L_0x1bf8d70 .part/pv L_0x1bf8c60, 0, 1, 32;
L_0x1b94280 .part v0x1b19ef0_0, 2, 1;
S_0x1b19d00 .scope module, "controlLUT" "ALUcontrolLUT" 2 96, 2 175, S_0x1898e50;
 .timescale 0 0;
v0x1b19df0_0 .alias "ALUcommand", 2 0, v0x1aae230_0;
v0x1b19e70_0 .var "invertB", 0 0;
v0x1b19ef0_0 .var "muxindex", 2 0;
v0x1aae130_0 .var "othercontrolsignal", 0 0;
E_0x1b150d0 .event edge, v0x1b19df0_0;
S_0x1b131d0 .scope module, "aluFirst" "ALU_1bit" 2 101, 2 16, S_0x1898e50;
 .timescale 0 0;
L_0x1bdf9a0/d .functor NOT 1, L_0x1be5a00, C4<0>, C4<0>, C4<0>;
L_0x1bdf9a0 .delay (10,10,10) L_0x1bdf9a0/d;
v0x1aadca0_0 .alias "carryin", 0 0, v0x1b1a400_0;
v0x1aadd40_0 .net "carryout", 0 0, L_0x1be7430; 1 drivers
v0x1aaddc0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1aade40_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1aadec0_0 .net "notB", 0 0, L_0x1bdf9a0; 1 drivers
v0x1aadf40_0 .net "operandA", 0 0, L_0x1beb430; 1 drivers
v0x1aadfc0_0 .net "operandB", 0 0, L_0x1be5a00; 1 drivers
v0x1b19750_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b197d0_0 .alias "result", 0 0, v0x1b1a780_0;
v0x1b19850_0 .net "trueB", 0 0, L_0x1be62e0; 1 drivers
v0x1b198d0_0 .net "wAddSub", 0 0, L_0x1be6d60; 1 drivers
v0x1b199e0_0 .net "wNandAnd", 0 0, L_0x1be84f0; 1 drivers
v0x1b19af0_0 .net "wNorOr", 0 0, L_0x1be8f30; 1 drivers
v0x1b19c00_0 .net "wXor", 0 0, L_0x1be7a90; 1 drivers
L_0x1beb050 .part v0x1b19ef0_0, 0, 1;
L_0x1beb0f0 .part v0x1b19ef0_0, 1, 1;
L_0x1beb220 .part v0x1b19ef0_0, 2, 1;
S_0x1b18730 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b131d0;
 .timescale 0 0;
L_0x1bdfaa0/d .functor NAND 1, L_0x1bdf9a0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bdfaa0 .delay (20,20,20) L_0x1bdfaa0/d;
L_0x1be5ec0/d .functor NOT 1, L_0x1bdfaa0, C4<0>, C4<0>, C4<0>;
L_0x1be5ec0 .delay (10,10,10) L_0x1be5ec0/d;
L_0x1be5f20/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1be5f20 .delay (10,10,10) L_0x1be5f20/d;
L_0x1be5f80/d .functor NAND 1, L_0x1be5a00, L_0x1be5f20, C4<1>, C4<1>;
L_0x1be5f80 .delay (20,20,20) L_0x1be5f80/d;
L_0x1be6070/d .functor NOT 1, L_0x1be5f80, C4<0>, C4<0>, C4<0>;
L_0x1be6070 .delay (10,10,10) L_0x1be6070/d;
L_0x1be6160/d .functor NOR 1, L_0x1be6070, L_0x1be5ec0, C4<0>, C4<0>;
L_0x1be6160 .delay (20,20,20) L_0x1be6160/d;
L_0x1be62e0/d .functor NOT 1, L_0x1be6160, C4<0>, C4<0>, C4<0>;
L_0x1be62e0 .delay (10,10,10) L_0x1be62e0/d;
v0x1b18820_0 .net "and_in0ncom", 0 0, L_0x1be6070; 1 drivers
v0x1b188e0_0 .net "and_in1com", 0 0, L_0x1be5ec0; 1 drivers
v0x1b18980_0 .alias "in0", 0 0, v0x1aadfc0_0;
v0x1b18a00_0 .alias "in1", 0 0, v0x1aadec0_0;
v0x1b18a80_0 .net "nand_in0ncom", 0 0, L_0x1be5f80; 1 drivers
v0x1b18b20_0 .net "nand_in1com", 0 0, L_0x1bdfaa0; 1 drivers
v0x1b18bc0_0 .net "ncom", 0 0, L_0x1be5f20; 1 drivers
v0x1b18c60_0 .net "nor_wire", 0 0, L_0x1be6160; 1 drivers
v0x1b18d00_0 .alias "result", 0 0, v0x1b19850_0;
v0x1b18dd0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1b173f0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b131d0;
 .timescale 0 0;
L_0x1be6e70/d .functor NAND 1, L_0x1beb430, L_0x1be62e0, C4<1>, C4<1>;
L_0x1be6e70 .delay (20,20,20) L_0x1be6e70/d;
L_0x1be6fe0/d .functor NOT 1, L_0x1be6e70, C4<0>, C4<0>, C4<0>;
L_0x1be6fe0 .delay (10,10,10) L_0x1be6fe0/d;
L_0x1be70f0/d .functor NAND 1, v0x1b19e70_0, L_0x1be6800, C4<1>, C4<1>;
L_0x1be70f0 .delay (20,20,20) L_0x1be70f0/d;
L_0x1be71b0/d .functor NOT 1, L_0x1be70f0, C4<0>, C4<0>, C4<0>;
L_0x1be71b0 .delay (10,10,10) L_0x1be71b0/d;
L_0x1be72c0/d .functor NOR 1, L_0x1be71b0, L_0x1be6fe0, C4<0>, C4<0>;
L_0x1be72c0 .delay (20,20,20) L_0x1be72c0/d;
L_0x1be7430/d .functor NOT 1, L_0x1be72c0, C4<0>, C4<0>, C4<0>;
L_0x1be7430 .delay (10,10,10) L_0x1be7430/d;
v0x1b17fb0_0 .net "And_AB", 0 0, L_0x1be6fe0; 1 drivers
v0x1b18050_0 .net "And_XorAB_C", 0 0, L_0x1be71b0; 1 drivers
v0x1b180f0_0 .net "Nand_AB", 0 0, L_0x1be6e70; 1 drivers
v0x1b18190_0 .net "Nand_XorAB_C", 0 0, L_0x1be70f0; 1 drivers
v0x1b18210_0 .net "Xor_AB", 0 0, L_0x1be6800; 1 drivers
v0x1b182e0_0 .alias "a", 0 0, v0x1aadf40_0;
v0x1b18430_0 .alias "b", 0 0, v0x1b19850_0;
v0x1b184b0_0 .alias "carryin", 0 0, v0x1b1a400_0;
v0x1b18530_0 .alias "carryout", 0 0, v0x1aadd40_0;
v0x1b185b0_0 .net "nco", 0 0, L_0x1be72c0; 1 drivers
v0x1b186b0_0 .alias "sum", 0 0, v0x1b198d0_0;
S_0x1b17a60 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b173f0;
 .timescale 0 0;
L_0x1be6410/d .functor NAND 1, L_0x1beb430, L_0x1be62e0, C4<1>, C4<1>;
L_0x1be6410 .delay (20,20,20) L_0x1be6410/d;
L_0x1be64b0/d .functor NOR 1, L_0x1beb430, L_0x1be62e0, C4<0>, C4<0>;
L_0x1be64b0 .delay (20,20,20) L_0x1be64b0/d;
L_0x1be6590/d .functor NOT 1, L_0x1be64b0, C4<0>, C4<0>, C4<0>;
L_0x1be6590 .delay (10,10,10) L_0x1be6590/d;
L_0x1be66a0/d .functor NAND 1, L_0x1be6590, L_0x1be6410, C4<1>, C4<1>;
L_0x1be66a0 .delay (20,20,20) L_0x1be66a0/d;
L_0x1be6800/d .functor NOT 1, L_0x1be66a0, C4<0>, C4<0>, C4<0>;
L_0x1be6800 .delay (10,10,10) L_0x1be6800/d;
v0x1b17b50_0 .alias "a", 0 0, v0x1aadf40_0;
v0x1b17bf0_0 .alias "b", 0 0, v0x1b19850_0;
v0x1b17c90_0 .net "nand_ab", 0 0, L_0x1be6410; 1 drivers
v0x1b17d30_0 .net "nor_ab", 0 0, L_0x1be64b0; 1 drivers
v0x1b17db0_0 .net "nxor_ab", 0 0, L_0x1be66a0; 1 drivers
v0x1b17e50_0 .net "or_ab", 0 0, L_0x1be6590; 1 drivers
v0x1b17f30_0 .alias "result", 0 0, v0x1b18210_0;
S_0x1b174e0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b173f0;
 .timescale 0 0;
L_0x1be6910/d .functor NAND 1, L_0x1be6800, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1be6910 .delay (20,20,20) L_0x1be6910/d;
L_0x1be6a60/d .functor NOR 1, L_0x1be6800, v0x1b19e70_0, C4<0>, C4<0>;
L_0x1be6a60 .delay (20,20,20) L_0x1be6a60/d;
L_0x1be6b40/d .functor NOT 1, L_0x1be6a60, C4<0>, C4<0>, C4<0>;
L_0x1be6b40 .delay (10,10,10) L_0x1be6b40/d;
L_0x1be6c00/d .functor NAND 1, L_0x1be6b40, L_0x1be6910, C4<1>, C4<1>;
L_0x1be6c00 .delay (20,20,20) L_0x1be6c00/d;
L_0x1be6d60/d .functor NOT 1, L_0x1be6c00, C4<0>, C4<0>, C4<0>;
L_0x1be6d60 .delay (10,10,10) L_0x1be6d60/d;
v0x1b175d0_0 .alias "a", 0 0, v0x1b18210_0;
v0x1b17670_0 .alias "b", 0 0, v0x1b1a400_0;
v0x1b176f0_0 .net "nand_ab", 0 0, L_0x1be6910; 1 drivers
v0x1b17790_0 .net "nor_ab", 0 0, L_0x1be6a60; 1 drivers
v0x1b17810_0 .net "nxor_ab", 0 0, L_0x1be6c00; 1 drivers
v0x1b178b0_0 .net "or_ab", 0 0, L_0x1be6b40; 1 drivers
v0x1b17990_0 .alias "result", 0 0, v0x1b198d0_0;
S_0x1b16ea0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b131d0;
 .timescale 0 0;
L_0x1be75f0/d .functor NAND 1, L_0x1beb430, L_0x1be5a00, C4<1>, C4<1>;
L_0x1be75f0 .delay (20,20,20) L_0x1be75f0/d;
L_0x1be76b0/d .functor NOR 1, L_0x1beb430, L_0x1be5a00, C4<0>, C4<0>;
L_0x1be76b0 .delay (20,20,20) L_0x1be76b0/d;
L_0x1be7840/d .functor NOT 1, L_0x1be76b0, C4<0>, C4<0>, C4<0>;
L_0x1be7840 .delay (10,10,10) L_0x1be7840/d;
L_0x1be7930/d .functor NAND 1, L_0x1be7840, L_0x1be75f0, C4<1>, C4<1>;
L_0x1be7930 .delay (20,20,20) L_0x1be7930/d;
L_0x1be7a90/d .functor NOT 1, L_0x1be7930, C4<0>, C4<0>, C4<0>;
L_0x1be7a90 .delay (10,10,10) L_0x1be7a90/d;
v0x1b16f90_0 .alias "a", 0 0, v0x1aadf40_0;
v0x1b17010_0 .alias "b", 0 0, v0x1aadfc0_0;
v0x1b170e0_0 .net "nand_ab", 0 0, L_0x1be75f0; 1 drivers
v0x1b17160_0 .net "nor_ab", 0 0, L_0x1be76b0; 1 drivers
v0x1b171e0_0 .net "nxor_ab", 0 0, L_0x1be7930; 1 drivers
v0x1b17260_0 .net "or_ab", 0 0, L_0x1be7840; 1 drivers
v0x1b17320_0 .alias "result", 0 0, v0x1b19c00_0;
S_0x1b162e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b131d0;
 .timescale 0 0;
L_0x1be7be0/d .functor NAND 1, L_0x1beb430, L_0x1be5a00, C4<1>, C4<1>;
L_0x1be7be0 .delay (20,20,20) L_0x1be7be0/d;
L_0x1be7d10/d .functor NOT 1, L_0x1be7be0, C4<0>, C4<0>, C4<0>;
L_0x1be7d10 .delay (10,10,10) L_0x1be7d10/d;
v0x1b16b50_0 .alias "a", 0 0, v0x1aadf40_0;
v0x1b16bf0_0 .net "and_ab", 0 0, L_0x1be7d10; 1 drivers
v0x1b16c70_0 .alias "b", 0 0, v0x1aadfc0_0;
v0x1b16cf0_0 .net "nand_ab", 0 0, L_0x1be7be0; 1 drivers
v0x1b16da0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b16e20_0 .alias "result", 0 0, v0x1b199e0_0;
S_0x1b163d0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b162e0;
 .timescale 0 0;
L_0x1be7e60/d .functor NAND 1, L_0x1be7d10, v0x1aae130_0, C4<1>, C4<1>;
L_0x1be7e60 .delay (20,20,20) L_0x1be7e60/d;
L_0x1be7f20/d .functor NOT 1, L_0x1be7e60, C4<0>, C4<0>, C4<0>;
L_0x1be7f20 .delay (10,10,10) L_0x1be7f20/d;
L_0x1be8050/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1be8050 .delay (10,10,10) L_0x1be8050/d;
L_0x1be8110/d .functor NAND 1, L_0x1be7be0, L_0x1be8050, C4<1>, C4<1>;
L_0x1be8110 .delay (20,20,20) L_0x1be8110/d;
L_0x1be8260/d .functor NOT 1, L_0x1be8110, C4<0>, C4<0>, C4<0>;
L_0x1be8260 .delay (10,10,10) L_0x1be8260/d;
L_0x1be8350/d .functor NOR 1, L_0x1be8260, L_0x1be7f20, C4<0>, C4<0>;
L_0x1be8350 .delay (20,20,20) L_0x1be8350/d;
L_0x1be84f0/d .functor NOT 1, L_0x1be8350, C4<0>, C4<0>, C4<0>;
L_0x1be84f0 .delay (10,10,10) L_0x1be84f0/d;
v0x1b164c0_0 .net "and_in0ncom", 0 0, L_0x1be8260; 1 drivers
v0x1b16540_0 .net "and_in1com", 0 0, L_0x1be7f20; 1 drivers
v0x1b165c0_0 .alias "in0", 0 0, v0x1b16cf0_0;
v0x1b16660_0 .alias "in1", 0 0, v0x1b16bf0_0;
v0x1b166e0_0 .net "nand_in0ncom", 0 0, L_0x1be8110; 1 drivers
v0x1b16780_0 .net "nand_in1com", 0 0, L_0x1be7e60; 1 drivers
v0x1b16860_0 .net "ncom", 0 0, L_0x1be8050; 1 drivers
v0x1b16900_0 .net "nor_wire", 0 0, L_0x1be8350; 1 drivers
v0x1b169a0_0 .alias "result", 0 0, v0x1b199e0_0;
v0x1b16a70_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1b15820 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b131d0;
 .timescale 0 0;
L_0x1be8620/d .functor NOR 1, L_0x1beb430, L_0x1be5a00, C4<0>, C4<0>;
L_0x1be8620 .delay (20,20,20) L_0x1be8620/d;
L_0x1be8750/d .functor NOT 1, L_0x1be8620, C4<0>, C4<0>, C4<0>;
L_0x1be8750 .delay (10,10,10) L_0x1be8750/d;
v0x1b15fa0_0 .alias "a", 0 0, v0x1aadf40_0;
v0x1b16040_0 .alias "b", 0 0, v0x1aadfc0_0;
v0x1b160e0_0 .net "nor_ab", 0 0, L_0x1be8620; 1 drivers
v0x1b16160_0 .net "or_ab", 0 0, L_0x1be8750; 1 drivers
v0x1b161e0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b16260_0 .alias "result", 0 0, v0x1b19af0_0;
S_0x1b15910 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b15820;
 .timescale 0 0;
L_0x1be88a0/d .functor NAND 1, L_0x1be8750, v0x1aae130_0, C4<1>, C4<1>;
L_0x1be88a0 .delay (20,20,20) L_0x1be88a0/d;
L_0x1be8960/d .functor NOT 1, L_0x1be88a0, C4<0>, C4<0>, C4<0>;
L_0x1be8960 .delay (10,10,10) L_0x1be8960/d;
L_0x1be8a90/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1be8a90 .delay (10,10,10) L_0x1be8a90/d;
L_0x1be8b50/d .functor NAND 1, L_0x1be8620, L_0x1be8a90, C4<1>, C4<1>;
L_0x1be8b50 .delay (20,20,20) L_0x1be8b50/d;
L_0x1be8ca0/d .functor NOT 1, L_0x1be8b50, C4<0>, C4<0>, C4<0>;
L_0x1be8ca0 .delay (10,10,10) L_0x1be8ca0/d;
L_0x1be8d90/d .functor NOR 1, L_0x1be8ca0, L_0x1be8960, C4<0>, C4<0>;
L_0x1be8d90 .delay (20,20,20) L_0x1be8d90/d;
L_0x1be8f30/d .functor NOT 1, L_0x1be8d90, C4<0>, C4<0>, C4<0>;
L_0x1be8f30 .delay (10,10,10) L_0x1be8f30/d;
v0x1b15a00_0 .net "and_in0ncom", 0 0, L_0x1be8ca0; 1 drivers
v0x1b15a80_0 .net "and_in1com", 0 0, L_0x1be8960; 1 drivers
v0x1b15b00_0 .alias "in0", 0 0, v0x1b160e0_0;
v0x1b15b80_0 .alias "in1", 0 0, v0x1b16160_0;
v0x1b15c00_0 .net "nand_in0ncom", 0 0, L_0x1be8b50; 1 drivers
v0x1b15c80_0 .net "nand_in1com", 0 0, L_0x1be88a0; 1 drivers
v0x1b15d00_0 .net "ncom", 0 0, L_0x1be8a90; 1 drivers
v0x1b15d80_0 .net "nor_wire", 0 0, L_0x1be8d90; 1 drivers
v0x1b15e50_0 .alias "result", 0 0, v0x1b19af0_0;
v0x1b15f20_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1b132c0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b131d0;
 .timescale 0 0;
v0x1b15050_0 .alias "in0", 0 0, v0x1b198d0_0;
v0x1b15100_0 .alias "in1", 0 0, v0x1b19c00_0;
v0x1b151b0_0 .alias "in2", 0 0, v0x1b199e0_0;
v0x1b15260_0 .alias "in3", 0 0, v0x1b19af0_0;
v0x1b15340_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b153f0_0 .alias "result", 0 0, v0x1b1a780_0;
v0x1b15470_0 .net "sel0", 0 0, L_0x1beb050; 1 drivers
v0x1b154f0_0 .net "sel1", 0 0, L_0x1beb0f0; 1 drivers
v0x1b15570_0 .net "sel2", 0 0, L_0x1beb220; 1 drivers
v0x1b155f0_0 .net "w0", 0 0, L_0x1be96f0; 1 drivers
v0x1b156d0_0 .net "w1", 0 0, L_0x1be9e70; 1 drivers
v0x1b15750_0 .net "w2", 0 0, L_0x1bea6c0; 1 drivers
S_0x1b14900 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b132c0;
 .timescale 0 0;
L_0x1be9060/d .functor NAND 1, L_0x1be7a90, L_0x1beb050, C4<1>, C4<1>;
L_0x1be9060 .delay (20,20,20) L_0x1be9060/d;
L_0x1be9120/d .functor NOT 1, L_0x1be9060, C4<0>, C4<0>, C4<0>;
L_0x1be9120 .delay (10,10,10) L_0x1be9120/d;
L_0x1be9250/d .functor NOT 1, L_0x1beb050, C4<0>, C4<0>, C4<0>;
L_0x1be9250 .delay (10,10,10) L_0x1be9250/d;
L_0x1be93a0/d .functor NAND 1, L_0x1be6d60, L_0x1be9250, C4<1>, C4<1>;
L_0x1be93a0 .delay (20,20,20) L_0x1be93a0/d;
L_0x1be9460/d .functor NOT 1, L_0x1be93a0, C4<0>, C4<0>, C4<0>;
L_0x1be9460 .delay (10,10,10) L_0x1be9460/d;
L_0x1be9550/d .functor NOR 1, L_0x1be9460, L_0x1be9120, C4<0>, C4<0>;
L_0x1be9550 .delay (20,20,20) L_0x1be9550/d;
L_0x1be96f0/d .functor NOT 1, L_0x1be9550, C4<0>, C4<0>, C4<0>;
L_0x1be96f0 .delay (10,10,10) L_0x1be96f0/d;
v0x1b149f0_0 .net "and_in0ncom", 0 0, L_0x1be9460; 1 drivers
v0x1b14ab0_0 .net "and_in1com", 0 0, L_0x1be9120; 1 drivers
v0x1b14b50_0 .alias "in0", 0 0, v0x1b198d0_0;
v0x1b14bf0_0 .alias "in1", 0 0, v0x1b19c00_0;
v0x1b14c70_0 .net "nand_in0ncom", 0 0, L_0x1be93a0; 1 drivers
v0x1b14d10_0 .net "nand_in1com", 0 0, L_0x1be9060; 1 drivers
v0x1b14db0_0 .net "ncom", 0 0, L_0x1be9250; 1 drivers
v0x1b14e50_0 .net "nor_wire", 0 0, L_0x1be9550; 1 drivers
v0x1b14ef0_0 .alias "result", 0 0, v0x1b155f0_0;
v0x1b14f70_0 .alias "sel0", 0 0, v0x1b15470_0;
S_0x1b141b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b132c0;
 .timescale 0 0;
L_0x1be9820/d .functor NAND 1, L_0x1be8f30, L_0x1beb050, C4<1>, C4<1>;
L_0x1be9820 .delay (20,20,20) L_0x1be9820/d;
L_0x1be98e0/d .functor NOT 1, L_0x1be9820, C4<0>, C4<0>, C4<0>;
L_0x1be98e0 .delay (10,10,10) L_0x1be98e0/d;
L_0x1be9a10/d .functor NOT 1, L_0x1beb050, C4<0>, C4<0>, C4<0>;
L_0x1be9a10 .delay (10,10,10) L_0x1be9a10/d;
L_0x1be9ad0/d .functor NAND 1, L_0x1be84f0, L_0x1be9a10, C4<1>, C4<1>;
L_0x1be9ad0 .delay (20,20,20) L_0x1be9ad0/d;
L_0x1be9be0/d .functor NOT 1, L_0x1be9ad0, C4<0>, C4<0>, C4<0>;
L_0x1be9be0 .delay (10,10,10) L_0x1be9be0/d;
L_0x1be9cd0/d .functor NOR 1, L_0x1be9be0, L_0x1be98e0, C4<0>, C4<0>;
L_0x1be9cd0 .delay (20,20,20) L_0x1be9cd0/d;
L_0x1be9e70/d .functor NOT 1, L_0x1be9cd0, C4<0>, C4<0>, C4<0>;
L_0x1be9e70 .delay (10,10,10) L_0x1be9e70/d;
v0x1b142a0_0 .net "and_in0ncom", 0 0, L_0x1be9be0; 1 drivers
v0x1b14360_0 .net "and_in1com", 0 0, L_0x1be98e0; 1 drivers
v0x1b14400_0 .alias "in0", 0 0, v0x1b199e0_0;
v0x1b144a0_0 .alias "in1", 0 0, v0x1b19af0_0;
v0x1b14520_0 .net "nand_in0ncom", 0 0, L_0x1be9ad0; 1 drivers
v0x1b145c0_0 .net "nand_in1com", 0 0, L_0x1be9820; 1 drivers
v0x1b14660_0 .net "ncom", 0 0, L_0x1be9a10; 1 drivers
v0x1b14700_0 .net "nor_wire", 0 0, L_0x1be9cd0; 1 drivers
v0x1b147a0_0 .alias "result", 0 0, v0x1b156d0_0;
v0x1b14820_0 .alias "sel0", 0 0, v0x1b15470_0;
S_0x1b13a60 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b132c0;
 .timescale 0 0;
L_0x1be9fa0/d .functor NAND 1, L_0x1be9e70, L_0x1beb0f0, C4<1>, C4<1>;
L_0x1be9fa0 .delay (20,20,20) L_0x1be9fa0/d;
L_0x1bea0f0/d .functor NOT 1, L_0x1be9fa0, C4<0>, C4<0>, C4<0>;
L_0x1bea0f0 .delay (10,10,10) L_0x1bea0f0/d;
L_0x1bea220/d .functor NOT 1, L_0x1beb0f0, C4<0>, C4<0>, C4<0>;
L_0x1bea220 .delay (10,10,10) L_0x1bea220/d;
L_0x1bea2e0/d .functor NAND 1, L_0x1be96f0, L_0x1bea220, C4<1>, C4<1>;
L_0x1bea2e0 .delay (20,20,20) L_0x1bea2e0/d;
L_0x1bea430/d .functor NOT 1, L_0x1bea2e0, C4<0>, C4<0>, C4<0>;
L_0x1bea430 .delay (10,10,10) L_0x1bea430/d;
L_0x1bea520/d .functor NOR 1, L_0x1bea430, L_0x1bea0f0, C4<0>, C4<0>;
L_0x1bea520 .delay (20,20,20) L_0x1bea520/d;
L_0x1bea6c0/d .functor NOT 1, L_0x1bea520, C4<0>, C4<0>, C4<0>;
L_0x1bea6c0 .delay (10,10,10) L_0x1bea6c0/d;
v0x1b13b50_0 .net "and_in0ncom", 0 0, L_0x1bea430; 1 drivers
v0x1b13c10_0 .net "and_in1com", 0 0, L_0x1bea0f0; 1 drivers
v0x1b13cb0_0 .alias "in0", 0 0, v0x1b155f0_0;
v0x1b13d50_0 .alias "in1", 0 0, v0x1b156d0_0;
v0x1b13dd0_0 .net "nand_in0ncom", 0 0, L_0x1bea2e0; 1 drivers
v0x1b13e70_0 .net "nand_in1com", 0 0, L_0x1be9fa0; 1 drivers
v0x1b13f10_0 .net "ncom", 0 0, L_0x1bea220; 1 drivers
v0x1b13fb0_0 .net "nor_wire", 0 0, L_0x1bea520; 1 drivers
v0x1b14050_0 .alias "result", 0 0, v0x1b15750_0;
v0x1b140d0_0 .alias "sel0", 0 0, v0x1b154f0_0;
S_0x1b133b0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b132c0;
 .timescale 0 0;
L_0x1bea7f0/d .functor NAND 1, C4<0>, L_0x1beb220, C4<1>, C4<1>;
L_0x1bea7f0 .delay (20,20,20) L_0x1bea7f0/d;
L_0x1bea950/d .functor NOT 1, L_0x1bea7f0, C4<0>, C4<0>, C4<0>;
L_0x1bea950 .delay (10,10,10) L_0x1bea950/d;
L_0x1beaa80/d .functor NOT 1, L_0x1beb220, C4<0>, C4<0>, C4<0>;
L_0x1beaa80 .delay (10,10,10) L_0x1beaa80/d;
L_0x1beab40/d .functor NAND 1, L_0x1bea6c0, L_0x1beaa80, C4<1>, C4<1>;
L_0x1beab40 .delay (20,20,20) L_0x1beab40/d;
L_0x1beac90/d .functor NOT 1, L_0x1beab40, C4<0>, C4<0>, C4<0>;
L_0x1beac90 .delay (10,10,10) L_0x1beac90/d;
L_0x1bead80/d .functor NOR 1, L_0x1beac90, L_0x1bea950, C4<0>, C4<0>;
L_0x1bead80 .delay (20,20,20) L_0x1bead80/d;
L_0x1beaf20/d .functor NOT 1, L_0x1bead80, C4<0>, C4<0>, C4<0>;
L_0x1beaf20 .delay (10,10,10) L_0x1beaf20/d;
v0x1b134a0_0 .net "and_in0ncom", 0 0, L_0x1beac90; 1 drivers
v0x1b13520_0 .net "and_in1com", 0 0, L_0x1bea950; 1 drivers
v0x1b135c0_0 .alias "in0", 0 0, v0x1b15750_0;
v0x1b13660_0 .alias "in1", 0 0, v0x1b15340_0;
v0x1b136e0_0 .net "nand_in0ncom", 0 0, L_0x1beab40; 1 drivers
v0x1b13780_0 .net "nand_in1com", 0 0, L_0x1bea7f0; 1 drivers
v0x1b13820_0 .net "ncom", 0 0, L_0x1beaa80; 1 drivers
v0x1b138c0_0 .net "nor_wire", 0 0, L_0x1bead80; 1 drivers
v0x1b13960_0 .alias "result", 0 0, v0x1b1a780_0;
v0x1b139e0_0 .alias "sel0", 0 0, v0x1b15570_0;
S_0x1b0c970 .scope module, "aluLast" "ALU_1bit" 2 114, 2 16, S_0x1898e50;
 .timescale 0 0;
L_0x1be5aa0/d .functor NOT 1, L_0x1b946b0, C4<0>, C4<0>, C4<0>;
L_0x1be5aa0 .delay (10,10,10) L_0x1be5aa0/d;
v0x1b12690_0 .net "carryin", 0 0, L_0x1beb8e0; 1 drivers
v0x1b12730_0 .alias "carryout", 0 0, v0x1aae1b0_0;
v0x1b12840_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1b128c0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1b12940_0 .net "notB", 0 0, L_0x1be5aa0; 1 drivers
v0x1b129c0_0 .net "operandA", 0 0, L_0x1be5870; 1 drivers
v0x1b12a40_0 .net "operandB", 0 0, L_0x1b946b0; 1 drivers
v0x1b12b50_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b12bd0_0 .net "result", 0 0, L_0x1bf0830; 1 drivers
v0x1b12c50_0 .net "trueB", 0 0, L_0x1bebc60; 1 drivers
v0x1b12d30_0 .net "wAddSub", 0 0, L_0x1bec6e0; 1 drivers
v0x1b12e40_0 .net "wNandAnd", 0 0, L_0x1bede00; 1 drivers
v0x1b12fc0_0 .net "wNorOr", 0 0, L_0x1bee840; 1 drivers
v0x1b130d0_0 .net "wXor", 0 0, L_0x1bed3a0; 1 drivers
L_0x1bf0960 .part v0x1b19ef0_0, 0, 1;
L_0x1bf0a00 .part v0x1b19ef0_0, 1, 1;
L_0x1b77490 .part v0x1b19ef0_0, 2, 1;
S_0x1b11f30 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b0c970;
 .timescale 0 0;
L_0x1be5ba0/d .functor NAND 1, L_0x1be5aa0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1be5ba0 .delay (20,20,20) L_0x1be5ba0/d;
L_0x1be5c80/d .functor NOT 1, L_0x1be5ba0, C4<0>, C4<0>, C4<0>;
L_0x1be5c80 .delay (10,10,10) L_0x1be5c80/d;
L_0x1be5d60/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1be5d60 .delay (10,10,10) L_0x1be5d60/d;
L_0x1be5e20/d .functor NAND 1, L_0x1b946b0, L_0x1be5d60, C4<1>, C4<1>;
L_0x1be5e20 .delay (20,20,20) L_0x1be5e20/d;
L_0x1beb9f0/d .functor NOT 1, L_0x1be5e20, C4<0>, C4<0>, C4<0>;
L_0x1beb9f0 .delay (10,10,10) L_0x1beb9f0/d;
L_0x1bebae0/d .functor NOR 1, L_0x1beb9f0, L_0x1be5c80, C4<0>, C4<0>;
L_0x1bebae0 .delay (20,20,20) L_0x1bebae0/d;
L_0x1bebc60/d .functor NOT 1, L_0x1bebae0, C4<0>, C4<0>, C4<0>;
L_0x1bebc60 .delay (10,10,10) L_0x1bebc60/d;
v0x1b12020_0 .net "and_in0ncom", 0 0, L_0x1beb9f0; 1 drivers
v0x1b120c0_0 .net "and_in1com", 0 0, L_0x1be5c80; 1 drivers
v0x1b12160_0 .alias "in0", 0 0, v0x1b12a40_0;
v0x1b121e0_0 .alias "in1", 0 0, v0x1b12940_0;
v0x1b12260_0 .net "nand_in0ncom", 0 0, L_0x1be5e20; 1 drivers
v0x1b12300_0 .net "nand_in1com", 0 0, L_0x1be5ba0; 1 drivers
v0x1b123a0_0 .net "ncom", 0 0, L_0x1be5d60; 1 drivers
v0x1b12440_0 .net "nor_wire", 0 0, L_0x1bebae0; 1 drivers
v0x1b124e0_0 .alias "result", 0 0, v0x1b12c50_0;
v0x1b125b0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1b10bf0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b0c970;
 .timescale 0 0;
L_0x1bec7f0/d .functor NAND 1, L_0x1be5870, L_0x1bebc60, C4<1>, C4<1>;
L_0x1bec7f0 .delay (20,20,20) L_0x1bec7f0/d;
L_0x1bec960/d .functor NOT 1, L_0x1bec7f0, C4<0>, C4<0>, C4<0>;
L_0x1bec960 .delay (10,10,10) L_0x1bec960/d;
L_0x1beca70/d .functor NAND 1, L_0x1beb8e0, L_0x1bec140, C4<1>, C4<1>;
L_0x1beca70 .delay (20,20,20) L_0x1beca70/d;
L_0x1becb30/d .functor NOT 1, L_0x1beca70, C4<0>, C4<0>, C4<0>;
L_0x1becb30 .delay (10,10,10) L_0x1becb30/d;
L_0x1becc40/d .functor NOR 1, L_0x1becb30, L_0x1bec960, C4<0>, C4<0>;
L_0x1becc40 .delay (20,20,20) L_0x1becc40/d;
L_0x1becdb0/d .functor NOT 1, L_0x1becc40, C4<0>, C4<0>, C4<0>;
L_0x1becdb0 .delay (10,10,10) L_0x1becdb0/d;
v0x1b117d0_0 .net "And_AB", 0 0, L_0x1bec960; 1 drivers
v0x1b11870_0 .net "And_XorAB_C", 0 0, L_0x1becb30; 1 drivers
v0x1b11910_0 .net "Nand_AB", 0 0, L_0x1bec7f0; 1 drivers
v0x1b119b0_0 .net "Nand_XorAB_C", 0 0, L_0x1beca70; 1 drivers
v0x1b11a30_0 .net "Xor_AB", 0 0, L_0x1bec140; 1 drivers
v0x1b11b00_0 .alias "a", 0 0, v0x1b129c0_0;
v0x1b11c50_0 .alias "b", 0 0, v0x1b12c50_0;
v0x1b11cd0_0 .alias "carryin", 0 0, v0x1b12690_0;
v0x1b11d50_0 .alias "carryout", 0 0, v0x1aae1b0_0;
v0x1b11dd0_0 .net "nco", 0 0, L_0x1becc40; 1 drivers
v0x1b11eb0_0 .alias "sum", 0 0, v0x1b12d30_0;
S_0x1b11280 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b10bf0;
 .timescale 0 0;
L_0x1bebd90/d .functor NAND 1, L_0x1be5870, L_0x1bebc60, C4<1>, C4<1>;
L_0x1bebd90 .delay (20,20,20) L_0x1bebd90/d;
L_0x1bebe30/d .functor NOR 1, L_0x1be5870, L_0x1bebc60, C4<0>, C4<0>;
L_0x1bebe30 .delay (20,20,20) L_0x1bebe30/d;
L_0x1bebed0/d .functor NOT 1, L_0x1bebe30, C4<0>, C4<0>, C4<0>;
L_0x1bebed0 .delay (10,10,10) L_0x1bebed0/d;
L_0x1bebfe0/d .functor NAND 1, L_0x1bebed0, L_0x1bebd90, C4<1>, C4<1>;
L_0x1bebfe0 .delay (20,20,20) L_0x1bebfe0/d;
L_0x1bec140/d .functor NOT 1, L_0x1bebfe0, C4<0>, C4<0>, C4<0>;
L_0x1bec140 .delay (10,10,10) L_0x1bec140/d;
v0x1b11370_0 .alias "a", 0 0, v0x1b129c0_0;
v0x1b11410_0 .alias "b", 0 0, v0x1b12c50_0;
v0x1b114b0_0 .net "nand_ab", 0 0, L_0x1bebd90; 1 drivers
v0x1b11550_0 .net "nor_ab", 0 0, L_0x1bebe30; 1 drivers
v0x1b115d0_0 .net "nxor_ab", 0 0, L_0x1bebfe0; 1 drivers
v0x1b11670_0 .net "or_ab", 0 0, L_0x1bebed0; 1 drivers
v0x1b11750_0 .alias "result", 0 0, v0x1b11a30_0;
S_0x1b10ce0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b10bf0;
 .timescale 0 0;
L_0x1bec250/d .functor NAND 1, L_0x1bec140, L_0x1beb8e0, C4<1>, C4<1>;
L_0x1bec250 .delay (20,20,20) L_0x1bec250/d;
L_0x1bec3a0/d .functor NOR 1, L_0x1bec140, L_0x1beb8e0, C4<0>, C4<0>;
L_0x1bec3a0 .delay (20,20,20) L_0x1bec3a0/d;
L_0x1bec510/d .functor NOT 1, L_0x1bec3a0, C4<0>, C4<0>, C4<0>;
L_0x1bec510 .delay (10,10,10) L_0x1bec510/d;
L_0x1bec5d0/d .functor NAND 1, L_0x1bec510, L_0x1bec250, C4<1>, C4<1>;
L_0x1bec5d0 .delay (20,20,20) L_0x1bec5d0/d;
L_0x1bec6e0/d .functor NOT 1, L_0x1bec5d0, C4<0>, C4<0>, C4<0>;
L_0x1bec6e0 .delay (10,10,10) L_0x1bec6e0/d;
v0x1b10dd0_0 .alias "a", 0 0, v0x1b11a30_0;
v0x1b10e70_0 .alias "b", 0 0, v0x1b12690_0;
v0x1b10f10_0 .net "nand_ab", 0 0, L_0x1bec250; 1 drivers
v0x1b10fb0_0 .net "nor_ab", 0 0, L_0x1bec3a0; 1 drivers
v0x1b11030_0 .net "nxor_ab", 0 0, L_0x1bec5d0; 1 drivers
v0x1b110d0_0 .net "or_ab", 0 0, L_0x1bec510; 1 drivers
v0x1b111b0_0 .alias "result", 0 0, v0x1b12d30_0;
S_0x1b106a0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b0c970;
 .timescale 0 0;
L_0x1becf20/d .functor NAND 1, L_0x1be5870, L_0x1b946b0, C4<1>, C4<1>;
L_0x1becf20 .delay (20,20,20) L_0x1becf20/d;
L_0x1becfe0/d .functor NOR 1, L_0x1be5870, L_0x1b946b0, C4<0>, C4<0>;
L_0x1becfe0 .delay (20,20,20) L_0x1becfe0/d;
L_0x1bed150/d .functor NOT 1, L_0x1becfe0, C4<0>, C4<0>, C4<0>;
L_0x1bed150 .delay (10,10,10) L_0x1bed150/d;
L_0x1bed240/d .functor NAND 1, L_0x1bed150, L_0x1becf20, C4<1>, C4<1>;
L_0x1bed240 .delay (20,20,20) L_0x1bed240/d;
L_0x1bed3a0/d .functor NOT 1, L_0x1bed240, C4<0>, C4<0>, C4<0>;
L_0x1bed3a0 .delay (10,10,10) L_0x1bed3a0/d;
v0x1b10790_0 .alias "a", 0 0, v0x1b129c0_0;
v0x1b10810_0 .alias "b", 0 0, v0x1b12a40_0;
v0x1b108e0_0 .net "nand_ab", 0 0, L_0x1becf20; 1 drivers
v0x1b10960_0 .net "nor_ab", 0 0, L_0x1becfe0; 1 drivers
v0x1b109e0_0 .net "nxor_ab", 0 0, L_0x1bed240; 1 drivers
v0x1b10a60_0 .net "or_ab", 0 0, L_0x1bed150; 1 drivers
v0x1b10b20_0 .alias "result", 0 0, v0x1b130d0_0;
S_0x1b0fab0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b0c970;
 .timescale 0 0;
L_0x1bed4f0/d .functor NAND 1, L_0x1be5870, L_0x1b946b0, C4<1>, C4<1>;
L_0x1bed4f0 .delay (20,20,20) L_0x1bed4f0/d;
L_0x1bed620/d .functor NOT 1, L_0x1bed4f0, C4<0>, C4<0>, C4<0>;
L_0x1bed620 .delay (10,10,10) L_0x1bed620/d;
v0x1b10320_0 .alias "a", 0 0, v0x1b129c0_0;
v0x1b103c0_0 .net "and_ab", 0 0, L_0x1bed620; 1 drivers
v0x1b10440_0 .alias "b", 0 0, v0x1b12a40_0;
v0x1b104c0_0 .net "nand_ab", 0 0, L_0x1bed4f0; 1 drivers
v0x1b105a0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b10620_0 .alias "result", 0 0, v0x1b12e40_0;
S_0x1b0fba0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b0fab0;
 .timescale 0 0;
L_0x1bed770/d .functor NAND 1, L_0x1bed620, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bed770 .delay (20,20,20) L_0x1bed770/d;
L_0x1bed830/d .functor NOT 1, L_0x1bed770, C4<0>, C4<0>, C4<0>;
L_0x1bed830 .delay (10,10,10) L_0x1bed830/d;
L_0x1bed960/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bed960 .delay (10,10,10) L_0x1bed960/d;
L_0x1beda20/d .functor NAND 1, L_0x1bed4f0, L_0x1bed960, C4<1>, C4<1>;
L_0x1beda20 .delay (20,20,20) L_0x1beda20/d;
L_0x1bedb70/d .functor NOT 1, L_0x1beda20, C4<0>, C4<0>, C4<0>;
L_0x1bedb70 .delay (10,10,10) L_0x1bedb70/d;
L_0x1bedc60/d .functor NOR 1, L_0x1bedb70, L_0x1bed830, C4<0>, C4<0>;
L_0x1bedc60 .delay (20,20,20) L_0x1bedc60/d;
L_0x1bede00/d .functor NOT 1, L_0x1bedc60, C4<0>, C4<0>, C4<0>;
L_0x1bede00 .delay (10,10,10) L_0x1bede00/d;
v0x1b0fc90_0 .net "and_in0ncom", 0 0, L_0x1bedb70; 1 drivers
v0x1b0fd10_0 .net "and_in1com", 0 0, L_0x1bed830; 1 drivers
v0x1b0fd90_0 .alias "in0", 0 0, v0x1b104c0_0;
v0x1b0fe30_0 .alias "in1", 0 0, v0x1b103c0_0;
v0x1b0feb0_0 .net "nand_in0ncom", 0 0, L_0x1beda20; 1 drivers
v0x1b0ff50_0 .net "nand_in1com", 0 0, L_0x1bed770; 1 drivers
v0x1b10030_0 .net "ncom", 0 0, L_0x1bed960; 1 drivers
v0x1b100d0_0 .net "nor_wire", 0 0, L_0x1bedc60; 1 drivers
v0x1b10170_0 .alias "result", 0 0, v0x1b12e40_0;
v0x1b10240_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1b0f010 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b0c970;
 .timescale 0 0;
L_0x1bedf30/d .functor NOR 1, L_0x1be5870, L_0x1b946b0, C4<0>, C4<0>;
L_0x1bedf30 .delay (20,20,20) L_0x1bedf30/d;
L_0x1bee060/d .functor NOT 1, L_0x1bedf30, C4<0>, C4<0>, C4<0>;
L_0x1bee060 .delay (10,10,10) L_0x1bee060/d;
v0x1b0f790_0 .alias "a", 0 0, v0x1b129c0_0;
v0x1b0f810_0 .alias "b", 0 0, v0x1b12a40_0;
v0x1b0f8b0_0 .net "nor_ab", 0 0, L_0x1bedf30; 1 drivers
v0x1b0f930_0 .net "or_ab", 0 0, L_0x1bee060; 1 drivers
v0x1b0f9b0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b0fa30_0 .alias "result", 0 0, v0x1b12fc0_0;
S_0x1b0f100 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b0f010;
 .timescale 0 0;
L_0x1bee1b0/d .functor NAND 1, L_0x1bee060, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bee1b0 .delay (20,20,20) L_0x1bee1b0/d;
L_0x1bee270/d .functor NOT 1, L_0x1bee1b0, C4<0>, C4<0>, C4<0>;
L_0x1bee270 .delay (10,10,10) L_0x1bee270/d;
L_0x1bee3a0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bee3a0 .delay (10,10,10) L_0x1bee3a0/d;
L_0x1bee460/d .functor NAND 1, L_0x1bedf30, L_0x1bee3a0, C4<1>, C4<1>;
L_0x1bee460 .delay (20,20,20) L_0x1bee460/d;
L_0x1bee5b0/d .functor NOT 1, L_0x1bee460, C4<0>, C4<0>, C4<0>;
L_0x1bee5b0 .delay (10,10,10) L_0x1bee5b0/d;
L_0x1bee6a0/d .functor NOR 1, L_0x1bee5b0, L_0x1bee270, C4<0>, C4<0>;
L_0x1bee6a0 .delay (20,20,20) L_0x1bee6a0/d;
L_0x1bee840/d .functor NOT 1, L_0x1bee6a0, C4<0>, C4<0>, C4<0>;
L_0x1bee840 .delay (10,10,10) L_0x1bee840/d;
v0x1b0f1f0_0 .net "and_in0ncom", 0 0, L_0x1bee5b0; 1 drivers
v0x1b0f270_0 .net "and_in1com", 0 0, L_0x1bee270; 1 drivers
v0x1b0f2f0_0 .alias "in0", 0 0, v0x1b0f8b0_0;
v0x1b0f370_0 .alias "in1", 0 0, v0x1b0f930_0;
v0x1b0f3f0_0 .net "nand_in0ncom", 0 0, L_0x1bee460; 1 drivers
v0x1b0f470_0 .net "nand_in1com", 0 0, L_0x1bee1b0; 1 drivers
v0x1b0f4f0_0 .net "ncom", 0 0, L_0x1bee3a0; 1 drivers
v0x1b0f570_0 .net "nor_wire", 0 0, L_0x1bee6a0; 1 drivers
v0x1b0f640_0 .alias "result", 0 0, v0x1b12fc0_0;
v0x1b0f710_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1b0ca60 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b0c970;
 .timescale 0 0;
v0x1b0e860_0 .alias "in0", 0 0, v0x1b12d30_0;
v0x1b0e910_0 .alias "in1", 0 0, v0x1b130d0_0;
v0x1b0e9c0_0 .alias "in2", 0 0, v0x1b12e40_0;
v0x1b0ea70_0 .alias "in3", 0 0, v0x1b12fc0_0;
v0x1b0eb50_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b0ec00_0 .alias "result", 0 0, v0x1b12bd0_0;
v0x1b0ec80_0 .net "sel0", 0 0, L_0x1bf0960; 1 drivers
v0x1b0ed00_0 .net "sel1", 0 0, L_0x1bf0a00; 1 drivers
v0x1b0ed80_0 .net "sel2", 0 0, L_0x1b77490; 1 drivers
v0x1b0ee30_0 .net "w0", 0 0, L_0x1bef000; 1 drivers
v0x1b0ef10_0 .net "w1", 0 0, L_0x1bef780; 1 drivers
v0x1b0ef90_0 .net "w2", 0 0, L_0x1beffd0; 1 drivers
S_0x1b0e0e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b0ca60;
 .timescale 0 0;
L_0x1bee970/d .functor NAND 1, L_0x1bed3a0, L_0x1bf0960, C4<1>, C4<1>;
L_0x1bee970 .delay (20,20,20) L_0x1bee970/d;
L_0x1beea30/d .functor NOT 1, L_0x1bee970, C4<0>, C4<0>, C4<0>;
L_0x1beea30 .delay (10,10,10) L_0x1beea30/d;
L_0x1beeb60/d .functor NOT 1, L_0x1bf0960, C4<0>, C4<0>, C4<0>;
L_0x1beeb60 .delay (10,10,10) L_0x1beeb60/d;
L_0x1beecb0/d .functor NAND 1, L_0x1bec6e0, L_0x1beeb60, C4<1>, C4<1>;
L_0x1beecb0 .delay (20,20,20) L_0x1beecb0/d;
L_0x1beed70/d .functor NOT 1, L_0x1beecb0, C4<0>, C4<0>, C4<0>;
L_0x1beed70 .delay (10,10,10) L_0x1beed70/d;
L_0x1beee60/d .functor NOR 1, L_0x1beed70, L_0x1beea30, C4<0>, C4<0>;
L_0x1beee60 .delay (20,20,20) L_0x1beee60/d;
L_0x1bef000/d .functor NOT 1, L_0x1beee60, C4<0>, C4<0>, C4<0>;
L_0x1bef000 .delay (10,10,10) L_0x1bef000/d;
v0x1b0e1d0_0 .net "and_in0ncom", 0 0, L_0x1beed70; 1 drivers
v0x1b0e290_0 .net "and_in1com", 0 0, L_0x1beea30; 1 drivers
v0x1b0e330_0 .alias "in0", 0 0, v0x1b12d30_0;
v0x1b0e3d0_0 .alias "in1", 0 0, v0x1b130d0_0;
v0x1b0e450_0 .net "nand_in0ncom", 0 0, L_0x1beecb0; 1 drivers
v0x1b0e4f0_0 .net "nand_in1com", 0 0, L_0x1bee970; 1 drivers
v0x1b0e590_0 .net "ncom", 0 0, L_0x1beeb60; 1 drivers
v0x1b0e630_0 .net "nor_wire", 0 0, L_0x1beee60; 1 drivers
v0x1b0e6d0_0 .alias "result", 0 0, v0x1b0ee30_0;
v0x1b0e750_0 .alias "sel0", 0 0, v0x1b0ec80_0;
S_0x1b0d990 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b0ca60;
 .timescale 0 0;
L_0x1bef130/d .functor NAND 1, L_0x1bee840, L_0x1bf0960, C4<1>, C4<1>;
L_0x1bef130 .delay (20,20,20) L_0x1bef130/d;
L_0x1bef1f0/d .functor NOT 1, L_0x1bef130, C4<0>, C4<0>, C4<0>;
L_0x1bef1f0 .delay (10,10,10) L_0x1bef1f0/d;
L_0x1bef320/d .functor NOT 1, L_0x1bf0960, C4<0>, C4<0>, C4<0>;
L_0x1bef320 .delay (10,10,10) L_0x1bef320/d;
L_0x1bef3e0/d .functor NAND 1, L_0x1bede00, L_0x1bef320, C4<1>, C4<1>;
L_0x1bef3e0 .delay (20,20,20) L_0x1bef3e0/d;
L_0x1bef4f0/d .functor NOT 1, L_0x1bef3e0, C4<0>, C4<0>, C4<0>;
L_0x1bef4f0 .delay (10,10,10) L_0x1bef4f0/d;
L_0x1bef5e0/d .functor NOR 1, L_0x1bef4f0, L_0x1bef1f0, C4<0>, C4<0>;
L_0x1bef5e0 .delay (20,20,20) L_0x1bef5e0/d;
L_0x1bef780/d .functor NOT 1, L_0x1bef5e0, C4<0>, C4<0>, C4<0>;
L_0x1bef780 .delay (10,10,10) L_0x1bef780/d;
v0x1b0da80_0 .net "and_in0ncom", 0 0, L_0x1bef4f0; 1 drivers
v0x1b0db40_0 .net "and_in1com", 0 0, L_0x1bef1f0; 1 drivers
v0x1b0dbe0_0 .alias "in0", 0 0, v0x1b12e40_0;
v0x1b0dc80_0 .alias "in1", 0 0, v0x1b12fc0_0;
v0x1b0dd00_0 .net "nand_in0ncom", 0 0, L_0x1bef3e0; 1 drivers
v0x1b0dda0_0 .net "nand_in1com", 0 0, L_0x1bef130; 1 drivers
v0x1b0de40_0 .net "ncom", 0 0, L_0x1bef320; 1 drivers
v0x1b0dee0_0 .net "nor_wire", 0 0, L_0x1bef5e0; 1 drivers
v0x1b0df80_0 .alias "result", 0 0, v0x1b0ef10_0;
v0x1b0e000_0 .alias "sel0", 0 0, v0x1b0ec80_0;
S_0x1b0d240 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b0ca60;
 .timescale 0 0;
L_0x1bef8b0/d .functor NAND 1, L_0x1bef780, L_0x1bf0a00, C4<1>, C4<1>;
L_0x1bef8b0 .delay (20,20,20) L_0x1bef8b0/d;
L_0x1befa00/d .functor NOT 1, L_0x1bef8b0, C4<0>, C4<0>, C4<0>;
L_0x1befa00 .delay (10,10,10) L_0x1befa00/d;
L_0x1befb30/d .functor NOT 1, L_0x1bf0a00, C4<0>, C4<0>, C4<0>;
L_0x1befb30 .delay (10,10,10) L_0x1befb30/d;
L_0x1befbf0/d .functor NAND 1, L_0x1bef000, L_0x1befb30, C4<1>, C4<1>;
L_0x1befbf0 .delay (20,20,20) L_0x1befbf0/d;
L_0x1befd40/d .functor NOT 1, L_0x1befbf0, C4<0>, C4<0>, C4<0>;
L_0x1befd40 .delay (10,10,10) L_0x1befd40/d;
L_0x1befe30/d .functor NOR 1, L_0x1befd40, L_0x1befa00, C4<0>, C4<0>;
L_0x1befe30 .delay (20,20,20) L_0x1befe30/d;
L_0x1beffd0/d .functor NOT 1, L_0x1befe30, C4<0>, C4<0>, C4<0>;
L_0x1beffd0 .delay (10,10,10) L_0x1beffd0/d;
v0x1b0d330_0 .net "and_in0ncom", 0 0, L_0x1befd40; 1 drivers
v0x1b0d3f0_0 .net "and_in1com", 0 0, L_0x1befa00; 1 drivers
v0x1b0d490_0 .alias "in0", 0 0, v0x1b0ee30_0;
v0x1b0d530_0 .alias "in1", 0 0, v0x1b0ef10_0;
v0x1b0d5b0_0 .net "nand_in0ncom", 0 0, L_0x1befbf0; 1 drivers
v0x1b0d650_0 .net "nand_in1com", 0 0, L_0x1bef8b0; 1 drivers
v0x1b0d6f0_0 .net "ncom", 0 0, L_0x1befb30; 1 drivers
v0x1b0d790_0 .net "nor_wire", 0 0, L_0x1befe30; 1 drivers
v0x1b0d830_0 .alias "result", 0 0, v0x1b0ef90_0;
v0x1b0d8b0_0 .alias "sel0", 0 0, v0x1b0ed00_0;
S_0x1b0cb50 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b0ca60;
 .timescale 0 0;
L_0x1bf0100/d .functor NAND 1, C4<0>, L_0x1b77490, C4<1>, C4<1>;
L_0x1bf0100 .delay (20,20,20) L_0x1bf0100/d;
L_0x1bf0260/d .functor NOT 1, L_0x1bf0100, C4<0>, C4<0>, C4<0>;
L_0x1bf0260 .delay (10,10,10) L_0x1bf0260/d;
L_0x1bf0390/d .functor NOT 1, L_0x1b77490, C4<0>, C4<0>, C4<0>;
L_0x1bf0390 .delay (10,10,10) L_0x1bf0390/d;
L_0x1bf0450/d .functor NAND 1, L_0x1beffd0, L_0x1bf0390, C4<1>, C4<1>;
L_0x1bf0450 .delay (20,20,20) L_0x1bf0450/d;
L_0x1bf05a0/d .functor NOT 1, L_0x1bf0450, C4<0>, C4<0>, C4<0>;
L_0x1bf05a0 .delay (10,10,10) L_0x1bf05a0/d;
L_0x1bf0690/d .functor NOR 1, L_0x1bf05a0, L_0x1bf0260, C4<0>, C4<0>;
L_0x1bf0690 .delay (20,20,20) L_0x1bf0690/d;
L_0x1bf0830/d .functor NOT 1, L_0x1bf0690, C4<0>, C4<0>, C4<0>;
L_0x1bf0830 .delay (10,10,10) L_0x1bf0830/d;
v0x1b0cc40_0 .net "and_in0ncom", 0 0, L_0x1bf05a0; 1 drivers
v0x1b0ccc0_0 .net "and_in1com", 0 0, L_0x1bf0260; 1 drivers
v0x1b0cd60_0 .alias "in0", 0 0, v0x1b0ef90_0;
v0x1b0ce00_0 .alias "in1", 0 0, v0x1b0eb50_0;
v0x1b0ce80_0 .net "nand_in0ncom", 0 0, L_0x1bf0450; 1 drivers
v0x1b0cf20_0 .net "nand_in1com", 0 0, L_0x1bf0100; 1 drivers
v0x1b0cfc0_0 .net "ncom", 0 0, L_0x1bf0390; 1 drivers
v0x1b0d060_0 .net "nor_wire", 0 0, L_0x1bf0690; 1 drivers
v0x1b0d100_0 .alias "result", 0 0, v0x1b12bd0_0;
v0x1b0d1a0_0 .alias "sel0", 0 0, v0x1b0ed80_0;
S_0x1b06010 .scope module, "aluSub" "ALU_1bit" 2 115, 2 16, S_0x1898e50;
 .timescale 0 0;
L_0x1be5910/d .functor NOT 1, L_0x1bf1b40, C4<0>, C4<0>, C4<0>;
L_0x1be5910 .delay (10,10,10) L_0x1be5910/d;
v0x1b0be70_0 .net "carryin", 0 0, L_0x1bf1dd0; 1 drivers
v0x1b0bf10_0 .alias "carryout", 0 0, v0x1aae1b0_0;
v0x1b0bfe0_0 .net "invertB", 0 0, C4<1>; 1 drivers
v0x1b0c060_0 .net "muxIndex", 2 0, C4<000>; 1 drivers
v0x1b0c0e0_0 .net "notB", 0 0, L_0x1be5910; 1 drivers
v0x1b0c160_0 .net "operandA", 0 0, L_0x1bf73e0; 1 drivers
v0x1b0c1e0_0 .net "operandB", 0 0, L_0x1bf1b40; 1 drivers
v0x1b0c2f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b0c370_0 .alias "result", 0 0, v0x1b1a910_0;
v0x1b0c3f0_0 .net "trueB", 0 0, L_0x1bf22a0; 1 drivers
v0x1b0c4d0_0 .net "wAddSub", 0 0, L_0x1bf2d80; 1 drivers
v0x1b0c5e0_0 .net "wNandAnd", 0 0, L_0x1bf44c0; 1 drivers
v0x1b0c760_0 .net "wNorOr", 0 0, L_0x1bf4f00; 1 drivers
v0x1b0c870_0 .net "wXor", 0 0, L_0x1bf3a60; 1 drivers
L_0x1bf70a0 .part C4<000>, 0, 1;
L_0x1bf7140 .part C4<000>, 1, 1;
L_0x1bf7270 .part C4<000>, 2, 1;
S_0x1b0b710 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b06010;
 .timescale 0 0;
L_0x1b94750/d .functor NAND 1, L_0x1be5910, C4<1>, C4<1>, C4<1>;
L_0x1b94750 .delay (20,20,20) L_0x1b94750/d;
L_0x1b94830/d .functor NOT 1, L_0x1b94750, C4<0>, C4<0>, C4<0>;
L_0x1b94830 .delay (10,10,10) L_0x1b94830/d;
L_0x1b944a0/d .functor NOT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1b944a0 .delay (10,10,10) L_0x1b944a0/d;
L_0x1b94560/d .functor NAND 1, L_0x1bf1b40, L_0x1b944a0, C4<1>, C4<1>;
L_0x1b94560 .delay (20,20,20) L_0x1b94560/d;
L_0x1bf2030/d .functor NOT 1, L_0x1b94560, C4<0>, C4<0>, C4<0>;
L_0x1bf2030 .delay (10,10,10) L_0x1bf2030/d;
L_0x1bf2120/d .functor NOR 1, L_0x1bf2030, L_0x1b94830, C4<0>, C4<0>;
L_0x1bf2120 .delay (20,20,20) L_0x1bf2120/d;
L_0x1bf22a0/d .functor NOT 1, L_0x1bf2120, C4<0>, C4<0>, C4<0>;
L_0x1bf22a0 .delay (10,10,10) L_0x1bf22a0/d;
v0x1b0b800_0 .net "and_in0ncom", 0 0, L_0x1bf2030; 1 drivers
v0x1b0b880_0 .net "and_in1com", 0 0, L_0x1b94830; 1 drivers
v0x1b0b920_0 .alias "in0", 0 0, v0x1b0c1e0_0;
v0x1b0b9a0_0 .alias "in1", 0 0, v0x1b0c0e0_0;
v0x1b0ba20_0 .net "nand_in0ncom", 0 0, L_0x1b94560; 1 drivers
v0x1b0bac0_0 .net "nand_in1com", 0 0, L_0x1b94750; 1 drivers
v0x1b0bb60_0 .net "ncom", 0 0, L_0x1b944a0; 1 drivers
v0x1b0bc00_0 .net "nor_wire", 0 0, L_0x1bf2120; 1 drivers
v0x1b0bca0_0 .alias "result", 0 0, v0x1b0c3f0_0;
v0x1b0bd70_0 .alias "sel0", 0 0, v0x1b0bfe0_0;
S_0x1b0a3d0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b06010;
 .timescale 0 0;
L_0x1bf2e90/d .functor NAND 1, L_0x1bf73e0, L_0x1bf22a0, C4<1>, C4<1>;
L_0x1bf2e90 .delay (20,20,20) L_0x1bf2e90/d;
L_0x1bf3000/d .functor NOT 1, L_0x1bf2e90, C4<0>, C4<0>, C4<0>;
L_0x1bf3000 .delay (10,10,10) L_0x1bf3000/d;
L_0x1bf3110/d .functor NAND 1, L_0x1bf1dd0, L_0x1bf27e0, C4<1>, C4<1>;
L_0x1bf3110 .delay (20,20,20) L_0x1bf3110/d;
L_0x1bf31d0/d .functor NOT 1, L_0x1bf3110, C4<0>, C4<0>, C4<0>;
L_0x1bf31d0 .delay (10,10,10) L_0x1bf31d0/d;
L_0x1bf32e0/d .functor NOR 1, L_0x1bf31d0, L_0x1bf3000, C4<0>, C4<0>;
L_0x1bf32e0 .delay (20,20,20) L_0x1bf32e0/d;
L_0x1bf3450/d .functor NOT 1, L_0x1bf32e0, C4<0>, C4<0>, C4<0>;
L_0x1bf3450 .delay (10,10,10) L_0x1bf3450/d;
v0x1b0afb0_0 .net "And_AB", 0 0, L_0x1bf3000; 1 drivers
v0x1b0b050_0 .net "And_XorAB_C", 0 0, L_0x1bf31d0; 1 drivers
v0x1b0b0f0_0 .net "Nand_AB", 0 0, L_0x1bf2e90; 1 drivers
v0x1b0b190_0 .net "Nand_XorAB_C", 0 0, L_0x1bf3110; 1 drivers
v0x1b0b210_0 .net "Xor_AB", 0 0, L_0x1bf27e0; 1 drivers
v0x1b0b2e0_0 .alias "a", 0 0, v0x1b0c160_0;
v0x1b0b430_0 .alias "b", 0 0, v0x1b0c3f0_0;
v0x1b0b4b0_0 .alias "carryin", 0 0, v0x1b0be70_0;
v0x1b0b530_0 .alias "carryout", 0 0, v0x1aae1b0_0;
v0x1b0b5b0_0 .net "nco", 0 0, L_0x1bf32e0; 1 drivers
v0x1b0b690_0 .alias "sum", 0 0, v0x1b0c4d0_0;
S_0x1b0aa60 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b0a3d0;
 .timescale 0 0;
L_0x1bf23d0/d .functor NAND 1, L_0x1bf73e0, L_0x1bf22a0, C4<1>, C4<1>;
L_0x1bf23d0 .delay (20,20,20) L_0x1bf23d0/d;
L_0x1bf2490/d .functor NOR 1, L_0x1bf73e0, L_0x1bf22a0, C4<0>, C4<0>;
L_0x1bf2490 .delay (20,20,20) L_0x1bf2490/d;
L_0x1bf2570/d .functor NOT 1, L_0x1bf2490, C4<0>, C4<0>, C4<0>;
L_0x1bf2570 .delay (10,10,10) L_0x1bf2570/d;
L_0x1bf2680/d .functor NAND 1, L_0x1bf2570, L_0x1bf23d0, C4<1>, C4<1>;
L_0x1bf2680 .delay (20,20,20) L_0x1bf2680/d;
L_0x1bf27e0/d .functor NOT 1, L_0x1bf2680, C4<0>, C4<0>, C4<0>;
L_0x1bf27e0 .delay (10,10,10) L_0x1bf27e0/d;
v0x1b0ab50_0 .alias "a", 0 0, v0x1b0c160_0;
v0x1b0abf0_0 .alias "b", 0 0, v0x1b0c3f0_0;
v0x1b0ac90_0 .net "nand_ab", 0 0, L_0x1bf23d0; 1 drivers
v0x1b0ad30_0 .net "nor_ab", 0 0, L_0x1bf2490; 1 drivers
v0x1b0adb0_0 .net "nxor_ab", 0 0, L_0x1bf2680; 1 drivers
v0x1b0ae50_0 .net "or_ab", 0 0, L_0x1bf2570; 1 drivers
v0x1b0af30_0 .alias "result", 0 0, v0x1b0b210_0;
S_0x1b0a4c0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b0a3d0;
 .timescale 0 0;
L_0x1bf28f0/d .functor NAND 1, L_0x1bf27e0, L_0x1bf1dd0, C4<1>, C4<1>;
L_0x1bf28f0 .delay (20,20,20) L_0x1bf28f0/d;
L_0x1bf2a40/d .functor NOR 1, L_0x1bf27e0, L_0x1bf1dd0, C4<0>, C4<0>;
L_0x1bf2a40 .delay (20,20,20) L_0x1bf2a40/d;
L_0x1bf2bb0/d .functor NOT 1, L_0x1bf2a40, C4<0>, C4<0>, C4<0>;
L_0x1bf2bb0 .delay (10,10,10) L_0x1bf2bb0/d;
L_0x1bf2c70/d .functor NAND 1, L_0x1bf2bb0, L_0x1bf28f0, C4<1>, C4<1>;
L_0x1bf2c70 .delay (20,20,20) L_0x1bf2c70/d;
L_0x1bf2d80/d .functor NOT 1, L_0x1bf2c70, C4<0>, C4<0>, C4<0>;
L_0x1bf2d80 .delay (10,10,10) L_0x1bf2d80/d;
v0x1b0a5b0_0 .alias "a", 0 0, v0x1b0b210_0;
v0x1b0a650_0 .alias "b", 0 0, v0x1b0be70_0;
v0x1b0a6f0_0 .net "nand_ab", 0 0, L_0x1bf28f0; 1 drivers
v0x1b0a790_0 .net "nor_ab", 0 0, L_0x1bf2a40; 1 drivers
v0x1b0a810_0 .net "nxor_ab", 0 0, L_0x1bf2c70; 1 drivers
v0x1b0a8b0_0 .net "or_ab", 0 0, L_0x1bf2bb0; 1 drivers
v0x1b0a990_0 .alias "result", 0 0, v0x1b0c4d0_0;
S_0x1b09e80 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b06010;
 .timescale 0 0;
L_0x1bf35c0/d .functor NAND 1, L_0x1bf73e0, L_0x1bf1b40, C4<1>, C4<1>;
L_0x1bf35c0 .delay (20,20,20) L_0x1bf35c0/d;
L_0x1bf3680/d .functor NOR 1, L_0x1bf73e0, L_0x1bf1b40, C4<0>, C4<0>;
L_0x1bf3680 .delay (20,20,20) L_0x1bf3680/d;
L_0x1bf3810/d .functor NOT 1, L_0x1bf3680, C4<0>, C4<0>, C4<0>;
L_0x1bf3810 .delay (10,10,10) L_0x1bf3810/d;
L_0x1bf3900/d .functor NAND 1, L_0x1bf3810, L_0x1bf35c0, C4<1>, C4<1>;
L_0x1bf3900 .delay (20,20,20) L_0x1bf3900/d;
L_0x1bf3a60/d .functor NOT 1, L_0x1bf3900, C4<0>, C4<0>, C4<0>;
L_0x1bf3a60 .delay (10,10,10) L_0x1bf3a60/d;
v0x1b09f70_0 .alias "a", 0 0, v0x1b0c160_0;
v0x1b09ff0_0 .alias "b", 0 0, v0x1b0c1e0_0;
v0x1b0a0c0_0 .net "nand_ab", 0 0, L_0x1bf35c0; 1 drivers
v0x1b0a140_0 .net "nor_ab", 0 0, L_0x1bf3680; 1 drivers
v0x1b0a1c0_0 .net "nxor_ab", 0 0, L_0x1bf3900; 1 drivers
v0x1b0a240_0 .net "or_ab", 0 0, L_0x1bf3810; 1 drivers
v0x1b0a300_0 .alias "result", 0 0, v0x1b0c870_0;
S_0x1b092c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b06010;
 .timescale 0 0;
L_0x1bf3bb0/d .functor NAND 1, L_0x1bf73e0, L_0x1bf1b40, C4<1>, C4<1>;
L_0x1bf3bb0 .delay (20,20,20) L_0x1bf3bb0/d;
L_0x1bf3ce0/d .functor NOT 1, L_0x1bf3bb0, C4<0>, C4<0>, C4<0>;
L_0x1bf3ce0 .delay (10,10,10) L_0x1bf3ce0/d;
v0x1b09b30_0 .alias "a", 0 0, v0x1b0c160_0;
v0x1b09bd0_0 .net "and_ab", 0 0, L_0x1bf3ce0; 1 drivers
v0x1b09c50_0 .alias "b", 0 0, v0x1b0c1e0_0;
v0x1b09cd0_0 .net "nand_ab", 0 0, L_0x1bf3bb0; 1 drivers
v0x1b09d80_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b09e00_0 .alias "result", 0 0, v0x1b0c5e0_0;
S_0x1b093b0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b092c0;
 .timescale 0 0;
L_0x1bf3e30/d .functor NAND 1, L_0x1bf3ce0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bf3e30 .delay (20,20,20) L_0x1bf3e30/d;
L_0x1bf3ef0/d .functor NOT 1, L_0x1bf3e30, C4<0>, C4<0>, C4<0>;
L_0x1bf3ef0 .delay (10,10,10) L_0x1bf3ef0/d;
L_0x1bf4020/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bf4020 .delay (10,10,10) L_0x1bf4020/d;
L_0x1bf40e0/d .functor NAND 1, L_0x1bf3bb0, L_0x1bf4020, C4<1>, C4<1>;
L_0x1bf40e0 .delay (20,20,20) L_0x1bf40e0/d;
L_0x1bf4230/d .functor NOT 1, L_0x1bf40e0, C4<0>, C4<0>, C4<0>;
L_0x1bf4230 .delay (10,10,10) L_0x1bf4230/d;
L_0x1bf4320/d .functor NOR 1, L_0x1bf4230, L_0x1bf3ef0, C4<0>, C4<0>;
L_0x1bf4320 .delay (20,20,20) L_0x1bf4320/d;
L_0x1bf44c0/d .functor NOT 1, L_0x1bf4320, C4<0>, C4<0>, C4<0>;
L_0x1bf44c0 .delay (10,10,10) L_0x1bf44c0/d;
v0x1b094a0_0 .net "and_in0ncom", 0 0, L_0x1bf4230; 1 drivers
v0x1b09520_0 .net "and_in1com", 0 0, L_0x1bf3ef0; 1 drivers
v0x1b095a0_0 .alias "in0", 0 0, v0x1b09cd0_0;
v0x1b09640_0 .alias "in1", 0 0, v0x1b09bd0_0;
v0x1b096c0_0 .net "nand_in0ncom", 0 0, L_0x1bf40e0; 1 drivers
v0x1b09760_0 .net "nand_in1com", 0 0, L_0x1bf3e30; 1 drivers
v0x1b09840_0 .net "ncom", 0 0, L_0x1bf4020; 1 drivers
v0x1b098e0_0 .net "nor_wire", 0 0, L_0x1bf4320; 1 drivers
v0x1b09980_0 .alias "result", 0 0, v0x1b0c5e0_0;
v0x1b09a50_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1b08800 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b06010;
 .timescale 0 0;
L_0x1bf45f0/d .functor NOR 1, L_0x1bf73e0, L_0x1bf1b40, C4<0>, C4<0>;
L_0x1bf45f0 .delay (20,20,20) L_0x1bf45f0/d;
L_0x1bf4720/d .functor NOT 1, L_0x1bf45f0, C4<0>, C4<0>, C4<0>;
L_0x1bf4720 .delay (10,10,10) L_0x1bf4720/d;
v0x1b08f80_0 .alias "a", 0 0, v0x1b0c160_0;
v0x1b09020_0 .alias "b", 0 0, v0x1b0c1e0_0;
v0x1b090c0_0 .net "nor_ab", 0 0, L_0x1bf45f0; 1 drivers
v0x1b09140_0 .net "or_ab", 0 0, L_0x1bf4720; 1 drivers
v0x1b091c0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b09240_0 .alias "result", 0 0, v0x1b0c760_0;
S_0x1b088f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b08800;
 .timescale 0 0;
L_0x1bf4870/d .functor NAND 1, L_0x1bf4720, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bf4870 .delay (20,20,20) L_0x1bf4870/d;
L_0x1bf4930/d .functor NOT 1, L_0x1bf4870, C4<0>, C4<0>, C4<0>;
L_0x1bf4930 .delay (10,10,10) L_0x1bf4930/d;
L_0x1bf4a60/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bf4a60 .delay (10,10,10) L_0x1bf4a60/d;
L_0x1bf4b20/d .functor NAND 1, L_0x1bf45f0, L_0x1bf4a60, C4<1>, C4<1>;
L_0x1bf4b20 .delay (20,20,20) L_0x1bf4b20/d;
L_0x1bf4c70/d .functor NOT 1, L_0x1bf4b20, C4<0>, C4<0>, C4<0>;
L_0x1bf4c70 .delay (10,10,10) L_0x1bf4c70/d;
L_0x1bf4d60/d .functor NOR 1, L_0x1bf4c70, L_0x1bf4930, C4<0>, C4<0>;
L_0x1bf4d60 .delay (20,20,20) L_0x1bf4d60/d;
L_0x1bf4f00/d .functor NOT 1, L_0x1bf4d60, C4<0>, C4<0>, C4<0>;
L_0x1bf4f00 .delay (10,10,10) L_0x1bf4f00/d;
v0x1b089e0_0 .net "and_in0ncom", 0 0, L_0x1bf4c70; 1 drivers
v0x1b08a60_0 .net "and_in1com", 0 0, L_0x1bf4930; 1 drivers
v0x1b08ae0_0 .alias "in0", 0 0, v0x1b090c0_0;
v0x1b08b60_0 .alias "in1", 0 0, v0x1b09140_0;
v0x1b08be0_0 .net "nand_in0ncom", 0 0, L_0x1bf4b20; 1 drivers
v0x1b08c60_0 .net "nand_in1com", 0 0, L_0x1bf4870; 1 drivers
v0x1b08ce0_0 .net "ncom", 0 0, L_0x1bf4a60; 1 drivers
v0x1b08d60_0 .net "nor_wire", 0 0, L_0x1bf4d60; 1 drivers
v0x1b08e30_0 .alias "result", 0 0, v0x1b0c760_0;
v0x1b08f00_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1b06100 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b06010;
 .timescale 0 0;
v0x1b07ed0_0 .alias "in0", 0 0, v0x1b0c4d0_0;
v0x1b07f80_0 .alias "in1", 0 0, v0x1b0c870_0;
v0x1b08030_0 .alias "in2", 0 0, v0x1b0c5e0_0;
v0x1b080e0_0 .alias "in3", 0 0, v0x1b0c760_0;
v0x1b081c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b08270_0 .alias "result", 0 0, v0x1b1a910_0;
v0x1b082f0_0 .net "sel0", 0 0, L_0x1bf70a0; 1 drivers
v0x1b083c0_0 .net "sel1", 0 0, L_0x1bf7140; 1 drivers
v0x1b08490_0 .net "sel2", 0 0, L_0x1bf7270; 1 drivers
v0x1b08510_0 .net "w0", 0 0, L_0x1bf56c0; 1 drivers
v0x1b085f0_0 .net "w1", 0 0, L_0x1bf5e40; 1 drivers
v0x1b086c0_0 .net "w2", 0 0, L_0x1bf6690; 1 drivers
S_0x1b07720 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b06100;
 .timescale 0 0;
L_0x1bf5030/d .functor NAND 1, L_0x1bf3a60, L_0x1bf70a0, C4<1>, C4<1>;
L_0x1bf5030 .delay (20,20,20) L_0x1bf5030/d;
L_0x1bf50f0/d .functor NOT 1, L_0x1bf5030, C4<0>, C4<0>, C4<0>;
L_0x1bf50f0 .delay (10,10,10) L_0x1bf50f0/d;
L_0x1bf5220/d .functor NOT 1, L_0x1bf70a0, C4<0>, C4<0>, C4<0>;
L_0x1bf5220 .delay (10,10,10) L_0x1bf5220/d;
L_0x1bf5370/d .functor NAND 1, L_0x1bf2d80, L_0x1bf5220, C4<1>, C4<1>;
L_0x1bf5370 .delay (20,20,20) L_0x1bf5370/d;
L_0x1bf5430/d .functor NOT 1, L_0x1bf5370, C4<0>, C4<0>, C4<0>;
L_0x1bf5430 .delay (10,10,10) L_0x1bf5430/d;
L_0x1bf5520/d .functor NOR 1, L_0x1bf5430, L_0x1bf50f0, C4<0>, C4<0>;
L_0x1bf5520 .delay (20,20,20) L_0x1bf5520/d;
L_0x1bf56c0/d .functor NOT 1, L_0x1bf5520, C4<0>, C4<0>, C4<0>;
L_0x1bf56c0 .delay (10,10,10) L_0x1bf56c0/d;
v0x1b07810_0 .net "and_in0ncom", 0 0, L_0x1bf5430; 1 drivers
v0x1b078d0_0 .net "and_in1com", 0 0, L_0x1bf50f0; 1 drivers
v0x1b07970_0 .alias "in0", 0 0, v0x1b0c4d0_0;
v0x1b07a10_0 .alias "in1", 0 0, v0x1b0c870_0;
v0x1b07ac0_0 .net "nand_in0ncom", 0 0, L_0x1bf5370; 1 drivers
v0x1b07b60_0 .net "nand_in1com", 0 0, L_0x1bf5030; 1 drivers
v0x1b07c00_0 .net "ncom", 0 0, L_0x1bf5220; 1 drivers
v0x1b07ca0_0 .net "nor_wire", 0 0, L_0x1bf5520; 1 drivers
v0x1b07d40_0 .alias "result", 0 0, v0x1b08510_0;
v0x1b07dc0_0 .alias "sel0", 0 0, v0x1b082f0_0;
S_0x1b06fa0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b06100;
 .timescale 0 0;
L_0x1bf57f0/d .functor NAND 1, L_0x1bf4f00, L_0x1bf70a0, C4<1>, C4<1>;
L_0x1bf57f0 .delay (20,20,20) L_0x1bf57f0/d;
L_0x1bf58b0/d .functor NOT 1, L_0x1bf57f0, C4<0>, C4<0>, C4<0>;
L_0x1bf58b0 .delay (10,10,10) L_0x1bf58b0/d;
L_0x1bf59e0/d .functor NOT 1, L_0x1bf70a0, C4<0>, C4<0>, C4<0>;
L_0x1bf59e0 .delay (10,10,10) L_0x1bf59e0/d;
L_0x1bf5aa0/d .functor NAND 1, L_0x1bf44c0, L_0x1bf59e0, C4<1>, C4<1>;
L_0x1bf5aa0 .delay (20,20,20) L_0x1bf5aa0/d;
L_0x1bf5bb0/d .functor NOT 1, L_0x1bf5aa0, C4<0>, C4<0>, C4<0>;
L_0x1bf5bb0 .delay (10,10,10) L_0x1bf5bb0/d;
L_0x1bf5ca0/d .functor NOR 1, L_0x1bf5bb0, L_0x1bf58b0, C4<0>, C4<0>;
L_0x1bf5ca0 .delay (20,20,20) L_0x1bf5ca0/d;
L_0x1bf5e40/d .functor NOT 1, L_0x1bf5ca0, C4<0>, C4<0>, C4<0>;
L_0x1bf5e40 .delay (10,10,10) L_0x1bf5e40/d;
v0x1b07090_0 .net "and_in0ncom", 0 0, L_0x1bf5bb0; 1 drivers
v0x1b07150_0 .net "and_in1com", 0 0, L_0x1bf58b0; 1 drivers
v0x1b071f0_0 .alias "in0", 0 0, v0x1b0c5e0_0;
v0x1b07290_0 .alias "in1", 0 0, v0x1b0c760_0;
v0x1b07340_0 .net "nand_in0ncom", 0 0, L_0x1bf5aa0; 1 drivers
v0x1b073e0_0 .net "nand_in1com", 0 0, L_0x1bf57f0; 1 drivers
v0x1b07480_0 .net "ncom", 0 0, L_0x1bf59e0; 1 drivers
v0x1b07520_0 .net "nor_wire", 0 0, L_0x1bf5ca0; 1 drivers
v0x1b075c0_0 .alias "result", 0 0, v0x1b085f0_0;
v0x1b07640_0 .alias "sel0", 0 0, v0x1b082f0_0;
S_0x1b067e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b06100;
 .timescale 0 0;
L_0x1bf5f70/d .functor NAND 1, L_0x1bf5e40, L_0x1bf7140, C4<1>, C4<1>;
L_0x1bf5f70 .delay (20,20,20) L_0x1bf5f70/d;
L_0x1bf60c0/d .functor NOT 1, L_0x1bf5f70, C4<0>, C4<0>, C4<0>;
L_0x1bf60c0 .delay (10,10,10) L_0x1bf60c0/d;
L_0x1bf61f0/d .functor NOT 1, L_0x1bf7140, C4<0>, C4<0>, C4<0>;
L_0x1bf61f0 .delay (10,10,10) L_0x1bf61f0/d;
L_0x1bf62b0/d .functor NAND 1, L_0x1bf56c0, L_0x1bf61f0, C4<1>, C4<1>;
L_0x1bf62b0 .delay (20,20,20) L_0x1bf62b0/d;
L_0x1bf6400/d .functor NOT 1, L_0x1bf62b0, C4<0>, C4<0>, C4<0>;
L_0x1bf6400 .delay (10,10,10) L_0x1bf6400/d;
L_0x1bf64f0/d .functor NOR 1, L_0x1bf6400, L_0x1bf60c0, C4<0>, C4<0>;
L_0x1bf64f0 .delay (20,20,20) L_0x1bf64f0/d;
L_0x1bf6690/d .functor NOT 1, L_0x1bf64f0, C4<0>, C4<0>, C4<0>;
L_0x1bf6690 .delay (10,10,10) L_0x1bf6690/d;
v0x1b068d0_0 .net "and_in0ncom", 0 0, L_0x1bf6400; 1 drivers
v0x1b06990_0 .net "and_in1com", 0 0, L_0x1bf60c0; 1 drivers
v0x1b06a30_0 .alias "in0", 0 0, v0x1b08510_0;
v0x1b06ad0_0 .alias "in1", 0 0, v0x1b085f0_0;
v0x1b06b80_0 .net "nand_in0ncom", 0 0, L_0x1bf62b0; 1 drivers
v0x1b06c20_0 .net "nand_in1com", 0 0, L_0x1bf5f70; 1 drivers
v0x1b06d00_0 .net "ncom", 0 0, L_0x1bf61f0; 1 drivers
v0x1b06da0_0 .net "nor_wire", 0 0, L_0x1bf64f0; 1 drivers
v0x1b06e40_0 .alias "result", 0 0, v0x1b086c0_0;
v0x1b06ec0_0 .alias "sel0", 0 0, v0x1b083c0_0;
S_0x1b061f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b06100;
 .timescale 0 0;
L_0x1bf67c0/d .functor NAND 1, C4<0>, L_0x1bf7270, C4<1>, C4<1>;
L_0x1bf67c0 .delay (20,20,20) L_0x1bf67c0/d;
L_0x1bf6940/d .functor NOT 1, L_0x1bf67c0, C4<0>, C4<0>, C4<0>;
L_0x1bf6940 .delay (10,10,10) L_0x1bf6940/d;
L_0x1bf6a90/d .functor NOT 1, L_0x1bf7270, C4<0>, C4<0>, C4<0>;
L_0x1bf6a90 .delay (10,10,10) L_0x1bf6a90/d;
L_0x1bf6b50/d .functor NAND 1, L_0x1bf6690, L_0x1bf6a90, C4<1>, C4<1>;
L_0x1bf6b50 .delay (20,20,20) L_0x1bf6b50/d;
L_0x1bf6ca0/d .functor NOT 1, L_0x1bf6b50, C4<0>, C4<0>, C4<0>;
L_0x1bf6ca0 .delay (10,10,10) L_0x1bf6ca0/d;
L_0x1bf6db0/d .functor NOR 1, L_0x1bf6ca0, L_0x1bf6940, C4<0>, C4<0>;
L_0x1bf6db0 .delay (20,20,20) L_0x1bf6db0/d;
L_0x1bf6f70/d .functor NOT 1, L_0x1bf6db0, C4<0>, C4<0>, C4<0>;
L_0x1bf6f70 .delay (10,10,10) L_0x1bf6f70/d;
v0x1b062e0_0 .net "and_in0ncom", 0 0, L_0x1bf6ca0; 1 drivers
v0x1b06360_0 .net "and_in1com", 0 0, L_0x1bf6940; 1 drivers
v0x1b063e0_0 .alias "in0", 0 0, v0x1b086c0_0;
v0x1b06460_0 .alias "in1", 0 0, v0x1b081c0_0;
v0x1b064e0_0 .net "nand_in0ncom", 0 0, L_0x1bf6b50; 1 drivers
v0x1b06560_0 .net "nand_in1com", 0 0, L_0x1bf67c0; 1 drivers
v0x1b065e0_0 .net "ncom", 0 0, L_0x1bf6a90; 1 drivers
v0x1b06660_0 .net "nor_wire", 0 0, L_0x1bf6db0; 1 drivers
v0x1b066e0_0 .alias "result", 0 0, v0x1b1a910_0;
v0x1b06760_0 .alias "sel0", 0 0, v0x1b08490_0;
S_0x1b05ac0 .scope module, "xor_overflow" "xor_1bit" 2 118, 5 34, S_0x1898e50;
 .timescale 0 0;
L_0x1bf1f40/d .functor NAND 1, L_0x1bf7c60, RS_0x7fe35e13c118, C4<1>, C4<1>;
L_0x1bf1f40 .delay (20,20,20) L_0x1bf1f40/d;
L_0x1bf1fa0/d .functor NOR 1, L_0x1bf7c60, RS_0x7fe35e13c118, C4<0>, C4<0>;
L_0x1bf1fa0 .delay (20,20,20) L_0x1bf1fa0/d;
L_0x1bf7990/d .functor NOT 1, L_0x1bf1fa0, C4<0>, C4<0>, C4<0>;
L_0x1bf7990 .delay (10,10,10) L_0x1bf7990/d;
L_0x1bf7a30/d .functor NAND 1, L_0x1bf7990, L_0x1bf1f40, C4<1>, C4<1>;
L_0x1bf7a30 .delay (20,20,20) L_0x1bf7a30/d;
L_0x1bf7b70/d .functor NOT 1, L_0x1bf7a30, C4<0>, C4<0>, C4<0>;
L_0x1bf7b70 .delay (10,10,10) L_0x1bf7b70/d;
v0x1b05bb0_0 .net "a", 0 0, L_0x1bf7c60; 1 drivers
v0x1b05c50_0 .alias "b", 0 0, v0x1aae1b0_0;
v0x1b05cf0_0 .net "nand_ab", 0 0, L_0x1bf1f40; 1 drivers
v0x1b05d90_0 .net "nor_ab", 0 0, L_0x1bf1fa0; 1 drivers
v0x1b05e10_0 .net "nxor_ab", 0 0, L_0x1bf7a30; 1 drivers
v0x1b05eb0_0 .net "or_ab", 0 0, L_0x1bf7990; 1 drivers
v0x1b05f90_0 .alias "result", 0 0, v0x1b1a680_0;
S_0x1b05590 .scope module, "xor_slt" "xor_1bit" 2 123, 5 34, S_0x1898e50;
 .timescale 0 0;
L_0x1b94b40/d .functor NAND 1, L_0x1bf6f70, L_0x1bf7b70, C4<1>, C4<1>;
L_0x1b94b40 .delay (20,20,20) L_0x1b94b40/d;
L_0x1b94c90/d .functor NOR 1, L_0x1bf6f70, L_0x1bf7b70, C4<0>, C4<0>;
L_0x1b94c90 .delay (20,20,20) L_0x1b94c90/d;
L_0x1b94d70/d .functor NOT 1, L_0x1b94c90, C4<0>, C4<0>, C4<0>;
L_0x1b94d70 .delay (10,10,10) L_0x1b94d70/d;
L_0x1b94e30/d .functor NAND 1, L_0x1b94d70, L_0x1b94b40, C4<1>, C4<1>;
L_0x1b94e30 .delay (20,20,20) L_0x1b94e30/d;
L_0x1bf8550/d .functor NOT 1, L_0x1b94e30, C4<0>, C4<0>, C4<0>;
L_0x1bf8550 .delay (10,10,10) L_0x1bf8550/d;
v0x1b05680_0 .alias "a", 0 0, v0x1b1a910_0;
v0x1b05740_0 .alias "b", 0 0, v0x1b1a680_0;
v0x1b057e0_0 .net "nand_ab", 0 0, L_0x1b94b40; 1 drivers
v0x1b05880_0 .net "nor_ab", 0 0, L_0x1b94c90; 1 drivers
v0x1b05900_0 .net "nxor_ab", 0 0, L_0x1b94e30; 1 drivers
v0x1b059a0_0 .net "or_ab", 0 0, L_0x1b94d70; 1 drivers
v0x1b05a40_0 .alias "result", 0 0, v0x1b1a890_0;
S_0x1b04ec0 .scope module, "sltOut" "mux_1bit" 2 124, 3 2, S_0x1898e50;
 .timescale 0 0;
L_0x1bf8640/d .functor NAND 1, L_0x1bf8550, L_0x1b94280, C4<1>, C4<1>;
L_0x1bf8640 .delay (20,20,20) L_0x1bf8640/d;
L_0x1bf8770/d .functor NOT 1, L_0x1bf8640, C4<0>, C4<0>, C4<0>;
L_0x1bf8770 .delay (10,10,10) L_0x1bf8770/d;
L_0x1bf8810/d .functor NOT 1, L_0x1b94280, C4<0>, C4<0>, C4<0>;
L_0x1bf8810 .delay (10,10,10) L_0x1bf8810/d;
L_0x1bf8900/d .functor NAND 1, L_0x1beaf20, L_0x1bf8810, C4<1>, C4<1>;
L_0x1bf8900 .delay (20,20,20) L_0x1bf8900/d;
L_0x1bf89f0/d .functor NOT 1, L_0x1bf8900, C4<0>, C4<0>, C4<0>;
L_0x1bf89f0 .delay (10,10,10) L_0x1bf89f0/d;
L_0x1bf8ae0/d .functor NOR 1, L_0x1bf89f0, L_0x1bf8770, C4<0>, C4<0>;
L_0x1bf8ae0 .delay (20,20,20) L_0x1bf8ae0/d;
L_0x1bf8c60/d .functor NOT 1, L_0x1bf8ae0, C4<0>, C4<0>, C4<0>;
L_0x1bf8c60 .delay (10,10,10) L_0x1bf8c60/d;
v0x1b04fb0_0 .net "and_in0ncom", 0 0, L_0x1bf89f0; 1 drivers
v0x1b05030_0 .net "and_in1com", 0 0, L_0x1bf8770; 1 drivers
v0x1b050b0_0 .alias "in0", 0 0, v0x1b1a780_0;
v0x1b05150_0 .alias "in1", 0 0, v0x1b1a890_0;
v0x1b051d0_0 .net "nand_in0ncom", 0 0, L_0x1bf8900; 1 drivers
v0x1b05270_0 .net "nand_in1com", 0 0, L_0x1bf8640; 1 drivers
v0x1b05310_0 .net "ncom", 0 0, L_0x1bf8810; 1 drivers
v0x1b053b0_0 .net "nor_wire", 0 0, L_0x1bf8ae0; 1 drivers
v0x1b05450_0 .net "result", 0 0, L_0x1bf8c60; 1 drivers
v0x1b054f0_0 .net "sel0", 0 0, L_0x1b94280; 1 drivers
S_0x1afe540 .scope generate, "ALU4[1]" "ALU4[1]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1afcf18 .param/l "i" 2 107, +C4<01>;
S_0x1afe670 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1afe540;
 .timescale 0 0;
L_0x1b373e0/d .functor NOT 1, L_0x1b3e500, C4<0>, C4<0>, C4<0>;
L_0x1b373e0 .delay (10,10,10) L_0x1b373e0/d;
v0x1b043c0_0 .net "carryin", 0 0, L_0x1b3e5a0; 1 drivers
v0x1b04460_0 .net "carryout", 0 0, L_0x1b3a310; 1 drivers
v0x1b044e0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1b04560_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1b045e0_0 .net "notB", 0 0, L_0x1b373e0; 1 drivers
v0x1b04660_0 .net "operandA", 0 0, L_0x1b3e460; 1 drivers
v0x1b046e0_0 .net "operandB", 0 0, L_0x1b3e500; 1 drivers
v0x1b047f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b04870_0 .net "result", 0 0, L_0x1b3de00; 1 drivers
v0x1b04940_0 .net "trueB", 0 0, L_0x1b390f0; 1 drivers
v0x1b04a20_0 .net "wAddSub", 0 0, L_0x1b39c10; 1 drivers
v0x1b04b30_0 .net "wNandAnd", 0 0, L_0x1b3b3d0; 1 drivers
v0x1b04cb0_0 .net "wNorOr", 0 0, L_0x1b3be10; 1 drivers
v0x1b04dc0_0 .net "wXor", 0 0, L_0x1b3a970; 1 drivers
L_0x1b3df30 .part v0x1b19ef0_0, 0, 1;
L_0x1b3dfd0 .part v0x1b19ef0_0, 1, 1;
L_0x1b3e100 .part v0x1b19ef0_0, 2, 1;
S_0x1b03c40 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1afe670;
 .timescale 0 0;
L_0x1b38b50/d .functor NAND 1, L_0x1b373e0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b38b50 .delay (20,20,20) L_0x1b38b50/d;
L_0x1b38bf0/d .functor NOT 1, L_0x1b38b50, C4<0>, C4<0>, C4<0>;
L_0x1b38bf0 .delay (10,10,10) L_0x1b38bf0/d;
L_0x1b38cd0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b38cd0 .delay (10,10,10) L_0x1b38cd0/d;
L_0x1b38d90/d .functor NAND 1, L_0x1b3e500, L_0x1b38cd0, C4<1>, C4<1>;
L_0x1b38d90 .delay (20,20,20) L_0x1b38d90/d;
L_0x1b38e80/d .functor NOT 1, L_0x1b38d90, C4<0>, C4<0>, C4<0>;
L_0x1b38e80 .delay (10,10,10) L_0x1b38e80/d;
L_0x1b38f50/d .functor NOR 1, L_0x1b38e80, L_0x1b38bf0, C4<0>, C4<0>;
L_0x1b38f50 .delay (20,20,20) L_0x1b38f50/d;
L_0x1b390f0/d .functor NOT 1, L_0x1b38f50, C4<0>, C4<0>, C4<0>;
L_0x1b390f0 .delay (10,10,10) L_0x1b390f0/d;
v0x1b03d30_0 .net "and_in0ncom", 0 0, L_0x1b38e80; 1 drivers
v0x1b03df0_0 .net "and_in1com", 0 0, L_0x1b38bf0; 1 drivers
v0x1b03e90_0 .alias "in0", 0 0, v0x1b046e0_0;
v0x1b03f10_0 .alias "in1", 0 0, v0x1b045e0_0;
v0x1b03f90_0 .net "nand_in0ncom", 0 0, L_0x1b38d90; 1 drivers
v0x1b04030_0 .net "nand_in1com", 0 0, L_0x1b38b50; 1 drivers
v0x1b040d0_0 .net "ncom", 0 0, L_0x1b38cd0; 1 drivers
v0x1b04170_0 .net "nor_wire", 0 0, L_0x1b38f50; 1 drivers
v0x1b04210_0 .alias "result", 0 0, v0x1b04940_0;
v0x1b042e0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1b02900 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1afe670;
 .timescale 0 0;
L_0x1b39d20/d .functor NAND 1, L_0x1b3e460, L_0x1b390f0, C4<1>, C4<1>;
L_0x1b39d20 .delay (20,20,20) L_0x1b39d20/d;
L_0x1b39e90/d .functor NOT 1, L_0x1b39d20, C4<0>, C4<0>, C4<0>;
L_0x1b39e90 .delay (10,10,10) L_0x1b39e90/d;
L_0x1b39fa0/d .functor NAND 1, L_0x1b3e5a0, L_0x1b39670, C4<1>, C4<1>;
L_0x1b39fa0 .delay (20,20,20) L_0x1b39fa0/d;
L_0x1b3a060/d .functor NOT 1, L_0x1b39fa0, C4<0>, C4<0>, C4<0>;
L_0x1b3a060 .delay (10,10,10) L_0x1b3a060/d;
L_0x1b3a1a0/d .functor NOR 1, L_0x1b3a060, L_0x1b39e90, C4<0>, C4<0>;
L_0x1b3a1a0 .delay (20,20,20) L_0x1b3a1a0/d;
L_0x1b3a310/d .functor NOT 1, L_0x1b3a1a0, C4<0>, C4<0>, C4<0>;
L_0x1b3a310 .delay (10,10,10) L_0x1b3a310/d;
v0x1b034e0_0 .net "And_AB", 0 0, L_0x1b39e90; 1 drivers
v0x1b03580_0 .net "And_XorAB_C", 0 0, L_0x1b3a060; 1 drivers
v0x1b03620_0 .net "Nand_AB", 0 0, L_0x1b39d20; 1 drivers
v0x1b036c0_0 .net "Nand_XorAB_C", 0 0, L_0x1b39fa0; 1 drivers
v0x1b03740_0 .net "Xor_AB", 0 0, L_0x1b39670; 1 drivers
v0x1b03810_0 .alias "a", 0 0, v0x1b04660_0;
v0x1b03960_0 .alias "b", 0 0, v0x1b04940_0;
v0x1b039e0_0 .alias "carryin", 0 0, v0x1b043c0_0;
v0x1b03a60_0 .alias "carryout", 0 0, v0x1b04460_0;
v0x1b03ae0_0 .net "nco", 0 0, L_0x1b3a1a0; 1 drivers
v0x1b03bc0_0 .alias "sum", 0 0, v0x1b04a20_0;
S_0x1b02f90 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b02900;
 .timescale 0 0;
L_0x1b39260/d .functor NAND 1, L_0x1b3e460, L_0x1b390f0, C4<1>, C4<1>;
L_0x1b39260 .delay (20,20,20) L_0x1b39260/d;
L_0x1b39320/d .functor NOR 1, L_0x1b3e460, L_0x1b390f0, C4<0>, C4<0>;
L_0x1b39320 .delay (20,20,20) L_0x1b39320/d;
L_0x1b39400/d .functor NOT 1, L_0x1b39320, C4<0>, C4<0>, C4<0>;
L_0x1b39400 .delay (10,10,10) L_0x1b39400/d;
L_0x1b39510/d .functor NAND 1, L_0x1b39400, L_0x1b39260, C4<1>, C4<1>;
L_0x1b39510 .delay (20,20,20) L_0x1b39510/d;
L_0x1b39670/d .functor NOT 1, L_0x1b39510, C4<0>, C4<0>, C4<0>;
L_0x1b39670 .delay (10,10,10) L_0x1b39670/d;
v0x1b03080_0 .alias "a", 0 0, v0x1b04660_0;
v0x1b03120_0 .alias "b", 0 0, v0x1b04940_0;
v0x1b031c0_0 .net "nand_ab", 0 0, L_0x1b39260; 1 drivers
v0x1b03260_0 .net "nor_ab", 0 0, L_0x1b39320; 1 drivers
v0x1b032e0_0 .net "nxor_ab", 0 0, L_0x1b39510; 1 drivers
v0x1b03380_0 .net "or_ab", 0 0, L_0x1b39400; 1 drivers
v0x1b03460_0 .alias "result", 0 0, v0x1b03740_0;
S_0x1b029f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b02900;
 .timescale 0 0;
L_0x1b39780/d .functor NAND 1, L_0x1b39670, L_0x1b3e5a0, C4<1>, C4<1>;
L_0x1b39780 .delay (20,20,20) L_0x1b39780/d;
L_0x1b398d0/d .functor NOR 1, L_0x1b39670, L_0x1b3e5a0, C4<0>, C4<0>;
L_0x1b398d0 .delay (20,20,20) L_0x1b398d0/d;
L_0x1b39a40/d .functor NOT 1, L_0x1b398d0, C4<0>, C4<0>, C4<0>;
L_0x1b39a40 .delay (10,10,10) L_0x1b39a40/d;
L_0x1b39b00/d .functor NAND 1, L_0x1b39a40, L_0x1b39780, C4<1>, C4<1>;
L_0x1b39b00 .delay (20,20,20) L_0x1b39b00/d;
L_0x1b39c10/d .functor NOT 1, L_0x1b39b00, C4<0>, C4<0>, C4<0>;
L_0x1b39c10 .delay (10,10,10) L_0x1b39c10/d;
v0x1b02ae0_0 .alias "a", 0 0, v0x1b03740_0;
v0x1b02b80_0 .alias "b", 0 0, v0x1b043c0_0;
v0x1b02c20_0 .net "nand_ab", 0 0, L_0x1b39780; 1 drivers
v0x1b02cc0_0 .net "nor_ab", 0 0, L_0x1b398d0; 1 drivers
v0x1b02d40_0 .net "nxor_ab", 0 0, L_0x1b39b00; 1 drivers
v0x1b02de0_0 .net "or_ab", 0 0, L_0x1b39a40; 1 drivers
v0x1b02ec0_0 .alias "result", 0 0, v0x1b04a20_0;
S_0x1b023b0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1afe670;
 .timescale 0 0;
L_0x1b3a4d0/d .functor NAND 1, L_0x1b3e460, L_0x1b3e500, C4<1>, C4<1>;
L_0x1b3a4d0 .delay (20,20,20) L_0x1b3a4d0/d;
L_0x1b3a590/d .functor NOR 1, L_0x1b3e460, L_0x1b3e500, C4<0>, C4<0>;
L_0x1b3a590 .delay (20,20,20) L_0x1b3a590/d;
L_0x1b3a720/d .functor NOT 1, L_0x1b3a590, C4<0>, C4<0>, C4<0>;
L_0x1b3a720 .delay (10,10,10) L_0x1b3a720/d;
L_0x1b3a810/d .functor NAND 1, L_0x1b3a720, L_0x1b3a4d0, C4<1>, C4<1>;
L_0x1b3a810 .delay (20,20,20) L_0x1b3a810/d;
L_0x1b3a970/d .functor NOT 1, L_0x1b3a810, C4<0>, C4<0>, C4<0>;
L_0x1b3a970 .delay (10,10,10) L_0x1b3a970/d;
v0x1b024a0_0 .alias "a", 0 0, v0x1b04660_0;
v0x1b02520_0 .alias "b", 0 0, v0x1b046e0_0;
v0x1b025f0_0 .net "nand_ab", 0 0, L_0x1b3a4d0; 1 drivers
v0x1b02670_0 .net "nor_ab", 0 0, L_0x1b3a590; 1 drivers
v0x1b026f0_0 .net "nxor_ab", 0 0, L_0x1b3a810; 1 drivers
v0x1b02770_0 .net "or_ab", 0 0, L_0x1b3a720; 1 drivers
v0x1b02830_0 .alias "result", 0 0, v0x1b04dc0_0;
S_0x1b017c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1afe670;
 .timescale 0 0;
L_0x1b3aac0/d .functor NAND 1, L_0x1b3e460, L_0x1b3e500, C4<1>, C4<1>;
L_0x1b3aac0 .delay (20,20,20) L_0x1b3aac0/d;
L_0x1b3abf0/d .functor NOT 1, L_0x1b3aac0, C4<0>, C4<0>, C4<0>;
L_0x1b3abf0 .delay (10,10,10) L_0x1b3abf0/d;
v0x1b02030_0 .alias "a", 0 0, v0x1b04660_0;
v0x1b020d0_0 .net "and_ab", 0 0, L_0x1b3abf0; 1 drivers
v0x1b02150_0 .alias "b", 0 0, v0x1b046e0_0;
v0x1b021d0_0 .net "nand_ab", 0 0, L_0x1b3aac0; 1 drivers
v0x1b022b0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b02330_0 .alias "result", 0 0, v0x1b04b30_0;
S_0x1b018b0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b017c0;
 .timescale 0 0;
L_0x1b3ad40/d .functor NAND 1, L_0x1b3abf0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b3ad40 .delay (20,20,20) L_0x1b3ad40/d;
L_0x1b3ae00/d .functor NOT 1, L_0x1b3ad40, C4<0>, C4<0>, C4<0>;
L_0x1b3ae00 .delay (10,10,10) L_0x1b3ae00/d;
L_0x1b3af30/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b3af30 .delay (10,10,10) L_0x1b3af30/d;
L_0x1b3aff0/d .functor NAND 1, L_0x1b3aac0, L_0x1b3af30, C4<1>, C4<1>;
L_0x1b3aff0 .delay (20,20,20) L_0x1b3aff0/d;
L_0x1b3b140/d .functor NOT 1, L_0x1b3aff0, C4<0>, C4<0>, C4<0>;
L_0x1b3b140 .delay (10,10,10) L_0x1b3b140/d;
L_0x1b3b230/d .functor NOR 1, L_0x1b3b140, L_0x1b3ae00, C4<0>, C4<0>;
L_0x1b3b230 .delay (20,20,20) L_0x1b3b230/d;
L_0x1b3b3d0/d .functor NOT 1, L_0x1b3b230, C4<0>, C4<0>, C4<0>;
L_0x1b3b3d0 .delay (10,10,10) L_0x1b3b3d0/d;
v0x1b019a0_0 .net "and_in0ncom", 0 0, L_0x1b3b140; 1 drivers
v0x1b01a20_0 .net "and_in1com", 0 0, L_0x1b3ae00; 1 drivers
v0x1b01aa0_0 .alias "in0", 0 0, v0x1b021d0_0;
v0x1b01b40_0 .alias "in1", 0 0, v0x1b020d0_0;
v0x1b01bc0_0 .net "nand_in0ncom", 0 0, L_0x1b3aff0; 1 drivers
v0x1b01c60_0 .net "nand_in1com", 0 0, L_0x1b3ad40; 1 drivers
v0x1b01d40_0 .net "ncom", 0 0, L_0x1b3af30; 1 drivers
v0x1b01de0_0 .net "nor_wire", 0 0, L_0x1b3b230; 1 drivers
v0x1b01e80_0 .alias "result", 0 0, v0x1b04b30_0;
v0x1b01f50_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1b00d20 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1afe670;
 .timescale 0 0;
L_0x1b3b500/d .functor NOR 1, L_0x1b3e460, L_0x1b3e500, C4<0>, C4<0>;
L_0x1b3b500 .delay (20,20,20) L_0x1b3b500/d;
L_0x1b3b630/d .functor NOT 1, L_0x1b3b500, C4<0>, C4<0>, C4<0>;
L_0x1b3b630 .delay (10,10,10) L_0x1b3b630/d;
v0x1b014a0_0 .alias "a", 0 0, v0x1b04660_0;
v0x1b01520_0 .alias "b", 0 0, v0x1b046e0_0;
v0x1b015c0_0 .net "nor_ab", 0 0, L_0x1b3b500; 1 drivers
v0x1b01640_0 .net "or_ab", 0 0, L_0x1b3b630; 1 drivers
v0x1b016c0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1b01740_0 .alias "result", 0 0, v0x1b04cb0_0;
S_0x1b00e10 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b00d20;
 .timescale 0 0;
L_0x1b3b780/d .functor NAND 1, L_0x1b3b630, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b3b780 .delay (20,20,20) L_0x1b3b780/d;
L_0x1b3b840/d .functor NOT 1, L_0x1b3b780, C4<0>, C4<0>, C4<0>;
L_0x1b3b840 .delay (10,10,10) L_0x1b3b840/d;
L_0x1b3b970/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b3b970 .delay (10,10,10) L_0x1b3b970/d;
L_0x1b3ba30/d .functor NAND 1, L_0x1b3b500, L_0x1b3b970, C4<1>, C4<1>;
L_0x1b3ba30 .delay (20,20,20) L_0x1b3ba30/d;
L_0x1b3bb80/d .functor NOT 1, L_0x1b3ba30, C4<0>, C4<0>, C4<0>;
L_0x1b3bb80 .delay (10,10,10) L_0x1b3bb80/d;
L_0x1b3bc70/d .functor NOR 1, L_0x1b3bb80, L_0x1b3b840, C4<0>, C4<0>;
L_0x1b3bc70 .delay (20,20,20) L_0x1b3bc70/d;
L_0x1b3be10/d .functor NOT 1, L_0x1b3bc70, C4<0>, C4<0>, C4<0>;
L_0x1b3be10 .delay (10,10,10) L_0x1b3be10/d;
v0x1b00f00_0 .net "and_in0ncom", 0 0, L_0x1b3bb80; 1 drivers
v0x1b00f80_0 .net "and_in1com", 0 0, L_0x1b3b840; 1 drivers
v0x1b01000_0 .alias "in0", 0 0, v0x1b015c0_0;
v0x1b01080_0 .alias "in1", 0 0, v0x1b01640_0;
v0x1b01100_0 .net "nand_in0ncom", 0 0, L_0x1b3ba30; 1 drivers
v0x1b01180_0 .net "nand_in1com", 0 0, L_0x1b3b780; 1 drivers
v0x1b01200_0 .net "ncom", 0 0, L_0x1b3b970; 1 drivers
v0x1b01280_0 .net "nor_wire", 0 0, L_0x1b3bc70; 1 drivers
v0x1b01350_0 .alias "result", 0 0, v0x1b04cb0_0;
v0x1b01420_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1afe760 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1afe670;
 .timescale 0 0;
v0x1b00570_0 .alias "in0", 0 0, v0x1b04a20_0;
v0x1b00620_0 .alias "in1", 0 0, v0x1b04dc0_0;
v0x1b006d0_0 .alias "in2", 0 0, v0x1b04b30_0;
v0x1b00780_0 .alias "in3", 0 0, v0x1b04cb0_0;
v0x1b00860_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b00910_0 .alias "result", 0 0, v0x1b04870_0;
v0x1b00990_0 .net "sel0", 0 0, L_0x1b3df30; 1 drivers
v0x1b00a10_0 .net "sel1", 0 0, L_0x1b3dfd0; 1 drivers
v0x1b00a90_0 .net "sel2", 0 0, L_0x1b3e100; 1 drivers
v0x1b00b40_0 .net "w0", 0 0, L_0x1b3c5d0; 1 drivers
v0x1b00c20_0 .net "w1", 0 0, L_0x1b3cd50; 1 drivers
v0x1b00ca0_0 .net "w2", 0 0, L_0x1b3d5a0; 1 drivers
S_0x1affe20 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1afe760;
 .timescale 0 0;
L_0x1b3bf40/d .functor NAND 1, L_0x1b3a970, L_0x1b3df30, C4<1>, C4<1>;
L_0x1b3bf40 .delay (20,20,20) L_0x1b3bf40/d;
L_0x1b3c000/d .functor NOT 1, L_0x1b3bf40, C4<0>, C4<0>, C4<0>;
L_0x1b3c000 .delay (10,10,10) L_0x1b3c000/d;
L_0x1b3c130/d .functor NOT 1, L_0x1b3df30, C4<0>, C4<0>, C4<0>;
L_0x1b3c130 .delay (10,10,10) L_0x1b3c130/d;
L_0x1b3c280/d .functor NAND 1, L_0x1b39c10, L_0x1b3c130, C4<1>, C4<1>;
L_0x1b3c280 .delay (20,20,20) L_0x1b3c280/d;
L_0x1b3c340/d .functor NOT 1, L_0x1b3c280, C4<0>, C4<0>, C4<0>;
L_0x1b3c340 .delay (10,10,10) L_0x1b3c340/d;
L_0x1b3c430/d .functor NOR 1, L_0x1b3c340, L_0x1b3c000, C4<0>, C4<0>;
L_0x1b3c430 .delay (20,20,20) L_0x1b3c430/d;
L_0x1b3c5d0/d .functor NOT 1, L_0x1b3c430, C4<0>, C4<0>, C4<0>;
L_0x1b3c5d0 .delay (10,10,10) L_0x1b3c5d0/d;
v0x1afff10_0 .net "and_in0ncom", 0 0, L_0x1b3c340; 1 drivers
v0x1afffd0_0 .net "and_in1com", 0 0, L_0x1b3c000; 1 drivers
v0x1b00070_0 .alias "in0", 0 0, v0x1b04a20_0;
v0x1b00110_0 .alias "in1", 0 0, v0x1b04dc0_0;
v0x1b00190_0 .net "nand_in0ncom", 0 0, L_0x1b3c280; 1 drivers
v0x1b00230_0 .net "nand_in1com", 0 0, L_0x1b3bf40; 1 drivers
v0x1b002d0_0 .net "ncom", 0 0, L_0x1b3c130; 1 drivers
v0x1b00370_0 .net "nor_wire", 0 0, L_0x1b3c430; 1 drivers
v0x1b00410_0 .alias "result", 0 0, v0x1b00b40_0;
v0x1b00490_0 .alias "sel0", 0 0, v0x1b00990_0;
S_0x1aff6d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1afe760;
 .timescale 0 0;
L_0x1b3c700/d .functor NAND 1, L_0x1b3be10, L_0x1b3df30, C4<1>, C4<1>;
L_0x1b3c700 .delay (20,20,20) L_0x1b3c700/d;
L_0x1b3c7c0/d .functor NOT 1, L_0x1b3c700, C4<0>, C4<0>, C4<0>;
L_0x1b3c7c0 .delay (10,10,10) L_0x1b3c7c0/d;
L_0x1b3c8f0/d .functor NOT 1, L_0x1b3df30, C4<0>, C4<0>, C4<0>;
L_0x1b3c8f0 .delay (10,10,10) L_0x1b3c8f0/d;
L_0x1b3c9b0/d .functor NAND 1, L_0x1b3b3d0, L_0x1b3c8f0, C4<1>, C4<1>;
L_0x1b3c9b0 .delay (20,20,20) L_0x1b3c9b0/d;
L_0x1b3cac0/d .functor NOT 1, L_0x1b3c9b0, C4<0>, C4<0>, C4<0>;
L_0x1b3cac0 .delay (10,10,10) L_0x1b3cac0/d;
L_0x1b3cbb0/d .functor NOR 1, L_0x1b3cac0, L_0x1b3c7c0, C4<0>, C4<0>;
L_0x1b3cbb0 .delay (20,20,20) L_0x1b3cbb0/d;
L_0x1b3cd50/d .functor NOT 1, L_0x1b3cbb0, C4<0>, C4<0>, C4<0>;
L_0x1b3cd50 .delay (10,10,10) L_0x1b3cd50/d;
v0x1aff7c0_0 .net "and_in0ncom", 0 0, L_0x1b3cac0; 1 drivers
v0x1aff880_0 .net "and_in1com", 0 0, L_0x1b3c7c0; 1 drivers
v0x1aff920_0 .alias "in0", 0 0, v0x1b04b30_0;
v0x1aff9c0_0 .alias "in1", 0 0, v0x1b04cb0_0;
v0x1affa40_0 .net "nand_in0ncom", 0 0, L_0x1b3c9b0; 1 drivers
v0x1affae0_0 .net "nand_in1com", 0 0, L_0x1b3c700; 1 drivers
v0x1affb80_0 .net "ncom", 0 0, L_0x1b3c8f0; 1 drivers
v0x1affc20_0 .net "nor_wire", 0 0, L_0x1b3cbb0; 1 drivers
v0x1affcc0_0 .alias "result", 0 0, v0x1b00c20_0;
v0x1affd40_0 .alias "sel0", 0 0, v0x1b00990_0;
S_0x1afef80 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1afe760;
 .timescale 0 0;
L_0x1b3ce80/d .functor NAND 1, L_0x1b3cd50, L_0x1b3dfd0, C4<1>, C4<1>;
L_0x1b3ce80 .delay (20,20,20) L_0x1b3ce80/d;
L_0x1b3cfd0/d .functor NOT 1, L_0x1b3ce80, C4<0>, C4<0>, C4<0>;
L_0x1b3cfd0 .delay (10,10,10) L_0x1b3cfd0/d;
L_0x1b3d100/d .functor NOT 1, L_0x1b3dfd0, C4<0>, C4<0>, C4<0>;
L_0x1b3d100 .delay (10,10,10) L_0x1b3d100/d;
L_0x1b3d1c0/d .functor NAND 1, L_0x1b3c5d0, L_0x1b3d100, C4<1>, C4<1>;
L_0x1b3d1c0 .delay (20,20,20) L_0x1b3d1c0/d;
L_0x1b3d310/d .functor NOT 1, L_0x1b3d1c0, C4<0>, C4<0>, C4<0>;
L_0x1b3d310 .delay (10,10,10) L_0x1b3d310/d;
L_0x1b3d400/d .functor NOR 1, L_0x1b3d310, L_0x1b3cfd0, C4<0>, C4<0>;
L_0x1b3d400 .delay (20,20,20) L_0x1b3d400/d;
L_0x1b3d5a0/d .functor NOT 1, L_0x1b3d400, C4<0>, C4<0>, C4<0>;
L_0x1b3d5a0 .delay (10,10,10) L_0x1b3d5a0/d;
v0x1aff070_0 .net "and_in0ncom", 0 0, L_0x1b3d310; 1 drivers
v0x1aff130_0 .net "and_in1com", 0 0, L_0x1b3cfd0; 1 drivers
v0x1aff1d0_0 .alias "in0", 0 0, v0x1b00b40_0;
v0x1aff270_0 .alias "in1", 0 0, v0x1b00c20_0;
v0x1aff2f0_0 .net "nand_in0ncom", 0 0, L_0x1b3d1c0; 1 drivers
v0x1aff390_0 .net "nand_in1com", 0 0, L_0x1b3ce80; 1 drivers
v0x1aff430_0 .net "ncom", 0 0, L_0x1b3d100; 1 drivers
v0x1aff4d0_0 .net "nor_wire", 0 0, L_0x1b3d400; 1 drivers
v0x1aff570_0 .alias "result", 0 0, v0x1b00ca0_0;
v0x1aff5f0_0 .alias "sel0", 0 0, v0x1b00a10_0;
S_0x1afe850 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1afe760;
 .timescale 0 0;
L_0x1b3d6d0/d .functor NAND 1, C4<0>, L_0x1b3e100, C4<1>, C4<1>;
L_0x1b3d6d0 .delay (20,20,20) L_0x1b3d6d0/d;
L_0x1b3d830/d .functor NOT 1, L_0x1b3d6d0, C4<0>, C4<0>, C4<0>;
L_0x1b3d830 .delay (10,10,10) L_0x1b3d830/d;
L_0x1b3d960/d .functor NOT 1, L_0x1b3e100, C4<0>, C4<0>, C4<0>;
L_0x1b3d960 .delay (10,10,10) L_0x1b3d960/d;
L_0x1b3da20/d .functor NAND 1, L_0x1b3d5a0, L_0x1b3d960, C4<1>, C4<1>;
L_0x1b3da20 .delay (20,20,20) L_0x1b3da20/d;
L_0x1b3db70/d .functor NOT 1, L_0x1b3da20, C4<0>, C4<0>, C4<0>;
L_0x1b3db70 .delay (10,10,10) L_0x1b3db70/d;
L_0x1b3dc60/d .functor NOR 1, L_0x1b3db70, L_0x1b3d830, C4<0>, C4<0>;
L_0x1b3dc60 .delay (20,20,20) L_0x1b3dc60/d;
L_0x1b3de00/d .functor NOT 1, L_0x1b3dc60, C4<0>, C4<0>, C4<0>;
L_0x1b3de00 .delay (10,10,10) L_0x1b3de00/d;
v0x1afe940_0 .net "and_in0ncom", 0 0, L_0x1b3db70; 1 drivers
v0x1afe9c0_0 .net "and_in1com", 0 0, L_0x1b3d830; 1 drivers
v0x1afea60_0 .alias "in0", 0 0, v0x1b00ca0_0;
v0x1afeb00_0 .alias "in1", 0 0, v0x1b00860_0;
v0x1afeb80_0 .net "nand_in0ncom", 0 0, L_0x1b3da20; 1 drivers
v0x1afec20_0 .net "nand_in1com", 0 0, L_0x1b3d6d0; 1 drivers
v0x1afed00_0 .net "ncom", 0 0, L_0x1b3d960; 1 drivers
v0x1afeda0_0 .net "nor_wire", 0 0, L_0x1b3dc60; 1 drivers
v0x1afee40_0 .alias "result", 0 0, v0x1b04870_0;
v0x1afeee0_0 .alias "sel0", 0 0, v0x1b00a90_0;
S_0x1af7bc0 .scope generate, "ALU4[2]" "ALU4[2]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1af6598 .param/l "i" 2 107, +C4<010>;
S_0x1af7cf0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1af7bc0;
 .timescale 0 0;
L_0x1b3e640/d .functor NOT 1, L_0x1b440b0, C4<0>, C4<0>, C4<0>;
L_0x1b3e640 .delay (10,10,10) L_0x1b3e640/d;
v0x1afda40_0 .net "carryin", 0 0, L_0x1b441a0; 1 drivers
v0x1afdae0_0 .net "carryout", 0 0, L_0x1b3fea0; 1 drivers
v0x1afdb60_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1afdbe0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1afdc60_0 .net "notB", 0 0, L_0x1b3e640; 1 drivers
v0x1afdce0_0 .net "operandA", 0 0, L_0x1b44010; 1 drivers
v0x1afdd60_0 .net "operandB", 0 0, L_0x1b440b0; 1 drivers
v0x1afde70_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1afdef0_0 .net "result", 0 0, L_0x1b43990; 1 drivers
v0x1afdfc0_0 .net "trueB", 0 0, L_0x1b3ece0; 1 drivers
v0x1afe0a0_0 .net "wAddSub", 0 0, L_0x1b3f800; 1 drivers
v0x1afe1b0_0 .net "wNandAnd", 0 0, L_0x1b40f60; 1 drivers
v0x1afe330_0 .net "wNorOr", 0 0, L_0x1b419a0; 1 drivers
v0x1afe440_0 .net "wXor", 0 0, L_0x1b40500; 1 drivers
L_0x1b43ac0 .part v0x1b19ef0_0, 0, 1;
L_0x1b43b60 .part v0x1b19ef0_0, 1, 1;
L_0x1b43c90 .part v0x1b19ef0_0, 2, 1;
S_0x1afd2c0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1af7cf0;
 .timescale 0 0;
L_0x1b3e6e0/d .functor NAND 1, L_0x1b3e640, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b3e6e0 .delay (20,20,20) L_0x1b3e6e0/d;
L_0x1b3e7a0/d .functor NOT 1, L_0x1b3e6e0, C4<0>, C4<0>, C4<0>;
L_0x1b3e7a0 .delay (10,10,10) L_0x1b3e7a0/d;
L_0x1b3e880/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b3e880 .delay (10,10,10) L_0x1b3e880/d;
L_0x1b3e940/d .functor NAND 1, L_0x1b440b0, L_0x1b3e880, C4<1>, C4<1>;
L_0x1b3e940 .delay (20,20,20) L_0x1b3e940/d;
L_0x1b3ea50/d .functor NOT 1, L_0x1b3e940, C4<0>, C4<0>, C4<0>;
L_0x1b3ea50 .delay (10,10,10) L_0x1b3ea50/d;
L_0x1b3eb40/d .functor NOR 1, L_0x1b3ea50, L_0x1b3e7a0, C4<0>, C4<0>;
L_0x1b3eb40 .delay (20,20,20) L_0x1b3eb40/d;
L_0x1b3ece0/d .functor NOT 1, L_0x1b3eb40, C4<0>, C4<0>, C4<0>;
L_0x1b3ece0 .delay (10,10,10) L_0x1b3ece0/d;
v0x1afd3b0_0 .net "and_in0ncom", 0 0, L_0x1b3ea50; 1 drivers
v0x1afd470_0 .net "and_in1com", 0 0, L_0x1b3e7a0; 1 drivers
v0x1afd510_0 .alias "in0", 0 0, v0x1afdd60_0;
v0x1afd590_0 .alias "in1", 0 0, v0x1afdc60_0;
v0x1afd610_0 .net "nand_in0ncom", 0 0, L_0x1b3e940; 1 drivers
v0x1afd6b0_0 .net "nand_in1com", 0 0, L_0x1b3e6e0; 1 drivers
v0x1afd750_0 .net "ncom", 0 0, L_0x1b3e880; 1 drivers
v0x1afd7f0_0 .net "nor_wire", 0 0, L_0x1b3eb40; 1 drivers
v0x1afd890_0 .alias "result", 0 0, v0x1afdfc0_0;
v0x1afd960_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1afbf80 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1af7cf0;
 .timescale 0 0;
L_0x1b3f910/d .functor NAND 1, L_0x1b44010, L_0x1b3ece0, C4<1>, C4<1>;
L_0x1b3f910 .delay (20,20,20) L_0x1b3f910/d;
L_0x1b3fa80/d .functor NOT 1, L_0x1b3f910, C4<0>, C4<0>, C4<0>;
L_0x1b3fa80 .delay (10,10,10) L_0x1b3fa80/d;
L_0x1b3fb90/d .functor NAND 1, L_0x1b441a0, L_0x1b3f260, C4<1>, C4<1>;
L_0x1b3fb90 .delay (20,20,20) L_0x1b3fb90/d;
L_0x1b3fc50/d .functor NOT 1, L_0x1b3fb90, C4<0>, C4<0>, C4<0>;
L_0x1b3fc50 .delay (10,10,10) L_0x1b3fc50/d;
L_0x1b3fd60/d .functor NOR 1, L_0x1b3fc50, L_0x1b3fa80, C4<0>, C4<0>;
L_0x1b3fd60 .delay (20,20,20) L_0x1b3fd60/d;
L_0x1b3fea0/d .functor NOT 1, L_0x1b3fd60, C4<0>, C4<0>, C4<0>;
L_0x1b3fea0 .delay (10,10,10) L_0x1b3fea0/d;
v0x1afcb60_0 .net "And_AB", 0 0, L_0x1b3fa80; 1 drivers
v0x1afcc00_0 .net "And_XorAB_C", 0 0, L_0x1b3fc50; 1 drivers
v0x1afcca0_0 .net "Nand_AB", 0 0, L_0x1b3f910; 1 drivers
v0x1afcd40_0 .net "Nand_XorAB_C", 0 0, L_0x1b3fb90; 1 drivers
v0x1afcdc0_0 .net "Xor_AB", 0 0, L_0x1b3f260; 1 drivers
v0x1afce90_0 .alias "a", 0 0, v0x1afdce0_0;
v0x1afcfe0_0 .alias "b", 0 0, v0x1afdfc0_0;
v0x1afd060_0 .alias "carryin", 0 0, v0x1afda40_0;
v0x1afd0e0_0 .alias "carryout", 0 0, v0x1afdae0_0;
v0x1afd160_0 .net "nco", 0 0, L_0x1b3fd60; 1 drivers
v0x1afd240_0 .alias "sum", 0 0, v0x1afe0a0_0;
S_0x1afc610 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1afbf80;
 .timescale 0 0;
L_0x1b3ee50/d .functor NAND 1, L_0x1b44010, L_0x1b3ece0, C4<1>, C4<1>;
L_0x1b3ee50 .delay (20,20,20) L_0x1b3ee50/d;
L_0x1b3ef10/d .functor NOR 1, L_0x1b44010, L_0x1b3ece0, C4<0>, C4<0>;
L_0x1b3ef10 .delay (20,20,20) L_0x1b3ef10/d;
L_0x1b3eff0/d .functor NOT 1, L_0x1b3ef10, C4<0>, C4<0>, C4<0>;
L_0x1b3eff0 .delay (10,10,10) L_0x1b3eff0/d;
L_0x1b3f100/d .functor NAND 1, L_0x1b3eff0, L_0x1b3ee50, C4<1>, C4<1>;
L_0x1b3f100 .delay (20,20,20) L_0x1b3f100/d;
L_0x1b3f260/d .functor NOT 1, L_0x1b3f100, C4<0>, C4<0>, C4<0>;
L_0x1b3f260 .delay (10,10,10) L_0x1b3f260/d;
v0x1afc700_0 .alias "a", 0 0, v0x1afdce0_0;
v0x1afc7a0_0 .alias "b", 0 0, v0x1afdfc0_0;
v0x1afc840_0 .net "nand_ab", 0 0, L_0x1b3ee50; 1 drivers
v0x1afc8e0_0 .net "nor_ab", 0 0, L_0x1b3ef10; 1 drivers
v0x1afc960_0 .net "nxor_ab", 0 0, L_0x1b3f100; 1 drivers
v0x1afca00_0 .net "or_ab", 0 0, L_0x1b3eff0; 1 drivers
v0x1afcae0_0 .alias "result", 0 0, v0x1afcdc0_0;
S_0x1afc070 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1afbf80;
 .timescale 0 0;
L_0x1b3f370/d .functor NAND 1, L_0x1b3f260, L_0x1b441a0, C4<1>, C4<1>;
L_0x1b3f370 .delay (20,20,20) L_0x1b3f370/d;
L_0x1b3f4c0/d .functor NOR 1, L_0x1b3f260, L_0x1b441a0, C4<0>, C4<0>;
L_0x1b3f4c0 .delay (20,20,20) L_0x1b3f4c0/d;
L_0x1b3f630/d .functor NOT 1, L_0x1b3f4c0, C4<0>, C4<0>, C4<0>;
L_0x1b3f630 .delay (10,10,10) L_0x1b3f630/d;
L_0x1b3f6f0/d .functor NAND 1, L_0x1b3f630, L_0x1b3f370, C4<1>, C4<1>;
L_0x1b3f6f0 .delay (20,20,20) L_0x1b3f6f0/d;
L_0x1b3f800/d .functor NOT 1, L_0x1b3f6f0, C4<0>, C4<0>, C4<0>;
L_0x1b3f800 .delay (10,10,10) L_0x1b3f800/d;
v0x1afc160_0 .alias "a", 0 0, v0x1afcdc0_0;
v0x1afc200_0 .alias "b", 0 0, v0x1afda40_0;
v0x1afc2a0_0 .net "nand_ab", 0 0, L_0x1b3f370; 1 drivers
v0x1afc340_0 .net "nor_ab", 0 0, L_0x1b3f4c0; 1 drivers
v0x1afc3c0_0 .net "nxor_ab", 0 0, L_0x1b3f6f0; 1 drivers
v0x1afc460_0 .net "or_ab", 0 0, L_0x1b3f630; 1 drivers
v0x1afc540_0 .alias "result", 0 0, v0x1afe0a0_0;
S_0x1afba30 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1af7cf0;
 .timescale 0 0;
L_0x1b40060/d .functor NAND 1, L_0x1b44010, L_0x1b440b0, C4<1>, C4<1>;
L_0x1b40060 .delay (20,20,20) L_0x1b40060/d;
L_0x1b40120/d .functor NOR 1, L_0x1b44010, L_0x1b440b0, C4<0>, C4<0>;
L_0x1b40120 .delay (20,20,20) L_0x1b40120/d;
L_0x1b402b0/d .functor NOT 1, L_0x1b40120, C4<0>, C4<0>, C4<0>;
L_0x1b402b0 .delay (10,10,10) L_0x1b402b0/d;
L_0x1b403a0/d .functor NAND 1, L_0x1b402b0, L_0x1b40060, C4<1>, C4<1>;
L_0x1b403a0 .delay (20,20,20) L_0x1b403a0/d;
L_0x1b40500/d .functor NOT 1, L_0x1b403a0, C4<0>, C4<0>, C4<0>;
L_0x1b40500 .delay (10,10,10) L_0x1b40500/d;
v0x1afbb20_0 .alias "a", 0 0, v0x1afdce0_0;
v0x1afbba0_0 .alias "b", 0 0, v0x1afdd60_0;
v0x1afbc70_0 .net "nand_ab", 0 0, L_0x1b40060; 1 drivers
v0x1afbcf0_0 .net "nor_ab", 0 0, L_0x1b40120; 1 drivers
v0x1afbd70_0 .net "nxor_ab", 0 0, L_0x1b403a0; 1 drivers
v0x1afbdf0_0 .net "or_ab", 0 0, L_0x1b402b0; 1 drivers
v0x1afbeb0_0 .alias "result", 0 0, v0x1afe440_0;
S_0x1afae40 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1af7cf0;
 .timescale 0 0;
L_0x1b40650/d .functor NAND 1, L_0x1b44010, L_0x1b440b0, C4<1>, C4<1>;
L_0x1b40650 .delay (20,20,20) L_0x1b40650/d;
L_0x1b40780/d .functor NOT 1, L_0x1b40650, C4<0>, C4<0>, C4<0>;
L_0x1b40780 .delay (10,10,10) L_0x1b40780/d;
v0x1afb6b0_0 .alias "a", 0 0, v0x1afdce0_0;
v0x1afb750_0 .net "and_ab", 0 0, L_0x1b40780; 1 drivers
v0x1afb7d0_0 .alias "b", 0 0, v0x1afdd60_0;
v0x1afb850_0 .net "nand_ab", 0 0, L_0x1b40650; 1 drivers
v0x1afb930_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1afb9b0_0 .alias "result", 0 0, v0x1afe1b0_0;
S_0x1afaf30 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1afae40;
 .timescale 0 0;
L_0x1b408d0/d .functor NAND 1, L_0x1b40780, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b408d0 .delay (20,20,20) L_0x1b408d0/d;
L_0x1b40990/d .functor NOT 1, L_0x1b408d0, C4<0>, C4<0>, C4<0>;
L_0x1b40990 .delay (10,10,10) L_0x1b40990/d;
L_0x1b40ac0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b40ac0 .delay (10,10,10) L_0x1b40ac0/d;
L_0x1b40b80/d .functor NAND 1, L_0x1b40650, L_0x1b40ac0, C4<1>, C4<1>;
L_0x1b40b80 .delay (20,20,20) L_0x1b40b80/d;
L_0x1b40cd0/d .functor NOT 1, L_0x1b40b80, C4<0>, C4<0>, C4<0>;
L_0x1b40cd0 .delay (10,10,10) L_0x1b40cd0/d;
L_0x1b40dc0/d .functor NOR 1, L_0x1b40cd0, L_0x1b40990, C4<0>, C4<0>;
L_0x1b40dc0 .delay (20,20,20) L_0x1b40dc0/d;
L_0x1b40f60/d .functor NOT 1, L_0x1b40dc0, C4<0>, C4<0>, C4<0>;
L_0x1b40f60 .delay (10,10,10) L_0x1b40f60/d;
v0x1afb020_0 .net "and_in0ncom", 0 0, L_0x1b40cd0; 1 drivers
v0x1afb0a0_0 .net "and_in1com", 0 0, L_0x1b40990; 1 drivers
v0x1afb120_0 .alias "in0", 0 0, v0x1afb850_0;
v0x1afb1c0_0 .alias "in1", 0 0, v0x1afb750_0;
v0x1afb240_0 .net "nand_in0ncom", 0 0, L_0x1b40b80; 1 drivers
v0x1afb2e0_0 .net "nand_in1com", 0 0, L_0x1b408d0; 1 drivers
v0x1afb3c0_0 .net "ncom", 0 0, L_0x1b40ac0; 1 drivers
v0x1afb460_0 .net "nor_wire", 0 0, L_0x1b40dc0; 1 drivers
v0x1afb500_0 .alias "result", 0 0, v0x1afe1b0_0;
v0x1afb5d0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1afa3a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1af7cf0;
 .timescale 0 0;
L_0x1b41090/d .functor NOR 1, L_0x1b44010, L_0x1b440b0, C4<0>, C4<0>;
L_0x1b41090 .delay (20,20,20) L_0x1b41090/d;
L_0x1b411c0/d .functor NOT 1, L_0x1b41090, C4<0>, C4<0>, C4<0>;
L_0x1b411c0 .delay (10,10,10) L_0x1b411c0/d;
v0x1afab20_0 .alias "a", 0 0, v0x1afdce0_0;
v0x1afaba0_0 .alias "b", 0 0, v0x1afdd60_0;
v0x1afac40_0 .net "nor_ab", 0 0, L_0x1b41090; 1 drivers
v0x1afacc0_0 .net "or_ab", 0 0, L_0x1b411c0; 1 drivers
v0x1afad40_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1afadc0_0 .alias "result", 0 0, v0x1afe330_0;
S_0x1afa490 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1afa3a0;
 .timescale 0 0;
L_0x1b41310/d .functor NAND 1, L_0x1b411c0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b41310 .delay (20,20,20) L_0x1b41310/d;
L_0x1b413d0/d .functor NOT 1, L_0x1b41310, C4<0>, C4<0>, C4<0>;
L_0x1b413d0 .delay (10,10,10) L_0x1b413d0/d;
L_0x1b41500/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b41500 .delay (10,10,10) L_0x1b41500/d;
L_0x1b415c0/d .functor NAND 1, L_0x1b41090, L_0x1b41500, C4<1>, C4<1>;
L_0x1b415c0 .delay (20,20,20) L_0x1b415c0/d;
L_0x1b41710/d .functor NOT 1, L_0x1b415c0, C4<0>, C4<0>, C4<0>;
L_0x1b41710 .delay (10,10,10) L_0x1b41710/d;
L_0x1b41800/d .functor NOR 1, L_0x1b41710, L_0x1b413d0, C4<0>, C4<0>;
L_0x1b41800 .delay (20,20,20) L_0x1b41800/d;
L_0x1b419a0/d .functor NOT 1, L_0x1b41800, C4<0>, C4<0>, C4<0>;
L_0x1b419a0 .delay (10,10,10) L_0x1b419a0/d;
v0x1afa580_0 .net "and_in0ncom", 0 0, L_0x1b41710; 1 drivers
v0x1afa600_0 .net "and_in1com", 0 0, L_0x1b413d0; 1 drivers
v0x1afa680_0 .alias "in0", 0 0, v0x1afac40_0;
v0x1afa700_0 .alias "in1", 0 0, v0x1afacc0_0;
v0x1afa780_0 .net "nand_in0ncom", 0 0, L_0x1b415c0; 1 drivers
v0x1afa800_0 .net "nand_in1com", 0 0, L_0x1b41310; 1 drivers
v0x1afa880_0 .net "ncom", 0 0, L_0x1b41500; 1 drivers
v0x1afa900_0 .net "nor_wire", 0 0, L_0x1b41800; 1 drivers
v0x1afa9d0_0 .alias "result", 0 0, v0x1afe330_0;
v0x1afaaa0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1af7de0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1af7cf0;
 .timescale 0 0;
v0x1af9bf0_0 .alias "in0", 0 0, v0x1afe0a0_0;
v0x1af9ca0_0 .alias "in1", 0 0, v0x1afe440_0;
v0x1af9d50_0 .alias "in2", 0 0, v0x1afe1b0_0;
v0x1af9e00_0 .alias "in3", 0 0, v0x1afe330_0;
v0x1af9ee0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1af9f90_0 .alias "result", 0 0, v0x1afdef0_0;
v0x1afa010_0 .net "sel0", 0 0, L_0x1b43ac0; 1 drivers
v0x1afa090_0 .net "sel1", 0 0, L_0x1b43b60; 1 drivers
v0x1afa110_0 .net "sel2", 0 0, L_0x1b43c90; 1 drivers
v0x1afa1c0_0 .net "w0", 0 0, L_0x1b42160; 1 drivers
v0x1afa2a0_0 .net "w1", 0 0, L_0x1b428e0; 1 drivers
v0x1afa320_0 .net "w2", 0 0, L_0x1b43130; 1 drivers
S_0x1af94a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1af7de0;
 .timescale 0 0;
L_0x1b41ad0/d .functor NAND 1, L_0x1b40500, L_0x1b43ac0, C4<1>, C4<1>;
L_0x1b41ad0 .delay (20,20,20) L_0x1b41ad0/d;
L_0x1b41b90/d .functor NOT 1, L_0x1b41ad0, C4<0>, C4<0>, C4<0>;
L_0x1b41b90 .delay (10,10,10) L_0x1b41b90/d;
L_0x1b41cc0/d .functor NOT 1, L_0x1b43ac0, C4<0>, C4<0>, C4<0>;
L_0x1b41cc0 .delay (10,10,10) L_0x1b41cc0/d;
L_0x1b41e10/d .functor NAND 1, L_0x1b3f800, L_0x1b41cc0, C4<1>, C4<1>;
L_0x1b41e10 .delay (20,20,20) L_0x1b41e10/d;
L_0x1b41ed0/d .functor NOT 1, L_0x1b41e10, C4<0>, C4<0>, C4<0>;
L_0x1b41ed0 .delay (10,10,10) L_0x1b41ed0/d;
L_0x1b41fc0/d .functor NOR 1, L_0x1b41ed0, L_0x1b41b90, C4<0>, C4<0>;
L_0x1b41fc0 .delay (20,20,20) L_0x1b41fc0/d;
L_0x1b42160/d .functor NOT 1, L_0x1b41fc0, C4<0>, C4<0>, C4<0>;
L_0x1b42160 .delay (10,10,10) L_0x1b42160/d;
v0x1af9590_0 .net "and_in0ncom", 0 0, L_0x1b41ed0; 1 drivers
v0x1af9650_0 .net "and_in1com", 0 0, L_0x1b41b90; 1 drivers
v0x1af96f0_0 .alias "in0", 0 0, v0x1afe0a0_0;
v0x1af9790_0 .alias "in1", 0 0, v0x1afe440_0;
v0x1af9810_0 .net "nand_in0ncom", 0 0, L_0x1b41e10; 1 drivers
v0x1af98b0_0 .net "nand_in1com", 0 0, L_0x1b41ad0; 1 drivers
v0x1af9950_0 .net "ncom", 0 0, L_0x1b41cc0; 1 drivers
v0x1af99f0_0 .net "nor_wire", 0 0, L_0x1b41fc0; 1 drivers
v0x1af9a90_0 .alias "result", 0 0, v0x1afa1c0_0;
v0x1af9b10_0 .alias "sel0", 0 0, v0x1afa010_0;
S_0x1af8d50 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1af7de0;
 .timescale 0 0;
L_0x1b42290/d .functor NAND 1, L_0x1b419a0, L_0x1b43ac0, C4<1>, C4<1>;
L_0x1b42290 .delay (20,20,20) L_0x1b42290/d;
L_0x1b42350/d .functor NOT 1, L_0x1b42290, C4<0>, C4<0>, C4<0>;
L_0x1b42350 .delay (10,10,10) L_0x1b42350/d;
L_0x1b42480/d .functor NOT 1, L_0x1b43ac0, C4<0>, C4<0>, C4<0>;
L_0x1b42480 .delay (10,10,10) L_0x1b42480/d;
L_0x1b42540/d .functor NAND 1, L_0x1b40f60, L_0x1b42480, C4<1>, C4<1>;
L_0x1b42540 .delay (20,20,20) L_0x1b42540/d;
L_0x1b42650/d .functor NOT 1, L_0x1b42540, C4<0>, C4<0>, C4<0>;
L_0x1b42650 .delay (10,10,10) L_0x1b42650/d;
L_0x1b42740/d .functor NOR 1, L_0x1b42650, L_0x1b42350, C4<0>, C4<0>;
L_0x1b42740 .delay (20,20,20) L_0x1b42740/d;
L_0x1b428e0/d .functor NOT 1, L_0x1b42740, C4<0>, C4<0>, C4<0>;
L_0x1b428e0 .delay (10,10,10) L_0x1b428e0/d;
v0x1af8e40_0 .net "and_in0ncom", 0 0, L_0x1b42650; 1 drivers
v0x1af8f00_0 .net "and_in1com", 0 0, L_0x1b42350; 1 drivers
v0x1af8fa0_0 .alias "in0", 0 0, v0x1afe1b0_0;
v0x1af9040_0 .alias "in1", 0 0, v0x1afe330_0;
v0x1af90c0_0 .net "nand_in0ncom", 0 0, L_0x1b42540; 1 drivers
v0x1af9160_0 .net "nand_in1com", 0 0, L_0x1b42290; 1 drivers
v0x1af9200_0 .net "ncom", 0 0, L_0x1b42480; 1 drivers
v0x1af92a0_0 .net "nor_wire", 0 0, L_0x1b42740; 1 drivers
v0x1af9340_0 .alias "result", 0 0, v0x1afa2a0_0;
v0x1af93c0_0 .alias "sel0", 0 0, v0x1afa010_0;
S_0x1af8600 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1af7de0;
 .timescale 0 0;
L_0x1b42a10/d .functor NAND 1, L_0x1b428e0, L_0x1b43b60, C4<1>, C4<1>;
L_0x1b42a10 .delay (20,20,20) L_0x1b42a10/d;
L_0x1b42b60/d .functor NOT 1, L_0x1b42a10, C4<0>, C4<0>, C4<0>;
L_0x1b42b60 .delay (10,10,10) L_0x1b42b60/d;
L_0x1b42c90/d .functor NOT 1, L_0x1b43b60, C4<0>, C4<0>, C4<0>;
L_0x1b42c90 .delay (10,10,10) L_0x1b42c90/d;
L_0x1b42d50/d .functor NAND 1, L_0x1b42160, L_0x1b42c90, C4<1>, C4<1>;
L_0x1b42d50 .delay (20,20,20) L_0x1b42d50/d;
L_0x1b42ea0/d .functor NOT 1, L_0x1b42d50, C4<0>, C4<0>, C4<0>;
L_0x1b42ea0 .delay (10,10,10) L_0x1b42ea0/d;
L_0x1b42f90/d .functor NOR 1, L_0x1b42ea0, L_0x1b42b60, C4<0>, C4<0>;
L_0x1b42f90 .delay (20,20,20) L_0x1b42f90/d;
L_0x1b43130/d .functor NOT 1, L_0x1b42f90, C4<0>, C4<0>, C4<0>;
L_0x1b43130 .delay (10,10,10) L_0x1b43130/d;
v0x1af86f0_0 .net "and_in0ncom", 0 0, L_0x1b42ea0; 1 drivers
v0x1af87b0_0 .net "and_in1com", 0 0, L_0x1b42b60; 1 drivers
v0x1af8850_0 .alias "in0", 0 0, v0x1afa1c0_0;
v0x1af88f0_0 .alias "in1", 0 0, v0x1afa2a0_0;
v0x1af8970_0 .net "nand_in0ncom", 0 0, L_0x1b42d50; 1 drivers
v0x1af8a10_0 .net "nand_in1com", 0 0, L_0x1b42a10; 1 drivers
v0x1af8ab0_0 .net "ncom", 0 0, L_0x1b42c90; 1 drivers
v0x1af8b50_0 .net "nor_wire", 0 0, L_0x1b42f90; 1 drivers
v0x1af8bf0_0 .alias "result", 0 0, v0x1afa320_0;
v0x1af8c70_0 .alias "sel0", 0 0, v0x1afa090_0;
S_0x1af7ed0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1af7de0;
 .timescale 0 0;
L_0x1b43260/d .functor NAND 1, C4<0>, L_0x1b43c90, C4<1>, C4<1>;
L_0x1b43260 .delay (20,20,20) L_0x1b43260/d;
L_0x1b433c0/d .functor NOT 1, L_0x1b43260, C4<0>, C4<0>, C4<0>;
L_0x1b433c0 .delay (10,10,10) L_0x1b433c0/d;
L_0x1b434f0/d .functor NOT 1, L_0x1b43c90, C4<0>, C4<0>, C4<0>;
L_0x1b434f0 .delay (10,10,10) L_0x1b434f0/d;
L_0x1b435b0/d .functor NAND 1, L_0x1b43130, L_0x1b434f0, C4<1>, C4<1>;
L_0x1b435b0 .delay (20,20,20) L_0x1b435b0/d;
L_0x1b43700/d .functor NOT 1, L_0x1b435b0, C4<0>, C4<0>, C4<0>;
L_0x1b43700 .delay (10,10,10) L_0x1b43700/d;
L_0x1b437f0/d .functor NOR 1, L_0x1b43700, L_0x1b433c0, C4<0>, C4<0>;
L_0x1b437f0 .delay (20,20,20) L_0x1b437f0/d;
L_0x1b43990/d .functor NOT 1, L_0x1b437f0, C4<0>, C4<0>, C4<0>;
L_0x1b43990 .delay (10,10,10) L_0x1b43990/d;
v0x1af7fc0_0 .net "and_in0ncom", 0 0, L_0x1b43700; 1 drivers
v0x1af8040_0 .net "and_in1com", 0 0, L_0x1b433c0; 1 drivers
v0x1af80e0_0 .alias "in0", 0 0, v0x1afa320_0;
v0x1af8180_0 .alias "in1", 0 0, v0x1af9ee0_0;
v0x1af8200_0 .net "nand_in0ncom", 0 0, L_0x1b435b0; 1 drivers
v0x1af82a0_0 .net "nand_in1com", 0 0, L_0x1b43260; 1 drivers
v0x1af8380_0 .net "ncom", 0 0, L_0x1b434f0; 1 drivers
v0x1af8420_0 .net "nor_wire", 0 0, L_0x1b437f0; 1 drivers
v0x1af84c0_0 .alias "result", 0 0, v0x1afdef0_0;
v0x1af8560_0 .alias "sel0", 0 0, v0x1afa110_0;
S_0x1af1240 .scope generate, "ALU4[3]" "ALU4[3]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1aefc18 .param/l "i" 2 107, +C4<011>;
S_0x1af1370 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1af1240;
 .timescale 0 0;
L_0x1b44330/d .functor NOT 1, L_0x1b49b60, C4<0>, C4<0>, C4<0>;
L_0x1b44330 .delay (10,10,10) L_0x1b44330/d;
v0x1af70c0_0 .net "carryin", 0 0, L_0x1b49c80; 1 drivers
v0x1af7160_0 .net "carryout", 0 0, L_0x1b45bd0; 1 drivers
v0x1af71e0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1af7260_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1af72e0_0 .net "notB", 0 0, L_0x1b44330; 1 drivers
v0x1af7360_0 .net "operandA", 0 0, L_0x1b49ac0; 1 drivers
v0x1af73e0_0 .net "operandB", 0 0, L_0x1b49b60; 1 drivers
v0x1af74f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1af7570_0 .net "result", 0 0, L_0x1b49410; 1 drivers
v0x1af7640_0 .net "trueB", 0 0, L_0x1b44a10; 1 drivers
v0x1af7720_0 .net "wAddSub", 0 0, L_0x1b45530; 1 drivers
v0x1af7830_0 .net "wNandAnd", 0 0, L_0x1b46c90; 1 drivers
v0x1af79b0_0 .net "wNorOr", 0 0, L_0x1b476d0; 1 drivers
v0x1af7ac0_0 .net "wXor", 0 0, L_0x1b46230; 1 drivers
L_0x1b49540 .part v0x1b19ef0_0, 0, 1;
L_0x1b495e0 .part v0x1b19ef0_0, 1, 1;
L_0x1b49710 .part v0x1b19ef0_0, 2, 1;
S_0x1af6940 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1af1370;
 .timescale 0 0;
L_0x1b443f0/d .functor NAND 1, L_0x1b44330, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b443f0 .delay (20,20,20) L_0x1b443f0/d;
L_0x1b444d0/d .functor NOT 1, L_0x1b443f0, C4<0>, C4<0>, C4<0>;
L_0x1b444d0 .delay (10,10,10) L_0x1b444d0/d;
L_0x1b445b0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b445b0 .delay (10,10,10) L_0x1b445b0/d;
L_0x1b44670/d .functor NAND 1, L_0x1b49b60, L_0x1b445b0, C4<1>, C4<1>;
L_0x1b44670 .delay (20,20,20) L_0x1b44670/d;
L_0x1b44780/d .functor NOT 1, L_0x1b44670, C4<0>, C4<0>, C4<0>;
L_0x1b44780 .delay (10,10,10) L_0x1b44780/d;
L_0x1b44870/d .functor NOR 1, L_0x1b44780, L_0x1b444d0, C4<0>, C4<0>;
L_0x1b44870 .delay (20,20,20) L_0x1b44870/d;
L_0x1b44a10/d .functor NOT 1, L_0x1b44870, C4<0>, C4<0>, C4<0>;
L_0x1b44a10 .delay (10,10,10) L_0x1b44a10/d;
v0x1af6a30_0 .net "and_in0ncom", 0 0, L_0x1b44780; 1 drivers
v0x1af6af0_0 .net "and_in1com", 0 0, L_0x1b444d0; 1 drivers
v0x1af6b90_0 .alias "in0", 0 0, v0x1af73e0_0;
v0x1af6c10_0 .alias "in1", 0 0, v0x1af72e0_0;
v0x1af6c90_0 .net "nand_in0ncom", 0 0, L_0x1b44670; 1 drivers
v0x1af6d30_0 .net "nand_in1com", 0 0, L_0x1b443f0; 1 drivers
v0x1af6dd0_0 .net "ncom", 0 0, L_0x1b445b0; 1 drivers
v0x1af6e70_0 .net "nor_wire", 0 0, L_0x1b44870; 1 drivers
v0x1af6f10_0 .alias "result", 0 0, v0x1af7640_0;
v0x1af6fe0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1af5600 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1af1370;
 .timescale 0 0;
L_0x1b45640/d .functor NAND 1, L_0x1b49ac0, L_0x1b44a10, C4<1>, C4<1>;
L_0x1b45640 .delay (20,20,20) L_0x1b45640/d;
L_0x1b457b0/d .functor NOT 1, L_0x1b45640, C4<0>, C4<0>, C4<0>;
L_0x1b457b0 .delay (10,10,10) L_0x1b457b0/d;
L_0x1b458c0/d .functor NAND 1, L_0x1b49c80, L_0x1b44f90, C4<1>, C4<1>;
L_0x1b458c0 .delay (20,20,20) L_0x1b458c0/d;
L_0x1b45980/d .functor NOT 1, L_0x1b458c0, C4<0>, C4<0>, C4<0>;
L_0x1b45980 .delay (10,10,10) L_0x1b45980/d;
L_0x1b45a90/d .functor NOR 1, L_0x1b45980, L_0x1b457b0, C4<0>, C4<0>;
L_0x1b45a90 .delay (20,20,20) L_0x1b45a90/d;
L_0x1b45bd0/d .functor NOT 1, L_0x1b45a90, C4<0>, C4<0>, C4<0>;
L_0x1b45bd0 .delay (10,10,10) L_0x1b45bd0/d;
v0x1af61e0_0 .net "And_AB", 0 0, L_0x1b457b0; 1 drivers
v0x1af6280_0 .net "And_XorAB_C", 0 0, L_0x1b45980; 1 drivers
v0x1af6320_0 .net "Nand_AB", 0 0, L_0x1b45640; 1 drivers
v0x1af63c0_0 .net "Nand_XorAB_C", 0 0, L_0x1b458c0; 1 drivers
v0x1af6440_0 .net "Xor_AB", 0 0, L_0x1b44f90; 1 drivers
v0x1af6510_0 .alias "a", 0 0, v0x1af7360_0;
v0x1af6660_0 .alias "b", 0 0, v0x1af7640_0;
v0x1af66e0_0 .alias "carryin", 0 0, v0x1af70c0_0;
v0x1af6760_0 .alias "carryout", 0 0, v0x1af7160_0;
v0x1af67e0_0 .net "nco", 0 0, L_0x1b45a90; 1 drivers
v0x1af68c0_0 .alias "sum", 0 0, v0x1af7720_0;
S_0x1af5c90 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1af5600;
 .timescale 0 0;
L_0x1b44b80/d .functor NAND 1, L_0x1b49ac0, L_0x1b44a10, C4<1>, C4<1>;
L_0x1b44b80 .delay (20,20,20) L_0x1b44b80/d;
L_0x1b44c40/d .functor NOR 1, L_0x1b49ac0, L_0x1b44a10, C4<0>, C4<0>;
L_0x1b44c40 .delay (20,20,20) L_0x1b44c40/d;
L_0x1b44d20/d .functor NOT 1, L_0x1b44c40, C4<0>, C4<0>, C4<0>;
L_0x1b44d20 .delay (10,10,10) L_0x1b44d20/d;
L_0x1b44e30/d .functor NAND 1, L_0x1b44d20, L_0x1b44b80, C4<1>, C4<1>;
L_0x1b44e30 .delay (20,20,20) L_0x1b44e30/d;
L_0x1b44f90/d .functor NOT 1, L_0x1b44e30, C4<0>, C4<0>, C4<0>;
L_0x1b44f90 .delay (10,10,10) L_0x1b44f90/d;
v0x1af5d80_0 .alias "a", 0 0, v0x1af7360_0;
v0x1af5e20_0 .alias "b", 0 0, v0x1af7640_0;
v0x1af5ec0_0 .net "nand_ab", 0 0, L_0x1b44b80; 1 drivers
v0x1af5f60_0 .net "nor_ab", 0 0, L_0x1b44c40; 1 drivers
v0x1af5fe0_0 .net "nxor_ab", 0 0, L_0x1b44e30; 1 drivers
v0x1af6080_0 .net "or_ab", 0 0, L_0x1b44d20; 1 drivers
v0x1af6160_0 .alias "result", 0 0, v0x1af6440_0;
S_0x1af56f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1af5600;
 .timescale 0 0;
L_0x1b450a0/d .functor NAND 1, L_0x1b44f90, L_0x1b49c80, C4<1>, C4<1>;
L_0x1b450a0 .delay (20,20,20) L_0x1b450a0/d;
L_0x1b451f0/d .functor NOR 1, L_0x1b44f90, L_0x1b49c80, C4<0>, C4<0>;
L_0x1b451f0 .delay (20,20,20) L_0x1b451f0/d;
L_0x1b45360/d .functor NOT 1, L_0x1b451f0, C4<0>, C4<0>, C4<0>;
L_0x1b45360 .delay (10,10,10) L_0x1b45360/d;
L_0x1b45420/d .functor NAND 1, L_0x1b45360, L_0x1b450a0, C4<1>, C4<1>;
L_0x1b45420 .delay (20,20,20) L_0x1b45420/d;
L_0x1b45530/d .functor NOT 1, L_0x1b45420, C4<0>, C4<0>, C4<0>;
L_0x1b45530 .delay (10,10,10) L_0x1b45530/d;
v0x1af57e0_0 .alias "a", 0 0, v0x1af6440_0;
v0x1af5880_0 .alias "b", 0 0, v0x1af70c0_0;
v0x1af5920_0 .net "nand_ab", 0 0, L_0x1b450a0; 1 drivers
v0x1af59c0_0 .net "nor_ab", 0 0, L_0x1b451f0; 1 drivers
v0x1af5a40_0 .net "nxor_ab", 0 0, L_0x1b45420; 1 drivers
v0x1af5ae0_0 .net "or_ab", 0 0, L_0x1b45360; 1 drivers
v0x1af5bc0_0 .alias "result", 0 0, v0x1af7720_0;
S_0x1af50b0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1af1370;
 .timescale 0 0;
L_0x1b45d90/d .functor NAND 1, L_0x1b49ac0, L_0x1b49b60, C4<1>, C4<1>;
L_0x1b45d90 .delay (20,20,20) L_0x1b45d90/d;
L_0x1b45e50/d .functor NOR 1, L_0x1b49ac0, L_0x1b49b60, C4<0>, C4<0>;
L_0x1b45e50 .delay (20,20,20) L_0x1b45e50/d;
L_0x1b45fe0/d .functor NOT 1, L_0x1b45e50, C4<0>, C4<0>, C4<0>;
L_0x1b45fe0 .delay (10,10,10) L_0x1b45fe0/d;
L_0x1b460d0/d .functor NAND 1, L_0x1b45fe0, L_0x1b45d90, C4<1>, C4<1>;
L_0x1b460d0 .delay (20,20,20) L_0x1b460d0/d;
L_0x1b46230/d .functor NOT 1, L_0x1b460d0, C4<0>, C4<0>, C4<0>;
L_0x1b46230 .delay (10,10,10) L_0x1b46230/d;
v0x1af51a0_0 .alias "a", 0 0, v0x1af7360_0;
v0x1af5220_0 .alias "b", 0 0, v0x1af73e0_0;
v0x1af52f0_0 .net "nand_ab", 0 0, L_0x1b45d90; 1 drivers
v0x1af5370_0 .net "nor_ab", 0 0, L_0x1b45e50; 1 drivers
v0x1af53f0_0 .net "nxor_ab", 0 0, L_0x1b460d0; 1 drivers
v0x1af5470_0 .net "or_ab", 0 0, L_0x1b45fe0; 1 drivers
v0x1af5530_0 .alias "result", 0 0, v0x1af7ac0_0;
S_0x1af44c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1af1370;
 .timescale 0 0;
L_0x1b46380/d .functor NAND 1, L_0x1b49ac0, L_0x1b49b60, C4<1>, C4<1>;
L_0x1b46380 .delay (20,20,20) L_0x1b46380/d;
L_0x1b464b0/d .functor NOT 1, L_0x1b46380, C4<0>, C4<0>, C4<0>;
L_0x1b464b0 .delay (10,10,10) L_0x1b464b0/d;
v0x1af4d30_0 .alias "a", 0 0, v0x1af7360_0;
v0x1af4dd0_0 .net "and_ab", 0 0, L_0x1b464b0; 1 drivers
v0x1af4e50_0 .alias "b", 0 0, v0x1af73e0_0;
v0x1af4ed0_0 .net "nand_ab", 0 0, L_0x1b46380; 1 drivers
v0x1af4fb0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1af5030_0 .alias "result", 0 0, v0x1af7830_0;
S_0x1af45b0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1af44c0;
 .timescale 0 0;
L_0x1b46600/d .functor NAND 1, L_0x1b464b0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b46600 .delay (20,20,20) L_0x1b46600/d;
L_0x1b466c0/d .functor NOT 1, L_0x1b46600, C4<0>, C4<0>, C4<0>;
L_0x1b466c0 .delay (10,10,10) L_0x1b466c0/d;
L_0x1b467f0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b467f0 .delay (10,10,10) L_0x1b467f0/d;
L_0x1b468b0/d .functor NAND 1, L_0x1b46380, L_0x1b467f0, C4<1>, C4<1>;
L_0x1b468b0 .delay (20,20,20) L_0x1b468b0/d;
L_0x1b46a00/d .functor NOT 1, L_0x1b468b0, C4<0>, C4<0>, C4<0>;
L_0x1b46a00 .delay (10,10,10) L_0x1b46a00/d;
L_0x1b46af0/d .functor NOR 1, L_0x1b46a00, L_0x1b466c0, C4<0>, C4<0>;
L_0x1b46af0 .delay (20,20,20) L_0x1b46af0/d;
L_0x1b46c90/d .functor NOT 1, L_0x1b46af0, C4<0>, C4<0>, C4<0>;
L_0x1b46c90 .delay (10,10,10) L_0x1b46c90/d;
v0x1af46a0_0 .net "and_in0ncom", 0 0, L_0x1b46a00; 1 drivers
v0x1af4720_0 .net "and_in1com", 0 0, L_0x1b466c0; 1 drivers
v0x1af47a0_0 .alias "in0", 0 0, v0x1af4ed0_0;
v0x1af4840_0 .alias "in1", 0 0, v0x1af4dd0_0;
v0x1af48c0_0 .net "nand_in0ncom", 0 0, L_0x1b468b0; 1 drivers
v0x1af4960_0 .net "nand_in1com", 0 0, L_0x1b46600; 1 drivers
v0x1af4a40_0 .net "ncom", 0 0, L_0x1b467f0; 1 drivers
v0x1af4ae0_0 .net "nor_wire", 0 0, L_0x1b46af0; 1 drivers
v0x1af4b80_0 .alias "result", 0 0, v0x1af7830_0;
v0x1af4c50_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1af3a20 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1af1370;
 .timescale 0 0;
L_0x1b46dc0/d .functor NOR 1, L_0x1b49ac0, L_0x1b49b60, C4<0>, C4<0>;
L_0x1b46dc0 .delay (20,20,20) L_0x1b46dc0/d;
L_0x1b46ef0/d .functor NOT 1, L_0x1b46dc0, C4<0>, C4<0>, C4<0>;
L_0x1b46ef0 .delay (10,10,10) L_0x1b46ef0/d;
v0x1af41a0_0 .alias "a", 0 0, v0x1af7360_0;
v0x1af4220_0 .alias "b", 0 0, v0x1af73e0_0;
v0x1af42c0_0 .net "nor_ab", 0 0, L_0x1b46dc0; 1 drivers
v0x1af4340_0 .net "or_ab", 0 0, L_0x1b46ef0; 1 drivers
v0x1af43c0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1af4440_0 .alias "result", 0 0, v0x1af79b0_0;
S_0x1af3b10 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1af3a20;
 .timescale 0 0;
L_0x1b47040/d .functor NAND 1, L_0x1b46ef0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b47040 .delay (20,20,20) L_0x1b47040/d;
L_0x1b47100/d .functor NOT 1, L_0x1b47040, C4<0>, C4<0>, C4<0>;
L_0x1b47100 .delay (10,10,10) L_0x1b47100/d;
L_0x1b47230/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b47230 .delay (10,10,10) L_0x1b47230/d;
L_0x1b472f0/d .functor NAND 1, L_0x1b46dc0, L_0x1b47230, C4<1>, C4<1>;
L_0x1b472f0 .delay (20,20,20) L_0x1b472f0/d;
L_0x1b47440/d .functor NOT 1, L_0x1b472f0, C4<0>, C4<0>, C4<0>;
L_0x1b47440 .delay (10,10,10) L_0x1b47440/d;
L_0x1b47530/d .functor NOR 1, L_0x1b47440, L_0x1b47100, C4<0>, C4<0>;
L_0x1b47530 .delay (20,20,20) L_0x1b47530/d;
L_0x1b476d0/d .functor NOT 1, L_0x1b47530, C4<0>, C4<0>, C4<0>;
L_0x1b476d0 .delay (10,10,10) L_0x1b476d0/d;
v0x1af3c00_0 .net "and_in0ncom", 0 0, L_0x1b47440; 1 drivers
v0x1af3c80_0 .net "and_in1com", 0 0, L_0x1b47100; 1 drivers
v0x1af3d00_0 .alias "in0", 0 0, v0x1af42c0_0;
v0x1af3d80_0 .alias "in1", 0 0, v0x1af4340_0;
v0x1af3e00_0 .net "nand_in0ncom", 0 0, L_0x1b472f0; 1 drivers
v0x1af3e80_0 .net "nand_in1com", 0 0, L_0x1b47040; 1 drivers
v0x1af3f00_0 .net "ncom", 0 0, L_0x1b47230; 1 drivers
v0x1af3f80_0 .net "nor_wire", 0 0, L_0x1b47530; 1 drivers
v0x1af4050_0 .alias "result", 0 0, v0x1af79b0_0;
v0x1af4120_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1af1460 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1af1370;
 .timescale 0 0;
v0x1af3270_0 .alias "in0", 0 0, v0x1af7720_0;
v0x1af3320_0 .alias "in1", 0 0, v0x1af7ac0_0;
v0x1af33d0_0 .alias "in2", 0 0, v0x1af7830_0;
v0x1af3480_0 .alias "in3", 0 0, v0x1af79b0_0;
v0x1af3560_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1af3610_0 .alias "result", 0 0, v0x1af7570_0;
v0x1af3690_0 .net "sel0", 0 0, L_0x1b49540; 1 drivers
v0x1af3710_0 .net "sel1", 0 0, L_0x1b495e0; 1 drivers
v0x1af3790_0 .net "sel2", 0 0, L_0x1b49710; 1 drivers
v0x1af3840_0 .net "w0", 0 0, L_0x1b47e90; 1 drivers
v0x1af3920_0 .net "w1", 0 0, L_0x1b483c0; 1 drivers
v0x1af39a0_0 .net "w2", 0 0, L_0x1b48bb0; 1 drivers
S_0x1af2b20 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1af1460;
 .timescale 0 0;
L_0x1b47800/d .functor NAND 1, L_0x1b46230, L_0x1b49540, C4<1>, C4<1>;
L_0x1b47800 .delay (20,20,20) L_0x1b47800/d;
L_0x1b478c0/d .functor NOT 1, L_0x1b47800, C4<0>, C4<0>, C4<0>;
L_0x1b478c0 .delay (10,10,10) L_0x1b478c0/d;
L_0x1b479f0/d .functor NOT 1, L_0x1b49540, C4<0>, C4<0>, C4<0>;
L_0x1b479f0 .delay (10,10,10) L_0x1b479f0/d;
L_0x1b47b40/d .functor NAND 1, L_0x1b45530, L_0x1b479f0, C4<1>, C4<1>;
L_0x1b47b40 .delay (20,20,20) L_0x1b47b40/d;
L_0x1b47c00/d .functor NOT 1, L_0x1b47b40, C4<0>, C4<0>, C4<0>;
L_0x1b47c00 .delay (10,10,10) L_0x1b47c00/d;
L_0x1b47cf0/d .functor NOR 1, L_0x1b47c00, L_0x1b478c0, C4<0>, C4<0>;
L_0x1b47cf0 .delay (20,20,20) L_0x1b47cf0/d;
L_0x1b47e90/d .functor NOT 1, L_0x1b47cf0, C4<0>, C4<0>, C4<0>;
L_0x1b47e90 .delay (10,10,10) L_0x1b47e90/d;
v0x1af2c10_0 .net "and_in0ncom", 0 0, L_0x1b47c00; 1 drivers
v0x1af2cd0_0 .net "and_in1com", 0 0, L_0x1b478c0; 1 drivers
v0x1af2d70_0 .alias "in0", 0 0, v0x1af7720_0;
v0x1af2e10_0 .alias "in1", 0 0, v0x1af7ac0_0;
v0x1af2e90_0 .net "nand_in0ncom", 0 0, L_0x1b47b40; 1 drivers
v0x1af2f30_0 .net "nand_in1com", 0 0, L_0x1b47800; 1 drivers
v0x1af2fd0_0 .net "ncom", 0 0, L_0x1b479f0; 1 drivers
v0x1af3070_0 .net "nor_wire", 0 0, L_0x1b47cf0; 1 drivers
v0x1af3110_0 .alias "result", 0 0, v0x1af3840_0;
v0x1af3190_0 .alias "sel0", 0 0, v0x1af3690_0;
S_0x1af23d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1af1460;
 .timescale 0 0;
L_0x1af4f50/d .functor NAND 1, L_0x1b476d0, L_0x1b49540, C4<1>, C4<1>;
L_0x1af4f50 .delay (20,20,20) L_0x1af4f50/d;
L_0x1afb8d0/d .functor NOT 1, L_0x1af4f50, C4<0>, C4<0>, C4<0>;
L_0x1afb8d0 .delay (10,10,10) L_0x1afb8d0/d;
L_0x1b47fc0/d .functor NOT 1, L_0x1b49540, C4<0>, C4<0>, C4<0>;
L_0x1b47fc0 .delay (10,10,10) L_0x1b47fc0/d;
L_0x1b48060/d .functor NAND 1, L_0x1b46c90, L_0x1b47fc0, C4<1>, C4<1>;
L_0x1b48060 .delay (20,20,20) L_0x1b48060/d;
L_0x1b48150/d .functor NOT 1, L_0x1b48060, C4<0>, C4<0>, C4<0>;
L_0x1b48150 .delay (10,10,10) L_0x1b48150/d;
L_0x1b48240/d .functor NOR 1, L_0x1b48150, L_0x1afb8d0, C4<0>, C4<0>;
L_0x1b48240 .delay (20,20,20) L_0x1b48240/d;
L_0x1b483c0/d .functor NOT 1, L_0x1b48240, C4<0>, C4<0>, C4<0>;
L_0x1b483c0 .delay (10,10,10) L_0x1b483c0/d;
v0x1af24c0_0 .net "and_in0ncom", 0 0, L_0x1b48150; 1 drivers
v0x1af2580_0 .net "and_in1com", 0 0, L_0x1afb8d0; 1 drivers
v0x1af2620_0 .alias "in0", 0 0, v0x1af7830_0;
v0x1af26c0_0 .alias "in1", 0 0, v0x1af79b0_0;
v0x1af2740_0 .net "nand_in0ncom", 0 0, L_0x1b48060; 1 drivers
v0x1af27e0_0 .net "nand_in1com", 0 0, L_0x1af4f50; 1 drivers
v0x1af2880_0 .net "ncom", 0 0, L_0x1b47fc0; 1 drivers
v0x1af2920_0 .net "nor_wire", 0 0, L_0x1b48240; 1 drivers
v0x1af29c0_0 .alias "result", 0 0, v0x1af3920_0;
v0x1af2a40_0 .alias "sel0", 0 0, v0x1af3690_0;
S_0x1af1c80 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1af1460;
 .timescale 0 0;
L_0x1b484b0/d .functor NAND 1, L_0x1b483c0, L_0x1b495e0, C4<1>, C4<1>;
L_0x1b484b0 .delay (20,20,20) L_0x1b484b0/d;
L_0x1b485e0/d .functor NOT 1, L_0x1b484b0, C4<0>, C4<0>, C4<0>;
L_0x1b485e0 .delay (10,10,10) L_0x1b485e0/d;
L_0x1b48710/d .functor NOT 1, L_0x1b495e0, C4<0>, C4<0>, C4<0>;
L_0x1b48710 .delay (10,10,10) L_0x1b48710/d;
L_0x1b487d0/d .functor NAND 1, L_0x1b47e90, L_0x1b48710, C4<1>, C4<1>;
L_0x1b487d0 .delay (20,20,20) L_0x1b487d0/d;
L_0x1b48920/d .functor NOT 1, L_0x1b487d0, C4<0>, C4<0>, C4<0>;
L_0x1b48920 .delay (10,10,10) L_0x1b48920/d;
L_0x1b48a10/d .functor NOR 1, L_0x1b48920, L_0x1b485e0, C4<0>, C4<0>;
L_0x1b48a10 .delay (20,20,20) L_0x1b48a10/d;
L_0x1b48bb0/d .functor NOT 1, L_0x1b48a10, C4<0>, C4<0>, C4<0>;
L_0x1b48bb0 .delay (10,10,10) L_0x1b48bb0/d;
v0x1af1d70_0 .net "and_in0ncom", 0 0, L_0x1b48920; 1 drivers
v0x1af1e30_0 .net "and_in1com", 0 0, L_0x1b485e0; 1 drivers
v0x1af1ed0_0 .alias "in0", 0 0, v0x1af3840_0;
v0x1af1f70_0 .alias "in1", 0 0, v0x1af3920_0;
v0x1af1ff0_0 .net "nand_in0ncom", 0 0, L_0x1b487d0; 1 drivers
v0x1af2090_0 .net "nand_in1com", 0 0, L_0x1b484b0; 1 drivers
v0x1af2130_0 .net "ncom", 0 0, L_0x1b48710; 1 drivers
v0x1af21d0_0 .net "nor_wire", 0 0, L_0x1b48a10; 1 drivers
v0x1af2270_0 .alias "result", 0 0, v0x1af39a0_0;
v0x1af22f0_0 .alias "sel0", 0 0, v0x1af3710_0;
S_0x1af1550 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1af1460;
 .timescale 0 0;
L_0x1b48ce0/d .functor NAND 1, C4<0>, L_0x1b49710, C4<1>, C4<1>;
L_0x1b48ce0 .delay (20,20,20) L_0x1b48ce0/d;
L_0x1b48e40/d .functor NOT 1, L_0x1b48ce0, C4<0>, C4<0>, C4<0>;
L_0x1b48e40 .delay (10,10,10) L_0x1b48e40/d;
L_0x1b48f70/d .functor NOT 1, L_0x1b49710, C4<0>, C4<0>, C4<0>;
L_0x1b48f70 .delay (10,10,10) L_0x1b48f70/d;
L_0x1b49030/d .functor NAND 1, L_0x1b48bb0, L_0x1b48f70, C4<1>, C4<1>;
L_0x1b49030 .delay (20,20,20) L_0x1b49030/d;
L_0x1b49180/d .functor NOT 1, L_0x1b49030, C4<0>, C4<0>, C4<0>;
L_0x1b49180 .delay (10,10,10) L_0x1b49180/d;
L_0x1b49270/d .functor NOR 1, L_0x1b49180, L_0x1b48e40, C4<0>, C4<0>;
L_0x1b49270 .delay (20,20,20) L_0x1b49270/d;
L_0x1b49410/d .functor NOT 1, L_0x1b49270, C4<0>, C4<0>, C4<0>;
L_0x1b49410 .delay (10,10,10) L_0x1b49410/d;
v0x1af1640_0 .net "and_in0ncom", 0 0, L_0x1b49180; 1 drivers
v0x1af16c0_0 .net "and_in1com", 0 0, L_0x1b48e40; 1 drivers
v0x1af1760_0 .alias "in0", 0 0, v0x1af39a0_0;
v0x1af1800_0 .alias "in1", 0 0, v0x1af3560_0;
v0x1af1880_0 .net "nand_in0ncom", 0 0, L_0x1b49030; 1 drivers
v0x1af1920_0 .net "nand_in1com", 0 0, L_0x1b48ce0; 1 drivers
v0x1af1a00_0 .net "ncom", 0 0, L_0x1b48f70; 1 drivers
v0x1af1aa0_0 .net "nor_wire", 0 0, L_0x1b49270; 1 drivers
v0x1af1b40_0 .alias "result", 0 0, v0x1af7570_0;
v0x1af1be0_0 .alias "sel0", 0 0, v0x1af3790_0;
S_0x1aea8c0 .scope generate, "ALU4[4]" "ALU4[4]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1ae9298 .param/l "i" 2 107, +C4<0100>;
S_0x1aea9f0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1aea8c0;
 .timescale 0 0;
L_0x1b442d0/d .functor NOT 1, L_0x1b4f970, C4<0>, C4<0>, C4<0>;
L_0x1b442d0 .delay (10,10,10) L_0x1b442d0/d;
v0x1af0740_0 .net "carryin", 0 0, L_0x1b4fa10; 1 drivers
v0x1af07e0_0 .net "carryout", 0 0, L_0x1b4b550; 1 drivers
v0x1af0860_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1af08e0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1af0960_0 .net "notB", 0 0, L_0x1b442d0; 1 drivers
v0x1af09e0_0 .net "operandA", 0 0, L_0x1b4f7a0; 1 drivers
v0x1af0a60_0 .net "operandB", 0 0, L_0x1b4f970; 1 drivers
v0x1af0b70_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1af0bf0_0 .net "result", 0 0, L_0x1b4f040; 1 drivers
v0x1af0cc0_0 .net "trueB", 0 0, L_0x1b4a390; 1 drivers
v0x1af0da0_0 .net "wAddSub", 0 0, L_0x1b4aeb0; 1 drivers
v0x1af0eb0_0 .net "wNandAnd", 0 0, L_0x1b4c610; 1 drivers
v0x1af1030_0 .net "wNorOr", 0 0, L_0x1b4d050; 1 drivers
v0x1af1140_0 .net "wXor", 0 0, L_0x1b4bbb0; 1 drivers
L_0x1b4f170 .part v0x1b19ef0_0, 0, 1;
L_0x1b4f210 .part v0x1b19ef0_0, 1, 1;
L_0x1b4f340 .part v0x1b19ef0_0, 2, 1;
S_0x1aeffc0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1aea9f0;
 .timescale 0 0;
L_0x1b49dc0/d .functor NAND 1, L_0x1b442d0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b49dc0 .delay (20,20,20) L_0x1b49dc0/d;
L_0x1b49ea0/d .functor NOT 1, L_0x1b49dc0, C4<0>, C4<0>, C4<0>;
L_0x1b49ea0 .delay (10,10,10) L_0x1b49ea0/d;
L_0x1b49f80/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b49f80 .delay (10,10,10) L_0x1b49f80/d;
L_0x1b4a040/d .functor NAND 1, L_0x1b4f970, L_0x1b49f80, C4<1>, C4<1>;
L_0x1b4a040 .delay (20,20,20) L_0x1b4a040/d;
L_0x1b4a100/d .functor NOT 1, L_0x1b4a040, C4<0>, C4<0>, C4<0>;
L_0x1b4a100 .delay (10,10,10) L_0x1b4a100/d;
L_0x1b4a1f0/d .functor NOR 1, L_0x1b4a100, L_0x1b49ea0, C4<0>, C4<0>;
L_0x1b4a1f0 .delay (20,20,20) L_0x1b4a1f0/d;
L_0x1b4a390/d .functor NOT 1, L_0x1b4a1f0, C4<0>, C4<0>, C4<0>;
L_0x1b4a390 .delay (10,10,10) L_0x1b4a390/d;
v0x1af00b0_0 .net "and_in0ncom", 0 0, L_0x1b4a100; 1 drivers
v0x1af0170_0 .net "and_in1com", 0 0, L_0x1b49ea0; 1 drivers
v0x1af0210_0 .alias "in0", 0 0, v0x1af0a60_0;
v0x1af0290_0 .alias "in1", 0 0, v0x1af0960_0;
v0x1af0310_0 .net "nand_in0ncom", 0 0, L_0x1b4a040; 1 drivers
v0x1af03b0_0 .net "nand_in1com", 0 0, L_0x1b49dc0; 1 drivers
v0x1af0450_0 .net "ncom", 0 0, L_0x1b49f80; 1 drivers
v0x1af04f0_0 .net "nor_wire", 0 0, L_0x1b4a1f0; 1 drivers
v0x1af0590_0 .alias "result", 0 0, v0x1af0cc0_0;
v0x1af0660_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1aeec80 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1aea9f0;
 .timescale 0 0;
L_0x1b4afc0/d .functor NAND 1, L_0x1b4f7a0, L_0x1b4a390, C4<1>, C4<1>;
L_0x1b4afc0 .delay (20,20,20) L_0x1b4afc0/d;
L_0x1b4b130/d .functor NOT 1, L_0x1b4afc0, C4<0>, C4<0>, C4<0>;
L_0x1b4b130 .delay (10,10,10) L_0x1b4b130/d;
L_0x1b4b240/d .functor NAND 1, L_0x1b4fa10, L_0x1b4a910, C4<1>, C4<1>;
L_0x1b4b240 .delay (20,20,20) L_0x1b4b240/d;
L_0x1b4b300/d .functor NOT 1, L_0x1b4b240, C4<0>, C4<0>, C4<0>;
L_0x1b4b300 .delay (10,10,10) L_0x1b4b300/d;
L_0x1b4b410/d .functor NOR 1, L_0x1b4b300, L_0x1b4b130, C4<0>, C4<0>;
L_0x1b4b410 .delay (20,20,20) L_0x1b4b410/d;
L_0x1b4b550/d .functor NOT 1, L_0x1b4b410, C4<0>, C4<0>, C4<0>;
L_0x1b4b550 .delay (10,10,10) L_0x1b4b550/d;
v0x1aef860_0 .net "And_AB", 0 0, L_0x1b4b130; 1 drivers
v0x1aef900_0 .net "And_XorAB_C", 0 0, L_0x1b4b300; 1 drivers
v0x1aef9a0_0 .net "Nand_AB", 0 0, L_0x1b4afc0; 1 drivers
v0x1aefa40_0 .net "Nand_XorAB_C", 0 0, L_0x1b4b240; 1 drivers
v0x1aefac0_0 .net "Xor_AB", 0 0, L_0x1b4a910; 1 drivers
v0x1aefb90_0 .alias "a", 0 0, v0x1af09e0_0;
v0x1aefce0_0 .alias "b", 0 0, v0x1af0cc0_0;
v0x1aefd60_0 .alias "carryin", 0 0, v0x1af0740_0;
v0x1aefde0_0 .alias "carryout", 0 0, v0x1af07e0_0;
v0x1aefe60_0 .net "nco", 0 0, L_0x1b4b410; 1 drivers
v0x1aeff40_0 .alias "sum", 0 0, v0x1af0da0_0;
S_0x1aef310 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1aeec80;
 .timescale 0 0;
L_0x1b4a500/d .functor NAND 1, L_0x1b4f7a0, L_0x1b4a390, C4<1>, C4<1>;
L_0x1b4a500 .delay (20,20,20) L_0x1b4a500/d;
L_0x1b4a5c0/d .functor NOR 1, L_0x1b4f7a0, L_0x1b4a390, C4<0>, C4<0>;
L_0x1b4a5c0 .delay (20,20,20) L_0x1b4a5c0/d;
L_0x1b4a6a0/d .functor NOT 1, L_0x1b4a5c0, C4<0>, C4<0>, C4<0>;
L_0x1b4a6a0 .delay (10,10,10) L_0x1b4a6a0/d;
L_0x1b4a7b0/d .functor NAND 1, L_0x1b4a6a0, L_0x1b4a500, C4<1>, C4<1>;
L_0x1b4a7b0 .delay (20,20,20) L_0x1b4a7b0/d;
L_0x1b4a910/d .functor NOT 1, L_0x1b4a7b0, C4<0>, C4<0>, C4<0>;
L_0x1b4a910 .delay (10,10,10) L_0x1b4a910/d;
v0x1aef400_0 .alias "a", 0 0, v0x1af09e0_0;
v0x1aef4a0_0 .alias "b", 0 0, v0x1af0cc0_0;
v0x1aef540_0 .net "nand_ab", 0 0, L_0x1b4a500; 1 drivers
v0x1aef5e0_0 .net "nor_ab", 0 0, L_0x1b4a5c0; 1 drivers
v0x1aef660_0 .net "nxor_ab", 0 0, L_0x1b4a7b0; 1 drivers
v0x1aef700_0 .net "or_ab", 0 0, L_0x1b4a6a0; 1 drivers
v0x1aef7e0_0 .alias "result", 0 0, v0x1aefac0_0;
S_0x1aeed70 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1aeec80;
 .timescale 0 0;
L_0x1b4aa20/d .functor NAND 1, L_0x1b4a910, L_0x1b4fa10, C4<1>, C4<1>;
L_0x1b4aa20 .delay (20,20,20) L_0x1b4aa20/d;
L_0x1b4ab70/d .functor NOR 1, L_0x1b4a910, L_0x1b4fa10, C4<0>, C4<0>;
L_0x1b4ab70 .delay (20,20,20) L_0x1b4ab70/d;
L_0x1b4ace0/d .functor NOT 1, L_0x1b4ab70, C4<0>, C4<0>, C4<0>;
L_0x1b4ace0 .delay (10,10,10) L_0x1b4ace0/d;
L_0x1b4ada0/d .functor NAND 1, L_0x1b4ace0, L_0x1b4aa20, C4<1>, C4<1>;
L_0x1b4ada0 .delay (20,20,20) L_0x1b4ada0/d;
L_0x1b4aeb0/d .functor NOT 1, L_0x1b4ada0, C4<0>, C4<0>, C4<0>;
L_0x1b4aeb0 .delay (10,10,10) L_0x1b4aeb0/d;
v0x1aeee60_0 .alias "a", 0 0, v0x1aefac0_0;
v0x1aeef00_0 .alias "b", 0 0, v0x1af0740_0;
v0x1aeefa0_0 .net "nand_ab", 0 0, L_0x1b4aa20; 1 drivers
v0x1aef040_0 .net "nor_ab", 0 0, L_0x1b4ab70; 1 drivers
v0x1aef0c0_0 .net "nxor_ab", 0 0, L_0x1b4ada0; 1 drivers
v0x1aef160_0 .net "or_ab", 0 0, L_0x1b4ace0; 1 drivers
v0x1aef240_0 .alias "result", 0 0, v0x1af0da0_0;
S_0x1aee730 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1aea9f0;
 .timescale 0 0;
L_0x1b4b710/d .functor NAND 1, L_0x1b4f7a0, L_0x1b4f970, C4<1>, C4<1>;
L_0x1b4b710 .delay (20,20,20) L_0x1b4b710/d;
L_0x1b4b7d0/d .functor NOR 1, L_0x1b4f7a0, L_0x1b4f970, C4<0>, C4<0>;
L_0x1b4b7d0 .delay (20,20,20) L_0x1b4b7d0/d;
L_0x1b4b960/d .functor NOT 1, L_0x1b4b7d0, C4<0>, C4<0>, C4<0>;
L_0x1b4b960 .delay (10,10,10) L_0x1b4b960/d;
L_0x1b4ba50/d .functor NAND 1, L_0x1b4b960, L_0x1b4b710, C4<1>, C4<1>;
L_0x1b4ba50 .delay (20,20,20) L_0x1b4ba50/d;
L_0x1b4bbb0/d .functor NOT 1, L_0x1b4ba50, C4<0>, C4<0>, C4<0>;
L_0x1b4bbb0 .delay (10,10,10) L_0x1b4bbb0/d;
v0x1aee820_0 .alias "a", 0 0, v0x1af09e0_0;
v0x1aee8a0_0 .alias "b", 0 0, v0x1af0a60_0;
v0x1aee970_0 .net "nand_ab", 0 0, L_0x1b4b710; 1 drivers
v0x1aee9f0_0 .net "nor_ab", 0 0, L_0x1b4b7d0; 1 drivers
v0x1aeea70_0 .net "nxor_ab", 0 0, L_0x1b4ba50; 1 drivers
v0x1aeeaf0_0 .net "or_ab", 0 0, L_0x1b4b960; 1 drivers
v0x1aeebb0_0 .alias "result", 0 0, v0x1af1140_0;
S_0x1aedb40 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1aea9f0;
 .timescale 0 0;
L_0x1b4bd00/d .functor NAND 1, L_0x1b4f7a0, L_0x1b4f970, C4<1>, C4<1>;
L_0x1b4bd00 .delay (20,20,20) L_0x1b4bd00/d;
L_0x1b4be30/d .functor NOT 1, L_0x1b4bd00, C4<0>, C4<0>, C4<0>;
L_0x1b4be30 .delay (10,10,10) L_0x1b4be30/d;
v0x1aee3b0_0 .alias "a", 0 0, v0x1af09e0_0;
v0x1aee450_0 .net "and_ab", 0 0, L_0x1b4be30; 1 drivers
v0x1aee4d0_0 .alias "b", 0 0, v0x1af0a60_0;
v0x1aee550_0 .net "nand_ab", 0 0, L_0x1b4bd00; 1 drivers
v0x1aee630_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aee6b0_0 .alias "result", 0 0, v0x1af0eb0_0;
S_0x1aedc30 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1aedb40;
 .timescale 0 0;
L_0x1b4bf80/d .functor NAND 1, L_0x1b4be30, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b4bf80 .delay (20,20,20) L_0x1b4bf80/d;
L_0x1b4c040/d .functor NOT 1, L_0x1b4bf80, C4<0>, C4<0>, C4<0>;
L_0x1b4c040 .delay (10,10,10) L_0x1b4c040/d;
L_0x1b4c170/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b4c170 .delay (10,10,10) L_0x1b4c170/d;
L_0x1b4c230/d .functor NAND 1, L_0x1b4bd00, L_0x1b4c170, C4<1>, C4<1>;
L_0x1b4c230 .delay (20,20,20) L_0x1b4c230/d;
L_0x1b4c380/d .functor NOT 1, L_0x1b4c230, C4<0>, C4<0>, C4<0>;
L_0x1b4c380 .delay (10,10,10) L_0x1b4c380/d;
L_0x1b4c470/d .functor NOR 1, L_0x1b4c380, L_0x1b4c040, C4<0>, C4<0>;
L_0x1b4c470 .delay (20,20,20) L_0x1b4c470/d;
L_0x1b4c610/d .functor NOT 1, L_0x1b4c470, C4<0>, C4<0>, C4<0>;
L_0x1b4c610 .delay (10,10,10) L_0x1b4c610/d;
v0x1aedd20_0 .net "and_in0ncom", 0 0, L_0x1b4c380; 1 drivers
v0x1aedda0_0 .net "and_in1com", 0 0, L_0x1b4c040; 1 drivers
v0x1aede20_0 .alias "in0", 0 0, v0x1aee550_0;
v0x1aedec0_0 .alias "in1", 0 0, v0x1aee450_0;
v0x1aedf40_0 .net "nand_in0ncom", 0 0, L_0x1b4c230; 1 drivers
v0x1aedfe0_0 .net "nand_in1com", 0 0, L_0x1b4bf80; 1 drivers
v0x1aee0c0_0 .net "ncom", 0 0, L_0x1b4c170; 1 drivers
v0x1aee160_0 .net "nor_wire", 0 0, L_0x1b4c470; 1 drivers
v0x1aee200_0 .alias "result", 0 0, v0x1af0eb0_0;
v0x1aee2d0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1aed0a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1aea9f0;
 .timescale 0 0;
L_0x1b4c740/d .functor NOR 1, L_0x1b4f7a0, L_0x1b4f970, C4<0>, C4<0>;
L_0x1b4c740 .delay (20,20,20) L_0x1b4c740/d;
L_0x1b4c870/d .functor NOT 1, L_0x1b4c740, C4<0>, C4<0>, C4<0>;
L_0x1b4c870 .delay (10,10,10) L_0x1b4c870/d;
v0x1aed820_0 .alias "a", 0 0, v0x1af09e0_0;
v0x1aed8a0_0 .alias "b", 0 0, v0x1af0a60_0;
v0x1aed940_0 .net "nor_ab", 0 0, L_0x1b4c740; 1 drivers
v0x1aed9c0_0 .net "or_ab", 0 0, L_0x1b4c870; 1 drivers
v0x1aeda40_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aedac0_0 .alias "result", 0 0, v0x1af1030_0;
S_0x1aed190 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1aed0a0;
 .timescale 0 0;
L_0x1b4c9c0/d .functor NAND 1, L_0x1b4c870, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b4c9c0 .delay (20,20,20) L_0x1b4c9c0/d;
L_0x1b4ca80/d .functor NOT 1, L_0x1b4c9c0, C4<0>, C4<0>, C4<0>;
L_0x1b4ca80 .delay (10,10,10) L_0x1b4ca80/d;
L_0x1b4cbb0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b4cbb0 .delay (10,10,10) L_0x1b4cbb0/d;
L_0x1b4cc70/d .functor NAND 1, L_0x1b4c740, L_0x1b4cbb0, C4<1>, C4<1>;
L_0x1b4cc70 .delay (20,20,20) L_0x1b4cc70/d;
L_0x1b4cdc0/d .functor NOT 1, L_0x1b4cc70, C4<0>, C4<0>, C4<0>;
L_0x1b4cdc0 .delay (10,10,10) L_0x1b4cdc0/d;
L_0x1b4ceb0/d .functor NOR 1, L_0x1b4cdc0, L_0x1b4ca80, C4<0>, C4<0>;
L_0x1b4ceb0 .delay (20,20,20) L_0x1b4ceb0/d;
L_0x1b4d050/d .functor NOT 1, L_0x1b4ceb0, C4<0>, C4<0>, C4<0>;
L_0x1b4d050 .delay (10,10,10) L_0x1b4d050/d;
v0x1aed280_0 .net "and_in0ncom", 0 0, L_0x1b4cdc0; 1 drivers
v0x1aed300_0 .net "and_in1com", 0 0, L_0x1b4ca80; 1 drivers
v0x1aed380_0 .alias "in0", 0 0, v0x1aed940_0;
v0x1aed400_0 .alias "in1", 0 0, v0x1aed9c0_0;
v0x1aed480_0 .net "nand_in0ncom", 0 0, L_0x1b4cc70; 1 drivers
v0x1aed500_0 .net "nand_in1com", 0 0, L_0x1b4c9c0; 1 drivers
v0x1aed580_0 .net "ncom", 0 0, L_0x1b4cbb0; 1 drivers
v0x1aed600_0 .net "nor_wire", 0 0, L_0x1b4ceb0; 1 drivers
v0x1aed6d0_0 .alias "result", 0 0, v0x1af1030_0;
v0x1aed7a0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1aeaae0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1aea9f0;
 .timescale 0 0;
v0x1aec8f0_0 .alias "in0", 0 0, v0x1af0da0_0;
v0x1aec9a0_0 .alias "in1", 0 0, v0x1af1140_0;
v0x1aeca50_0 .alias "in2", 0 0, v0x1af0eb0_0;
v0x1aecb00_0 .alias "in3", 0 0, v0x1af1030_0;
v0x1aecbe0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1aecc90_0 .alias "result", 0 0, v0x1af0bf0_0;
v0x1aecd10_0 .net "sel0", 0 0, L_0x1b4f170; 1 drivers
v0x1aecd90_0 .net "sel1", 0 0, L_0x1b4f210; 1 drivers
v0x1aece10_0 .net "sel2", 0 0, L_0x1b4f340; 1 drivers
v0x1aecec0_0 .net "w0", 0 0, L_0x1b4d810; 1 drivers
v0x1aecfa0_0 .net "w1", 0 0, L_0x1b4df90; 1 drivers
v0x1aed020_0 .net "w2", 0 0, L_0x1b4e7e0; 1 drivers
S_0x1aec1a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1aeaae0;
 .timescale 0 0;
L_0x1b4d180/d .functor NAND 1, L_0x1b4bbb0, L_0x1b4f170, C4<1>, C4<1>;
L_0x1b4d180 .delay (20,20,20) L_0x1b4d180/d;
L_0x1b4d240/d .functor NOT 1, L_0x1b4d180, C4<0>, C4<0>, C4<0>;
L_0x1b4d240 .delay (10,10,10) L_0x1b4d240/d;
L_0x1b4d370/d .functor NOT 1, L_0x1b4f170, C4<0>, C4<0>, C4<0>;
L_0x1b4d370 .delay (10,10,10) L_0x1b4d370/d;
L_0x1b4d4c0/d .functor NAND 1, L_0x1b4aeb0, L_0x1b4d370, C4<1>, C4<1>;
L_0x1b4d4c0 .delay (20,20,20) L_0x1b4d4c0/d;
L_0x1b4d580/d .functor NOT 1, L_0x1b4d4c0, C4<0>, C4<0>, C4<0>;
L_0x1b4d580 .delay (10,10,10) L_0x1b4d580/d;
L_0x1b4d670/d .functor NOR 1, L_0x1b4d580, L_0x1b4d240, C4<0>, C4<0>;
L_0x1b4d670 .delay (20,20,20) L_0x1b4d670/d;
L_0x1b4d810/d .functor NOT 1, L_0x1b4d670, C4<0>, C4<0>, C4<0>;
L_0x1b4d810 .delay (10,10,10) L_0x1b4d810/d;
v0x1aec290_0 .net "and_in0ncom", 0 0, L_0x1b4d580; 1 drivers
v0x1aec350_0 .net "and_in1com", 0 0, L_0x1b4d240; 1 drivers
v0x1aec3f0_0 .alias "in0", 0 0, v0x1af0da0_0;
v0x1aec490_0 .alias "in1", 0 0, v0x1af1140_0;
v0x1aec510_0 .net "nand_in0ncom", 0 0, L_0x1b4d4c0; 1 drivers
v0x1aec5b0_0 .net "nand_in1com", 0 0, L_0x1b4d180; 1 drivers
v0x1aec650_0 .net "ncom", 0 0, L_0x1b4d370; 1 drivers
v0x1aec6f0_0 .net "nor_wire", 0 0, L_0x1b4d670; 1 drivers
v0x1aec790_0 .alias "result", 0 0, v0x1aecec0_0;
v0x1aec810_0 .alias "sel0", 0 0, v0x1aecd10_0;
S_0x1aeba50 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1aeaae0;
 .timescale 0 0;
L_0x1b4d940/d .functor NAND 1, L_0x1b4d050, L_0x1b4f170, C4<1>, C4<1>;
L_0x1b4d940 .delay (20,20,20) L_0x1b4d940/d;
L_0x1b4da00/d .functor NOT 1, L_0x1b4d940, C4<0>, C4<0>, C4<0>;
L_0x1b4da00 .delay (10,10,10) L_0x1b4da00/d;
L_0x1b4db30/d .functor NOT 1, L_0x1b4f170, C4<0>, C4<0>, C4<0>;
L_0x1b4db30 .delay (10,10,10) L_0x1b4db30/d;
L_0x1b4dbf0/d .functor NAND 1, L_0x1b4c610, L_0x1b4db30, C4<1>, C4<1>;
L_0x1b4dbf0 .delay (20,20,20) L_0x1b4dbf0/d;
L_0x1b4dd00/d .functor NOT 1, L_0x1b4dbf0, C4<0>, C4<0>, C4<0>;
L_0x1b4dd00 .delay (10,10,10) L_0x1b4dd00/d;
L_0x1b4ddf0/d .functor NOR 1, L_0x1b4dd00, L_0x1b4da00, C4<0>, C4<0>;
L_0x1b4ddf0 .delay (20,20,20) L_0x1b4ddf0/d;
L_0x1b4df90/d .functor NOT 1, L_0x1b4ddf0, C4<0>, C4<0>, C4<0>;
L_0x1b4df90 .delay (10,10,10) L_0x1b4df90/d;
v0x1aebb40_0 .net "and_in0ncom", 0 0, L_0x1b4dd00; 1 drivers
v0x1aebc00_0 .net "and_in1com", 0 0, L_0x1b4da00; 1 drivers
v0x1aebca0_0 .alias "in0", 0 0, v0x1af0eb0_0;
v0x1aebd40_0 .alias "in1", 0 0, v0x1af1030_0;
v0x1aebdc0_0 .net "nand_in0ncom", 0 0, L_0x1b4dbf0; 1 drivers
v0x1aebe60_0 .net "nand_in1com", 0 0, L_0x1b4d940; 1 drivers
v0x1aebf00_0 .net "ncom", 0 0, L_0x1b4db30; 1 drivers
v0x1aebfa0_0 .net "nor_wire", 0 0, L_0x1b4ddf0; 1 drivers
v0x1aec040_0 .alias "result", 0 0, v0x1aecfa0_0;
v0x1aec0c0_0 .alias "sel0", 0 0, v0x1aecd10_0;
S_0x1aeb300 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1aeaae0;
 .timescale 0 0;
L_0x1b4e0c0/d .functor NAND 1, L_0x1b4df90, L_0x1b4f210, C4<1>, C4<1>;
L_0x1b4e0c0 .delay (20,20,20) L_0x1b4e0c0/d;
L_0x1b4e210/d .functor NOT 1, L_0x1b4e0c0, C4<0>, C4<0>, C4<0>;
L_0x1b4e210 .delay (10,10,10) L_0x1b4e210/d;
L_0x1b4e340/d .functor NOT 1, L_0x1b4f210, C4<0>, C4<0>, C4<0>;
L_0x1b4e340 .delay (10,10,10) L_0x1b4e340/d;
L_0x1b4e400/d .functor NAND 1, L_0x1b4d810, L_0x1b4e340, C4<1>, C4<1>;
L_0x1b4e400 .delay (20,20,20) L_0x1b4e400/d;
L_0x1b4e550/d .functor NOT 1, L_0x1b4e400, C4<0>, C4<0>, C4<0>;
L_0x1b4e550 .delay (10,10,10) L_0x1b4e550/d;
L_0x1b4e640/d .functor NOR 1, L_0x1b4e550, L_0x1b4e210, C4<0>, C4<0>;
L_0x1b4e640 .delay (20,20,20) L_0x1b4e640/d;
L_0x1b4e7e0/d .functor NOT 1, L_0x1b4e640, C4<0>, C4<0>, C4<0>;
L_0x1b4e7e0 .delay (10,10,10) L_0x1b4e7e0/d;
v0x1aeb3f0_0 .net "and_in0ncom", 0 0, L_0x1b4e550; 1 drivers
v0x1aeb4b0_0 .net "and_in1com", 0 0, L_0x1b4e210; 1 drivers
v0x1aeb550_0 .alias "in0", 0 0, v0x1aecec0_0;
v0x1aeb5f0_0 .alias "in1", 0 0, v0x1aecfa0_0;
v0x1aeb670_0 .net "nand_in0ncom", 0 0, L_0x1b4e400; 1 drivers
v0x1aeb710_0 .net "nand_in1com", 0 0, L_0x1b4e0c0; 1 drivers
v0x1aeb7b0_0 .net "ncom", 0 0, L_0x1b4e340; 1 drivers
v0x1aeb850_0 .net "nor_wire", 0 0, L_0x1b4e640; 1 drivers
v0x1aeb8f0_0 .alias "result", 0 0, v0x1aed020_0;
v0x1aeb970_0 .alias "sel0", 0 0, v0x1aecd90_0;
S_0x1aeabd0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1aeaae0;
 .timescale 0 0;
L_0x1b4e910/d .functor NAND 1, C4<0>, L_0x1b4f340, C4<1>, C4<1>;
L_0x1b4e910 .delay (20,20,20) L_0x1b4e910/d;
L_0x1b4ea70/d .functor NOT 1, L_0x1b4e910, C4<0>, C4<0>, C4<0>;
L_0x1b4ea70 .delay (10,10,10) L_0x1b4ea70/d;
L_0x1b4eba0/d .functor NOT 1, L_0x1b4f340, C4<0>, C4<0>, C4<0>;
L_0x1b4eba0 .delay (10,10,10) L_0x1b4eba0/d;
L_0x1b4ec60/d .functor NAND 1, L_0x1b4e7e0, L_0x1b4eba0, C4<1>, C4<1>;
L_0x1b4ec60 .delay (20,20,20) L_0x1b4ec60/d;
L_0x1b4edb0/d .functor NOT 1, L_0x1b4ec60, C4<0>, C4<0>, C4<0>;
L_0x1b4edb0 .delay (10,10,10) L_0x1b4edb0/d;
L_0x1b4eea0/d .functor NOR 1, L_0x1b4edb0, L_0x1b4ea70, C4<0>, C4<0>;
L_0x1b4eea0 .delay (20,20,20) L_0x1b4eea0/d;
L_0x1b4f040/d .functor NOT 1, L_0x1b4eea0, C4<0>, C4<0>, C4<0>;
L_0x1b4f040 .delay (10,10,10) L_0x1b4f040/d;
v0x1aeacc0_0 .net "and_in0ncom", 0 0, L_0x1b4edb0; 1 drivers
v0x1aead40_0 .net "and_in1com", 0 0, L_0x1b4ea70; 1 drivers
v0x1aeade0_0 .alias "in0", 0 0, v0x1aed020_0;
v0x1aeae80_0 .alias "in1", 0 0, v0x1aecbe0_0;
v0x1aeaf00_0 .net "nand_in0ncom", 0 0, L_0x1b4ec60; 1 drivers
v0x1aeafa0_0 .net "nand_in1com", 0 0, L_0x1b4e910; 1 drivers
v0x1aeb080_0 .net "ncom", 0 0, L_0x1b4eba0; 1 drivers
v0x1aeb120_0 .net "nor_wire", 0 0, L_0x1b4eea0; 1 drivers
v0x1aeb1c0_0 .alias "result", 0 0, v0x1af0bf0_0;
v0x1aeb260_0 .alias "sel0", 0 0, v0x1aece10_0;
S_0x1ae3700 .scope generate, "ALU4[5]" "ALU4[5]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1ae20d8 .param/l "i" 2 107, +C4<0101>;
S_0x1ae3830 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1ae3700;
 .timescale 0 0;
L_0x1b44240/d .functor NOT 1, L_0x1b55520, C4<0>, C4<0>, C4<0>;
L_0x1b44240 .delay (10,10,10) L_0x1b44240/d;
v0x1ae9dc0_0 .net "carryin", 0 0, L_0x1b55460; 1 drivers
v0x1ae9e60_0 .net "carryout", 0 0, L_0x1b512d0; 1 drivers
v0x1ae9ee0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1ae9f60_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1ae9fe0_0 .net "notB", 0 0, L_0x1b44240; 1 drivers
v0x1aea060_0 .net "operandA", 0 0, L_0x1b4fbc0; 1 drivers
v0x1aea0e0_0 .net "operandB", 0 0, L_0x1b55520; 1 drivers
v0x1aea1f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aea270_0 .net "result", 0 0, L_0x1b54e20; 1 drivers
v0x1aea340_0 .net "trueB", 0 0, L_0x1b50110; 1 drivers
v0x1aea420_0 .net "wAddSub", 0 0, L_0x1b50c30; 1 drivers
v0x1aea530_0 .net "wNandAnd", 0 0, L_0x1b52390; 1 drivers
v0x1aea6b0_0 .net "wNorOr", 0 0, L_0x1b52dd0; 1 drivers
v0x1aea7c0_0 .net "wXor", 0 0, L_0x1b51930; 1 drivers
L_0x1b54f50 .part v0x1b19ef0_0, 0, 1;
L_0x1b54ff0 .part v0x1b19ef0_0, 1, 1;
L_0x1b55120 .part v0x1b19ef0_0, 2, 1;
S_0x1ae9640 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1ae3830;
 .timescale 0 0;
L_0x1b4fc70/d .functor NAND 1, L_0x1b44240, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b4fc70 .delay (20,20,20) L_0x1b4fc70/d;
L_0x1b4fd10/d .functor NOT 1, L_0x1b4fc70, C4<0>, C4<0>, C4<0>;
L_0x1b4fd10 .delay (10,10,10) L_0x1b4fd10/d;
L_0x1b4fdf0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4fdf0 .delay (10,10,10) L_0x1b4fdf0/d;
L_0x1b4feb0/d .functor NAND 1, L_0x1b55520, L_0x1b4fdf0, C4<1>, C4<1>;
L_0x1b4feb0 .delay (20,20,20) L_0x1b4feb0/d;
L_0x1b4ff70/d .functor NOT 1, L_0x1b4feb0, C4<0>, C4<0>, C4<0>;
L_0x1b4ff70 .delay (10,10,10) L_0x1b4ff70/d;
L_0x1b50010/d .functor NOR 1, L_0x1b4ff70, L_0x1b4fd10, C4<0>, C4<0>;
L_0x1b50010 .delay (20,20,20) L_0x1b50010/d;
L_0x1b50110/d .functor NOT 1, L_0x1b50010, C4<0>, C4<0>, C4<0>;
L_0x1b50110 .delay (10,10,10) L_0x1b50110/d;
v0x1ae9730_0 .net "and_in0ncom", 0 0, L_0x1b4ff70; 1 drivers
v0x1ae97f0_0 .net "and_in1com", 0 0, L_0x1b4fd10; 1 drivers
v0x1ae9890_0 .alias "in0", 0 0, v0x1aea0e0_0;
v0x1ae9910_0 .alias "in1", 0 0, v0x1ae9fe0_0;
v0x1ae9990_0 .net "nand_in0ncom", 0 0, L_0x1b4feb0; 1 drivers
v0x1ae9a30_0 .net "nand_in1com", 0 0, L_0x1b4fc70; 1 drivers
v0x1ae9ad0_0 .net "ncom", 0 0, L_0x1b4fdf0; 1 drivers
v0x1ae9b70_0 .net "nor_wire", 0 0, L_0x1b50010; 1 drivers
v0x1ae9c10_0 .alias "result", 0 0, v0x1aea340_0;
v0x1ae9ce0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a93ce0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1ae3830;
 .timescale 0 0;
L_0x1b50d40/d .functor NAND 1, L_0x1b4fbc0, L_0x1b50110, C4<1>, C4<1>;
L_0x1b50d40 .delay (20,20,20) L_0x1b50d40/d;
L_0x1b50eb0/d .functor NOT 1, L_0x1b50d40, C4<0>, C4<0>, C4<0>;
L_0x1b50eb0 .delay (10,10,10) L_0x1b50eb0/d;
L_0x1b50fc0/d .functor NAND 1, L_0x1b55460, L_0x1b50690, C4<1>, C4<1>;
L_0x1b50fc0 .delay (20,20,20) L_0x1b50fc0/d;
L_0x1b51080/d .functor NOT 1, L_0x1b50fc0, C4<0>, C4<0>, C4<0>;
L_0x1b51080 .delay (10,10,10) L_0x1b51080/d;
L_0x1b51190/d .functor NOR 1, L_0x1b51080, L_0x1b50eb0, C4<0>, C4<0>;
L_0x1b51190 .delay (20,20,20) L_0x1b51190/d;
L_0x1b512d0/d .functor NOT 1, L_0x1b51190, C4<0>, C4<0>, C4<0>;
L_0x1b512d0 .delay (10,10,10) L_0x1b512d0/d;
v0x1ae8ee0_0 .net "And_AB", 0 0, L_0x1b50eb0; 1 drivers
v0x1ae8f80_0 .net "And_XorAB_C", 0 0, L_0x1b51080; 1 drivers
v0x1ae9020_0 .net "Nand_AB", 0 0, L_0x1b50d40; 1 drivers
v0x1ae90c0_0 .net "Nand_XorAB_C", 0 0, L_0x1b50fc0; 1 drivers
v0x1ae9140_0 .net "Xor_AB", 0 0, L_0x1b50690; 1 drivers
v0x1ae9210_0 .alias "a", 0 0, v0x1aea060_0;
v0x1ae9360_0 .alias "b", 0 0, v0x1aea340_0;
v0x1ae93e0_0 .alias "carryin", 0 0, v0x1ae9dc0_0;
v0x1ae9460_0 .alias "carryout", 0 0, v0x1ae9e60_0;
v0x1ae94e0_0 .net "nco", 0 0, L_0x1b51190; 1 drivers
v0x1ae95c0_0 .alias "sum", 0 0, v0x1aea420_0;
S_0x1ae8990 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a93ce0;
 .timescale 0 0;
L_0x1b50280/d .functor NAND 1, L_0x1b4fbc0, L_0x1b50110, C4<1>, C4<1>;
L_0x1b50280 .delay (20,20,20) L_0x1b50280/d;
L_0x1b50340/d .functor NOR 1, L_0x1b4fbc0, L_0x1b50110, C4<0>, C4<0>;
L_0x1b50340 .delay (20,20,20) L_0x1b50340/d;
L_0x1b50420/d .functor NOT 1, L_0x1b50340, C4<0>, C4<0>, C4<0>;
L_0x1b50420 .delay (10,10,10) L_0x1b50420/d;
L_0x1b50530/d .functor NAND 1, L_0x1b50420, L_0x1b50280, C4<1>, C4<1>;
L_0x1b50530 .delay (20,20,20) L_0x1b50530/d;
L_0x1b50690/d .functor NOT 1, L_0x1b50530, C4<0>, C4<0>, C4<0>;
L_0x1b50690 .delay (10,10,10) L_0x1b50690/d;
v0x1ae8a80_0 .alias "a", 0 0, v0x1aea060_0;
v0x1ae8b20_0 .alias "b", 0 0, v0x1aea340_0;
v0x1ae8bc0_0 .net "nand_ab", 0 0, L_0x1b50280; 1 drivers
v0x1ae8c60_0 .net "nor_ab", 0 0, L_0x1b50340; 1 drivers
v0x1ae8ce0_0 .net "nxor_ab", 0 0, L_0x1b50530; 1 drivers
v0x1ae8d80_0 .net "or_ab", 0 0, L_0x1b50420; 1 drivers
v0x1ae8e60_0 .alias "result", 0 0, v0x1ae9140_0;
S_0x1a93dd0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a93ce0;
 .timescale 0 0;
L_0x1b507a0/d .functor NAND 1, L_0x1b50690, L_0x1b55460, C4<1>, C4<1>;
L_0x1b507a0 .delay (20,20,20) L_0x1b507a0/d;
L_0x1b508f0/d .functor NOR 1, L_0x1b50690, L_0x1b55460, C4<0>, C4<0>;
L_0x1b508f0 .delay (20,20,20) L_0x1b508f0/d;
L_0x1b50a60/d .functor NOT 1, L_0x1b508f0, C4<0>, C4<0>, C4<0>;
L_0x1b50a60 .delay (10,10,10) L_0x1b50a60/d;
L_0x1b50b20/d .functor NAND 1, L_0x1b50a60, L_0x1b507a0, C4<1>, C4<1>;
L_0x1b50b20 .delay (20,20,20) L_0x1b50b20/d;
L_0x1b50c30/d .functor NOT 1, L_0x1b50b20, C4<0>, C4<0>, C4<0>;
L_0x1b50c30 .delay (10,10,10) L_0x1b50c30/d;
v0x1ae8540_0 .alias "a", 0 0, v0x1ae9140_0;
v0x1ae85c0_0 .alias "b", 0 0, v0x1ae9dc0_0;
v0x1ae8640_0 .net "nand_ab", 0 0, L_0x1b507a0; 1 drivers
v0x1ae86c0_0 .net "nor_ab", 0 0, L_0x1b508f0; 1 drivers
v0x1ae8740_0 .net "nxor_ab", 0 0, L_0x1b50b20; 1 drivers
v0x1ae87e0_0 .net "or_ab", 0 0, L_0x1b50a60; 1 drivers
v0x1ae88c0_0 .alias "result", 0 0, v0x1aea420_0;
S_0x1a93790 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1ae3830;
 .timescale 0 0;
L_0x1b51490/d .functor NAND 1, L_0x1b4fbc0, L_0x1b55520, C4<1>, C4<1>;
L_0x1b51490 .delay (20,20,20) L_0x1b51490/d;
L_0x1b51550/d .functor NOR 1, L_0x1b4fbc0, L_0x1b55520, C4<0>, C4<0>;
L_0x1b51550 .delay (20,20,20) L_0x1b51550/d;
L_0x1b516e0/d .functor NOT 1, L_0x1b51550, C4<0>, C4<0>, C4<0>;
L_0x1b516e0 .delay (10,10,10) L_0x1b516e0/d;
L_0x1b517d0/d .functor NAND 1, L_0x1b516e0, L_0x1b51490, C4<1>, C4<1>;
L_0x1b517d0 .delay (20,20,20) L_0x1b517d0/d;
L_0x1b51930/d .functor NOT 1, L_0x1b517d0, C4<0>, C4<0>, C4<0>;
L_0x1b51930 .delay (10,10,10) L_0x1b51930/d;
v0x1a93880_0 .alias "a", 0 0, v0x1aea060_0;
v0x1a93900_0 .alias "b", 0 0, v0x1aea0e0_0;
v0x1a939d0_0 .net "nand_ab", 0 0, L_0x1b51490; 1 drivers
v0x1a93a50_0 .net "nor_ab", 0 0, L_0x1b51550; 1 drivers
v0x1a93ad0_0 .net "nxor_ab", 0 0, L_0x1b517d0; 1 drivers
v0x1a93b50_0 .net "or_ab", 0 0, L_0x1b516e0; 1 drivers
v0x1a93c10_0 .alias "result", 0 0, v0x1aea7c0_0;
S_0x1ae69c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1ae3830;
 .timescale 0 0;
L_0x1b51a80/d .functor NAND 1, L_0x1b4fbc0, L_0x1b55520, C4<1>, C4<1>;
L_0x1b51a80 .delay (20,20,20) L_0x1b51a80/d;
L_0x1b51bb0/d .functor NOT 1, L_0x1b51a80, C4<0>, C4<0>, C4<0>;
L_0x1b51bb0 .delay (10,10,10) L_0x1b51bb0/d;
v0x1ae7230_0 .alias "a", 0 0, v0x1aea060_0;
v0x1ae72d0_0 .net "and_ab", 0 0, L_0x1b51bb0; 1 drivers
v0x1ae7350_0 .alias "b", 0 0, v0x1aea0e0_0;
v0x1ae73d0_0 .net "nand_ab", 0 0, L_0x1b51a80; 1 drivers
v0x1ae74b0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a93710_0 .alias "result", 0 0, v0x1aea530_0;
S_0x1ae6ab0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ae69c0;
 .timescale 0 0;
L_0x1b51d00/d .functor NAND 1, L_0x1b51bb0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b51d00 .delay (20,20,20) L_0x1b51d00/d;
L_0x1b51dc0/d .functor NOT 1, L_0x1b51d00, C4<0>, C4<0>, C4<0>;
L_0x1b51dc0 .delay (10,10,10) L_0x1b51dc0/d;
L_0x1b51ef0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b51ef0 .delay (10,10,10) L_0x1b51ef0/d;
L_0x1b51fb0/d .functor NAND 1, L_0x1b51a80, L_0x1b51ef0, C4<1>, C4<1>;
L_0x1b51fb0 .delay (20,20,20) L_0x1b51fb0/d;
L_0x1b52100/d .functor NOT 1, L_0x1b51fb0, C4<0>, C4<0>, C4<0>;
L_0x1b52100 .delay (10,10,10) L_0x1b52100/d;
L_0x1b521f0/d .functor NOR 1, L_0x1b52100, L_0x1b51dc0, C4<0>, C4<0>;
L_0x1b521f0 .delay (20,20,20) L_0x1b521f0/d;
L_0x1b52390/d .functor NOT 1, L_0x1b521f0, C4<0>, C4<0>, C4<0>;
L_0x1b52390 .delay (10,10,10) L_0x1b52390/d;
v0x1ae6ba0_0 .net "and_in0ncom", 0 0, L_0x1b52100; 1 drivers
v0x1ae6c20_0 .net "and_in1com", 0 0, L_0x1b51dc0; 1 drivers
v0x1ae6ca0_0 .alias "in0", 0 0, v0x1ae73d0_0;
v0x1ae6d40_0 .alias "in1", 0 0, v0x1ae72d0_0;
v0x1ae6dc0_0 .net "nand_in0ncom", 0 0, L_0x1b51fb0; 1 drivers
v0x1ae6e60_0 .net "nand_in1com", 0 0, L_0x1b51d00; 1 drivers
v0x1ae6f40_0 .net "ncom", 0 0, L_0x1b51ef0; 1 drivers
v0x1ae6fe0_0 .net "nor_wire", 0 0, L_0x1b521f0; 1 drivers
v0x1ae7080_0 .alias "result", 0 0, v0x1aea530_0;
v0x1ae7150_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ae5f20 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1ae3830;
 .timescale 0 0;
L_0x1b524c0/d .functor NOR 1, L_0x1b4fbc0, L_0x1b55520, C4<0>, C4<0>;
L_0x1b524c0 .delay (20,20,20) L_0x1b524c0/d;
L_0x1b525f0/d .functor NOT 1, L_0x1b524c0, C4<0>, C4<0>, C4<0>;
L_0x1b525f0 .delay (10,10,10) L_0x1b525f0/d;
v0x1ae66a0_0 .alias "a", 0 0, v0x1aea060_0;
v0x1ae6720_0 .alias "b", 0 0, v0x1aea0e0_0;
v0x1ae67c0_0 .net "nor_ab", 0 0, L_0x1b524c0; 1 drivers
v0x1ae6840_0 .net "or_ab", 0 0, L_0x1b525f0; 1 drivers
v0x1ae68c0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ae6940_0 .alias "result", 0 0, v0x1aea6b0_0;
S_0x1ae6010 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1ae5f20;
 .timescale 0 0;
L_0x1b52740/d .functor NAND 1, L_0x1b525f0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b52740 .delay (20,20,20) L_0x1b52740/d;
L_0x1b52800/d .functor NOT 1, L_0x1b52740, C4<0>, C4<0>, C4<0>;
L_0x1b52800 .delay (10,10,10) L_0x1b52800/d;
L_0x1b52930/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b52930 .delay (10,10,10) L_0x1b52930/d;
L_0x1b529f0/d .functor NAND 1, L_0x1b524c0, L_0x1b52930, C4<1>, C4<1>;
L_0x1b529f0 .delay (20,20,20) L_0x1b529f0/d;
L_0x1b52b40/d .functor NOT 1, L_0x1b529f0, C4<0>, C4<0>, C4<0>;
L_0x1b52b40 .delay (10,10,10) L_0x1b52b40/d;
L_0x1b52c30/d .functor NOR 1, L_0x1b52b40, L_0x1b52800, C4<0>, C4<0>;
L_0x1b52c30 .delay (20,20,20) L_0x1b52c30/d;
L_0x1b52dd0/d .functor NOT 1, L_0x1b52c30, C4<0>, C4<0>, C4<0>;
L_0x1b52dd0 .delay (10,10,10) L_0x1b52dd0/d;
v0x1ae6100_0 .net "and_in0ncom", 0 0, L_0x1b52b40; 1 drivers
v0x1ae6180_0 .net "and_in1com", 0 0, L_0x1b52800; 1 drivers
v0x1ae6200_0 .alias "in0", 0 0, v0x1ae67c0_0;
v0x1ae6280_0 .alias "in1", 0 0, v0x1ae6840_0;
v0x1ae6300_0 .net "nand_in0ncom", 0 0, L_0x1b529f0; 1 drivers
v0x1ae6380_0 .net "nand_in1com", 0 0, L_0x1b52740; 1 drivers
v0x1ae6400_0 .net "ncom", 0 0, L_0x1b52930; 1 drivers
v0x1ae6480_0 .net "nor_wire", 0 0, L_0x1b52c30; 1 drivers
v0x1ae6550_0 .alias "result", 0 0, v0x1aea6b0_0;
v0x1ae6620_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ae3920 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1ae3830;
 .timescale 0 0;
v0x1ae55d0_0 .alias "in0", 0 0, v0x1aea420_0;
v0x1ae5680_0 .alias "in1", 0 0, v0x1aea7c0_0;
v0x1ae5730_0 .alias "in2", 0 0, v0x1aea530_0;
v0x1ae57e0_0 .alias "in3", 0 0, v0x1aea6b0_0;
v0x1ae58c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ae5970_0 .alias "result", 0 0, v0x1aea270_0;
v0x1ae5a30_0 .net "sel0", 0 0, L_0x1b54f50; 1 drivers
v0x1ae5ab0_0 .net "sel1", 0 0, L_0x1b54ff0; 1 drivers
v0x1ae5b80_0 .net "sel2", 0 0, L_0x1b55120; 1 drivers
v0x1ae5c30_0 .net "w0", 0 0, L_0x1b535f0; 1 drivers
v0x1ae5d10_0 .net "w1", 0 0, L_0x1b53d70; 1 drivers
v0x1ae5de0_0 .net "w2", 0 0, L_0x1b545c0; 1 drivers
S_0x1ae4fe0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1ae3920;
 .timescale 0 0;
L_0x1b52f00/d .functor NAND 1, L_0x1b51930, L_0x1b54f50, C4<1>, C4<1>;
L_0x1b52f00 .delay (20,20,20) L_0x1b52f00/d;
L_0x1b52fc0/d .functor NOT 1, L_0x1b52f00, C4<0>, C4<0>, C4<0>;
L_0x1b52fc0 .delay (10,10,10) L_0x1b52fc0/d;
L_0x1b530f0/d .functor NOT 1, L_0x1b54f50, C4<0>, C4<0>, C4<0>;
L_0x1b530f0 .delay (10,10,10) L_0x1b530f0/d;
L_0x1b53260/d .functor NAND 1, L_0x1b50c30, L_0x1b530f0, C4<1>, C4<1>;
L_0x1b53260 .delay (20,20,20) L_0x1b53260/d;
L_0x1b53340/d .functor NOT 1, L_0x1b53260, C4<0>, C4<0>, C4<0>;
L_0x1b53340 .delay (10,10,10) L_0x1b53340/d;
L_0x1b53450/d .functor NOR 1, L_0x1b53340, L_0x1b52fc0, C4<0>, C4<0>;
L_0x1b53450 .delay (20,20,20) L_0x1b53450/d;
L_0x1b535f0/d .functor NOT 1, L_0x1b53450, C4<0>, C4<0>, C4<0>;
L_0x1b535f0 .delay (10,10,10) L_0x1b535f0/d;
v0x1ae50d0_0 .net "and_in0ncom", 0 0, L_0x1b53340; 1 drivers
v0x1ae5150_0 .net "and_in1com", 0 0, L_0x1b52fc0; 1 drivers
v0x1ae51d0_0 .alias "in0", 0 0, v0x1aea420_0;
v0x1ae5250_0 .alias "in1", 0 0, v0x1aea7c0_0;
v0x1ae52d0_0 .net "nand_in0ncom", 0 0, L_0x1b53260; 1 drivers
v0x1ae5350_0 .net "nand_in1com", 0 0, L_0x1b52f00; 1 drivers
v0x1ae53d0_0 .net "ncom", 0 0, L_0x1b530f0; 1 drivers
v0x1ae5450_0 .net "nor_wire", 0 0, L_0x1b53450; 1 drivers
v0x1ae54d0_0 .alias "result", 0 0, v0x1ae5c30_0;
v0x1ae5550_0 .alias "sel0", 0 0, v0x1ae5a30_0;
S_0x1ae4890 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1ae3920;
 .timescale 0 0;
L_0x1b53720/d .functor NAND 1, L_0x1b52dd0, L_0x1b54f50, C4<1>, C4<1>;
L_0x1b53720 .delay (20,20,20) L_0x1b53720/d;
L_0x1b537e0/d .functor NOT 1, L_0x1b53720, C4<0>, C4<0>, C4<0>;
L_0x1b537e0 .delay (10,10,10) L_0x1b537e0/d;
L_0x1b53910/d .functor NOT 1, L_0x1b54f50, C4<0>, C4<0>, C4<0>;
L_0x1b53910 .delay (10,10,10) L_0x1b53910/d;
L_0x1b539d0/d .functor NAND 1, L_0x1b52390, L_0x1b53910, C4<1>, C4<1>;
L_0x1b539d0 .delay (20,20,20) L_0x1b539d0/d;
L_0x1b53ae0/d .functor NOT 1, L_0x1b539d0, C4<0>, C4<0>, C4<0>;
L_0x1b53ae0 .delay (10,10,10) L_0x1b53ae0/d;
L_0x1b53bd0/d .functor NOR 1, L_0x1b53ae0, L_0x1b537e0, C4<0>, C4<0>;
L_0x1b53bd0 .delay (20,20,20) L_0x1b53bd0/d;
L_0x1b53d70/d .functor NOT 1, L_0x1b53bd0, C4<0>, C4<0>, C4<0>;
L_0x1b53d70 .delay (10,10,10) L_0x1b53d70/d;
v0x1ae4980_0 .net "and_in0ncom", 0 0, L_0x1b53ae0; 1 drivers
v0x1ae4a40_0 .net "and_in1com", 0 0, L_0x1b537e0; 1 drivers
v0x1ae4ae0_0 .alias "in0", 0 0, v0x1aea530_0;
v0x1ae4b80_0 .alias "in1", 0 0, v0x1aea6b0_0;
v0x1ae4c00_0 .net "nand_in0ncom", 0 0, L_0x1b539d0; 1 drivers
v0x1ae4ca0_0 .net "nand_in1com", 0 0, L_0x1b53720; 1 drivers
v0x1ae4d40_0 .net "ncom", 0 0, L_0x1b53910; 1 drivers
v0x1ae4de0_0 .net "nor_wire", 0 0, L_0x1b53bd0; 1 drivers
v0x1ae4e80_0 .alias "result", 0 0, v0x1ae5d10_0;
v0x1ae4f00_0 .alias "sel0", 0 0, v0x1ae5a30_0;
S_0x1ae4140 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1ae3920;
 .timescale 0 0;
L_0x1b53ea0/d .functor NAND 1, L_0x1b53d70, L_0x1b54ff0, C4<1>, C4<1>;
L_0x1b53ea0 .delay (20,20,20) L_0x1b53ea0/d;
L_0x1b53ff0/d .functor NOT 1, L_0x1b53ea0, C4<0>, C4<0>, C4<0>;
L_0x1b53ff0 .delay (10,10,10) L_0x1b53ff0/d;
L_0x1b54120/d .functor NOT 1, L_0x1b54ff0, C4<0>, C4<0>, C4<0>;
L_0x1b54120 .delay (10,10,10) L_0x1b54120/d;
L_0x1b541e0/d .functor NAND 1, L_0x1b535f0, L_0x1b54120, C4<1>, C4<1>;
L_0x1b541e0 .delay (20,20,20) L_0x1b541e0/d;
L_0x1b54330/d .functor NOT 1, L_0x1b541e0, C4<0>, C4<0>, C4<0>;
L_0x1b54330 .delay (10,10,10) L_0x1b54330/d;
L_0x1b54420/d .functor NOR 1, L_0x1b54330, L_0x1b53ff0, C4<0>, C4<0>;
L_0x1b54420 .delay (20,20,20) L_0x1b54420/d;
L_0x1b545c0/d .functor NOT 1, L_0x1b54420, C4<0>, C4<0>, C4<0>;
L_0x1b545c0 .delay (10,10,10) L_0x1b545c0/d;
v0x1ae4230_0 .net "and_in0ncom", 0 0, L_0x1b54330; 1 drivers
v0x1ae42f0_0 .net "and_in1com", 0 0, L_0x1b53ff0; 1 drivers
v0x1ae4390_0 .alias "in0", 0 0, v0x1ae5c30_0;
v0x1ae4430_0 .alias "in1", 0 0, v0x1ae5d10_0;
v0x1ae44b0_0 .net "nand_in0ncom", 0 0, L_0x1b541e0; 1 drivers
v0x1ae4550_0 .net "nand_in1com", 0 0, L_0x1b53ea0; 1 drivers
v0x1ae45f0_0 .net "ncom", 0 0, L_0x1b54120; 1 drivers
v0x1ae4690_0 .net "nor_wire", 0 0, L_0x1b54420; 1 drivers
v0x1ae4730_0 .alias "result", 0 0, v0x1ae5de0_0;
v0x1ae47b0_0 .alias "sel0", 0 0, v0x1ae5ab0_0;
S_0x1ae3a10 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1ae3920;
 .timescale 0 0;
L_0x1b546f0/d .functor NAND 1, C4<0>, L_0x1b55120, C4<1>, C4<1>;
L_0x1b546f0 .delay (20,20,20) L_0x1b546f0/d;
L_0x1b54850/d .functor NOT 1, L_0x1b546f0, C4<0>, C4<0>, C4<0>;
L_0x1b54850 .delay (10,10,10) L_0x1b54850/d;
L_0x1b54980/d .functor NOT 1, L_0x1b55120, C4<0>, C4<0>, C4<0>;
L_0x1b54980 .delay (10,10,10) L_0x1b54980/d;
L_0x1b54a40/d .functor NAND 1, L_0x1b545c0, L_0x1b54980, C4<1>, C4<1>;
L_0x1b54a40 .delay (20,20,20) L_0x1b54a40/d;
L_0x1b54b90/d .functor NOT 1, L_0x1b54a40, C4<0>, C4<0>, C4<0>;
L_0x1b54b90 .delay (10,10,10) L_0x1b54b90/d;
L_0x1b54c80/d .functor NOR 1, L_0x1b54b90, L_0x1b54850, C4<0>, C4<0>;
L_0x1b54c80 .delay (20,20,20) L_0x1b54c80/d;
L_0x1b54e20/d .functor NOT 1, L_0x1b54c80, C4<0>, C4<0>, C4<0>;
L_0x1b54e20 .delay (10,10,10) L_0x1b54e20/d;
v0x1ae3b00_0 .net "and_in0ncom", 0 0, L_0x1b54b90; 1 drivers
v0x1ae3b80_0 .net "and_in1com", 0 0, L_0x1b54850; 1 drivers
v0x1ae3c20_0 .alias "in0", 0 0, v0x1ae5de0_0;
v0x1ae3cc0_0 .alias "in1", 0 0, v0x1ae58c0_0;
v0x1ae3d40_0 .net "nand_in0ncom", 0 0, L_0x1b54a40; 1 drivers
v0x1ae3de0_0 .net "nand_in1com", 0 0, L_0x1b546f0; 1 drivers
v0x1ae3ec0_0 .net "ncom", 0 0, L_0x1b54980; 1 drivers
v0x1ae3f60_0 .net "nor_wire", 0 0, L_0x1b54c80; 1 drivers
v0x1ae4000_0 .alias "result", 0 0, v0x1aea270_0;
v0x1ae40a0_0 .alias "sel0", 0 0, v0x1ae5b80_0;
S_0x1adcd80 .scope generate, "ALU4[6]" "ALU4[6]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1adb758 .param/l "i" 2 107, +C4<0110>;
S_0x1adceb0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1adcd80;
 .timescale 0 0;
L_0x1b55690/d .functor NOT 1, L_0x1b5afd0, C4<0>, C4<0>, C4<0>;
L_0x1b55690 .delay (10,10,10) L_0x1b55690/d;
v0x1ae2c00_0 .net "carryin", 0 0, L_0x1b5b240; 1 drivers
v0x1ae2ca0_0 .net "carryout", 0 0, L_0x1b56f00; 1 drivers
v0x1ae2d20_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1ae2da0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1ae2e20_0 .net "notB", 0 0, L_0x1b55690; 1 drivers
v0x1ae2ea0_0 .net "operandA", 0 0, L_0x1b5b0b0; 1 drivers
v0x1ae2f20_0 .net "operandB", 0 0, L_0x1b5afd0; 1 drivers
v0x1ae3030_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ae30b0_0 .net "result", 0 0, L_0x1b5a9f0; 1 drivers
v0x1ae3180_0 .net "trueB", 0 0, L_0x1b55d40; 1 drivers
v0x1ae3260_0 .net "wAddSub", 0 0, L_0x1b56860; 1 drivers
v0x1ae3370_0 .net "wNandAnd", 0 0, L_0x1b57fc0; 1 drivers
v0x1ae34f0_0 .net "wNorOr", 0 0, L_0x1b58a00; 1 drivers
v0x1ae3600_0 .net "wXor", 0 0, L_0x1b57560; 1 drivers
L_0x1b5ab20 .part v0x1b19ef0_0, 0, 1;
L_0x1b5abc0 .part v0x1b19ef0_0, 1, 1;
L_0x1b5acf0 .part v0x1b19ef0_0, 2, 1;
S_0x1ae2480 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1adceb0;
 .timescale 0 0;
L_0x1b55770/d .functor NAND 1, L_0x1b55690, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b55770 .delay (20,20,20) L_0x1b55770/d;
L_0x1b55850/d .functor NOT 1, L_0x1b55770, C4<0>, C4<0>, C4<0>;
L_0x1b55850 .delay (10,10,10) L_0x1b55850/d;
L_0x1b55930/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b55930 .delay (10,10,10) L_0x1b55930/d;
L_0x1b559f0/d .functor NAND 1, L_0x1b5afd0, L_0x1b55930, C4<1>, C4<1>;
L_0x1b559f0 .delay (20,20,20) L_0x1b559f0/d;
L_0x1b55ab0/d .functor NOT 1, L_0x1b559f0, C4<0>, C4<0>, C4<0>;
L_0x1b55ab0 .delay (10,10,10) L_0x1b55ab0/d;
L_0x1b55ba0/d .functor NOR 1, L_0x1b55ab0, L_0x1b55850, C4<0>, C4<0>;
L_0x1b55ba0 .delay (20,20,20) L_0x1b55ba0/d;
L_0x1b55d40/d .functor NOT 1, L_0x1b55ba0, C4<0>, C4<0>, C4<0>;
L_0x1b55d40 .delay (10,10,10) L_0x1b55d40/d;
v0x1ae2570_0 .net "and_in0ncom", 0 0, L_0x1b55ab0; 1 drivers
v0x1ae2630_0 .net "and_in1com", 0 0, L_0x1b55850; 1 drivers
v0x1ae26d0_0 .alias "in0", 0 0, v0x1ae2f20_0;
v0x1ae2750_0 .alias "in1", 0 0, v0x1ae2e20_0;
v0x1ae27d0_0 .net "nand_in0ncom", 0 0, L_0x1b559f0; 1 drivers
v0x1ae2870_0 .net "nand_in1com", 0 0, L_0x1b55770; 1 drivers
v0x1ae2910_0 .net "ncom", 0 0, L_0x1b55930; 1 drivers
v0x1ae29b0_0 .net "nor_wire", 0 0, L_0x1b55ba0; 1 drivers
v0x1ae2a50_0 .alias "result", 0 0, v0x1ae3180_0;
v0x1ae2b20_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1ae1140 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1adceb0;
 .timescale 0 0;
L_0x1b56970/d .functor NAND 1, L_0x1b5b0b0, L_0x1b55d40, C4<1>, C4<1>;
L_0x1b56970 .delay (20,20,20) L_0x1b56970/d;
L_0x1b56ae0/d .functor NOT 1, L_0x1b56970, C4<0>, C4<0>, C4<0>;
L_0x1b56ae0 .delay (10,10,10) L_0x1b56ae0/d;
L_0x1b56bf0/d .functor NAND 1, L_0x1b5b240, L_0x1b562c0, C4<1>, C4<1>;
L_0x1b56bf0 .delay (20,20,20) L_0x1b56bf0/d;
L_0x1b56cb0/d .functor NOT 1, L_0x1b56bf0, C4<0>, C4<0>, C4<0>;
L_0x1b56cb0 .delay (10,10,10) L_0x1b56cb0/d;
L_0x1b56dc0/d .functor NOR 1, L_0x1b56cb0, L_0x1b56ae0, C4<0>, C4<0>;
L_0x1b56dc0 .delay (20,20,20) L_0x1b56dc0/d;
L_0x1b56f00/d .functor NOT 1, L_0x1b56dc0, C4<0>, C4<0>, C4<0>;
L_0x1b56f00 .delay (10,10,10) L_0x1b56f00/d;
v0x1ae1d20_0 .net "And_AB", 0 0, L_0x1b56ae0; 1 drivers
v0x1ae1dc0_0 .net "And_XorAB_C", 0 0, L_0x1b56cb0; 1 drivers
v0x1ae1e60_0 .net "Nand_AB", 0 0, L_0x1b56970; 1 drivers
v0x1ae1f00_0 .net "Nand_XorAB_C", 0 0, L_0x1b56bf0; 1 drivers
v0x1ae1f80_0 .net "Xor_AB", 0 0, L_0x1b562c0; 1 drivers
v0x1ae2050_0 .alias "a", 0 0, v0x1ae2ea0_0;
v0x1ae21a0_0 .alias "b", 0 0, v0x1ae3180_0;
v0x1ae2220_0 .alias "carryin", 0 0, v0x1ae2c00_0;
v0x1ae22a0_0 .alias "carryout", 0 0, v0x1ae2ca0_0;
v0x1ae2320_0 .net "nco", 0 0, L_0x1b56dc0; 1 drivers
v0x1ae2400_0 .alias "sum", 0 0, v0x1ae3260_0;
S_0x1ae17d0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ae1140;
 .timescale 0 0;
L_0x1b55eb0/d .functor NAND 1, L_0x1b5b0b0, L_0x1b55d40, C4<1>, C4<1>;
L_0x1b55eb0 .delay (20,20,20) L_0x1b55eb0/d;
L_0x1b55f70/d .functor NOR 1, L_0x1b5b0b0, L_0x1b55d40, C4<0>, C4<0>;
L_0x1b55f70 .delay (20,20,20) L_0x1b55f70/d;
L_0x1b56050/d .functor NOT 1, L_0x1b55f70, C4<0>, C4<0>, C4<0>;
L_0x1b56050 .delay (10,10,10) L_0x1b56050/d;
L_0x1b56160/d .functor NAND 1, L_0x1b56050, L_0x1b55eb0, C4<1>, C4<1>;
L_0x1b56160 .delay (20,20,20) L_0x1b56160/d;
L_0x1b562c0/d .functor NOT 1, L_0x1b56160, C4<0>, C4<0>, C4<0>;
L_0x1b562c0 .delay (10,10,10) L_0x1b562c0/d;
v0x1ae18c0_0 .alias "a", 0 0, v0x1ae2ea0_0;
v0x1ae1960_0 .alias "b", 0 0, v0x1ae3180_0;
v0x1ae1a00_0 .net "nand_ab", 0 0, L_0x1b55eb0; 1 drivers
v0x1ae1aa0_0 .net "nor_ab", 0 0, L_0x1b55f70; 1 drivers
v0x1ae1b20_0 .net "nxor_ab", 0 0, L_0x1b56160; 1 drivers
v0x1ae1bc0_0 .net "or_ab", 0 0, L_0x1b56050; 1 drivers
v0x1ae1ca0_0 .alias "result", 0 0, v0x1ae1f80_0;
S_0x1ae1230 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ae1140;
 .timescale 0 0;
L_0x1b563d0/d .functor NAND 1, L_0x1b562c0, L_0x1b5b240, C4<1>, C4<1>;
L_0x1b563d0 .delay (20,20,20) L_0x1b563d0/d;
L_0x1b56520/d .functor NOR 1, L_0x1b562c0, L_0x1b5b240, C4<0>, C4<0>;
L_0x1b56520 .delay (20,20,20) L_0x1b56520/d;
L_0x1b56690/d .functor NOT 1, L_0x1b56520, C4<0>, C4<0>, C4<0>;
L_0x1b56690 .delay (10,10,10) L_0x1b56690/d;
L_0x1b56750/d .functor NAND 1, L_0x1b56690, L_0x1b563d0, C4<1>, C4<1>;
L_0x1b56750 .delay (20,20,20) L_0x1b56750/d;
L_0x1b56860/d .functor NOT 1, L_0x1b56750, C4<0>, C4<0>, C4<0>;
L_0x1b56860 .delay (10,10,10) L_0x1b56860/d;
v0x1ae1320_0 .alias "a", 0 0, v0x1ae1f80_0;
v0x1ae13c0_0 .alias "b", 0 0, v0x1ae2c00_0;
v0x1ae1460_0 .net "nand_ab", 0 0, L_0x1b563d0; 1 drivers
v0x1ae1500_0 .net "nor_ab", 0 0, L_0x1b56520; 1 drivers
v0x1ae1580_0 .net "nxor_ab", 0 0, L_0x1b56750; 1 drivers
v0x1ae1620_0 .net "or_ab", 0 0, L_0x1b56690; 1 drivers
v0x1ae1700_0 .alias "result", 0 0, v0x1ae3260_0;
S_0x1ae0bf0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1adceb0;
 .timescale 0 0;
L_0x1b570c0/d .functor NAND 1, L_0x1b5b0b0, L_0x1b5afd0, C4<1>, C4<1>;
L_0x1b570c0 .delay (20,20,20) L_0x1b570c0/d;
L_0x1b57180/d .functor NOR 1, L_0x1b5b0b0, L_0x1b5afd0, C4<0>, C4<0>;
L_0x1b57180 .delay (20,20,20) L_0x1b57180/d;
L_0x1b57310/d .functor NOT 1, L_0x1b57180, C4<0>, C4<0>, C4<0>;
L_0x1b57310 .delay (10,10,10) L_0x1b57310/d;
L_0x1b57400/d .functor NAND 1, L_0x1b57310, L_0x1b570c0, C4<1>, C4<1>;
L_0x1b57400 .delay (20,20,20) L_0x1b57400/d;
L_0x1b57560/d .functor NOT 1, L_0x1b57400, C4<0>, C4<0>, C4<0>;
L_0x1b57560 .delay (10,10,10) L_0x1b57560/d;
v0x1ae0ce0_0 .alias "a", 0 0, v0x1ae2ea0_0;
v0x1ae0d60_0 .alias "b", 0 0, v0x1ae2f20_0;
v0x1ae0e30_0 .net "nand_ab", 0 0, L_0x1b570c0; 1 drivers
v0x1ae0eb0_0 .net "nor_ab", 0 0, L_0x1b57180; 1 drivers
v0x1ae0f30_0 .net "nxor_ab", 0 0, L_0x1b57400; 1 drivers
v0x1ae0fb0_0 .net "or_ab", 0 0, L_0x1b57310; 1 drivers
v0x1ae1070_0 .alias "result", 0 0, v0x1ae3600_0;
S_0x1ae0000 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1adceb0;
 .timescale 0 0;
L_0x1b576b0/d .functor NAND 1, L_0x1b5b0b0, L_0x1b5afd0, C4<1>, C4<1>;
L_0x1b576b0 .delay (20,20,20) L_0x1b576b0/d;
L_0x1b577e0/d .functor NOT 1, L_0x1b576b0, C4<0>, C4<0>, C4<0>;
L_0x1b577e0 .delay (10,10,10) L_0x1b577e0/d;
v0x1ae0870_0 .alias "a", 0 0, v0x1ae2ea0_0;
v0x1ae0910_0 .net "and_ab", 0 0, L_0x1b577e0; 1 drivers
v0x1ae0990_0 .alias "b", 0 0, v0x1ae2f20_0;
v0x1ae0a10_0 .net "nand_ab", 0 0, L_0x1b576b0; 1 drivers
v0x1ae0af0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ae0b70_0 .alias "result", 0 0, v0x1ae3370_0;
S_0x1ae00f0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ae0000;
 .timescale 0 0;
L_0x1b57930/d .functor NAND 1, L_0x1b577e0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b57930 .delay (20,20,20) L_0x1b57930/d;
L_0x1b579f0/d .functor NOT 1, L_0x1b57930, C4<0>, C4<0>, C4<0>;
L_0x1b579f0 .delay (10,10,10) L_0x1b579f0/d;
L_0x1b57b20/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b57b20 .delay (10,10,10) L_0x1b57b20/d;
L_0x1b57be0/d .functor NAND 1, L_0x1b576b0, L_0x1b57b20, C4<1>, C4<1>;
L_0x1b57be0 .delay (20,20,20) L_0x1b57be0/d;
L_0x1b57d30/d .functor NOT 1, L_0x1b57be0, C4<0>, C4<0>, C4<0>;
L_0x1b57d30 .delay (10,10,10) L_0x1b57d30/d;
L_0x1b57e20/d .functor NOR 1, L_0x1b57d30, L_0x1b579f0, C4<0>, C4<0>;
L_0x1b57e20 .delay (20,20,20) L_0x1b57e20/d;
L_0x1b57fc0/d .functor NOT 1, L_0x1b57e20, C4<0>, C4<0>, C4<0>;
L_0x1b57fc0 .delay (10,10,10) L_0x1b57fc0/d;
v0x1ae01e0_0 .net "and_in0ncom", 0 0, L_0x1b57d30; 1 drivers
v0x1ae0260_0 .net "and_in1com", 0 0, L_0x1b579f0; 1 drivers
v0x1ae02e0_0 .alias "in0", 0 0, v0x1ae0a10_0;
v0x1ae0380_0 .alias "in1", 0 0, v0x1ae0910_0;
v0x1ae0400_0 .net "nand_in0ncom", 0 0, L_0x1b57be0; 1 drivers
v0x1ae04a0_0 .net "nand_in1com", 0 0, L_0x1b57930; 1 drivers
v0x1ae0580_0 .net "ncom", 0 0, L_0x1b57b20; 1 drivers
v0x1ae0620_0 .net "nor_wire", 0 0, L_0x1b57e20; 1 drivers
v0x1ae06c0_0 .alias "result", 0 0, v0x1ae3370_0;
v0x1ae0790_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1adf560 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1adceb0;
 .timescale 0 0;
L_0x1b580f0/d .functor NOR 1, L_0x1b5b0b0, L_0x1b5afd0, C4<0>, C4<0>;
L_0x1b580f0 .delay (20,20,20) L_0x1b580f0/d;
L_0x1b58220/d .functor NOT 1, L_0x1b580f0, C4<0>, C4<0>, C4<0>;
L_0x1b58220 .delay (10,10,10) L_0x1b58220/d;
v0x1adfce0_0 .alias "a", 0 0, v0x1ae2ea0_0;
v0x1adfd60_0 .alias "b", 0 0, v0x1ae2f20_0;
v0x1adfe00_0 .net "nor_ab", 0 0, L_0x1b580f0; 1 drivers
v0x1adfe80_0 .net "or_ab", 0 0, L_0x1b58220; 1 drivers
v0x1adff00_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1adff80_0 .alias "result", 0 0, v0x1ae34f0_0;
S_0x1adf650 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1adf560;
 .timescale 0 0;
L_0x1b58370/d .functor NAND 1, L_0x1b58220, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b58370 .delay (20,20,20) L_0x1b58370/d;
L_0x1b58430/d .functor NOT 1, L_0x1b58370, C4<0>, C4<0>, C4<0>;
L_0x1b58430 .delay (10,10,10) L_0x1b58430/d;
L_0x1b58560/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b58560 .delay (10,10,10) L_0x1b58560/d;
L_0x1b58620/d .functor NAND 1, L_0x1b580f0, L_0x1b58560, C4<1>, C4<1>;
L_0x1b58620 .delay (20,20,20) L_0x1b58620/d;
L_0x1b58770/d .functor NOT 1, L_0x1b58620, C4<0>, C4<0>, C4<0>;
L_0x1b58770 .delay (10,10,10) L_0x1b58770/d;
L_0x1b58860/d .functor NOR 1, L_0x1b58770, L_0x1b58430, C4<0>, C4<0>;
L_0x1b58860 .delay (20,20,20) L_0x1b58860/d;
L_0x1b58a00/d .functor NOT 1, L_0x1b58860, C4<0>, C4<0>, C4<0>;
L_0x1b58a00 .delay (10,10,10) L_0x1b58a00/d;
v0x1adf740_0 .net "and_in0ncom", 0 0, L_0x1b58770; 1 drivers
v0x1adf7c0_0 .net "and_in1com", 0 0, L_0x1b58430; 1 drivers
v0x1adf840_0 .alias "in0", 0 0, v0x1adfe00_0;
v0x1adf8c0_0 .alias "in1", 0 0, v0x1adfe80_0;
v0x1adf940_0 .net "nand_in0ncom", 0 0, L_0x1b58620; 1 drivers
v0x1adf9c0_0 .net "nand_in1com", 0 0, L_0x1b58370; 1 drivers
v0x1adfa40_0 .net "ncom", 0 0, L_0x1b58560; 1 drivers
v0x1adfac0_0 .net "nor_wire", 0 0, L_0x1b58860; 1 drivers
v0x1adfb90_0 .alias "result", 0 0, v0x1ae34f0_0;
v0x1adfc60_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1adcfa0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1adceb0;
 .timescale 0 0;
v0x1adedb0_0 .alias "in0", 0 0, v0x1ae3260_0;
v0x1adee60_0 .alias "in1", 0 0, v0x1ae3600_0;
v0x1adef10_0 .alias "in2", 0 0, v0x1ae3370_0;
v0x1adefc0_0 .alias "in3", 0 0, v0x1ae34f0_0;
v0x1adf0a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1adf150_0 .alias "result", 0 0, v0x1ae30b0_0;
v0x1adf1d0_0 .net "sel0", 0 0, L_0x1b5ab20; 1 drivers
v0x1adf250_0 .net "sel1", 0 0, L_0x1b5abc0; 1 drivers
v0x1adf2d0_0 .net "sel2", 0 0, L_0x1b5acf0; 1 drivers
v0x1adf380_0 .net "w0", 0 0, L_0x1b591c0; 1 drivers
v0x1adf460_0 .net "w1", 0 0, L_0x1b59940; 1 drivers
v0x1adf4e0_0 .net "w2", 0 0, L_0x1b5a190; 1 drivers
S_0x1ade660 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1adcfa0;
 .timescale 0 0;
L_0x1b58b30/d .functor NAND 1, L_0x1b57560, L_0x1b5ab20, C4<1>, C4<1>;
L_0x1b58b30 .delay (20,20,20) L_0x1b58b30/d;
L_0x1b58bf0/d .functor NOT 1, L_0x1b58b30, C4<0>, C4<0>, C4<0>;
L_0x1b58bf0 .delay (10,10,10) L_0x1b58bf0/d;
L_0x1b58d20/d .functor NOT 1, L_0x1b5ab20, C4<0>, C4<0>, C4<0>;
L_0x1b58d20 .delay (10,10,10) L_0x1b58d20/d;
L_0x1b58e70/d .functor NAND 1, L_0x1b56860, L_0x1b58d20, C4<1>, C4<1>;
L_0x1b58e70 .delay (20,20,20) L_0x1b58e70/d;
L_0x1b58f30/d .functor NOT 1, L_0x1b58e70, C4<0>, C4<0>, C4<0>;
L_0x1b58f30 .delay (10,10,10) L_0x1b58f30/d;
L_0x1b59020/d .functor NOR 1, L_0x1b58f30, L_0x1b58bf0, C4<0>, C4<0>;
L_0x1b59020 .delay (20,20,20) L_0x1b59020/d;
L_0x1b591c0/d .functor NOT 1, L_0x1b59020, C4<0>, C4<0>, C4<0>;
L_0x1b591c0 .delay (10,10,10) L_0x1b591c0/d;
v0x1ade750_0 .net "and_in0ncom", 0 0, L_0x1b58f30; 1 drivers
v0x1ade810_0 .net "and_in1com", 0 0, L_0x1b58bf0; 1 drivers
v0x1ade8b0_0 .alias "in0", 0 0, v0x1ae3260_0;
v0x1ade950_0 .alias "in1", 0 0, v0x1ae3600_0;
v0x1ade9d0_0 .net "nand_in0ncom", 0 0, L_0x1b58e70; 1 drivers
v0x1adea70_0 .net "nand_in1com", 0 0, L_0x1b58b30; 1 drivers
v0x1adeb10_0 .net "ncom", 0 0, L_0x1b58d20; 1 drivers
v0x1adebb0_0 .net "nor_wire", 0 0, L_0x1b59020; 1 drivers
v0x1adec50_0 .alias "result", 0 0, v0x1adf380_0;
v0x1adecd0_0 .alias "sel0", 0 0, v0x1adf1d0_0;
S_0x1addf10 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1adcfa0;
 .timescale 0 0;
L_0x1b592f0/d .functor NAND 1, L_0x1b58a00, L_0x1b5ab20, C4<1>, C4<1>;
L_0x1b592f0 .delay (20,20,20) L_0x1b592f0/d;
L_0x1b593b0/d .functor NOT 1, L_0x1b592f0, C4<0>, C4<0>, C4<0>;
L_0x1b593b0 .delay (10,10,10) L_0x1b593b0/d;
L_0x1b594e0/d .functor NOT 1, L_0x1b5ab20, C4<0>, C4<0>, C4<0>;
L_0x1b594e0 .delay (10,10,10) L_0x1b594e0/d;
L_0x1b595a0/d .functor NAND 1, L_0x1b57fc0, L_0x1b594e0, C4<1>, C4<1>;
L_0x1b595a0 .delay (20,20,20) L_0x1b595a0/d;
L_0x1b596b0/d .functor NOT 1, L_0x1b595a0, C4<0>, C4<0>, C4<0>;
L_0x1b596b0 .delay (10,10,10) L_0x1b596b0/d;
L_0x1b597a0/d .functor NOR 1, L_0x1b596b0, L_0x1b593b0, C4<0>, C4<0>;
L_0x1b597a0 .delay (20,20,20) L_0x1b597a0/d;
L_0x1b59940/d .functor NOT 1, L_0x1b597a0, C4<0>, C4<0>, C4<0>;
L_0x1b59940 .delay (10,10,10) L_0x1b59940/d;
v0x1ade000_0 .net "and_in0ncom", 0 0, L_0x1b596b0; 1 drivers
v0x1ade0c0_0 .net "and_in1com", 0 0, L_0x1b593b0; 1 drivers
v0x1ade160_0 .alias "in0", 0 0, v0x1ae3370_0;
v0x1ade200_0 .alias "in1", 0 0, v0x1ae34f0_0;
v0x1ade280_0 .net "nand_in0ncom", 0 0, L_0x1b595a0; 1 drivers
v0x1ade320_0 .net "nand_in1com", 0 0, L_0x1b592f0; 1 drivers
v0x1ade3c0_0 .net "ncom", 0 0, L_0x1b594e0; 1 drivers
v0x1ade460_0 .net "nor_wire", 0 0, L_0x1b597a0; 1 drivers
v0x1ade500_0 .alias "result", 0 0, v0x1adf460_0;
v0x1ade580_0 .alias "sel0", 0 0, v0x1adf1d0_0;
S_0x1add7c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1adcfa0;
 .timescale 0 0;
L_0x1b59a70/d .functor NAND 1, L_0x1b59940, L_0x1b5abc0, C4<1>, C4<1>;
L_0x1b59a70 .delay (20,20,20) L_0x1b59a70/d;
L_0x1b59bc0/d .functor NOT 1, L_0x1b59a70, C4<0>, C4<0>, C4<0>;
L_0x1b59bc0 .delay (10,10,10) L_0x1b59bc0/d;
L_0x1b59cf0/d .functor NOT 1, L_0x1b5abc0, C4<0>, C4<0>, C4<0>;
L_0x1b59cf0 .delay (10,10,10) L_0x1b59cf0/d;
L_0x1b59db0/d .functor NAND 1, L_0x1b591c0, L_0x1b59cf0, C4<1>, C4<1>;
L_0x1b59db0 .delay (20,20,20) L_0x1b59db0/d;
L_0x1b59f00/d .functor NOT 1, L_0x1b59db0, C4<0>, C4<0>, C4<0>;
L_0x1b59f00 .delay (10,10,10) L_0x1b59f00/d;
L_0x1b59ff0/d .functor NOR 1, L_0x1b59f00, L_0x1b59bc0, C4<0>, C4<0>;
L_0x1b59ff0 .delay (20,20,20) L_0x1b59ff0/d;
L_0x1b5a190/d .functor NOT 1, L_0x1b59ff0, C4<0>, C4<0>, C4<0>;
L_0x1b5a190 .delay (10,10,10) L_0x1b5a190/d;
v0x1add8b0_0 .net "and_in0ncom", 0 0, L_0x1b59f00; 1 drivers
v0x1add970_0 .net "and_in1com", 0 0, L_0x1b59bc0; 1 drivers
v0x1adda10_0 .alias "in0", 0 0, v0x1adf380_0;
v0x1addab0_0 .alias "in1", 0 0, v0x1adf460_0;
v0x1addb30_0 .net "nand_in0ncom", 0 0, L_0x1b59db0; 1 drivers
v0x1addbd0_0 .net "nand_in1com", 0 0, L_0x1b59a70; 1 drivers
v0x1addc70_0 .net "ncom", 0 0, L_0x1b59cf0; 1 drivers
v0x1addd10_0 .net "nor_wire", 0 0, L_0x1b59ff0; 1 drivers
v0x1adddb0_0 .alias "result", 0 0, v0x1adf4e0_0;
v0x1adde30_0 .alias "sel0", 0 0, v0x1adf250_0;
S_0x1add090 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1adcfa0;
 .timescale 0 0;
L_0x1b5a2c0/d .functor NAND 1, C4<0>, L_0x1b5acf0, C4<1>, C4<1>;
L_0x1b5a2c0 .delay (20,20,20) L_0x1b5a2c0/d;
L_0x1b5a420/d .functor NOT 1, L_0x1b5a2c0, C4<0>, C4<0>, C4<0>;
L_0x1b5a420 .delay (10,10,10) L_0x1b5a420/d;
L_0x1b5a550/d .functor NOT 1, L_0x1b5acf0, C4<0>, C4<0>, C4<0>;
L_0x1b5a550 .delay (10,10,10) L_0x1b5a550/d;
L_0x1b5a610/d .functor NAND 1, L_0x1b5a190, L_0x1b5a550, C4<1>, C4<1>;
L_0x1b5a610 .delay (20,20,20) L_0x1b5a610/d;
L_0x1b5a760/d .functor NOT 1, L_0x1b5a610, C4<0>, C4<0>, C4<0>;
L_0x1b5a760 .delay (10,10,10) L_0x1b5a760/d;
L_0x1b5a850/d .functor NOR 1, L_0x1b5a760, L_0x1b5a420, C4<0>, C4<0>;
L_0x1b5a850 .delay (20,20,20) L_0x1b5a850/d;
L_0x1b5a9f0/d .functor NOT 1, L_0x1b5a850, C4<0>, C4<0>, C4<0>;
L_0x1b5a9f0 .delay (10,10,10) L_0x1b5a9f0/d;
v0x1add180_0 .net "and_in0ncom", 0 0, L_0x1b5a760; 1 drivers
v0x1add200_0 .net "and_in1com", 0 0, L_0x1b5a420; 1 drivers
v0x1add2a0_0 .alias "in0", 0 0, v0x1adf4e0_0;
v0x1add340_0 .alias "in1", 0 0, v0x1adf0a0_0;
v0x1add3c0_0 .net "nand_in0ncom", 0 0, L_0x1b5a610; 1 drivers
v0x1add460_0 .net "nand_in1com", 0 0, L_0x1b5a2c0; 1 drivers
v0x1add540_0 .net "ncom", 0 0, L_0x1b5a550; 1 drivers
v0x1add5e0_0 .net "nor_wire", 0 0, L_0x1b5a850; 1 drivers
v0x1add680_0 .alias "result", 0 0, v0x1ae30b0_0;
v0x1add720_0 .alias "sel0", 0 0, v0x1adf2d0_0;
S_0x1ad6400 .scope generate, "ALU4[7]" "ALU4[7]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1ad4dd8 .param/l "i" 2 107, +C4<0111>;
S_0x1ad6530 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1ad6400;
 .timescale 0 0;
L_0x1b5b150/d .functor NOT 1, L_0x1b60d70, C4<0>, C4<0>, C4<0>;
L_0x1b5b150 .delay (10,10,10) L_0x1b5b150/d;
v0x1adc280_0 .net "carryin", 0 0, L_0x1b60c60; 1 drivers
v0x1adc320_0 .net "carryout", 0 0, L_0x1b5cb30; 1 drivers
v0x1adc3a0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1adc420_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1adc4a0_0 .net "notB", 0 0, L_0x1b5b150; 1 drivers
v0x1adc520_0 .net "operandA", 0 0, L_0x1b5b2e0; 1 drivers
v0x1adc5a0_0 .net "operandB", 0 0, L_0x1b60d70; 1 drivers
v0x1adc6b0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1adc730_0 .net "result", 0 0, L_0x1b60620; 1 drivers
v0x1adc800_0 .net "trueB", 0 0, L_0x1b5b970; 1 drivers
v0x1adc8e0_0 .net "wAddSub", 0 0, L_0x1b5c490; 1 drivers
v0x1adc9f0_0 .net "wNandAnd", 0 0, L_0x1b5dbf0; 1 drivers
v0x1adcb70_0 .net "wNorOr", 0 0, L_0x1b5e630; 1 drivers
v0x1adcc80_0 .net "wXor", 0 0, L_0x1b5d190; 1 drivers
L_0x1b60750 .part v0x1b19ef0_0, 0, 1;
L_0x1b607f0 .part v0x1b19ef0_0, 1, 1;
L_0x1b60920 .part v0x1b19ef0_0, 2, 1;
S_0x1adbb00 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1ad6530;
 .timescale 0 0;
L_0x1b5b3e0/d .functor NAND 1, L_0x1b5b150, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b5b3e0 .delay (20,20,20) L_0x1b5b3e0/d;
L_0x1b5b480/d .functor NOT 1, L_0x1b5b3e0, C4<0>, C4<0>, C4<0>;
L_0x1b5b480 .delay (10,10,10) L_0x1b5b480/d;
L_0x1b5b560/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b5b560 .delay (10,10,10) L_0x1b5b560/d;
L_0x1b5b620/d .functor NAND 1, L_0x1b60d70, L_0x1b5b560, C4<1>, C4<1>;
L_0x1b5b620 .delay (20,20,20) L_0x1b5b620/d;
L_0x1b5b6e0/d .functor NOT 1, L_0x1b5b620, C4<0>, C4<0>, C4<0>;
L_0x1b5b6e0 .delay (10,10,10) L_0x1b5b6e0/d;
L_0x1b5b7d0/d .functor NOR 1, L_0x1b5b6e0, L_0x1b5b480, C4<0>, C4<0>;
L_0x1b5b7d0 .delay (20,20,20) L_0x1b5b7d0/d;
L_0x1b5b970/d .functor NOT 1, L_0x1b5b7d0, C4<0>, C4<0>, C4<0>;
L_0x1b5b970 .delay (10,10,10) L_0x1b5b970/d;
v0x1adbbf0_0 .net "and_in0ncom", 0 0, L_0x1b5b6e0; 1 drivers
v0x1adbcb0_0 .net "and_in1com", 0 0, L_0x1b5b480; 1 drivers
v0x1adbd50_0 .alias "in0", 0 0, v0x1adc5a0_0;
v0x1adbdd0_0 .alias "in1", 0 0, v0x1adc4a0_0;
v0x1adbe50_0 .net "nand_in0ncom", 0 0, L_0x1b5b620; 1 drivers
v0x1adbef0_0 .net "nand_in1com", 0 0, L_0x1b5b3e0; 1 drivers
v0x1adbf90_0 .net "ncom", 0 0, L_0x1b5b560; 1 drivers
v0x1adc030_0 .net "nor_wire", 0 0, L_0x1b5b7d0; 1 drivers
v0x1adc0d0_0 .alias "result", 0 0, v0x1adc800_0;
v0x1adc1a0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1ada7c0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1ad6530;
 .timescale 0 0;
L_0x1b5c5a0/d .functor NAND 1, L_0x1b5b2e0, L_0x1b5b970, C4<1>, C4<1>;
L_0x1b5c5a0 .delay (20,20,20) L_0x1b5c5a0/d;
L_0x1b5c710/d .functor NOT 1, L_0x1b5c5a0, C4<0>, C4<0>, C4<0>;
L_0x1b5c710 .delay (10,10,10) L_0x1b5c710/d;
L_0x1b5c820/d .functor NAND 1, L_0x1b60c60, L_0x1b5bef0, C4<1>, C4<1>;
L_0x1b5c820 .delay (20,20,20) L_0x1b5c820/d;
L_0x1b5c8e0/d .functor NOT 1, L_0x1b5c820, C4<0>, C4<0>, C4<0>;
L_0x1b5c8e0 .delay (10,10,10) L_0x1b5c8e0/d;
L_0x1b5c9f0/d .functor NOR 1, L_0x1b5c8e0, L_0x1b5c710, C4<0>, C4<0>;
L_0x1b5c9f0 .delay (20,20,20) L_0x1b5c9f0/d;
L_0x1b5cb30/d .functor NOT 1, L_0x1b5c9f0, C4<0>, C4<0>, C4<0>;
L_0x1b5cb30 .delay (10,10,10) L_0x1b5cb30/d;
v0x1adb3a0_0 .net "And_AB", 0 0, L_0x1b5c710; 1 drivers
v0x1adb440_0 .net "And_XorAB_C", 0 0, L_0x1b5c8e0; 1 drivers
v0x1adb4e0_0 .net "Nand_AB", 0 0, L_0x1b5c5a0; 1 drivers
v0x1adb580_0 .net "Nand_XorAB_C", 0 0, L_0x1b5c820; 1 drivers
v0x1adb600_0 .net "Xor_AB", 0 0, L_0x1b5bef0; 1 drivers
v0x1adb6d0_0 .alias "a", 0 0, v0x1adc520_0;
v0x1adb820_0 .alias "b", 0 0, v0x1adc800_0;
v0x1adb8a0_0 .alias "carryin", 0 0, v0x1adc280_0;
v0x1adb920_0 .alias "carryout", 0 0, v0x1adc320_0;
v0x1adb9a0_0 .net "nco", 0 0, L_0x1b5c9f0; 1 drivers
v0x1adba80_0 .alias "sum", 0 0, v0x1adc8e0_0;
S_0x1adae50 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ada7c0;
 .timescale 0 0;
L_0x1b5bae0/d .functor NAND 1, L_0x1b5b2e0, L_0x1b5b970, C4<1>, C4<1>;
L_0x1b5bae0 .delay (20,20,20) L_0x1b5bae0/d;
L_0x1b5bba0/d .functor NOR 1, L_0x1b5b2e0, L_0x1b5b970, C4<0>, C4<0>;
L_0x1b5bba0 .delay (20,20,20) L_0x1b5bba0/d;
L_0x1b5bc80/d .functor NOT 1, L_0x1b5bba0, C4<0>, C4<0>, C4<0>;
L_0x1b5bc80 .delay (10,10,10) L_0x1b5bc80/d;
L_0x1b5bd90/d .functor NAND 1, L_0x1b5bc80, L_0x1b5bae0, C4<1>, C4<1>;
L_0x1b5bd90 .delay (20,20,20) L_0x1b5bd90/d;
L_0x1b5bef0/d .functor NOT 1, L_0x1b5bd90, C4<0>, C4<0>, C4<0>;
L_0x1b5bef0 .delay (10,10,10) L_0x1b5bef0/d;
v0x1adaf40_0 .alias "a", 0 0, v0x1adc520_0;
v0x1adafe0_0 .alias "b", 0 0, v0x1adc800_0;
v0x1adb080_0 .net "nand_ab", 0 0, L_0x1b5bae0; 1 drivers
v0x1adb120_0 .net "nor_ab", 0 0, L_0x1b5bba0; 1 drivers
v0x1adb1a0_0 .net "nxor_ab", 0 0, L_0x1b5bd90; 1 drivers
v0x1adb240_0 .net "or_ab", 0 0, L_0x1b5bc80; 1 drivers
v0x1adb320_0 .alias "result", 0 0, v0x1adb600_0;
S_0x1ada8b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ada7c0;
 .timescale 0 0;
L_0x1b5c000/d .functor NAND 1, L_0x1b5bef0, L_0x1b60c60, C4<1>, C4<1>;
L_0x1b5c000 .delay (20,20,20) L_0x1b5c000/d;
L_0x1b5c150/d .functor NOR 1, L_0x1b5bef0, L_0x1b60c60, C4<0>, C4<0>;
L_0x1b5c150 .delay (20,20,20) L_0x1b5c150/d;
L_0x1b5c2c0/d .functor NOT 1, L_0x1b5c150, C4<0>, C4<0>, C4<0>;
L_0x1b5c2c0 .delay (10,10,10) L_0x1b5c2c0/d;
L_0x1b5c380/d .functor NAND 1, L_0x1b5c2c0, L_0x1b5c000, C4<1>, C4<1>;
L_0x1b5c380 .delay (20,20,20) L_0x1b5c380/d;
L_0x1b5c490/d .functor NOT 1, L_0x1b5c380, C4<0>, C4<0>, C4<0>;
L_0x1b5c490 .delay (10,10,10) L_0x1b5c490/d;
v0x1ada9a0_0 .alias "a", 0 0, v0x1adb600_0;
v0x1adaa40_0 .alias "b", 0 0, v0x1adc280_0;
v0x1adaae0_0 .net "nand_ab", 0 0, L_0x1b5c000; 1 drivers
v0x1adab80_0 .net "nor_ab", 0 0, L_0x1b5c150; 1 drivers
v0x1adac00_0 .net "nxor_ab", 0 0, L_0x1b5c380; 1 drivers
v0x1adaca0_0 .net "or_ab", 0 0, L_0x1b5c2c0; 1 drivers
v0x1adad80_0 .alias "result", 0 0, v0x1adc8e0_0;
S_0x1ada270 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1ad6530;
 .timescale 0 0;
L_0x1b5ccf0/d .functor NAND 1, L_0x1b5b2e0, L_0x1b60d70, C4<1>, C4<1>;
L_0x1b5ccf0 .delay (20,20,20) L_0x1b5ccf0/d;
L_0x1b5cdb0/d .functor NOR 1, L_0x1b5b2e0, L_0x1b60d70, C4<0>, C4<0>;
L_0x1b5cdb0 .delay (20,20,20) L_0x1b5cdb0/d;
L_0x1b5cf40/d .functor NOT 1, L_0x1b5cdb0, C4<0>, C4<0>, C4<0>;
L_0x1b5cf40 .delay (10,10,10) L_0x1b5cf40/d;
L_0x1b5d030/d .functor NAND 1, L_0x1b5cf40, L_0x1b5ccf0, C4<1>, C4<1>;
L_0x1b5d030 .delay (20,20,20) L_0x1b5d030/d;
L_0x1b5d190/d .functor NOT 1, L_0x1b5d030, C4<0>, C4<0>, C4<0>;
L_0x1b5d190 .delay (10,10,10) L_0x1b5d190/d;
v0x1ada360_0 .alias "a", 0 0, v0x1adc520_0;
v0x1ada3e0_0 .alias "b", 0 0, v0x1adc5a0_0;
v0x1ada4b0_0 .net "nand_ab", 0 0, L_0x1b5ccf0; 1 drivers
v0x1ada530_0 .net "nor_ab", 0 0, L_0x1b5cdb0; 1 drivers
v0x1ada5b0_0 .net "nxor_ab", 0 0, L_0x1b5d030; 1 drivers
v0x1ada630_0 .net "or_ab", 0 0, L_0x1b5cf40; 1 drivers
v0x1ada6f0_0 .alias "result", 0 0, v0x1adcc80_0;
S_0x1ad9680 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1ad6530;
 .timescale 0 0;
L_0x1b5d2e0/d .functor NAND 1, L_0x1b5b2e0, L_0x1b60d70, C4<1>, C4<1>;
L_0x1b5d2e0 .delay (20,20,20) L_0x1b5d2e0/d;
L_0x1b5d410/d .functor NOT 1, L_0x1b5d2e0, C4<0>, C4<0>, C4<0>;
L_0x1b5d410 .delay (10,10,10) L_0x1b5d410/d;
v0x1ad9ef0_0 .alias "a", 0 0, v0x1adc520_0;
v0x1ad9f90_0 .net "and_ab", 0 0, L_0x1b5d410; 1 drivers
v0x1ada010_0 .alias "b", 0 0, v0x1adc5a0_0;
v0x1ada090_0 .net "nand_ab", 0 0, L_0x1b5d2e0; 1 drivers
v0x1ada170_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ada1f0_0 .alias "result", 0 0, v0x1adc9f0_0;
S_0x1ad9770 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ad9680;
 .timescale 0 0;
L_0x1b5d560/d .functor NAND 1, L_0x1b5d410, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b5d560 .delay (20,20,20) L_0x1b5d560/d;
L_0x1b5d620/d .functor NOT 1, L_0x1b5d560, C4<0>, C4<0>, C4<0>;
L_0x1b5d620 .delay (10,10,10) L_0x1b5d620/d;
L_0x1b5d750/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b5d750 .delay (10,10,10) L_0x1b5d750/d;
L_0x1b5d810/d .functor NAND 1, L_0x1b5d2e0, L_0x1b5d750, C4<1>, C4<1>;
L_0x1b5d810 .delay (20,20,20) L_0x1b5d810/d;
L_0x1b5d960/d .functor NOT 1, L_0x1b5d810, C4<0>, C4<0>, C4<0>;
L_0x1b5d960 .delay (10,10,10) L_0x1b5d960/d;
L_0x1b5da50/d .functor NOR 1, L_0x1b5d960, L_0x1b5d620, C4<0>, C4<0>;
L_0x1b5da50 .delay (20,20,20) L_0x1b5da50/d;
L_0x1b5dbf0/d .functor NOT 1, L_0x1b5da50, C4<0>, C4<0>, C4<0>;
L_0x1b5dbf0 .delay (10,10,10) L_0x1b5dbf0/d;
v0x1ad9860_0 .net "and_in0ncom", 0 0, L_0x1b5d960; 1 drivers
v0x1ad98e0_0 .net "and_in1com", 0 0, L_0x1b5d620; 1 drivers
v0x1ad9960_0 .alias "in0", 0 0, v0x1ada090_0;
v0x1ad9a00_0 .alias "in1", 0 0, v0x1ad9f90_0;
v0x1ad9a80_0 .net "nand_in0ncom", 0 0, L_0x1b5d810; 1 drivers
v0x1ad9b20_0 .net "nand_in1com", 0 0, L_0x1b5d560; 1 drivers
v0x1ad9c00_0 .net "ncom", 0 0, L_0x1b5d750; 1 drivers
v0x1ad9ca0_0 .net "nor_wire", 0 0, L_0x1b5da50; 1 drivers
v0x1ad9d40_0 .alias "result", 0 0, v0x1adc9f0_0;
v0x1ad9e10_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ad8be0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1ad6530;
 .timescale 0 0;
L_0x1b5dd20/d .functor NOR 1, L_0x1b5b2e0, L_0x1b60d70, C4<0>, C4<0>;
L_0x1b5dd20 .delay (20,20,20) L_0x1b5dd20/d;
L_0x1b5de50/d .functor NOT 1, L_0x1b5dd20, C4<0>, C4<0>, C4<0>;
L_0x1b5de50 .delay (10,10,10) L_0x1b5de50/d;
v0x1ad9360_0 .alias "a", 0 0, v0x1adc520_0;
v0x1ad93e0_0 .alias "b", 0 0, v0x1adc5a0_0;
v0x1ad9480_0 .net "nor_ab", 0 0, L_0x1b5dd20; 1 drivers
v0x1ad9500_0 .net "or_ab", 0 0, L_0x1b5de50; 1 drivers
v0x1ad9580_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ad9600_0 .alias "result", 0 0, v0x1adcb70_0;
S_0x1ad8cd0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1ad8be0;
 .timescale 0 0;
L_0x1b5dfa0/d .functor NAND 1, L_0x1b5de50, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b5dfa0 .delay (20,20,20) L_0x1b5dfa0/d;
L_0x1b5e060/d .functor NOT 1, L_0x1b5dfa0, C4<0>, C4<0>, C4<0>;
L_0x1b5e060 .delay (10,10,10) L_0x1b5e060/d;
L_0x1b5e190/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b5e190 .delay (10,10,10) L_0x1b5e190/d;
L_0x1b5e250/d .functor NAND 1, L_0x1b5dd20, L_0x1b5e190, C4<1>, C4<1>;
L_0x1b5e250 .delay (20,20,20) L_0x1b5e250/d;
L_0x1b5e3a0/d .functor NOT 1, L_0x1b5e250, C4<0>, C4<0>, C4<0>;
L_0x1b5e3a0 .delay (10,10,10) L_0x1b5e3a0/d;
L_0x1b5e490/d .functor NOR 1, L_0x1b5e3a0, L_0x1b5e060, C4<0>, C4<0>;
L_0x1b5e490 .delay (20,20,20) L_0x1b5e490/d;
L_0x1b5e630/d .functor NOT 1, L_0x1b5e490, C4<0>, C4<0>, C4<0>;
L_0x1b5e630 .delay (10,10,10) L_0x1b5e630/d;
v0x1ad8dc0_0 .net "and_in0ncom", 0 0, L_0x1b5e3a0; 1 drivers
v0x1ad8e40_0 .net "and_in1com", 0 0, L_0x1b5e060; 1 drivers
v0x1ad8ec0_0 .alias "in0", 0 0, v0x1ad9480_0;
v0x1ad8f40_0 .alias "in1", 0 0, v0x1ad9500_0;
v0x1ad8fc0_0 .net "nand_in0ncom", 0 0, L_0x1b5e250; 1 drivers
v0x1ad9040_0 .net "nand_in1com", 0 0, L_0x1b5dfa0; 1 drivers
v0x1ad90c0_0 .net "ncom", 0 0, L_0x1b5e190; 1 drivers
v0x1ad9140_0 .net "nor_wire", 0 0, L_0x1b5e490; 1 drivers
v0x1ad9210_0 .alias "result", 0 0, v0x1adcb70_0;
v0x1ad92e0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ad6620 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1ad6530;
 .timescale 0 0;
v0x1ad8430_0 .alias "in0", 0 0, v0x1adc8e0_0;
v0x1ad84e0_0 .alias "in1", 0 0, v0x1adcc80_0;
v0x1ad8590_0 .alias "in2", 0 0, v0x1adc9f0_0;
v0x1ad8640_0 .alias "in3", 0 0, v0x1adcb70_0;
v0x1ad8720_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ad87d0_0 .alias "result", 0 0, v0x1adc730_0;
v0x1ad8850_0 .net "sel0", 0 0, L_0x1b60750; 1 drivers
v0x1ad88d0_0 .net "sel1", 0 0, L_0x1b607f0; 1 drivers
v0x1ad8950_0 .net "sel2", 0 0, L_0x1b60920; 1 drivers
v0x1ad8a00_0 .net "w0", 0 0, L_0x1b5edf0; 1 drivers
v0x1ad8ae0_0 .net "w1", 0 0, L_0x1b5f570; 1 drivers
v0x1ad8b60_0 .net "w2", 0 0, L_0x1b5fdc0; 1 drivers
S_0x1ad7ce0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1ad6620;
 .timescale 0 0;
L_0x1b5e760/d .functor NAND 1, L_0x1b5d190, L_0x1b60750, C4<1>, C4<1>;
L_0x1b5e760 .delay (20,20,20) L_0x1b5e760/d;
L_0x1b5e820/d .functor NOT 1, L_0x1b5e760, C4<0>, C4<0>, C4<0>;
L_0x1b5e820 .delay (10,10,10) L_0x1b5e820/d;
L_0x1b5e950/d .functor NOT 1, L_0x1b60750, C4<0>, C4<0>, C4<0>;
L_0x1b5e950 .delay (10,10,10) L_0x1b5e950/d;
L_0x1b5eaa0/d .functor NAND 1, L_0x1b5c490, L_0x1b5e950, C4<1>, C4<1>;
L_0x1b5eaa0 .delay (20,20,20) L_0x1b5eaa0/d;
L_0x1b5eb60/d .functor NOT 1, L_0x1b5eaa0, C4<0>, C4<0>, C4<0>;
L_0x1b5eb60 .delay (10,10,10) L_0x1b5eb60/d;
L_0x1b5ec50/d .functor NOR 1, L_0x1b5eb60, L_0x1b5e820, C4<0>, C4<0>;
L_0x1b5ec50 .delay (20,20,20) L_0x1b5ec50/d;
L_0x1b5edf0/d .functor NOT 1, L_0x1b5ec50, C4<0>, C4<0>, C4<0>;
L_0x1b5edf0 .delay (10,10,10) L_0x1b5edf0/d;
v0x1ad7dd0_0 .net "and_in0ncom", 0 0, L_0x1b5eb60; 1 drivers
v0x1ad7e90_0 .net "and_in1com", 0 0, L_0x1b5e820; 1 drivers
v0x1ad7f30_0 .alias "in0", 0 0, v0x1adc8e0_0;
v0x1ad7fd0_0 .alias "in1", 0 0, v0x1adcc80_0;
v0x1ad8050_0 .net "nand_in0ncom", 0 0, L_0x1b5eaa0; 1 drivers
v0x1ad80f0_0 .net "nand_in1com", 0 0, L_0x1b5e760; 1 drivers
v0x1ad8190_0 .net "ncom", 0 0, L_0x1b5e950; 1 drivers
v0x1ad8230_0 .net "nor_wire", 0 0, L_0x1b5ec50; 1 drivers
v0x1ad82d0_0 .alias "result", 0 0, v0x1ad8a00_0;
v0x1ad8350_0 .alias "sel0", 0 0, v0x1ad8850_0;
S_0x1ad7590 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1ad6620;
 .timescale 0 0;
L_0x1b5ef20/d .functor NAND 1, L_0x1b5e630, L_0x1b60750, C4<1>, C4<1>;
L_0x1b5ef20 .delay (20,20,20) L_0x1b5ef20/d;
L_0x1b5efe0/d .functor NOT 1, L_0x1b5ef20, C4<0>, C4<0>, C4<0>;
L_0x1b5efe0 .delay (10,10,10) L_0x1b5efe0/d;
L_0x1b5f110/d .functor NOT 1, L_0x1b60750, C4<0>, C4<0>, C4<0>;
L_0x1b5f110 .delay (10,10,10) L_0x1b5f110/d;
L_0x1b5f1d0/d .functor NAND 1, L_0x1b5dbf0, L_0x1b5f110, C4<1>, C4<1>;
L_0x1b5f1d0 .delay (20,20,20) L_0x1b5f1d0/d;
L_0x1b5f2e0/d .functor NOT 1, L_0x1b5f1d0, C4<0>, C4<0>, C4<0>;
L_0x1b5f2e0 .delay (10,10,10) L_0x1b5f2e0/d;
L_0x1b5f3d0/d .functor NOR 1, L_0x1b5f2e0, L_0x1b5efe0, C4<0>, C4<0>;
L_0x1b5f3d0 .delay (20,20,20) L_0x1b5f3d0/d;
L_0x1b5f570/d .functor NOT 1, L_0x1b5f3d0, C4<0>, C4<0>, C4<0>;
L_0x1b5f570 .delay (10,10,10) L_0x1b5f570/d;
v0x1ad7680_0 .net "and_in0ncom", 0 0, L_0x1b5f2e0; 1 drivers
v0x1ad7740_0 .net "and_in1com", 0 0, L_0x1b5efe0; 1 drivers
v0x1ad77e0_0 .alias "in0", 0 0, v0x1adc9f0_0;
v0x1ad7880_0 .alias "in1", 0 0, v0x1adcb70_0;
v0x1ad7900_0 .net "nand_in0ncom", 0 0, L_0x1b5f1d0; 1 drivers
v0x1ad79a0_0 .net "nand_in1com", 0 0, L_0x1b5ef20; 1 drivers
v0x1ad7a40_0 .net "ncom", 0 0, L_0x1b5f110; 1 drivers
v0x1ad7ae0_0 .net "nor_wire", 0 0, L_0x1b5f3d0; 1 drivers
v0x1ad7b80_0 .alias "result", 0 0, v0x1ad8ae0_0;
v0x1ad7c00_0 .alias "sel0", 0 0, v0x1ad8850_0;
S_0x1ad6e40 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1ad6620;
 .timescale 0 0;
L_0x1b5f6a0/d .functor NAND 1, L_0x1b5f570, L_0x1b607f0, C4<1>, C4<1>;
L_0x1b5f6a0 .delay (20,20,20) L_0x1b5f6a0/d;
L_0x1b5f7f0/d .functor NOT 1, L_0x1b5f6a0, C4<0>, C4<0>, C4<0>;
L_0x1b5f7f0 .delay (10,10,10) L_0x1b5f7f0/d;
L_0x1b5f920/d .functor NOT 1, L_0x1b607f0, C4<0>, C4<0>, C4<0>;
L_0x1b5f920 .delay (10,10,10) L_0x1b5f920/d;
L_0x1b5f9e0/d .functor NAND 1, L_0x1b5edf0, L_0x1b5f920, C4<1>, C4<1>;
L_0x1b5f9e0 .delay (20,20,20) L_0x1b5f9e0/d;
L_0x1b5fb30/d .functor NOT 1, L_0x1b5f9e0, C4<0>, C4<0>, C4<0>;
L_0x1b5fb30 .delay (10,10,10) L_0x1b5fb30/d;
L_0x1b5fc20/d .functor NOR 1, L_0x1b5fb30, L_0x1b5f7f0, C4<0>, C4<0>;
L_0x1b5fc20 .delay (20,20,20) L_0x1b5fc20/d;
L_0x1b5fdc0/d .functor NOT 1, L_0x1b5fc20, C4<0>, C4<0>, C4<0>;
L_0x1b5fdc0 .delay (10,10,10) L_0x1b5fdc0/d;
v0x1ad6f30_0 .net "and_in0ncom", 0 0, L_0x1b5fb30; 1 drivers
v0x1ad6ff0_0 .net "and_in1com", 0 0, L_0x1b5f7f0; 1 drivers
v0x1ad7090_0 .alias "in0", 0 0, v0x1ad8a00_0;
v0x1ad7130_0 .alias "in1", 0 0, v0x1ad8ae0_0;
v0x1ad71b0_0 .net "nand_in0ncom", 0 0, L_0x1b5f9e0; 1 drivers
v0x1ad7250_0 .net "nand_in1com", 0 0, L_0x1b5f6a0; 1 drivers
v0x1ad72f0_0 .net "ncom", 0 0, L_0x1b5f920; 1 drivers
v0x1ad7390_0 .net "nor_wire", 0 0, L_0x1b5fc20; 1 drivers
v0x1ad7430_0 .alias "result", 0 0, v0x1ad8b60_0;
v0x1ad74b0_0 .alias "sel0", 0 0, v0x1ad88d0_0;
S_0x1ad6710 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1ad6620;
 .timescale 0 0;
L_0x1b5fef0/d .functor NAND 1, C4<0>, L_0x1b60920, C4<1>, C4<1>;
L_0x1b5fef0 .delay (20,20,20) L_0x1b5fef0/d;
L_0x1b60050/d .functor NOT 1, L_0x1b5fef0, C4<0>, C4<0>, C4<0>;
L_0x1b60050 .delay (10,10,10) L_0x1b60050/d;
L_0x1b60180/d .functor NOT 1, L_0x1b60920, C4<0>, C4<0>, C4<0>;
L_0x1b60180 .delay (10,10,10) L_0x1b60180/d;
L_0x1b60240/d .functor NAND 1, L_0x1b5fdc0, L_0x1b60180, C4<1>, C4<1>;
L_0x1b60240 .delay (20,20,20) L_0x1b60240/d;
L_0x1b60390/d .functor NOT 1, L_0x1b60240, C4<0>, C4<0>, C4<0>;
L_0x1b60390 .delay (10,10,10) L_0x1b60390/d;
L_0x1b60480/d .functor NOR 1, L_0x1b60390, L_0x1b60050, C4<0>, C4<0>;
L_0x1b60480 .delay (20,20,20) L_0x1b60480/d;
L_0x1b60620/d .functor NOT 1, L_0x1b60480, C4<0>, C4<0>, C4<0>;
L_0x1b60620 .delay (10,10,10) L_0x1b60620/d;
v0x1ad6800_0 .net "and_in0ncom", 0 0, L_0x1b60390; 1 drivers
v0x1ad6880_0 .net "and_in1com", 0 0, L_0x1b60050; 1 drivers
v0x1ad6920_0 .alias "in0", 0 0, v0x1ad8b60_0;
v0x1ad69c0_0 .alias "in1", 0 0, v0x1ad8720_0;
v0x1ad6a40_0 .net "nand_in0ncom", 0 0, L_0x1b60240; 1 drivers
v0x1ad6ae0_0 .net "nand_in1com", 0 0, L_0x1b5fef0; 1 drivers
v0x1ad6bc0_0 .net "ncom", 0 0, L_0x1b60180; 1 drivers
v0x1ad6c60_0 .net "nor_wire", 0 0, L_0x1b60480; 1 drivers
v0x1ad6d00_0 .alias "result", 0 0, v0x1adc730_0;
v0x1ad6da0_0 .alias "sel0", 0 0, v0x1ad8950_0;
S_0x1acfa80 .scope generate, "ALU4[8]" "ALU4[8]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1ace458 .param/l "i" 2 107, +C4<01000>;
S_0x1acfbb0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1acfa80;
 .timescale 0 0;
L_0x1b5b380/d .functor NOT 1, L_0x1b66810, C4<0>, C4<0>, C4<0>;
L_0x1b5b380 .delay (10,10,10) L_0x1b5b380/d;
v0x1ad5900_0 .net "carryin", 0 0, L_0x1b66d40; 1 drivers
v0x1ad59a0_0 .net "carryout", 0 0, L_0x1b62700; 1 drivers
v0x1ad5a20_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1ad5aa0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1ad5b20_0 .net "notB", 0 0, L_0x1b5b380; 1 drivers
v0x1ad5ba0_0 .net "operandA", 0 0, L_0x1b66940; 1 drivers
v0x1ad5c20_0 .net "operandB", 0 0, L_0x1b66810; 1 drivers
v0x1ad5d30_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ad5db0_0 .net "result", 0 0, L_0x1b661f0; 1 drivers
v0x1ad5e80_0 .net "trueB", 0 0, L_0x1b61540; 1 drivers
v0x1ad5f60_0 .net "wAddSub", 0 0, L_0x1b62060; 1 drivers
v0x1ad6070_0 .net "wNandAnd", 0 0, L_0x1b637c0; 1 drivers
v0x1ad61f0_0 .net "wNorOr", 0 0, L_0x1b64200; 1 drivers
v0x1ad6300_0 .net "wXor", 0 0, L_0x1b62d60; 1 drivers
L_0x1b66320 .part v0x1b19ef0_0, 0, 1;
L_0x1b663c0 .part v0x1b19ef0_0, 1, 1;
L_0x1b664f0 .part v0x1b19ef0_0, 2, 1;
S_0x1ad5180 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1acfbb0;
 .timescale 0 0;
L_0x1b60f70/d .functor NAND 1, L_0x1b5b380, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b60f70 .delay (20,20,20) L_0x1b60f70/d;
L_0x1b61050/d .functor NOT 1, L_0x1b60f70, C4<0>, C4<0>, C4<0>;
L_0x1b61050 .delay (10,10,10) L_0x1b61050/d;
L_0x1b61130/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b61130 .delay (10,10,10) L_0x1b61130/d;
L_0x1b611f0/d .functor NAND 1, L_0x1b66810, L_0x1b61130, C4<1>, C4<1>;
L_0x1b611f0 .delay (20,20,20) L_0x1b611f0/d;
L_0x1b612b0/d .functor NOT 1, L_0x1b611f0, C4<0>, C4<0>, C4<0>;
L_0x1b612b0 .delay (10,10,10) L_0x1b612b0/d;
L_0x1b613a0/d .functor NOR 1, L_0x1b612b0, L_0x1b61050, C4<0>, C4<0>;
L_0x1b613a0 .delay (20,20,20) L_0x1b613a0/d;
L_0x1b61540/d .functor NOT 1, L_0x1b613a0, C4<0>, C4<0>, C4<0>;
L_0x1b61540 .delay (10,10,10) L_0x1b61540/d;
v0x1ad5270_0 .net "and_in0ncom", 0 0, L_0x1b612b0; 1 drivers
v0x1ad5330_0 .net "and_in1com", 0 0, L_0x1b61050; 1 drivers
v0x1ad53d0_0 .alias "in0", 0 0, v0x1ad5c20_0;
v0x1ad5450_0 .alias "in1", 0 0, v0x1ad5b20_0;
v0x1ad54d0_0 .net "nand_in0ncom", 0 0, L_0x1b611f0; 1 drivers
v0x1ad5570_0 .net "nand_in1com", 0 0, L_0x1b60f70; 1 drivers
v0x1ad5610_0 .net "ncom", 0 0, L_0x1b61130; 1 drivers
v0x1ad56b0_0 .net "nor_wire", 0 0, L_0x1b613a0; 1 drivers
v0x1ad5750_0 .alias "result", 0 0, v0x1ad5e80_0;
v0x1ad5820_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1ad3e40 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1acfbb0;
 .timescale 0 0;
L_0x1b62170/d .functor NAND 1, L_0x1b66940, L_0x1b61540, C4<1>, C4<1>;
L_0x1b62170 .delay (20,20,20) L_0x1b62170/d;
L_0x1b622e0/d .functor NOT 1, L_0x1b62170, C4<0>, C4<0>, C4<0>;
L_0x1b622e0 .delay (10,10,10) L_0x1b622e0/d;
L_0x1b623f0/d .functor NAND 1, L_0x1b66d40, L_0x1b61ac0, C4<1>, C4<1>;
L_0x1b623f0 .delay (20,20,20) L_0x1b623f0/d;
L_0x1b624b0/d .functor NOT 1, L_0x1b623f0, C4<0>, C4<0>, C4<0>;
L_0x1b624b0 .delay (10,10,10) L_0x1b624b0/d;
L_0x1b625c0/d .functor NOR 1, L_0x1b624b0, L_0x1b622e0, C4<0>, C4<0>;
L_0x1b625c0 .delay (20,20,20) L_0x1b625c0/d;
L_0x1b62700/d .functor NOT 1, L_0x1b625c0, C4<0>, C4<0>, C4<0>;
L_0x1b62700 .delay (10,10,10) L_0x1b62700/d;
v0x1ad4a20_0 .net "And_AB", 0 0, L_0x1b622e0; 1 drivers
v0x1ad4ac0_0 .net "And_XorAB_C", 0 0, L_0x1b624b0; 1 drivers
v0x1ad4b60_0 .net "Nand_AB", 0 0, L_0x1b62170; 1 drivers
v0x1ad4c00_0 .net "Nand_XorAB_C", 0 0, L_0x1b623f0; 1 drivers
v0x1ad4c80_0 .net "Xor_AB", 0 0, L_0x1b61ac0; 1 drivers
v0x1ad4d50_0 .alias "a", 0 0, v0x1ad5ba0_0;
v0x1ad4ea0_0 .alias "b", 0 0, v0x1ad5e80_0;
v0x1ad4f20_0 .alias "carryin", 0 0, v0x1ad5900_0;
v0x1ad4fa0_0 .alias "carryout", 0 0, v0x1ad59a0_0;
v0x1ad5020_0 .net "nco", 0 0, L_0x1b625c0; 1 drivers
v0x1ad5100_0 .alias "sum", 0 0, v0x1ad5f60_0;
S_0x1ad44d0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ad3e40;
 .timescale 0 0;
L_0x1b616b0/d .functor NAND 1, L_0x1b66940, L_0x1b61540, C4<1>, C4<1>;
L_0x1b616b0 .delay (20,20,20) L_0x1b616b0/d;
L_0x1b61770/d .functor NOR 1, L_0x1b66940, L_0x1b61540, C4<0>, C4<0>;
L_0x1b61770 .delay (20,20,20) L_0x1b61770/d;
L_0x1b61850/d .functor NOT 1, L_0x1b61770, C4<0>, C4<0>, C4<0>;
L_0x1b61850 .delay (10,10,10) L_0x1b61850/d;
L_0x1b61960/d .functor NAND 1, L_0x1b61850, L_0x1b616b0, C4<1>, C4<1>;
L_0x1b61960 .delay (20,20,20) L_0x1b61960/d;
L_0x1b61ac0/d .functor NOT 1, L_0x1b61960, C4<0>, C4<0>, C4<0>;
L_0x1b61ac0 .delay (10,10,10) L_0x1b61ac0/d;
v0x1ad45c0_0 .alias "a", 0 0, v0x1ad5ba0_0;
v0x1ad4660_0 .alias "b", 0 0, v0x1ad5e80_0;
v0x1ad4700_0 .net "nand_ab", 0 0, L_0x1b616b0; 1 drivers
v0x1ad47a0_0 .net "nor_ab", 0 0, L_0x1b61770; 1 drivers
v0x1ad4820_0 .net "nxor_ab", 0 0, L_0x1b61960; 1 drivers
v0x1ad48c0_0 .net "or_ab", 0 0, L_0x1b61850; 1 drivers
v0x1ad49a0_0 .alias "result", 0 0, v0x1ad4c80_0;
S_0x1ad3f30 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ad3e40;
 .timescale 0 0;
L_0x1b61bd0/d .functor NAND 1, L_0x1b61ac0, L_0x1b66d40, C4<1>, C4<1>;
L_0x1b61bd0 .delay (20,20,20) L_0x1b61bd0/d;
L_0x1b61d20/d .functor NOR 1, L_0x1b61ac0, L_0x1b66d40, C4<0>, C4<0>;
L_0x1b61d20 .delay (20,20,20) L_0x1b61d20/d;
L_0x1b61e90/d .functor NOT 1, L_0x1b61d20, C4<0>, C4<0>, C4<0>;
L_0x1b61e90 .delay (10,10,10) L_0x1b61e90/d;
L_0x1b61f50/d .functor NAND 1, L_0x1b61e90, L_0x1b61bd0, C4<1>, C4<1>;
L_0x1b61f50 .delay (20,20,20) L_0x1b61f50/d;
L_0x1b62060/d .functor NOT 1, L_0x1b61f50, C4<0>, C4<0>, C4<0>;
L_0x1b62060 .delay (10,10,10) L_0x1b62060/d;
v0x1ad4020_0 .alias "a", 0 0, v0x1ad4c80_0;
v0x1ad40c0_0 .alias "b", 0 0, v0x1ad5900_0;
v0x1ad4160_0 .net "nand_ab", 0 0, L_0x1b61bd0; 1 drivers
v0x1ad4200_0 .net "nor_ab", 0 0, L_0x1b61d20; 1 drivers
v0x1ad4280_0 .net "nxor_ab", 0 0, L_0x1b61f50; 1 drivers
v0x1ad4320_0 .net "or_ab", 0 0, L_0x1b61e90; 1 drivers
v0x1ad4400_0 .alias "result", 0 0, v0x1ad5f60_0;
S_0x1ad38f0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1acfbb0;
 .timescale 0 0;
L_0x1b628c0/d .functor NAND 1, L_0x1b66940, L_0x1b66810, C4<1>, C4<1>;
L_0x1b628c0 .delay (20,20,20) L_0x1b628c0/d;
L_0x1b62980/d .functor NOR 1, L_0x1b66940, L_0x1b66810, C4<0>, C4<0>;
L_0x1b62980 .delay (20,20,20) L_0x1b62980/d;
L_0x1b62b10/d .functor NOT 1, L_0x1b62980, C4<0>, C4<0>, C4<0>;
L_0x1b62b10 .delay (10,10,10) L_0x1b62b10/d;
L_0x1b62c00/d .functor NAND 1, L_0x1b62b10, L_0x1b628c0, C4<1>, C4<1>;
L_0x1b62c00 .delay (20,20,20) L_0x1b62c00/d;
L_0x1b62d60/d .functor NOT 1, L_0x1b62c00, C4<0>, C4<0>, C4<0>;
L_0x1b62d60 .delay (10,10,10) L_0x1b62d60/d;
v0x1ad39e0_0 .alias "a", 0 0, v0x1ad5ba0_0;
v0x1ad3a60_0 .alias "b", 0 0, v0x1ad5c20_0;
v0x1ad3b30_0 .net "nand_ab", 0 0, L_0x1b628c0; 1 drivers
v0x1ad3bb0_0 .net "nor_ab", 0 0, L_0x1b62980; 1 drivers
v0x1ad3c30_0 .net "nxor_ab", 0 0, L_0x1b62c00; 1 drivers
v0x1ad3cb0_0 .net "or_ab", 0 0, L_0x1b62b10; 1 drivers
v0x1ad3d70_0 .alias "result", 0 0, v0x1ad6300_0;
S_0x1ad2d00 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1acfbb0;
 .timescale 0 0;
L_0x1b62eb0/d .functor NAND 1, L_0x1b66940, L_0x1b66810, C4<1>, C4<1>;
L_0x1b62eb0 .delay (20,20,20) L_0x1b62eb0/d;
L_0x1b62fe0/d .functor NOT 1, L_0x1b62eb0, C4<0>, C4<0>, C4<0>;
L_0x1b62fe0 .delay (10,10,10) L_0x1b62fe0/d;
v0x1ad3570_0 .alias "a", 0 0, v0x1ad5ba0_0;
v0x1ad3610_0 .net "and_ab", 0 0, L_0x1b62fe0; 1 drivers
v0x1ad3690_0 .alias "b", 0 0, v0x1ad5c20_0;
v0x1ad3710_0 .net "nand_ab", 0 0, L_0x1b62eb0; 1 drivers
v0x1ad37f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ad3870_0 .alias "result", 0 0, v0x1ad6070_0;
S_0x1ad2df0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ad2d00;
 .timescale 0 0;
L_0x1b63130/d .functor NAND 1, L_0x1b62fe0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b63130 .delay (20,20,20) L_0x1b63130/d;
L_0x1b631f0/d .functor NOT 1, L_0x1b63130, C4<0>, C4<0>, C4<0>;
L_0x1b631f0 .delay (10,10,10) L_0x1b631f0/d;
L_0x1b63320/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b63320 .delay (10,10,10) L_0x1b63320/d;
L_0x1b633e0/d .functor NAND 1, L_0x1b62eb0, L_0x1b63320, C4<1>, C4<1>;
L_0x1b633e0 .delay (20,20,20) L_0x1b633e0/d;
L_0x1b63530/d .functor NOT 1, L_0x1b633e0, C4<0>, C4<0>, C4<0>;
L_0x1b63530 .delay (10,10,10) L_0x1b63530/d;
L_0x1b63620/d .functor NOR 1, L_0x1b63530, L_0x1b631f0, C4<0>, C4<0>;
L_0x1b63620 .delay (20,20,20) L_0x1b63620/d;
L_0x1b637c0/d .functor NOT 1, L_0x1b63620, C4<0>, C4<0>, C4<0>;
L_0x1b637c0 .delay (10,10,10) L_0x1b637c0/d;
v0x1ad2ee0_0 .net "and_in0ncom", 0 0, L_0x1b63530; 1 drivers
v0x1ad2f60_0 .net "and_in1com", 0 0, L_0x1b631f0; 1 drivers
v0x1ad2fe0_0 .alias "in0", 0 0, v0x1ad3710_0;
v0x1ad3080_0 .alias "in1", 0 0, v0x1ad3610_0;
v0x1ad3100_0 .net "nand_in0ncom", 0 0, L_0x1b633e0; 1 drivers
v0x1ad31a0_0 .net "nand_in1com", 0 0, L_0x1b63130; 1 drivers
v0x1ad3280_0 .net "ncom", 0 0, L_0x1b63320; 1 drivers
v0x1ad3320_0 .net "nor_wire", 0 0, L_0x1b63620; 1 drivers
v0x1ad33c0_0 .alias "result", 0 0, v0x1ad6070_0;
v0x1ad3490_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ad2260 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1acfbb0;
 .timescale 0 0;
L_0x1b638f0/d .functor NOR 1, L_0x1b66940, L_0x1b66810, C4<0>, C4<0>;
L_0x1b638f0 .delay (20,20,20) L_0x1b638f0/d;
L_0x1b63a20/d .functor NOT 1, L_0x1b638f0, C4<0>, C4<0>, C4<0>;
L_0x1b63a20 .delay (10,10,10) L_0x1b63a20/d;
v0x1ad29e0_0 .alias "a", 0 0, v0x1ad5ba0_0;
v0x1ad2a60_0 .alias "b", 0 0, v0x1ad5c20_0;
v0x1ad2b00_0 .net "nor_ab", 0 0, L_0x1b638f0; 1 drivers
v0x1ad2b80_0 .net "or_ab", 0 0, L_0x1b63a20; 1 drivers
v0x1ad2c00_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ad2c80_0 .alias "result", 0 0, v0x1ad61f0_0;
S_0x1ad2350 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1ad2260;
 .timescale 0 0;
L_0x1b63b70/d .functor NAND 1, L_0x1b63a20, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b63b70 .delay (20,20,20) L_0x1b63b70/d;
L_0x1b63c30/d .functor NOT 1, L_0x1b63b70, C4<0>, C4<0>, C4<0>;
L_0x1b63c30 .delay (10,10,10) L_0x1b63c30/d;
L_0x1b63d60/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b63d60 .delay (10,10,10) L_0x1b63d60/d;
L_0x1b63e20/d .functor NAND 1, L_0x1b638f0, L_0x1b63d60, C4<1>, C4<1>;
L_0x1b63e20 .delay (20,20,20) L_0x1b63e20/d;
L_0x1b63f70/d .functor NOT 1, L_0x1b63e20, C4<0>, C4<0>, C4<0>;
L_0x1b63f70 .delay (10,10,10) L_0x1b63f70/d;
L_0x1b64060/d .functor NOR 1, L_0x1b63f70, L_0x1b63c30, C4<0>, C4<0>;
L_0x1b64060 .delay (20,20,20) L_0x1b64060/d;
L_0x1b64200/d .functor NOT 1, L_0x1b64060, C4<0>, C4<0>, C4<0>;
L_0x1b64200 .delay (10,10,10) L_0x1b64200/d;
v0x1ad2440_0 .net "and_in0ncom", 0 0, L_0x1b63f70; 1 drivers
v0x1ad24c0_0 .net "and_in1com", 0 0, L_0x1b63c30; 1 drivers
v0x1ad2540_0 .alias "in0", 0 0, v0x1ad2b00_0;
v0x1ad25c0_0 .alias "in1", 0 0, v0x1ad2b80_0;
v0x1ad2640_0 .net "nand_in0ncom", 0 0, L_0x1b63e20; 1 drivers
v0x1ad26c0_0 .net "nand_in1com", 0 0, L_0x1b63b70; 1 drivers
v0x1ad2740_0 .net "ncom", 0 0, L_0x1b63d60; 1 drivers
v0x1ad27c0_0 .net "nor_wire", 0 0, L_0x1b64060; 1 drivers
v0x1ad2890_0 .alias "result", 0 0, v0x1ad61f0_0;
v0x1ad2960_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1acfca0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1acfbb0;
 .timescale 0 0;
v0x1ad1ab0_0 .alias "in0", 0 0, v0x1ad5f60_0;
v0x1ad1b60_0 .alias "in1", 0 0, v0x1ad6300_0;
v0x1ad1c10_0 .alias "in2", 0 0, v0x1ad6070_0;
v0x1ad1cc0_0 .alias "in3", 0 0, v0x1ad61f0_0;
v0x1ad1da0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ad1e50_0 .alias "result", 0 0, v0x1ad5db0_0;
v0x1ad1ed0_0 .net "sel0", 0 0, L_0x1b66320; 1 drivers
v0x1ad1f50_0 .net "sel1", 0 0, L_0x1b663c0; 1 drivers
v0x1ad1fd0_0 .net "sel2", 0 0, L_0x1b664f0; 1 drivers
v0x1ad2080_0 .net "w0", 0 0, L_0x1b649c0; 1 drivers
v0x1ad2160_0 .net "w1", 0 0, L_0x1b65140; 1 drivers
v0x1ad21e0_0 .net "w2", 0 0, L_0x1b65990; 1 drivers
S_0x1ad1360 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1acfca0;
 .timescale 0 0;
L_0x1b64330/d .functor NAND 1, L_0x1b62d60, L_0x1b66320, C4<1>, C4<1>;
L_0x1b64330 .delay (20,20,20) L_0x1b64330/d;
L_0x1b643f0/d .functor NOT 1, L_0x1b64330, C4<0>, C4<0>, C4<0>;
L_0x1b643f0 .delay (10,10,10) L_0x1b643f0/d;
L_0x1b64520/d .functor NOT 1, L_0x1b66320, C4<0>, C4<0>, C4<0>;
L_0x1b64520 .delay (10,10,10) L_0x1b64520/d;
L_0x1b64670/d .functor NAND 1, L_0x1b62060, L_0x1b64520, C4<1>, C4<1>;
L_0x1b64670 .delay (20,20,20) L_0x1b64670/d;
L_0x1b64730/d .functor NOT 1, L_0x1b64670, C4<0>, C4<0>, C4<0>;
L_0x1b64730 .delay (10,10,10) L_0x1b64730/d;
L_0x1b64820/d .functor NOR 1, L_0x1b64730, L_0x1b643f0, C4<0>, C4<0>;
L_0x1b64820 .delay (20,20,20) L_0x1b64820/d;
L_0x1b649c0/d .functor NOT 1, L_0x1b64820, C4<0>, C4<0>, C4<0>;
L_0x1b649c0 .delay (10,10,10) L_0x1b649c0/d;
v0x1ad1450_0 .net "and_in0ncom", 0 0, L_0x1b64730; 1 drivers
v0x1ad1510_0 .net "and_in1com", 0 0, L_0x1b643f0; 1 drivers
v0x1ad15b0_0 .alias "in0", 0 0, v0x1ad5f60_0;
v0x1ad1650_0 .alias "in1", 0 0, v0x1ad6300_0;
v0x1ad16d0_0 .net "nand_in0ncom", 0 0, L_0x1b64670; 1 drivers
v0x1ad1770_0 .net "nand_in1com", 0 0, L_0x1b64330; 1 drivers
v0x1ad1810_0 .net "ncom", 0 0, L_0x1b64520; 1 drivers
v0x1ad18b0_0 .net "nor_wire", 0 0, L_0x1b64820; 1 drivers
v0x1ad1950_0 .alias "result", 0 0, v0x1ad2080_0;
v0x1ad19d0_0 .alias "sel0", 0 0, v0x1ad1ed0_0;
S_0x1ad0c10 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1acfca0;
 .timescale 0 0;
L_0x1b64af0/d .functor NAND 1, L_0x1b64200, L_0x1b66320, C4<1>, C4<1>;
L_0x1b64af0 .delay (20,20,20) L_0x1b64af0/d;
L_0x1b64bb0/d .functor NOT 1, L_0x1b64af0, C4<0>, C4<0>, C4<0>;
L_0x1b64bb0 .delay (10,10,10) L_0x1b64bb0/d;
L_0x1b64ce0/d .functor NOT 1, L_0x1b66320, C4<0>, C4<0>, C4<0>;
L_0x1b64ce0 .delay (10,10,10) L_0x1b64ce0/d;
L_0x1b64da0/d .functor NAND 1, L_0x1b637c0, L_0x1b64ce0, C4<1>, C4<1>;
L_0x1b64da0 .delay (20,20,20) L_0x1b64da0/d;
L_0x1b64eb0/d .functor NOT 1, L_0x1b64da0, C4<0>, C4<0>, C4<0>;
L_0x1b64eb0 .delay (10,10,10) L_0x1b64eb0/d;
L_0x1b64fa0/d .functor NOR 1, L_0x1b64eb0, L_0x1b64bb0, C4<0>, C4<0>;
L_0x1b64fa0 .delay (20,20,20) L_0x1b64fa0/d;
L_0x1b65140/d .functor NOT 1, L_0x1b64fa0, C4<0>, C4<0>, C4<0>;
L_0x1b65140 .delay (10,10,10) L_0x1b65140/d;
v0x1ad0d00_0 .net "and_in0ncom", 0 0, L_0x1b64eb0; 1 drivers
v0x1ad0dc0_0 .net "and_in1com", 0 0, L_0x1b64bb0; 1 drivers
v0x1ad0e60_0 .alias "in0", 0 0, v0x1ad6070_0;
v0x1ad0f00_0 .alias "in1", 0 0, v0x1ad61f0_0;
v0x1ad0f80_0 .net "nand_in0ncom", 0 0, L_0x1b64da0; 1 drivers
v0x1ad1020_0 .net "nand_in1com", 0 0, L_0x1b64af0; 1 drivers
v0x1ad10c0_0 .net "ncom", 0 0, L_0x1b64ce0; 1 drivers
v0x1ad1160_0 .net "nor_wire", 0 0, L_0x1b64fa0; 1 drivers
v0x1ad1200_0 .alias "result", 0 0, v0x1ad2160_0;
v0x1ad1280_0 .alias "sel0", 0 0, v0x1ad1ed0_0;
S_0x1ad04c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1acfca0;
 .timescale 0 0;
L_0x1b65270/d .functor NAND 1, L_0x1b65140, L_0x1b663c0, C4<1>, C4<1>;
L_0x1b65270 .delay (20,20,20) L_0x1b65270/d;
L_0x1b653c0/d .functor NOT 1, L_0x1b65270, C4<0>, C4<0>, C4<0>;
L_0x1b653c0 .delay (10,10,10) L_0x1b653c0/d;
L_0x1b654f0/d .functor NOT 1, L_0x1b663c0, C4<0>, C4<0>, C4<0>;
L_0x1b654f0 .delay (10,10,10) L_0x1b654f0/d;
L_0x1b655b0/d .functor NAND 1, L_0x1b649c0, L_0x1b654f0, C4<1>, C4<1>;
L_0x1b655b0 .delay (20,20,20) L_0x1b655b0/d;
L_0x1b65700/d .functor NOT 1, L_0x1b655b0, C4<0>, C4<0>, C4<0>;
L_0x1b65700 .delay (10,10,10) L_0x1b65700/d;
L_0x1b657f0/d .functor NOR 1, L_0x1b65700, L_0x1b653c0, C4<0>, C4<0>;
L_0x1b657f0 .delay (20,20,20) L_0x1b657f0/d;
L_0x1b65990/d .functor NOT 1, L_0x1b657f0, C4<0>, C4<0>, C4<0>;
L_0x1b65990 .delay (10,10,10) L_0x1b65990/d;
v0x1ad05b0_0 .net "and_in0ncom", 0 0, L_0x1b65700; 1 drivers
v0x1ad0670_0 .net "and_in1com", 0 0, L_0x1b653c0; 1 drivers
v0x1ad0710_0 .alias "in0", 0 0, v0x1ad2080_0;
v0x1ad07b0_0 .alias "in1", 0 0, v0x1ad2160_0;
v0x1ad0830_0 .net "nand_in0ncom", 0 0, L_0x1b655b0; 1 drivers
v0x1ad08d0_0 .net "nand_in1com", 0 0, L_0x1b65270; 1 drivers
v0x1ad0970_0 .net "ncom", 0 0, L_0x1b654f0; 1 drivers
v0x1ad0a10_0 .net "nor_wire", 0 0, L_0x1b657f0; 1 drivers
v0x1ad0ab0_0 .alias "result", 0 0, v0x1ad21e0_0;
v0x1ad0b30_0 .alias "sel0", 0 0, v0x1ad1f50_0;
S_0x1acfd90 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1acfca0;
 .timescale 0 0;
L_0x1b65ac0/d .functor NAND 1, C4<0>, L_0x1b664f0, C4<1>, C4<1>;
L_0x1b65ac0 .delay (20,20,20) L_0x1b65ac0/d;
L_0x1b65c20/d .functor NOT 1, L_0x1b65ac0, C4<0>, C4<0>, C4<0>;
L_0x1b65c20 .delay (10,10,10) L_0x1b65c20/d;
L_0x1b65d50/d .functor NOT 1, L_0x1b664f0, C4<0>, C4<0>, C4<0>;
L_0x1b65d50 .delay (10,10,10) L_0x1b65d50/d;
L_0x1b65e10/d .functor NAND 1, L_0x1b65990, L_0x1b65d50, C4<1>, C4<1>;
L_0x1b65e10 .delay (20,20,20) L_0x1b65e10/d;
L_0x1b65f60/d .functor NOT 1, L_0x1b65e10, C4<0>, C4<0>, C4<0>;
L_0x1b65f60 .delay (10,10,10) L_0x1b65f60/d;
L_0x1b66050/d .functor NOR 1, L_0x1b65f60, L_0x1b65c20, C4<0>, C4<0>;
L_0x1b66050 .delay (20,20,20) L_0x1b66050/d;
L_0x1b661f0/d .functor NOT 1, L_0x1b66050, C4<0>, C4<0>, C4<0>;
L_0x1b661f0 .delay (10,10,10) L_0x1b661f0/d;
v0x1acfe80_0 .net "and_in0ncom", 0 0, L_0x1b65f60; 1 drivers
v0x1acff00_0 .net "and_in1com", 0 0, L_0x1b65c20; 1 drivers
v0x1acffa0_0 .alias "in0", 0 0, v0x1ad21e0_0;
v0x1ad0040_0 .alias "in1", 0 0, v0x1ad1da0_0;
v0x1ad00c0_0 .net "nand_in0ncom", 0 0, L_0x1b65e10; 1 drivers
v0x1ad0160_0 .net "nand_in1com", 0 0, L_0x1b65ac0; 1 drivers
v0x1ad0240_0 .net "ncom", 0 0, L_0x1b65d50; 1 drivers
v0x1ad02e0_0 .net "nor_wire", 0 0, L_0x1b66050; 1 drivers
v0x1ad0380_0 .alias "result", 0 0, v0x1ad5db0_0;
v0x1ad0420_0 .alias "sel0", 0 0, v0x1ad1fd0_0;
S_0x1ac9100 .scope generate, "ALU4[9]" "ALU4[9]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1ac7ad8 .param/l "i" 2 107, +C4<01001>;
S_0x1ac9230 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1ac9100;
 .timescale 0 0;
L_0x1b60eb0/d .functor NOT 1, L_0x1b67090, C4<0>, C4<0>, C4<0>;
L_0x1b60eb0 .delay (10,10,10) L_0x1b60eb0/d;
v0x1acef80_0 .net "carryin", 0 0, L_0x1b6c240; 1 drivers
v0x1acf020_0 .net "carryout", 0 0, L_0x1b685b0; 1 drivers
v0x1acf0a0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1acf120_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1acf1a0_0 .net "notB", 0 0, L_0x1b60eb0; 1 drivers
v0x1acf220_0 .net "operandA", 0 0, L_0x1b66ff0; 1 drivers
v0x1acf2a0_0 .net "operandB", 0 0, L_0x1b67090; 1 drivers
v0x1acf3b0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1acf430_0 .net "result", 0 0, L_0x1b6ba90; 1 drivers
v0x1acf500_0 .net "trueB", 0 0, L_0x1b673f0; 1 drivers
v0x1acf5e0_0 .net "wAddSub", 0 0, L_0x1b67f10; 1 drivers
v0x1acf6f0_0 .net "wNandAnd", 0 0, L_0x1b69280; 1 drivers
v0x1acf870_0 .net "wNorOr", 0 0, L_0x1b69b20; 1 drivers
v0x1acf980_0 .net "wXor", 0 0, L_0x1b68c10; 1 drivers
L_0x1b6bbc0 .part v0x1b19ef0_0, 0, 1;
L_0x1b6bc60 .part v0x1b19ef0_0, 1, 1;
L_0x1b6bd90 .part v0x1b19ef0_0, 2, 1;
S_0x1ace800 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1ac9230;
 .timescale 0 0;
L_0x1b668b0/d .functor NAND 1, L_0x1b60eb0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b668b0 .delay (20,20,20) L_0x1b668b0/d;
L_0x1b4f690/d .functor NOT 1, L_0x1b668b0, C4<0>, C4<0>, C4<0>;
L_0x1b4f690 .delay (10,10,10) L_0x1b4f690/d;
L_0x1b4fb30/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4fb30 .delay (10,10,10) L_0x1b4fb30/d;
L_0x1b66b50/d .functor NAND 1, L_0x1b67090, L_0x1b4fb30, C4<1>, C4<1>;
L_0x1b66b50 .delay (20,20,20) L_0x1b66b50/d;
L_0x1b67180/d .functor NOT 1, L_0x1b66b50, C4<0>, C4<0>, C4<0>;
L_0x1b67180 .delay (10,10,10) L_0x1b67180/d;
L_0x1b67270/d .functor NOR 1, L_0x1b67180, L_0x1b4f690, C4<0>, C4<0>;
L_0x1b67270 .delay (20,20,20) L_0x1b67270/d;
L_0x1b673f0/d .functor NOT 1, L_0x1b67270, C4<0>, C4<0>, C4<0>;
L_0x1b673f0 .delay (10,10,10) L_0x1b673f0/d;
v0x1ace8f0_0 .net "and_in0ncom", 0 0, L_0x1b67180; 1 drivers
v0x1ace9b0_0 .net "and_in1com", 0 0, L_0x1b4f690; 1 drivers
v0x1acea50_0 .alias "in0", 0 0, v0x1acf2a0_0;
v0x1acead0_0 .alias "in1", 0 0, v0x1acf1a0_0;
v0x1aceb50_0 .net "nand_in0ncom", 0 0, L_0x1b66b50; 1 drivers
v0x1acebf0_0 .net "nand_in1com", 0 0, L_0x1b668b0; 1 drivers
v0x1acec90_0 .net "ncom", 0 0, L_0x1b4fb30; 1 drivers
v0x1aced30_0 .net "nor_wire", 0 0, L_0x1b67270; 1 drivers
v0x1acedd0_0 .alias "result", 0 0, v0x1acf500_0;
v0x1aceea0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1acd4c0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1ac9230;
 .timescale 0 0;
L_0x1b68020/d .functor NAND 1, L_0x1b66ff0, L_0x1b673f0, C4<1>, C4<1>;
L_0x1b68020 .delay (20,20,20) L_0x1b68020/d;
L_0x1b68190/d .functor NOT 1, L_0x1b68020, C4<0>, C4<0>, C4<0>;
L_0x1b68190 .delay (10,10,10) L_0x1b68190/d;
L_0x1b682a0/d .functor NAND 1, L_0x1b6c240, L_0x1b67970, C4<1>, C4<1>;
L_0x1b682a0 .delay (20,20,20) L_0x1b682a0/d;
L_0x1b68360/d .functor NOT 1, L_0x1b682a0, C4<0>, C4<0>, C4<0>;
L_0x1b68360 .delay (10,10,10) L_0x1b68360/d;
L_0x1b68470/d .functor NOR 1, L_0x1b68360, L_0x1b68190, C4<0>, C4<0>;
L_0x1b68470 .delay (20,20,20) L_0x1b68470/d;
L_0x1b685b0/d .functor NOT 1, L_0x1b68470, C4<0>, C4<0>, C4<0>;
L_0x1b685b0 .delay (10,10,10) L_0x1b685b0/d;
v0x1ace0a0_0 .net "And_AB", 0 0, L_0x1b68190; 1 drivers
v0x1ace140_0 .net "And_XorAB_C", 0 0, L_0x1b68360; 1 drivers
v0x1ace1e0_0 .net "Nand_AB", 0 0, L_0x1b68020; 1 drivers
v0x1ace280_0 .net "Nand_XorAB_C", 0 0, L_0x1b682a0; 1 drivers
v0x1ace300_0 .net "Xor_AB", 0 0, L_0x1b67970; 1 drivers
v0x1ace3d0_0 .alias "a", 0 0, v0x1acf220_0;
v0x1ace520_0 .alias "b", 0 0, v0x1acf500_0;
v0x1ace5a0_0 .alias "carryin", 0 0, v0x1acef80_0;
v0x1ace620_0 .alias "carryout", 0 0, v0x1acf020_0;
v0x1ace6a0_0 .net "nco", 0 0, L_0x1b68470; 1 drivers
v0x1ace780_0 .alias "sum", 0 0, v0x1acf5e0_0;
S_0x1acdb50 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1acd4c0;
 .timescale 0 0;
L_0x1b67560/d .functor NAND 1, L_0x1b66ff0, L_0x1b673f0, C4<1>, C4<1>;
L_0x1b67560 .delay (20,20,20) L_0x1b67560/d;
L_0x1b67620/d .functor NOR 1, L_0x1b66ff0, L_0x1b673f0, C4<0>, C4<0>;
L_0x1b67620 .delay (20,20,20) L_0x1b67620/d;
L_0x1b67700/d .functor NOT 1, L_0x1b67620, C4<0>, C4<0>, C4<0>;
L_0x1b67700 .delay (10,10,10) L_0x1b67700/d;
L_0x1b67810/d .functor NAND 1, L_0x1b67700, L_0x1b67560, C4<1>, C4<1>;
L_0x1b67810 .delay (20,20,20) L_0x1b67810/d;
L_0x1b67970/d .functor NOT 1, L_0x1b67810, C4<0>, C4<0>, C4<0>;
L_0x1b67970 .delay (10,10,10) L_0x1b67970/d;
v0x1acdc40_0 .alias "a", 0 0, v0x1acf220_0;
v0x1acdce0_0 .alias "b", 0 0, v0x1acf500_0;
v0x1acdd80_0 .net "nand_ab", 0 0, L_0x1b67560; 1 drivers
v0x1acde20_0 .net "nor_ab", 0 0, L_0x1b67620; 1 drivers
v0x1acdea0_0 .net "nxor_ab", 0 0, L_0x1b67810; 1 drivers
v0x1acdf40_0 .net "or_ab", 0 0, L_0x1b67700; 1 drivers
v0x1ace020_0 .alias "result", 0 0, v0x1ace300_0;
S_0x1acd5b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1acd4c0;
 .timescale 0 0;
L_0x1b67a80/d .functor NAND 1, L_0x1b67970, L_0x1b6c240, C4<1>, C4<1>;
L_0x1b67a80 .delay (20,20,20) L_0x1b67a80/d;
L_0x1b67bd0/d .functor NOR 1, L_0x1b67970, L_0x1b6c240, C4<0>, C4<0>;
L_0x1b67bd0 .delay (20,20,20) L_0x1b67bd0/d;
L_0x1b67d40/d .functor NOT 1, L_0x1b67bd0, C4<0>, C4<0>, C4<0>;
L_0x1b67d40 .delay (10,10,10) L_0x1b67d40/d;
L_0x1b67e00/d .functor NAND 1, L_0x1b67d40, L_0x1b67a80, C4<1>, C4<1>;
L_0x1b67e00 .delay (20,20,20) L_0x1b67e00/d;
L_0x1b67f10/d .functor NOT 1, L_0x1b67e00, C4<0>, C4<0>, C4<0>;
L_0x1b67f10 .delay (10,10,10) L_0x1b67f10/d;
v0x1acd6a0_0 .alias "a", 0 0, v0x1ace300_0;
v0x1acd740_0 .alias "b", 0 0, v0x1acef80_0;
v0x1acd7e0_0 .net "nand_ab", 0 0, L_0x1b67a80; 1 drivers
v0x1acd880_0 .net "nor_ab", 0 0, L_0x1b67bd0; 1 drivers
v0x1acd900_0 .net "nxor_ab", 0 0, L_0x1b67e00; 1 drivers
v0x1acd9a0_0 .net "or_ab", 0 0, L_0x1b67d40; 1 drivers
v0x1acda80_0 .alias "result", 0 0, v0x1acf5e0_0;
S_0x1accf70 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1ac9230;
 .timescale 0 0;
L_0x1b68770/d .functor NAND 1, L_0x1b66ff0, L_0x1b67090, C4<1>, C4<1>;
L_0x1b68770 .delay (20,20,20) L_0x1b68770/d;
L_0x1b68830/d .functor NOR 1, L_0x1b66ff0, L_0x1b67090, C4<0>, C4<0>;
L_0x1b68830 .delay (20,20,20) L_0x1b68830/d;
L_0x1b689c0/d .functor NOT 1, L_0x1b68830, C4<0>, C4<0>, C4<0>;
L_0x1b689c0 .delay (10,10,10) L_0x1b689c0/d;
L_0x1b68ab0/d .functor NAND 1, L_0x1b689c0, L_0x1b68770, C4<1>, C4<1>;
L_0x1b68ab0 .delay (20,20,20) L_0x1b68ab0/d;
L_0x1b68c10/d .functor NOT 1, L_0x1b68ab0, C4<0>, C4<0>, C4<0>;
L_0x1b68c10 .delay (10,10,10) L_0x1b68c10/d;
v0x1acd060_0 .alias "a", 0 0, v0x1acf220_0;
v0x1acd0e0_0 .alias "b", 0 0, v0x1acf2a0_0;
v0x1acd1b0_0 .net "nand_ab", 0 0, L_0x1b68770; 1 drivers
v0x1acd230_0 .net "nor_ab", 0 0, L_0x1b68830; 1 drivers
v0x1acd2b0_0 .net "nxor_ab", 0 0, L_0x1b68ab0; 1 drivers
v0x1acd330_0 .net "or_ab", 0 0, L_0x1b689c0; 1 drivers
v0x1acd3f0_0 .alias "result", 0 0, v0x1acf980_0;
S_0x1acc380 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1ac9230;
 .timescale 0 0;
L_0x1b68d60/d .functor NAND 1, L_0x1b66ff0, L_0x1b67090, C4<1>, C4<1>;
L_0x1b68d60 .delay (20,20,20) L_0x1b68d60/d;
L_0x1b68e90/d .functor NOT 1, L_0x1b68d60, C4<0>, C4<0>, C4<0>;
L_0x1b68e90 .delay (10,10,10) L_0x1b68e90/d;
v0x1accbf0_0 .alias "a", 0 0, v0x1acf220_0;
v0x1accc90_0 .net "and_ab", 0 0, L_0x1b68e90; 1 drivers
v0x1accd10_0 .alias "b", 0 0, v0x1acf2a0_0;
v0x1accd90_0 .net "nand_ab", 0 0, L_0x1b68d60; 1 drivers
v0x1acce70_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1accef0_0 .alias "result", 0 0, v0x1acf6f0_0;
S_0x1acc470 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1acc380;
 .timescale 0 0;
L_0x1acce10/d .functor NAND 1, L_0x1b68e90, v0x1aae130_0, C4<1>, C4<1>;
L_0x1acce10 .delay (20,20,20) L_0x1acce10/d;
L_0x1ada110/d .functor NOT 1, L_0x1acce10, C4<0>, C4<0>, C4<0>;
L_0x1ada110 .delay (10,10,10) L_0x1ada110/d;
L_0x1ae7450/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1ae7450 .delay (10,10,10) L_0x1ae7450/d;
L_0x1aee5d0/d .functor NAND 1, L_0x1b68d60, L_0x1ae7450, C4<1>, C4<1>;
L_0x1aee5d0 .delay (20,20,20) L_0x1aee5d0/d;
L_0x1b49c00/d .functor NOT 1, L_0x1aee5d0, C4<0>, C4<0>, C4<0>;
L_0x1b49c00 .delay (10,10,10) L_0x1b49c00/d;
L_0x1b69100/d .functor NOR 1, L_0x1b49c00, L_0x1ada110, C4<0>, C4<0>;
L_0x1b69100 .delay (20,20,20) L_0x1b69100/d;
L_0x1b69280/d .functor NOT 1, L_0x1b69100, C4<0>, C4<0>, C4<0>;
L_0x1b69280 .delay (10,10,10) L_0x1b69280/d;
v0x1acc560_0 .net "and_in0ncom", 0 0, L_0x1b49c00; 1 drivers
v0x1acc5e0_0 .net "and_in1com", 0 0, L_0x1ada110; 1 drivers
v0x1acc660_0 .alias "in0", 0 0, v0x1accd90_0;
v0x1acc700_0 .alias "in1", 0 0, v0x1accc90_0;
v0x1acc780_0 .net "nand_in0ncom", 0 0, L_0x1aee5d0; 1 drivers
v0x1acc820_0 .net "nand_in1com", 0 0, L_0x1acce10; 1 drivers
v0x1acc900_0 .net "ncom", 0 0, L_0x1ae7450; 1 drivers
v0x1acc9a0_0 .net "nor_wire", 0 0, L_0x1b69100; 1 drivers
v0x1acca40_0 .alias "result", 0 0, v0x1acf6f0_0;
v0x1accb10_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1acb8e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1ac9230;
 .timescale 0 0;
L_0x1b69370/d .functor NOR 1, L_0x1b66ff0, L_0x1b67090, C4<0>, C4<0>;
L_0x1b69370 .delay (20,20,20) L_0x1b69370/d;
L_0x1b69460/d .functor NOT 1, L_0x1b69370, C4<0>, C4<0>, C4<0>;
L_0x1b69460 .delay (10,10,10) L_0x1b69460/d;
v0x1acc060_0 .alias "a", 0 0, v0x1acf220_0;
v0x1acc0e0_0 .alias "b", 0 0, v0x1acf2a0_0;
v0x1acc180_0 .net "nor_ab", 0 0, L_0x1b69370; 1 drivers
v0x1acc200_0 .net "or_ab", 0 0, L_0x1b69460; 1 drivers
v0x1acc280_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1acc300_0 .alias "result", 0 0, v0x1acf870_0;
S_0x1acb9d0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1acb8e0;
 .timescale 0 0;
L_0x1b69550/d .functor NAND 1, L_0x1b69460, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b69550 .delay (20,20,20) L_0x1b69550/d;
L_0x1b695f0/d .functor NOT 1, L_0x1b69550, C4<0>, C4<0>, C4<0>;
L_0x1b695f0 .delay (10,10,10) L_0x1b695f0/d;
L_0x1b696e0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b696e0 .delay (10,10,10) L_0x1b696e0/d;
L_0x1b69780/d .functor NAND 1, L_0x1b69370, L_0x1b696e0, C4<1>, C4<1>;
L_0x1b69780 .delay (20,20,20) L_0x1b69780/d;
L_0x1b698b0/d .functor NOT 1, L_0x1b69780, C4<0>, C4<0>, C4<0>;
L_0x1b698b0 .delay (10,10,10) L_0x1b698b0/d;
L_0x1b699a0/d .functor NOR 1, L_0x1b698b0, L_0x1b695f0, C4<0>, C4<0>;
L_0x1b699a0 .delay (20,20,20) L_0x1b699a0/d;
L_0x1b69b20/d .functor NOT 1, L_0x1b699a0, C4<0>, C4<0>, C4<0>;
L_0x1b69b20 .delay (10,10,10) L_0x1b69b20/d;
v0x1acbac0_0 .net "and_in0ncom", 0 0, L_0x1b698b0; 1 drivers
v0x1acbb40_0 .net "and_in1com", 0 0, L_0x1b695f0; 1 drivers
v0x1acbbc0_0 .alias "in0", 0 0, v0x1acc180_0;
v0x1acbc40_0 .alias "in1", 0 0, v0x1acc200_0;
v0x1acbcc0_0 .net "nand_in0ncom", 0 0, L_0x1b69780; 1 drivers
v0x1acbd40_0 .net "nand_in1com", 0 0, L_0x1b69550; 1 drivers
v0x1acbdc0_0 .net "ncom", 0 0, L_0x1b696e0; 1 drivers
v0x1acbe40_0 .net "nor_wire", 0 0, L_0x1b699a0; 1 drivers
v0x1acbf10_0 .alias "result", 0 0, v0x1acf870_0;
v0x1acbfe0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ac9320 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1ac9230;
 .timescale 0 0;
v0x1acb130_0 .alias "in0", 0 0, v0x1acf5e0_0;
v0x1acb1e0_0 .alias "in1", 0 0, v0x1acf980_0;
v0x1acb290_0 .alias "in2", 0 0, v0x1acf6f0_0;
v0x1acb340_0 .alias "in3", 0 0, v0x1acf870_0;
v0x1acb420_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1acb4d0_0 .alias "result", 0 0, v0x1acf430_0;
v0x1acb550_0 .net "sel0", 0 0, L_0x1b6bbc0; 1 drivers
v0x1acb5d0_0 .net "sel1", 0 0, L_0x1b6bc60; 1 drivers
v0x1acb650_0 .net "sel2", 0 0, L_0x1b6bd90; 1 drivers
v0x1acb700_0 .net "w0", 0 0, L_0x1b6a260; 1 drivers
v0x1acb7e0_0 .net "w1", 0 0, L_0x1b6a9e0; 1 drivers
v0x1acb860_0 .net "w2", 0 0, L_0x1b6b230; 1 drivers
S_0x1aca9e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1ac9320;
 .timescale 0 0;
L_0x1b69c10/d .functor NAND 1, L_0x1b68c10, L_0x1b6bbc0, C4<1>, C4<1>;
L_0x1b69c10 .delay (20,20,20) L_0x1b69c10/d;
L_0x1b69cb0/d .functor NOT 1, L_0x1b69c10, C4<0>, C4<0>, C4<0>;
L_0x1b69cb0 .delay (10,10,10) L_0x1b69cb0/d;
L_0x1b69dc0/d .functor NOT 1, L_0x1b6bbc0, C4<0>, C4<0>, C4<0>;
L_0x1b69dc0 .delay (10,10,10) L_0x1b69dc0/d;
L_0x1b69f10/d .functor NAND 1, L_0x1b67f10, L_0x1b69dc0, C4<1>, C4<1>;
L_0x1b69f10 .delay (20,20,20) L_0x1b69f10/d;
L_0x1b69fd0/d .functor NOT 1, L_0x1b69f10, C4<0>, C4<0>, C4<0>;
L_0x1b69fd0 .delay (10,10,10) L_0x1b69fd0/d;
L_0x1b6a0c0/d .functor NOR 1, L_0x1b69fd0, L_0x1b69cb0, C4<0>, C4<0>;
L_0x1b6a0c0 .delay (20,20,20) L_0x1b6a0c0/d;
L_0x1b6a260/d .functor NOT 1, L_0x1b6a0c0, C4<0>, C4<0>, C4<0>;
L_0x1b6a260 .delay (10,10,10) L_0x1b6a260/d;
v0x1acaad0_0 .net "and_in0ncom", 0 0, L_0x1b69fd0; 1 drivers
v0x1acab90_0 .net "and_in1com", 0 0, L_0x1b69cb0; 1 drivers
v0x1acac30_0 .alias "in0", 0 0, v0x1acf5e0_0;
v0x1acacd0_0 .alias "in1", 0 0, v0x1acf980_0;
v0x1acad50_0 .net "nand_in0ncom", 0 0, L_0x1b69f10; 1 drivers
v0x1acadf0_0 .net "nand_in1com", 0 0, L_0x1b69c10; 1 drivers
v0x1acae90_0 .net "ncom", 0 0, L_0x1b69dc0; 1 drivers
v0x1acaf30_0 .net "nor_wire", 0 0, L_0x1b6a0c0; 1 drivers
v0x1acafd0_0 .alias "result", 0 0, v0x1acb700_0;
v0x1acb050_0 .alias "sel0", 0 0, v0x1acb550_0;
S_0x1aca290 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1ac9320;
 .timescale 0 0;
L_0x1b6a390/d .functor NAND 1, L_0x1b69b20, L_0x1b6bbc0, C4<1>, C4<1>;
L_0x1b6a390 .delay (20,20,20) L_0x1b6a390/d;
L_0x1b6a450/d .functor NOT 1, L_0x1b6a390, C4<0>, C4<0>, C4<0>;
L_0x1b6a450 .delay (10,10,10) L_0x1b6a450/d;
L_0x1b6a580/d .functor NOT 1, L_0x1b6bbc0, C4<0>, C4<0>, C4<0>;
L_0x1b6a580 .delay (10,10,10) L_0x1b6a580/d;
L_0x1b6a640/d .functor NAND 1, L_0x1b69280, L_0x1b6a580, C4<1>, C4<1>;
L_0x1b6a640 .delay (20,20,20) L_0x1b6a640/d;
L_0x1b6a750/d .functor NOT 1, L_0x1b6a640, C4<0>, C4<0>, C4<0>;
L_0x1b6a750 .delay (10,10,10) L_0x1b6a750/d;
L_0x1b6a840/d .functor NOR 1, L_0x1b6a750, L_0x1b6a450, C4<0>, C4<0>;
L_0x1b6a840 .delay (20,20,20) L_0x1b6a840/d;
L_0x1b6a9e0/d .functor NOT 1, L_0x1b6a840, C4<0>, C4<0>, C4<0>;
L_0x1b6a9e0 .delay (10,10,10) L_0x1b6a9e0/d;
v0x1aca380_0 .net "and_in0ncom", 0 0, L_0x1b6a750; 1 drivers
v0x1aca440_0 .net "and_in1com", 0 0, L_0x1b6a450; 1 drivers
v0x1aca4e0_0 .alias "in0", 0 0, v0x1acf6f0_0;
v0x1aca580_0 .alias "in1", 0 0, v0x1acf870_0;
v0x1aca600_0 .net "nand_in0ncom", 0 0, L_0x1b6a640; 1 drivers
v0x1aca6a0_0 .net "nand_in1com", 0 0, L_0x1b6a390; 1 drivers
v0x1aca740_0 .net "ncom", 0 0, L_0x1b6a580; 1 drivers
v0x1aca7e0_0 .net "nor_wire", 0 0, L_0x1b6a840; 1 drivers
v0x1aca880_0 .alias "result", 0 0, v0x1acb7e0_0;
v0x1aca900_0 .alias "sel0", 0 0, v0x1acb550_0;
S_0x1ac9b40 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1ac9320;
 .timescale 0 0;
L_0x1b6ab10/d .functor NAND 1, L_0x1b6a9e0, L_0x1b6bc60, C4<1>, C4<1>;
L_0x1b6ab10 .delay (20,20,20) L_0x1b6ab10/d;
L_0x1b6ac60/d .functor NOT 1, L_0x1b6ab10, C4<0>, C4<0>, C4<0>;
L_0x1b6ac60 .delay (10,10,10) L_0x1b6ac60/d;
L_0x1b6ad90/d .functor NOT 1, L_0x1b6bc60, C4<0>, C4<0>, C4<0>;
L_0x1b6ad90 .delay (10,10,10) L_0x1b6ad90/d;
L_0x1b6ae50/d .functor NAND 1, L_0x1b6a260, L_0x1b6ad90, C4<1>, C4<1>;
L_0x1b6ae50 .delay (20,20,20) L_0x1b6ae50/d;
L_0x1b6afa0/d .functor NOT 1, L_0x1b6ae50, C4<0>, C4<0>, C4<0>;
L_0x1b6afa0 .delay (10,10,10) L_0x1b6afa0/d;
L_0x1b6b090/d .functor NOR 1, L_0x1b6afa0, L_0x1b6ac60, C4<0>, C4<0>;
L_0x1b6b090 .delay (20,20,20) L_0x1b6b090/d;
L_0x1b6b230/d .functor NOT 1, L_0x1b6b090, C4<0>, C4<0>, C4<0>;
L_0x1b6b230 .delay (10,10,10) L_0x1b6b230/d;
v0x1ac9c30_0 .net "and_in0ncom", 0 0, L_0x1b6afa0; 1 drivers
v0x1ac9cf0_0 .net "and_in1com", 0 0, L_0x1b6ac60; 1 drivers
v0x1ac9d90_0 .alias "in0", 0 0, v0x1acb700_0;
v0x1ac9e30_0 .alias "in1", 0 0, v0x1acb7e0_0;
v0x1ac9eb0_0 .net "nand_in0ncom", 0 0, L_0x1b6ae50; 1 drivers
v0x1ac9f50_0 .net "nand_in1com", 0 0, L_0x1b6ab10; 1 drivers
v0x1ac9ff0_0 .net "ncom", 0 0, L_0x1b6ad90; 1 drivers
v0x1aca090_0 .net "nor_wire", 0 0, L_0x1b6b090; 1 drivers
v0x1aca130_0 .alias "result", 0 0, v0x1acb860_0;
v0x1aca1b0_0 .alias "sel0", 0 0, v0x1acb5d0_0;
S_0x1ac9410 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1ac9320;
 .timescale 0 0;
L_0x1b6b360/d .functor NAND 1, C4<0>, L_0x1b6bd90, C4<1>, C4<1>;
L_0x1b6b360 .delay (20,20,20) L_0x1b6b360/d;
L_0x1b6b4c0/d .functor NOT 1, L_0x1b6b360, C4<0>, C4<0>, C4<0>;
L_0x1b6b4c0 .delay (10,10,10) L_0x1b6b4c0/d;
L_0x1b6b5f0/d .functor NOT 1, L_0x1b6bd90, C4<0>, C4<0>, C4<0>;
L_0x1b6b5f0 .delay (10,10,10) L_0x1b6b5f0/d;
L_0x1b6b6b0/d .functor NAND 1, L_0x1b6b230, L_0x1b6b5f0, C4<1>, C4<1>;
L_0x1b6b6b0 .delay (20,20,20) L_0x1b6b6b0/d;
L_0x1b6b800/d .functor NOT 1, L_0x1b6b6b0, C4<0>, C4<0>, C4<0>;
L_0x1b6b800 .delay (10,10,10) L_0x1b6b800/d;
L_0x1b6b8f0/d .functor NOR 1, L_0x1b6b800, L_0x1b6b4c0, C4<0>, C4<0>;
L_0x1b6b8f0 .delay (20,20,20) L_0x1b6b8f0/d;
L_0x1b6ba90/d .functor NOT 1, L_0x1b6b8f0, C4<0>, C4<0>, C4<0>;
L_0x1b6ba90 .delay (10,10,10) L_0x1b6ba90/d;
v0x1ac9500_0 .net "and_in0ncom", 0 0, L_0x1b6b800; 1 drivers
v0x1ac9580_0 .net "and_in1com", 0 0, L_0x1b6b4c0; 1 drivers
v0x1ac9620_0 .alias "in0", 0 0, v0x1acb860_0;
v0x1ac96c0_0 .alias "in1", 0 0, v0x1acb420_0;
v0x1ac9740_0 .net "nand_in0ncom", 0 0, L_0x1b6b6b0; 1 drivers
v0x1ac97e0_0 .net "nand_in1com", 0 0, L_0x1b6b360; 1 drivers
v0x1ac98c0_0 .net "ncom", 0 0, L_0x1b6b5f0; 1 drivers
v0x1ac9960_0 .net "nor_wire", 0 0, L_0x1b6b8f0; 1 drivers
v0x1ac9a00_0 .alias "result", 0 0, v0x1acf430_0;
v0x1ac9aa0_0 .alias "sel0", 0 0, v0x1acb650_0;
S_0x1ac2740 .scope generate, "ALU4[10]" "ALU4[10]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1ac1118 .param/l "i" 2 107, +C4<01010>;
S_0x1ac2870 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1ac2740;
 .timescale 0 0;
L_0x1b6c2e0/d .functor NOT 1, L_0x1b71e50, C4<0>, C4<0>, C4<0>;
L_0x1b6c2e0 .delay (10,10,10) L_0x1b6c2e0/d;
v0x1ac8600_0 .net "carryin", 0 0, L_0x1b71ef0; 1 drivers
v0x1ac86a0_0 .net "carryout", 0 0, L_0x1b6db70; 1 drivers
v0x1ac8720_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1ac87a0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1ac8820_0 .net "notB", 0 0, L_0x1b6c2e0; 1 drivers
v0x1ac88a0_0 .net "operandA", 0 0, L_0x1b6c170; 1 drivers
v0x1ac8920_0 .net "operandB", 0 0, L_0x1b71e50; 1 drivers
v0x1ac8a30_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ac8ab0_0 .net "result", 0 0, L_0x1b716c0; 1 drivers
v0x1ac8b80_0 .net "trueB", 0 0, L_0x1b6c9b0; 1 drivers
v0x1ac8c60_0 .net "wAddSub", 0 0, L_0x1b6d4d0; 1 drivers
v0x1ac8d70_0 .net "wNandAnd", 0 0, L_0x1b6ec30; 1 drivers
v0x1ac8ef0_0 .net "wNorOr", 0 0, L_0x1b6f670; 1 drivers
v0x1ac9000_0 .net "wXor", 0 0, L_0x1b6e1d0; 1 drivers
L_0x1b717f0 .part v0x1b19ef0_0, 0, 1;
L_0x1b71890 .part v0x1b19ef0_0, 1, 1;
L_0x1b719c0 .part v0x1b19ef0_0, 2, 1;
S_0x1ac7e80 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1ac2870;
 .timescale 0 0;
L_0x1b6c3e0/d .functor NAND 1, L_0x1b6c2e0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b6c3e0 .delay (20,20,20) L_0x1b6c3e0/d;
L_0x1b6c4c0/d .functor NOT 1, L_0x1b6c3e0, C4<0>, C4<0>, C4<0>;
L_0x1b6c4c0 .delay (10,10,10) L_0x1b6c4c0/d;
L_0x1b6c5a0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b6c5a0 .delay (10,10,10) L_0x1b6c5a0/d;
L_0x1b6c660/d .functor NAND 1, L_0x1b71e50, L_0x1b6c5a0, C4<1>, C4<1>;
L_0x1b6c660 .delay (20,20,20) L_0x1b6c660/d;
L_0x1b6c720/d .functor NOT 1, L_0x1b6c660, C4<0>, C4<0>, C4<0>;
L_0x1b6c720 .delay (10,10,10) L_0x1b6c720/d;
L_0x1b6c810/d .functor NOR 1, L_0x1b6c720, L_0x1b6c4c0, C4<0>, C4<0>;
L_0x1b6c810 .delay (20,20,20) L_0x1b6c810/d;
L_0x1b6c9b0/d .functor NOT 1, L_0x1b6c810, C4<0>, C4<0>, C4<0>;
L_0x1b6c9b0 .delay (10,10,10) L_0x1b6c9b0/d;
v0x1ac7f70_0 .net "and_in0ncom", 0 0, L_0x1b6c720; 1 drivers
v0x1ac8030_0 .net "and_in1com", 0 0, L_0x1b6c4c0; 1 drivers
v0x1ac80d0_0 .alias "in0", 0 0, v0x1ac8920_0;
v0x1ac8150_0 .alias "in1", 0 0, v0x1ac8820_0;
v0x1ac81d0_0 .net "nand_in0ncom", 0 0, L_0x1b6c660; 1 drivers
v0x1ac8270_0 .net "nand_in1com", 0 0, L_0x1b6c3e0; 1 drivers
v0x1ac8310_0 .net "ncom", 0 0, L_0x1b6c5a0; 1 drivers
v0x1ac83b0_0 .net "nor_wire", 0 0, L_0x1b6c810; 1 drivers
v0x1ac8450_0 .alias "result", 0 0, v0x1ac8b80_0;
v0x1ac8520_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1ac6b40 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1ac2870;
 .timescale 0 0;
L_0x1b6d5e0/d .functor NAND 1, L_0x1b6c170, L_0x1b6c9b0, C4<1>, C4<1>;
L_0x1b6d5e0 .delay (20,20,20) L_0x1b6d5e0/d;
L_0x1b6d750/d .functor NOT 1, L_0x1b6d5e0, C4<0>, C4<0>, C4<0>;
L_0x1b6d750 .delay (10,10,10) L_0x1b6d750/d;
L_0x1b6d860/d .functor NAND 1, L_0x1b71ef0, L_0x1b6cf30, C4<1>, C4<1>;
L_0x1b6d860 .delay (20,20,20) L_0x1b6d860/d;
L_0x1b6d920/d .functor NOT 1, L_0x1b6d860, C4<0>, C4<0>, C4<0>;
L_0x1b6d920 .delay (10,10,10) L_0x1b6d920/d;
L_0x1b6da30/d .functor NOR 1, L_0x1b6d920, L_0x1b6d750, C4<0>, C4<0>;
L_0x1b6da30 .delay (20,20,20) L_0x1b6da30/d;
L_0x1b6db70/d .functor NOT 1, L_0x1b6da30, C4<0>, C4<0>, C4<0>;
L_0x1b6db70 .delay (10,10,10) L_0x1b6db70/d;
v0x1ac7720_0 .net "And_AB", 0 0, L_0x1b6d750; 1 drivers
v0x1ac77c0_0 .net "And_XorAB_C", 0 0, L_0x1b6d920; 1 drivers
v0x1ac7860_0 .net "Nand_AB", 0 0, L_0x1b6d5e0; 1 drivers
v0x1ac7900_0 .net "Nand_XorAB_C", 0 0, L_0x1b6d860; 1 drivers
v0x1ac7980_0 .net "Xor_AB", 0 0, L_0x1b6cf30; 1 drivers
v0x1ac7a50_0 .alias "a", 0 0, v0x1ac88a0_0;
v0x1ac7ba0_0 .alias "b", 0 0, v0x1ac8b80_0;
v0x1ac7c20_0 .alias "carryin", 0 0, v0x1ac8600_0;
v0x1ac7ca0_0 .alias "carryout", 0 0, v0x1ac86a0_0;
v0x1ac7d20_0 .net "nco", 0 0, L_0x1b6da30; 1 drivers
v0x1ac7e00_0 .alias "sum", 0 0, v0x1ac8c60_0;
S_0x1ac71d0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ac6b40;
 .timescale 0 0;
L_0x1b6cb20/d .functor NAND 1, L_0x1b6c170, L_0x1b6c9b0, C4<1>, C4<1>;
L_0x1b6cb20 .delay (20,20,20) L_0x1b6cb20/d;
L_0x1b6cbe0/d .functor NOR 1, L_0x1b6c170, L_0x1b6c9b0, C4<0>, C4<0>;
L_0x1b6cbe0 .delay (20,20,20) L_0x1b6cbe0/d;
L_0x1b6ccc0/d .functor NOT 1, L_0x1b6cbe0, C4<0>, C4<0>, C4<0>;
L_0x1b6ccc0 .delay (10,10,10) L_0x1b6ccc0/d;
L_0x1b6cdd0/d .functor NAND 1, L_0x1b6ccc0, L_0x1b6cb20, C4<1>, C4<1>;
L_0x1b6cdd0 .delay (20,20,20) L_0x1b6cdd0/d;
L_0x1b6cf30/d .functor NOT 1, L_0x1b6cdd0, C4<0>, C4<0>, C4<0>;
L_0x1b6cf30 .delay (10,10,10) L_0x1b6cf30/d;
v0x1ac72c0_0 .alias "a", 0 0, v0x1ac88a0_0;
v0x1ac7360_0 .alias "b", 0 0, v0x1ac8b80_0;
v0x1ac7400_0 .net "nand_ab", 0 0, L_0x1b6cb20; 1 drivers
v0x1ac74a0_0 .net "nor_ab", 0 0, L_0x1b6cbe0; 1 drivers
v0x1ac7520_0 .net "nxor_ab", 0 0, L_0x1b6cdd0; 1 drivers
v0x1ac75c0_0 .net "or_ab", 0 0, L_0x1b6ccc0; 1 drivers
v0x1ac76a0_0 .alias "result", 0 0, v0x1ac7980_0;
S_0x1ac6c30 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ac6b40;
 .timescale 0 0;
L_0x1b6d040/d .functor NAND 1, L_0x1b6cf30, L_0x1b71ef0, C4<1>, C4<1>;
L_0x1b6d040 .delay (20,20,20) L_0x1b6d040/d;
L_0x1b6d190/d .functor NOR 1, L_0x1b6cf30, L_0x1b71ef0, C4<0>, C4<0>;
L_0x1b6d190 .delay (20,20,20) L_0x1b6d190/d;
L_0x1b6d300/d .functor NOT 1, L_0x1b6d190, C4<0>, C4<0>, C4<0>;
L_0x1b6d300 .delay (10,10,10) L_0x1b6d300/d;
L_0x1b6d3c0/d .functor NAND 1, L_0x1b6d300, L_0x1b6d040, C4<1>, C4<1>;
L_0x1b6d3c0 .delay (20,20,20) L_0x1b6d3c0/d;
L_0x1b6d4d0/d .functor NOT 1, L_0x1b6d3c0, C4<0>, C4<0>, C4<0>;
L_0x1b6d4d0 .delay (10,10,10) L_0x1b6d4d0/d;
v0x1ac6d20_0 .alias "a", 0 0, v0x1ac7980_0;
v0x1ac6dc0_0 .alias "b", 0 0, v0x1ac8600_0;
v0x1ac6e60_0 .net "nand_ab", 0 0, L_0x1b6d040; 1 drivers
v0x1ac6f00_0 .net "nor_ab", 0 0, L_0x1b6d190; 1 drivers
v0x1ac6f80_0 .net "nxor_ab", 0 0, L_0x1b6d3c0; 1 drivers
v0x1ac7020_0 .net "or_ab", 0 0, L_0x1b6d300; 1 drivers
v0x1ac7100_0 .alias "result", 0 0, v0x1ac8c60_0;
S_0x1ac65f0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1ac2870;
 .timescale 0 0;
L_0x1b6dd30/d .functor NAND 1, L_0x1b6c170, L_0x1b71e50, C4<1>, C4<1>;
L_0x1b6dd30 .delay (20,20,20) L_0x1b6dd30/d;
L_0x1b6ddf0/d .functor NOR 1, L_0x1b6c170, L_0x1b71e50, C4<0>, C4<0>;
L_0x1b6ddf0 .delay (20,20,20) L_0x1b6ddf0/d;
L_0x1b6df80/d .functor NOT 1, L_0x1b6ddf0, C4<0>, C4<0>, C4<0>;
L_0x1b6df80 .delay (10,10,10) L_0x1b6df80/d;
L_0x1b6e070/d .functor NAND 1, L_0x1b6df80, L_0x1b6dd30, C4<1>, C4<1>;
L_0x1b6e070 .delay (20,20,20) L_0x1b6e070/d;
L_0x1b6e1d0/d .functor NOT 1, L_0x1b6e070, C4<0>, C4<0>, C4<0>;
L_0x1b6e1d0 .delay (10,10,10) L_0x1b6e1d0/d;
v0x1ac66e0_0 .alias "a", 0 0, v0x1ac88a0_0;
v0x1ac6760_0 .alias "b", 0 0, v0x1ac8920_0;
v0x1ac6830_0 .net "nand_ab", 0 0, L_0x1b6dd30; 1 drivers
v0x1ac68b0_0 .net "nor_ab", 0 0, L_0x1b6ddf0; 1 drivers
v0x1ac6930_0 .net "nxor_ab", 0 0, L_0x1b6e070; 1 drivers
v0x1ac69b0_0 .net "or_ab", 0 0, L_0x1b6df80; 1 drivers
v0x1ac6a70_0 .alias "result", 0 0, v0x1ac9000_0;
S_0x1ac5a00 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1ac2870;
 .timescale 0 0;
L_0x1b6e320/d .functor NAND 1, L_0x1b6c170, L_0x1b71e50, C4<1>, C4<1>;
L_0x1b6e320 .delay (20,20,20) L_0x1b6e320/d;
L_0x1b6e450/d .functor NOT 1, L_0x1b6e320, C4<0>, C4<0>, C4<0>;
L_0x1b6e450 .delay (10,10,10) L_0x1b6e450/d;
v0x1ac6270_0 .alias "a", 0 0, v0x1ac88a0_0;
v0x1ac6310_0 .net "and_ab", 0 0, L_0x1b6e450; 1 drivers
v0x1ac6390_0 .alias "b", 0 0, v0x1ac8920_0;
v0x1ac6410_0 .net "nand_ab", 0 0, L_0x1b6e320; 1 drivers
v0x1ac64f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ac6570_0 .alias "result", 0 0, v0x1ac8d70_0;
S_0x1ac5af0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ac5a00;
 .timescale 0 0;
L_0x1b6e5a0/d .functor NAND 1, L_0x1b6e450, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b6e5a0 .delay (20,20,20) L_0x1b6e5a0/d;
L_0x1b6e660/d .functor NOT 1, L_0x1b6e5a0, C4<0>, C4<0>, C4<0>;
L_0x1b6e660 .delay (10,10,10) L_0x1b6e660/d;
L_0x1b6e790/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b6e790 .delay (10,10,10) L_0x1b6e790/d;
L_0x1b6e850/d .functor NAND 1, L_0x1b6e320, L_0x1b6e790, C4<1>, C4<1>;
L_0x1b6e850 .delay (20,20,20) L_0x1b6e850/d;
L_0x1b6e9a0/d .functor NOT 1, L_0x1b6e850, C4<0>, C4<0>, C4<0>;
L_0x1b6e9a0 .delay (10,10,10) L_0x1b6e9a0/d;
L_0x1b6ea90/d .functor NOR 1, L_0x1b6e9a0, L_0x1b6e660, C4<0>, C4<0>;
L_0x1b6ea90 .delay (20,20,20) L_0x1b6ea90/d;
L_0x1b6ec30/d .functor NOT 1, L_0x1b6ea90, C4<0>, C4<0>, C4<0>;
L_0x1b6ec30 .delay (10,10,10) L_0x1b6ec30/d;
v0x1ac5be0_0 .net "and_in0ncom", 0 0, L_0x1b6e9a0; 1 drivers
v0x1ac5c60_0 .net "and_in1com", 0 0, L_0x1b6e660; 1 drivers
v0x1ac5ce0_0 .alias "in0", 0 0, v0x1ac6410_0;
v0x1ac5d80_0 .alias "in1", 0 0, v0x1ac6310_0;
v0x1ac5e00_0 .net "nand_in0ncom", 0 0, L_0x1b6e850; 1 drivers
v0x1ac5ea0_0 .net "nand_in1com", 0 0, L_0x1b6e5a0; 1 drivers
v0x1ac5f80_0 .net "ncom", 0 0, L_0x1b6e790; 1 drivers
v0x1ac6020_0 .net "nor_wire", 0 0, L_0x1b6ea90; 1 drivers
v0x1ac60c0_0 .alias "result", 0 0, v0x1ac8d70_0;
v0x1ac6190_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ac4f60 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1ac2870;
 .timescale 0 0;
L_0x1b6ed60/d .functor NOR 1, L_0x1b6c170, L_0x1b71e50, C4<0>, C4<0>;
L_0x1b6ed60 .delay (20,20,20) L_0x1b6ed60/d;
L_0x1b6ee90/d .functor NOT 1, L_0x1b6ed60, C4<0>, C4<0>, C4<0>;
L_0x1b6ee90 .delay (10,10,10) L_0x1b6ee90/d;
v0x1ac56e0_0 .alias "a", 0 0, v0x1ac88a0_0;
v0x1ac5760_0 .alias "b", 0 0, v0x1ac8920_0;
v0x1ac5800_0 .net "nor_ab", 0 0, L_0x1b6ed60; 1 drivers
v0x1ac5880_0 .net "or_ab", 0 0, L_0x1b6ee90; 1 drivers
v0x1ac5900_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ac5980_0 .alias "result", 0 0, v0x1ac8ef0_0;
S_0x1ac5050 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1ac4f60;
 .timescale 0 0;
L_0x1b6efe0/d .functor NAND 1, L_0x1b6ee90, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b6efe0 .delay (20,20,20) L_0x1b6efe0/d;
L_0x1b6f0a0/d .functor NOT 1, L_0x1b6efe0, C4<0>, C4<0>, C4<0>;
L_0x1b6f0a0 .delay (10,10,10) L_0x1b6f0a0/d;
L_0x1b6f1d0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b6f1d0 .delay (10,10,10) L_0x1b6f1d0/d;
L_0x1b6f290/d .functor NAND 1, L_0x1b6ed60, L_0x1b6f1d0, C4<1>, C4<1>;
L_0x1b6f290 .delay (20,20,20) L_0x1b6f290/d;
L_0x1b6f3e0/d .functor NOT 1, L_0x1b6f290, C4<0>, C4<0>, C4<0>;
L_0x1b6f3e0 .delay (10,10,10) L_0x1b6f3e0/d;
L_0x1b6f4d0/d .functor NOR 1, L_0x1b6f3e0, L_0x1b6f0a0, C4<0>, C4<0>;
L_0x1b6f4d0 .delay (20,20,20) L_0x1b6f4d0/d;
L_0x1b6f670/d .functor NOT 1, L_0x1b6f4d0, C4<0>, C4<0>, C4<0>;
L_0x1b6f670 .delay (10,10,10) L_0x1b6f670/d;
v0x1ac5140_0 .net "and_in0ncom", 0 0, L_0x1b6f3e0; 1 drivers
v0x1ac51c0_0 .net "and_in1com", 0 0, L_0x1b6f0a0; 1 drivers
v0x1ac5240_0 .alias "in0", 0 0, v0x1ac5800_0;
v0x1ac52c0_0 .alias "in1", 0 0, v0x1ac5880_0;
v0x1ac5340_0 .net "nand_in0ncom", 0 0, L_0x1b6f290; 1 drivers
v0x1ac53c0_0 .net "nand_in1com", 0 0, L_0x1b6efe0; 1 drivers
v0x1ac5440_0 .net "ncom", 0 0, L_0x1b6f1d0; 1 drivers
v0x1ac54c0_0 .net "nor_wire", 0 0, L_0x1b6f4d0; 1 drivers
v0x1ac5590_0 .alias "result", 0 0, v0x1ac8ef0_0;
v0x1ac5660_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ac2960 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1ac2870;
 .timescale 0 0;
v0x1ac4610_0 .alias "in0", 0 0, v0x1ac8c60_0;
v0x1ac46c0_0 .alias "in1", 0 0, v0x1ac9000_0;
v0x1ac4770_0 .alias "in2", 0 0, v0x1ac8d70_0;
v0x1ac4820_0 .alias "in3", 0 0, v0x1ac8ef0_0;
v0x1ac4900_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ac49b0_0 .alias "result", 0 0, v0x1ac8ab0_0;
v0x1ac4a70_0 .net "sel0", 0 0, L_0x1b717f0; 1 drivers
v0x1ac4af0_0 .net "sel1", 0 0, L_0x1b71890; 1 drivers
v0x1ac4bc0_0 .net "sel2", 0 0, L_0x1b719c0; 1 drivers
v0x1ac4c70_0 .net "w0", 0 0, L_0x1b6fe90; 1 drivers
v0x1ac4d50_0 .net "w1", 0 0, L_0x1b70610; 1 drivers
v0x1ac4e20_0 .net "w2", 0 0, L_0x1b70e60; 1 drivers
S_0x1ac3fc0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1ac2960;
 .timescale 0 0;
L_0x1b6f7a0/d .functor NAND 1, L_0x1b6e1d0, L_0x1b717f0, C4<1>, C4<1>;
L_0x1b6f7a0 .delay (20,20,20) L_0x1b6f7a0/d;
L_0x1b6f860/d .functor NOT 1, L_0x1b6f7a0, C4<0>, C4<0>, C4<0>;
L_0x1b6f860 .delay (10,10,10) L_0x1b6f860/d;
L_0x1b6f990/d .functor NOT 1, L_0x1b717f0, C4<0>, C4<0>, C4<0>;
L_0x1b6f990 .delay (10,10,10) L_0x1b6f990/d;
L_0x1b6fb00/d .functor NAND 1, L_0x1b6d4d0, L_0x1b6f990, C4<1>, C4<1>;
L_0x1b6fb00 .delay (20,20,20) L_0x1b6fb00/d;
L_0x1b6fbe0/d .functor NOT 1, L_0x1b6fb00, C4<0>, C4<0>, C4<0>;
L_0x1b6fbe0 .delay (10,10,10) L_0x1b6fbe0/d;
L_0x1b6fcf0/d .functor NOR 1, L_0x1b6fbe0, L_0x1b6f860, C4<0>, C4<0>;
L_0x1b6fcf0 .delay (20,20,20) L_0x1b6fcf0/d;
L_0x1b6fe90/d .functor NOT 1, L_0x1b6fcf0, C4<0>, C4<0>, C4<0>;
L_0x1b6fe90 .delay (10,10,10) L_0x1b6fe90/d;
v0x1ac40b0_0 .net "and_in0ncom", 0 0, L_0x1b6fbe0; 1 drivers
v0x1ac4130_0 .net "and_in1com", 0 0, L_0x1b6f860; 1 drivers
v0x1ac41b0_0 .alias "in0", 0 0, v0x1ac8c60_0;
v0x1ac4230_0 .alias "in1", 0 0, v0x1ac9000_0;
v0x1ac42b0_0 .net "nand_in0ncom", 0 0, L_0x1b6fb00; 1 drivers
v0x1ac4330_0 .net "nand_in1com", 0 0, L_0x1b6f7a0; 1 drivers
v0x1ac43b0_0 .net "ncom", 0 0, L_0x1b6f990; 1 drivers
v0x1ac4430_0 .net "nor_wire", 0 0, L_0x1b6fcf0; 1 drivers
v0x1ac44b0_0 .alias "result", 0 0, v0x1ac4c70_0;
v0x1ac4530_0 .alias "sel0", 0 0, v0x1ac4a70_0;
S_0x1ac38d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1ac2960;
 .timescale 0 0;
L_0x1b6ffc0/d .functor NAND 1, L_0x1b6f670, L_0x1b717f0, C4<1>, C4<1>;
L_0x1b6ffc0 .delay (20,20,20) L_0x1b6ffc0/d;
L_0x1b70080/d .functor NOT 1, L_0x1b6ffc0, C4<0>, C4<0>, C4<0>;
L_0x1b70080 .delay (10,10,10) L_0x1b70080/d;
L_0x1b701b0/d .functor NOT 1, L_0x1b717f0, C4<0>, C4<0>, C4<0>;
L_0x1b701b0 .delay (10,10,10) L_0x1b701b0/d;
L_0x1b70270/d .functor NAND 1, L_0x1b6ec30, L_0x1b701b0, C4<1>, C4<1>;
L_0x1b70270 .delay (20,20,20) L_0x1b70270/d;
L_0x1b70380/d .functor NOT 1, L_0x1b70270, C4<0>, C4<0>, C4<0>;
L_0x1b70380 .delay (10,10,10) L_0x1b70380/d;
L_0x1b70470/d .functor NOR 1, L_0x1b70380, L_0x1b70080, C4<0>, C4<0>;
L_0x1b70470 .delay (20,20,20) L_0x1b70470/d;
L_0x1b70610/d .functor NOT 1, L_0x1b70470, C4<0>, C4<0>, C4<0>;
L_0x1b70610 .delay (10,10,10) L_0x1b70610/d;
v0x1ac39c0_0 .net "and_in0ncom", 0 0, L_0x1b70380; 1 drivers
v0x1ac3a80_0 .net "and_in1com", 0 0, L_0x1b70080; 1 drivers
v0x1ac3b20_0 .alias "in0", 0 0, v0x1ac8d70_0;
v0x1ac3bc0_0 .alias "in1", 0 0, v0x1ac8ef0_0;
v0x1ac3c40_0 .net "nand_in0ncom", 0 0, L_0x1b70270; 1 drivers
v0x1ac3ce0_0 .net "nand_in1com", 0 0, L_0x1b6ffc0; 1 drivers
v0x1ac3d80_0 .net "ncom", 0 0, L_0x1b701b0; 1 drivers
v0x1ac3e20_0 .net "nor_wire", 0 0, L_0x1b70470; 1 drivers
v0x1ac3ec0_0 .alias "result", 0 0, v0x1ac4d50_0;
v0x1ac3f40_0 .alias "sel0", 0 0, v0x1ac4a70_0;
S_0x1ac3180 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1ac2960;
 .timescale 0 0;
L_0x1b70740/d .functor NAND 1, L_0x1b70610, L_0x1b71890, C4<1>, C4<1>;
L_0x1b70740 .delay (20,20,20) L_0x1b70740/d;
L_0x1b70890/d .functor NOT 1, L_0x1b70740, C4<0>, C4<0>, C4<0>;
L_0x1b70890 .delay (10,10,10) L_0x1b70890/d;
L_0x1b709c0/d .functor NOT 1, L_0x1b71890, C4<0>, C4<0>, C4<0>;
L_0x1b709c0 .delay (10,10,10) L_0x1b709c0/d;
L_0x1b70a80/d .functor NAND 1, L_0x1b6fe90, L_0x1b709c0, C4<1>, C4<1>;
L_0x1b70a80 .delay (20,20,20) L_0x1b70a80/d;
L_0x1b70bd0/d .functor NOT 1, L_0x1b70a80, C4<0>, C4<0>, C4<0>;
L_0x1b70bd0 .delay (10,10,10) L_0x1b70bd0/d;
L_0x1b70cc0/d .functor NOR 1, L_0x1b70bd0, L_0x1b70890, C4<0>, C4<0>;
L_0x1b70cc0 .delay (20,20,20) L_0x1b70cc0/d;
L_0x1b70e60/d .functor NOT 1, L_0x1b70cc0, C4<0>, C4<0>, C4<0>;
L_0x1b70e60 .delay (10,10,10) L_0x1b70e60/d;
v0x1ac3270_0 .net "and_in0ncom", 0 0, L_0x1b70bd0; 1 drivers
v0x1ac3330_0 .net "and_in1com", 0 0, L_0x1b70890; 1 drivers
v0x1ac33d0_0 .alias "in0", 0 0, v0x1ac4c70_0;
v0x1ac3470_0 .alias "in1", 0 0, v0x1ac4d50_0;
v0x1ac34f0_0 .net "nand_in0ncom", 0 0, L_0x1b70a80; 1 drivers
v0x1ac3590_0 .net "nand_in1com", 0 0, L_0x1b70740; 1 drivers
v0x1ac3630_0 .net "ncom", 0 0, L_0x1b709c0; 1 drivers
v0x1ac36d0_0 .net "nor_wire", 0 0, L_0x1b70cc0; 1 drivers
v0x1ac3770_0 .alias "result", 0 0, v0x1ac4e20_0;
v0x1ac37f0_0 .alias "sel0", 0 0, v0x1ac4af0_0;
S_0x1ac2a50 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1ac2960;
 .timescale 0 0;
L_0x1b70f90/d .functor NAND 1, C4<0>, L_0x1b719c0, C4<1>, C4<1>;
L_0x1b70f90 .delay (20,20,20) L_0x1b70f90/d;
L_0x1b710f0/d .functor NOT 1, L_0x1b70f90, C4<0>, C4<0>, C4<0>;
L_0x1b710f0 .delay (10,10,10) L_0x1b710f0/d;
L_0x1b71220/d .functor NOT 1, L_0x1b719c0, C4<0>, C4<0>, C4<0>;
L_0x1b71220 .delay (10,10,10) L_0x1b71220/d;
L_0x1b712e0/d .functor NAND 1, L_0x1b70e60, L_0x1b71220, C4<1>, C4<1>;
L_0x1b712e0 .delay (20,20,20) L_0x1b712e0/d;
L_0x1b71430/d .functor NOT 1, L_0x1b712e0, C4<0>, C4<0>, C4<0>;
L_0x1b71430 .delay (10,10,10) L_0x1b71430/d;
L_0x1b71520/d .functor NOR 1, L_0x1b71430, L_0x1b710f0, C4<0>, C4<0>;
L_0x1b71520 .delay (20,20,20) L_0x1b71520/d;
L_0x1b716c0/d .functor NOT 1, L_0x1b71520, C4<0>, C4<0>, C4<0>;
L_0x1b716c0 .delay (10,10,10) L_0x1b716c0/d;
v0x1ac2b40_0 .net "and_in0ncom", 0 0, L_0x1b71430; 1 drivers
v0x1ac2bc0_0 .net "and_in1com", 0 0, L_0x1b710f0; 1 drivers
v0x1ac2c60_0 .alias "in0", 0 0, v0x1ac4e20_0;
v0x1ac2d00_0 .alias "in1", 0 0, v0x1ac4900_0;
v0x1ac2d80_0 .net "nand_in0ncom", 0 0, L_0x1b712e0; 1 drivers
v0x1ac2e20_0 .net "nand_in1com", 0 0, L_0x1b70f90; 1 drivers
v0x1ac2f00_0 .net "ncom", 0 0, L_0x1b71220; 1 drivers
v0x1ac2fa0_0 .net "nor_wire", 0 0, L_0x1b71520; 1 drivers
v0x1ac3040_0 .alias "result", 0 0, v0x1ac8ab0_0;
v0x1ac30e0_0 .alias "sel0", 0 0, v0x1ac4bc0_0;
S_0x1abbdc0 .scope generate, "ALU4[11]" "ALU4[11]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1aba798 .param/l "i" 2 107, +C4<01011>;
S_0x1abbef0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1abbdc0;
 .timescale 0 0;
L_0x1b71cc0/d .functor NOT 1, L_0x1b72030, C4<0>, C4<0>, C4<0>;
L_0x1b71cc0 .delay (10,10,10) L_0x1b71cc0/d;
v0x1ac1c40_0 .net "carryin", 0 0, L_0x1b77f00; 1 drivers
v0x1ac1ce0_0 .net "carryout", 0 0, L_0x1b737d0; 1 drivers
v0x1ac1d60_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1ac1de0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1ac1e60_0 .net "notB", 0 0, L_0x1b71cc0; 1 drivers
v0x1ac1ee0_0 .net "operandA", 0 0, L_0x1b71f90; 1 drivers
v0x1ac1f60_0 .net "operandB", 0 0, L_0x1b72030; 1 drivers
v0x1ac2070_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ac20f0_0 .net "result", 0 0, L_0x1b772c0; 1 drivers
v0x1ac21c0_0 .net "trueB", 0 0, L_0x1b72610; 1 drivers
v0x1ac22a0_0 .net "wAddSub", 0 0, L_0x1b73130; 1 drivers
v0x1ac23b0_0 .net "wNandAnd", 0 0, L_0x1b74890; 1 drivers
v0x1ac2530_0 .net "wNorOr", 0 0, L_0x1b752d0; 1 drivers
v0x1ac2640_0 .net "wXor", 0 0, L_0x1b73e30; 1 drivers
L_0x1b773f0 .part v0x1b19ef0_0, 0, 1;
L_0x1b19f70 .part v0x1b19ef0_0, 1, 1;
L_0x1b1a0a0 .part v0x1b19ef0_0, 2, 1;
S_0x1ac14c0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1abbef0;
 .timescale 0 0;
L_0x1b71dc0/d .functor NAND 1, L_0x1b71cc0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b71dc0 .delay (20,20,20) L_0x1b71dc0/d;
L_0x1b72170/d .functor NOT 1, L_0x1b71dc0, C4<0>, C4<0>, C4<0>;
L_0x1b72170 .delay (10,10,10) L_0x1b72170/d;
L_0x1b72250/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b72250 .delay (10,10,10) L_0x1b72250/d;
L_0x1b72310/d .functor NAND 1, L_0x1b72030, L_0x1b72250, C4<1>, C4<1>;
L_0x1b72310 .delay (20,20,20) L_0x1b72310/d;
L_0x1b723d0/d .functor NOT 1, L_0x1b72310, C4<0>, C4<0>, C4<0>;
L_0x1b723d0 .delay (10,10,10) L_0x1b723d0/d;
L_0x1b72470/d .functor NOR 1, L_0x1b723d0, L_0x1b72170, C4<0>, C4<0>;
L_0x1b72470 .delay (20,20,20) L_0x1b72470/d;
L_0x1b72610/d .functor NOT 1, L_0x1b72470, C4<0>, C4<0>, C4<0>;
L_0x1b72610 .delay (10,10,10) L_0x1b72610/d;
v0x1ac15b0_0 .net "and_in0ncom", 0 0, L_0x1b723d0; 1 drivers
v0x1ac1670_0 .net "and_in1com", 0 0, L_0x1b72170; 1 drivers
v0x1ac1710_0 .alias "in0", 0 0, v0x1ac1f60_0;
v0x1ac1790_0 .alias "in1", 0 0, v0x1ac1e60_0;
v0x1ac1810_0 .net "nand_in0ncom", 0 0, L_0x1b72310; 1 drivers
v0x1ac18b0_0 .net "nand_in1com", 0 0, L_0x1b71dc0; 1 drivers
v0x1ac1950_0 .net "ncom", 0 0, L_0x1b72250; 1 drivers
v0x1ac19f0_0 .net "nor_wire", 0 0, L_0x1b72470; 1 drivers
v0x1ac1a90_0 .alias "result", 0 0, v0x1ac21c0_0;
v0x1ac1b60_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1ac0180 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1abbef0;
 .timescale 0 0;
L_0x1b73240/d .functor NAND 1, L_0x1b71f90, L_0x1b72610, C4<1>, C4<1>;
L_0x1b73240 .delay (20,20,20) L_0x1b73240/d;
L_0x1b733b0/d .functor NOT 1, L_0x1b73240, C4<0>, C4<0>, C4<0>;
L_0x1b733b0 .delay (10,10,10) L_0x1b733b0/d;
L_0x1b734c0/d .functor NAND 1, L_0x1b77f00, L_0x1b72b90, C4<1>, C4<1>;
L_0x1b734c0 .delay (20,20,20) L_0x1b734c0/d;
L_0x1b73580/d .functor NOT 1, L_0x1b734c0, C4<0>, C4<0>, C4<0>;
L_0x1b73580 .delay (10,10,10) L_0x1b73580/d;
L_0x1b73690/d .functor NOR 1, L_0x1b73580, L_0x1b733b0, C4<0>, C4<0>;
L_0x1b73690 .delay (20,20,20) L_0x1b73690/d;
L_0x1b737d0/d .functor NOT 1, L_0x1b73690, C4<0>, C4<0>, C4<0>;
L_0x1b737d0 .delay (10,10,10) L_0x1b737d0/d;
v0x1ac0d60_0 .net "And_AB", 0 0, L_0x1b733b0; 1 drivers
v0x1ac0e00_0 .net "And_XorAB_C", 0 0, L_0x1b73580; 1 drivers
v0x1ac0ea0_0 .net "Nand_AB", 0 0, L_0x1b73240; 1 drivers
v0x1ac0f40_0 .net "Nand_XorAB_C", 0 0, L_0x1b734c0; 1 drivers
v0x1ac0fc0_0 .net "Xor_AB", 0 0, L_0x1b72b90; 1 drivers
v0x1ac1090_0 .alias "a", 0 0, v0x1ac1ee0_0;
v0x1ac11e0_0 .alias "b", 0 0, v0x1ac21c0_0;
v0x1ac1260_0 .alias "carryin", 0 0, v0x1ac1c40_0;
v0x1ac12e0_0 .alias "carryout", 0 0, v0x1ac1ce0_0;
v0x1ac1360_0 .net "nco", 0 0, L_0x1b73690; 1 drivers
v0x1ac1440_0 .alias "sum", 0 0, v0x1ac22a0_0;
S_0x1ac0810 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ac0180;
 .timescale 0 0;
L_0x1b72780/d .functor NAND 1, L_0x1b71f90, L_0x1b72610, C4<1>, C4<1>;
L_0x1b72780 .delay (20,20,20) L_0x1b72780/d;
L_0x1b72840/d .functor NOR 1, L_0x1b71f90, L_0x1b72610, C4<0>, C4<0>;
L_0x1b72840 .delay (20,20,20) L_0x1b72840/d;
L_0x1b72920/d .functor NOT 1, L_0x1b72840, C4<0>, C4<0>, C4<0>;
L_0x1b72920 .delay (10,10,10) L_0x1b72920/d;
L_0x1b72a30/d .functor NAND 1, L_0x1b72920, L_0x1b72780, C4<1>, C4<1>;
L_0x1b72a30 .delay (20,20,20) L_0x1b72a30/d;
L_0x1b72b90/d .functor NOT 1, L_0x1b72a30, C4<0>, C4<0>, C4<0>;
L_0x1b72b90 .delay (10,10,10) L_0x1b72b90/d;
v0x1ac0900_0 .alias "a", 0 0, v0x1ac1ee0_0;
v0x1ac09a0_0 .alias "b", 0 0, v0x1ac21c0_0;
v0x1ac0a40_0 .net "nand_ab", 0 0, L_0x1b72780; 1 drivers
v0x1ac0ae0_0 .net "nor_ab", 0 0, L_0x1b72840; 1 drivers
v0x1ac0b60_0 .net "nxor_ab", 0 0, L_0x1b72a30; 1 drivers
v0x1ac0c00_0 .net "or_ab", 0 0, L_0x1b72920; 1 drivers
v0x1ac0ce0_0 .alias "result", 0 0, v0x1ac0fc0_0;
S_0x1ac0270 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ac0180;
 .timescale 0 0;
L_0x1b72ca0/d .functor NAND 1, L_0x1b72b90, L_0x1b77f00, C4<1>, C4<1>;
L_0x1b72ca0 .delay (20,20,20) L_0x1b72ca0/d;
L_0x1b72df0/d .functor NOR 1, L_0x1b72b90, L_0x1b77f00, C4<0>, C4<0>;
L_0x1b72df0 .delay (20,20,20) L_0x1b72df0/d;
L_0x1b72f60/d .functor NOT 1, L_0x1b72df0, C4<0>, C4<0>, C4<0>;
L_0x1b72f60 .delay (10,10,10) L_0x1b72f60/d;
L_0x1b73020/d .functor NAND 1, L_0x1b72f60, L_0x1b72ca0, C4<1>, C4<1>;
L_0x1b73020 .delay (20,20,20) L_0x1b73020/d;
L_0x1b73130/d .functor NOT 1, L_0x1b73020, C4<0>, C4<0>, C4<0>;
L_0x1b73130 .delay (10,10,10) L_0x1b73130/d;
v0x1ac0360_0 .alias "a", 0 0, v0x1ac0fc0_0;
v0x1ac0400_0 .alias "b", 0 0, v0x1ac1c40_0;
v0x1ac04a0_0 .net "nand_ab", 0 0, L_0x1b72ca0; 1 drivers
v0x1ac0540_0 .net "nor_ab", 0 0, L_0x1b72df0; 1 drivers
v0x1ac05c0_0 .net "nxor_ab", 0 0, L_0x1b73020; 1 drivers
v0x1ac0660_0 .net "or_ab", 0 0, L_0x1b72f60; 1 drivers
v0x1ac0740_0 .alias "result", 0 0, v0x1ac22a0_0;
S_0x1abfc30 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1abbef0;
 .timescale 0 0;
L_0x1b73990/d .functor NAND 1, L_0x1b71f90, L_0x1b72030, C4<1>, C4<1>;
L_0x1b73990 .delay (20,20,20) L_0x1b73990/d;
L_0x1b73a50/d .functor NOR 1, L_0x1b71f90, L_0x1b72030, C4<0>, C4<0>;
L_0x1b73a50 .delay (20,20,20) L_0x1b73a50/d;
L_0x1b73be0/d .functor NOT 1, L_0x1b73a50, C4<0>, C4<0>, C4<0>;
L_0x1b73be0 .delay (10,10,10) L_0x1b73be0/d;
L_0x1b73cd0/d .functor NAND 1, L_0x1b73be0, L_0x1b73990, C4<1>, C4<1>;
L_0x1b73cd0 .delay (20,20,20) L_0x1b73cd0/d;
L_0x1b73e30/d .functor NOT 1, L_0x1b73cd0, C4<0>, C4<0>, C4<0>;
L_0x1b73e30 .delay (10,10,10) L_0x1b73e30/d;
v0x1abfd20_0 .alias "a", 0 0, v0x1ac1ee0_0;
v0x1abfda0_0 .alias "b", 0 0, v0x1ac1f60_0;
v0x1abfe70_0 .net "nand_ab", 0 0, L_0x1b73990; 1 drivers
v0x1abfef0_0 .net "nor_ab", 0 0, L_0x1b73a50; 1 drivers
v0x1abff70_0 .net "nxor_ab", 0 0, L_0x1b73cd0; 1 drivers
v0x1abfff0_0 .net "or_ab", 0 0, L_0x1b73be0; 1 drivers
v0x1ac00b0_0 .alias "result", 0 0, v0x1ac2640_0;
S_0x1abf040 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1abbef0;
 .timescale 0 0;
L_0x1b73f80/d .functor NAND 1, L_0x1b71f90, L_0x1b72030, C4<1>, C4<1>;
L_0x1b73f80 .delay (20,20,20) L_0x1b73f80/d;
L_0x1b740b0/d .functor NOT 1, L_0x1b73f80, C4<0>, C4<0>, C4<0>;
L_0x1b740b0 .delay (10,10,10) L_0x1b740b0/d;
v0x1abf8b0_0 .alias "a", 0 0, v0x1ac1ee0_0;
v0x1abf950_0 .net "and_ab", 0 0, L_0x1b740b0; 1 drivers
v0x1abf9d0_0 .alias "b", 0 0, v0x1ac1f60_0;
v0x1abfa50_0 .net "nand_ab", 0 0, L_0x1b73f80; 1 drivers
v0x1abfb30_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1abfbb0_0 .alias "result", 0 0, v0x1ac23b0_0;
S_0x1abf130 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1abf040;
 .timescale 0 0;
L_0x1b74200/d .functor NAND 1, L_0x1b740b0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b74200 .delay (20,20,20) L_0x1b74200/d;
L_0x1b742c0/d .functor NOT 1, L_0x1b74200, C4<0>, C4<0>, C4<0>;
L_0x1b742c0 .delay (10,10,10) L_0x1b742c0/d;
L_0x1b743f0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b743f0 .delay (10,10,10) L_0x1b743f0/d;
L_0x1b744b0/d .functor NAND 1, L_0x1b73f80, L_0x1b743f0, C4<1>, C4<1>;
L_0x1b744b0 .delay (20,20,20) L_0x1b744b0/d;
L_0x1b74600/d .functor NOT 1, L_0x1b744b0, C4<0>, C4<0>, C4<0>;
L_0x1b74600 .delay (10,10,10) L_0x1b74600/d;
L_0x1b746f0/d .functor NOR 1, L_0x1b74600, L_0x1b742c0, C4<0>, C4<0>;
L_0x1b746f0 .delay (20,20,20) L_0x1b746f0/d;
L_0x1b74890/d .functor NOT 1, L_0x1b746f0, C4<0>, C4<0>, C4<0>;
L_0x1b74890 .delay (10,10,10) L_0x1b74890/d;
v0x1abf220_0 .net "and_in0ncom", 0 0, L_0x1b74600; 1 drivers
v0x1abf2a0_0 .net "and_in1com", 0 0, L_0x1b742c0; 1 drivers
v0x1abf320_0 .alias "in0", 0 0, v0x1abfa50_0;
v0x1abf3c0_0 .alias "in1", 0 0, v0x1abf950_0;
v0x1abf440_0 .net "nand_in0ncom", 0 0, L_0x1b744b0; 1 drivers
v0x1abf4e0_0 .net "nand_in1com", 0 0, L_0x1b74200; 1 drivers
v0x1abf5c0_0 .net "ncom", 0 0, L_0x1b743f0; 1 drivers
v0x1abf660_0 .net "nor_wire", 0 0, L_0x1b746f0; 1 drivers
v0x1abf700_0 .alias "result", 0 0, v0x1ac23b0_0;
v0x1abf7d0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1abe5a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1abbef0;
 .timescale 0 0;
L_0x1b749c0/d .functor NOR 1, L_0x1b71f90, L_0x1b72030, C4<0>, C4<0>;
L_0x1b749c0 .delay (20,20,20) L_0x1b749c0/d;
L_0x1b74af0/d .functor NOT 1, L_0x1b749c0, C4<0>, C4<0>, C4<0>;
L_0x1b74af0 .delay (10,10,10) L_0x1b74af0/d;
v0x1abed20_0 .alias "a", 0 0, v0x1ac1ee0_0;
v0x1abeda0_0 .alias "b", 0 0, v0x1ac1f60_0;
v0x1abee40_0 .net "nor_ab", 0 0, L_0x1b749c0; 1 drivers
v0x1abeec0_0 .net "or_ab", 0 0, L_0x1b74af0; 1 drivers
v0x1abef40_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1abefc0_0 .alias "result", 0 0, v0x1ac2530_0;
S_0x1abe690 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1abe5a0;
 .timescale 0 0;
L_0x1b74c40/d .functor NAND 1, L_0x1b74af0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b74c40 .delay (20,20,20) L_0x1b74c40/d;
L_0x1b74d00/d .functor NOT 1, L_0x1b74c40, C4<0>, C4<0>, C4<0>;
L_0x1b74d00 .delay (10,10,10) L_0x1b74d00/d;
L_0x1b74e30/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b74e30 .delay (10,10,10) L_0x1b74e30/d;
L_0x1b74ef0/d .functor NAND 1, L_0x1b749c0, L_0x1b74e30, C4<1>, C4<1>;
L_0x1b74ef0 .delay (20,20,20) L_0x1b74ef0/d;
L_0x1b75040/d .functor NOT 1, L_0x1b74ef0, C4<0>, C4<0>, C4<0>;
L_0x1b75040 .delay (10,10,10) L_0x1b75040/d;
L_0x1b75130/d .functor NOR 1, L_0x1b75040, L_0x1b74d00, C4<0>, C4<0>;
L_0x1b75130 .delay (20,20,20) L_0x1b75130/d;
L_0x1b752d0/d .functor NOT 1, L_0x1b75130, C4<0>, C4<0>, C4<0>;
L_0x1b752d0 .delay (10,10,10) L_0x1b752d0/d;
v0x1abe780_0 .net "and_in0ncom", 0 0, L_0x1b75040; 1 drivers
v0x1abe800_0 .net "and_in1com", 0 0, L_0x1b74d00; 1 drivers
v0x1abe880_0 .alias "in0", 0 0, v0x1abee40_0;
v0x1abe900_0 .alias "in1", 0 0, v0x1abeec0_0;
v0x1abe980_0 .net "nand_in0ncom", 0 0, L_0x1b74ef0; 1 drivers
v0x1abea00_0 .net "nand_in1com", 0 0, L_0x1b74c40; 1 drivers
v0x1abea80_0 .net "ncom", 0 0, L_0x1b74e30; 1 drivers
v0x1abeb00_0 .net "nor_wire", 0 0, L_0x1b75130; 1 drivers
v0x1abebd0_0 .alias "result", 0 0, v0x1ac2530_0;
v0x1abeca0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1abbfe0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1abbef0;
 .timescale 0 0;
v0x1abddf0_0 .alias "in0", 0 0, v0x1ac22a0_0;
v0x1abdea0_0 .alias "in1", 0 0, v0x1ac2640_0;
v0x1abdf50_0 .alias "in2", 0 0, v0x1ac23b0_0;
v0x1abe000_0 .alias "in3", 0 0, v0x1ac2530_0;
v0x1abe0e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1abe190_0 .alias "result", 0 0, v0x1ac20f0_0;
v0x1abe210_0 .net "sel0", 0 0, L_0x1b773f0; 1 drivers
v0x1abe290_0 .net "sel1", 0 0, L_0x1b19f70; 1 drivers
v0x1abe310_0 .net "sel2", 0 0, L_0x1b1a0a0; 1 drivers
v0x1abe3c0_0 .net "w0", 0 0, L_0x1b75a90; 1 drivers
v0x1abe4a0_0 .net "w1", 0 0, L_0x1b76210; 1 drivers
v0x1abe520_0 .net "w2", 0 0, L_0x1b76a60; 1 drivers
S_0x1abd6a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1abbfe0;
 .timescale 0 0;
L_0x1b75400/d .functor NAND 1, L_0x1b73e30, L_0x1b773f0, C4<1>, C4<1>;
L_0x1b75400 .delay (20,20,20) L_0x1b75400/d;
L_0x1b754c0/d .functor NOT 1, L_0x1b75400, C4<0>, C4<0>, C4<0>;
L_0x1b754c0 .delay (10,10,10) L_0x1b754c0/d;
L_0x1b755f0/d .functor NOT 1, L_0x1b773f0, C4<0>, C4<0>, C4<0>;
L_0x1b755f0 .delay (10,10,10) L_0x1b755f0/d;
L_0x1b75740/d .functor NAND 1, L_0x1b73130, L_0x1b755f0, C4<1>, C4<1>;
L_0x1b75740 .delay (20,20,20) L_0x1b75740/d;
L_0x1b75800/d .functor NOT 1, L_0x1b75740, C4<0>, C4<0>, C4<0>;
L_0x1b75800 .delay (10,10,10) L_0x1b75800/d;
L_0x1b758f0/d .functor NOR 1, L_0x1b75800, L_0x1b754c0, C4<0>, C4<0>;
L_0x1b758f0 .delay (20,20,20) L_0x1b758f0/d;
L_0x1b75a90/d .functor NOT 1, L_0x1b758f0, C4<0>, C4<0>, C4<0>;
L_0x1b75a90 .delay (10,10,10) L_0x1b75a90/d;
v0x1abd790_0 .net "and_in0ncom", 0 0, L_0x1b75800; 1 drivers
v0x1abd850_0 .net "and_in1com", 0 0, L_0x1b754c0; 1 drivers
v0x1abd8f0_0 .alias "in0", 0 0, v0x1ac22a0_0;
v0x1abd990_0 .alias "in1", 0 0, v0x1ac2640_0;
v0x1abda10_0 .net "nand_in0ncom", 0 0, L_0x1b75740; 1 drivers
v0x1abdab0_0 .net "nand_in1com", 0 0, L_0x1b75400; 1 drivers
v0x1abdb50_0 .net "ncom", 0 0, L_0x1b755f0; 1 drivers
v0x1abdbf0_0 .net "nor_wire", 0 0, L_0x1b758f0; 1 drivers
v0x1abdc90_0 .alias "result", 0 0, v0x1abe3c0_0;
v0x1abdd10_0 .alias "sel0", 0 0, v0x1abe210_0;
S_0x1abcf50 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1abbfe0;
 .timescale 0 0;
L_0x1b75bc0/d .functor NAND 1, L_0x1b752d0, L_0x1b773f0, C4<1>, C4<1>;
L_0x1b75bc0 .delay (20,20,20) L_0x1b75bc0/d;
L_0x1b75c80/d .functor NOT 1, L_0x1b75bc0, C4<0>, C4<0>, C4<0>;
L_0x1b75c80 .delay (10,10,10) L_0x1b75c80/d;
L_0x1b75db0/d .functor NOT 1, L_0x1b773f0, C4<0>, C4<0>, C4<0>;
L_0x1b75db0 .delay (10,10,10) L_0x1b75db0/d;
L_0x1b75e70/d .functor NAND 1, L_0x1b74890, L_0x1b75db0, C4<1>, C4<1>;
L_0x1b75e70 .delay (20,20,20) L_0x1b75e70/d;
L_0x1b75f80/d .functor NOT 1, L_0x1b75e70, C4<0>, C4<0>, C4<0>;
L_0x1b75f80 .delay (10,10,10) L_0x1b75f80/d;
L_0x1b76070/d .functor NOR 1, L_0x1b75f80, L_0x1b75c80, C4<0>, C4<0>;
L_0x1b76070 .delay (20,20,20) L_0x1b76070/d;
L_0x1b76210/d .functor NOT 1, L_0x1b76070, C4<0>, C4<0>, C4<0>;
L_0x1b76210 .delay (10,10,10) L_0x1b76210/d;
v0x1abd040_0 .net "and_in0ncom", 0 0, L_0x1b75f80; 1 drivers
v0x1abd100_0 .net "and_in1com", 0 0, L_0x1b75c80; 1 drivers
v0x1abd1a0_0 .alias "in0", 0 0, v0x1ac23b0_0;
v0x1abd240_0 .alias "in1", 0 0, v0x1ac2530_0;
v0x1abd2c0_0 .net "nand_in0ncom", 0 0, L_0x1b75e70; 1 drivers
v0x1abd360_0 .net "nand_in1com", 0 0, L_0x1b75bc0; 1 drivers
v0x1abd400_0 .net "ncom", 0 0, L_0x1b75db0; 1 drivers
v0x1abd4a0_0 .net "nor_wire", 0 0, L_0x1b76070; 1 drivers
v0x1abd540_0 .alias "result", 0 0, v0x1abe4a0_0;
v0x1abd5c0_0 .alias "sel0", 0 0, v0x1abe210_0;
S_0x1abc800 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1abbfe0;
 .timescale 0 0;
L_0x1b76340/d .functor NAND 1, L_0x1b76210, L_0x1b19f70, C4<1>, C4<1>;
L_0x1b76340 .delay (20,20,20) L_0x1b76340/d;
L_0x1b76490/d .functor NOT 1, L_0x1b76340, C4<0>, C4<0>, C4<0>;
L_0x1b76490 .delay (10,10,10) L_0x1b76490/d;
L_0x1b765c0/d .functor NOT 1, L_0x1b19f70, C4<0>, C4<0>, C4<0>;
L_0x1b765c0 .delay (10,10,10) L_0x1b765c0/d;
L_0x1b76680/d .functor NAND 1, L_0x1b75a90, L_0x1b765c0, C4<1>, C4<1>;
L_0x1b76680 .delay (20,20,20) L_0x1b76680/d;
L_0x1b767d0/d .functor NOT 1, L_0x1b76680, C4<0>, C4<0>, C4<0>;
L_0x1b767d0 .delay (10,10,10) L_0x1b767d0/d;
L_0x1b768c0/d .functor NOR 1, L_0x1b767d0, L_0x1b76490, C4<0>, C4<0>;
L_0x1b768c0 .delay (20,20,20) L_0x1b768c0/d;
L_0x1b76a60/d .functor NOT 1, L_0x1b768c0, C4<0>, C4<0>, C4<0>;
L_0x1b76a60 .delay (10,10,10) L_0x1b76a60/d;
v0x1abc8f0_0 .net "and_in0ncom", 0 0, L_0x1b767d0; 1 drivers
v0x1abc9b0_0 .net "and_in1com", 0 0, L_0x1b76490; 1 drivers
v0x1abca50_0 .alias "in0", 0 0, v0x1abe3c0_0;
v0x1abcaf0_0 .alias "in1", 0 0, v0x1abe4a0_0;
v0x1abcb70_0 .net "nand_in0ncom", 0 0, L_0x1b76680; 1 drivers
v0x1abcc10_0 .net "nand_in1com", 0 0, L_0x1b76340; 1 drivers
v0x1abccb0_0 .net "ncom", 0 0, L_0x1b765c0; 1 drivers
v0x1abcd50_0 .net "nor_wire", 0 0, L_0x1b768c0; 1 drivers
v0x1abcdf0_0 .alias "result", 0 0, v0x1abe520_0;
v0x1abce70_0 .alias "sel0", 0 0, v0x1abe290_0;
S_0x1abc0d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1abbfe0;
 .timescale 0 0;
L_0x1b76b90/d .functor NAND 1, C4<0>, L_0x1b1a0a0, C4<1>, C4<1>;
L_0x1b76b90 .delay (20,20,20) L_0x1b76b90/d;
L_0x1b76cf0/d .functor NOT 1, L_0x1b76b90, C4<0>, C4<0>, C4<0>;
L_0x1b76cf0 .delay (10,10,10) L_0x1b76cf0/d;
L_0x1b76e20/d .functor NOT 1, L_0x1b1a0a0, C4<0>, C4<0>, C4<0>;
L_0x1b76e20 .delay (10,10,10) L_0x1b76e20/d;
L_0x1b76ee0/d .functor NAND 1, L_0x1b76a60, L_0x1b76e20, C4<1>, C4<1>;
L_0x1b76ee0 .delay (20,20,20) L_0x1b76ee0/d;
L_0x1b77030/d .functor NOT 1, L_0x1b76ee0, C4<0>, C4<0>, C4<0>;
L_0x1b77030 .delay (10,10,10) L_0x1b77030/d;
L_0x1b77120/d .functor NOR 1, L_0x1b77030, L_0x1b76cf0, C4<0>, C4<0>;
L_0x1b77120 .delay (20,20,20) L_0x1b77120/d;
L_0x1b772c0/d .functor NOT 1, L_0x1b77120, C4<0>, C4<0>, C4<0>;
L_0x1b772c0 .delay (10,10,10) L_0x1b772c0/d;
v0x1abc1c0_0 .net "and_in0ncom", 0 0, L_0x1b77030; 1 drivers
v0x1abc240_0 .net "and_in1com", 0 0, L_0x1b76cf0; 1 drivers
v0x1abc2e0_0 .alias "in0", 0 0, v0x1abe520_0;
v0x1abc380_0 .alias "in1", 0 0, v0x1abe0e0_0;
v0x1abc400_0 .net "nand_in0ncom", 0 0, L_0x1b76ee0; 1 drivers
v0x1abc4a0_0 .net "nand_in1com", 0 0, L_0x1b76b90; 1 drivers
v0x1abc580_0 .net "ncom", 0 0, L_0x1b76e20; 1 drivers
v0x1abc620_0 .net "nor_wire", 0 0, L_0x1b77120; 1 drivers
v0x1abc6c0_0 .alias "result", 0 0, v0x1ac20f0_0;
v0x1abc760_0 .alias "sel0", 0 0, v0x1abe310_0;
S_0x1ab5440 .scope generate, "ALU4[12]" "ALU4[12]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1ab3e18 .param/l "i" 2 107, +C4<01100>;
S_0x1ab5570 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1ab5440;
 .timescale 0 0;
L_0x1abfad0/d .functor NOT 1, L_0x1b7d720, C4<0>, C4<0>, C4<0>;
L_0x1abfad0 .delay (10,10,10) L_0x1abfad0/d;
v0x1abb2c0_0 .net "carryin", 0 0, L_0x1b7d7c0; 1 drivers
v0x1abb360_0 .net "carryout", 0 0, L_0x1b79440; 1 drivers
v0x1abb3e0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1abb460_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1abb4e0_0 .net "notB", 0 0, L_0x1abfad0; 1 drivers
v0x1abb560_0 .net "operandA", 0 0, L_0x1b77de0; 1 drivers
v0x1abb5e0_0 .net "operandB", 0 0, L_0x1b7d720; 1 drivers
v0x1abb6f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1abb770_0 .net "result", 0 0, L_0x1b7cf30; 1 drivers
v0x1abb840_0 .net "trueB", 0 0, L_0x1b78350; 1 drivers
v0x1abb920_0 .net "wAddSub", 0 0, L_0x1b78d70; 1 drivers
v0x1abba30_0 .net "wNandAnd", 0 0, L_0x1b7a500; 1 drivers
v0x1abbbb0_0 .net "wNorOr", 0 0, L_0x1b7af40; 1 drivers
v0x1abbcc0_0 .net "wXor", 0 0, L_0x1b79aa0; 1 drivers
L_0x1b7d060 .part v0x1b19ef0_0, 0, 1;
L_0x1b7d100 .part v0x1b19ef0_0, 1, 1;
L_0x1b7d230 .part v0x1b19ef0_0, 2, 1;
S_0x1abab40 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1ab5570;
 .timescale 0 0;
L_0x1abe080/d .functor NAND 1, L_0x1abfad0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1abe080 .delay (20,20,20) L_0x1abe080/d;
L_0x1ac48a0/d .functor NOT 1, L_0x1abe080, C4<0>, C4<0>, C4<0>;
L_0x1ac48a0 .delay (10,10,10) L_0x1ac48a0/d;
L_0x1b77fa0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b77fa0 .delay (10,10,10) L_0x1b77fa0/d;
L_0x1b78040/d .functor NAND 1, L_0x1b7d720, L_0x1b77fa0, C4<1>, C4<1>;
L_0x1b78040 .delay (20,20,20) L_0x1b78040/d;
L_0x1b780e0/d .functor NOT 1, L_0x1b78040, C4<0>, C4<0>, C4<0>;
L_0x1b780e0 .delay (10,10,10) L_0x1b780e0/d;
L_0x1b781d0/d .functor NOR 1, L_0x1b780e0, L_0x1ac48a0, C4<0>, C4<0>;
L_0x1b781d0 .delay (20,20,20) L_0x1b781d0/d;
L_0x1b78350/d .functor NOT 1, L_0x1b781d0, C4<0>, C4<0>, C4<0>;
L_0x1b78350 .delay (10,10,10) L_0x1b78350/d;
v0x1abac30_0 .net "and_in0ncom", 0 0, L_0x1b780e0; 1 drivers
v0x1abacf0_0 .net "and_in1com", 0 0, L_0x1ac48a0; 1 drivers
v0x1abad90_0 .alias "in0", 0 0, v0x1abb5e0_0;
v0x1abae10_0 .alias "in1", 0 0, v0x1abb4e0_0;
v0x1abae90_0 .net "nand_in0ncom", 0 0, L_0x1b78040; 1 drivers
v0x1abaf30_0 .net "nand_in1com", 0 0, L_0x1abe080; 1 drivers
v0x1abafd0_0 .net "ncom", 0 0, L_0x1b77fa0; 1 drivers
v0x1abb070_0 .net "nor_wire", 0 0, L_0x1b781d0; 1 drivers
v0x1abb110_0 .alias "result", 0 0, v0x1abb840_0;
v0x1abb1e0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1ab9800 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1ab5570;
 .timescale 0 0;
L_0x1b78e80/d .functor NAND 1, L_0x1b77de0, L_0x1b78350, C4<1>, C4<1>;
L_0x1b78e80 .delay (20,20,20) L_0x1b78e80/d;
L_0x1b78ff0/d .functor NOT 1, L_0x1b78e80, C4<0>, C4<0>, C4<0>;
L_0x1b78ff0 .delay (10,10,10) L_0x1b78ff0/d;
L_0x1b79100/d .functor NAND 1, L_0x1b7d7c0, L_0x1b787f0, C4<1>, C4<1>;
L_0x1b79100 .delay (20,20,20) L_0x1b79100/d;
L_0x1b791c0/d .functor NOT 1, L_0x1b79100, C4<0>, C4<0>, C4<0>;
L_0x1b791c0 .delay (10,10,10) L_0x1b791c0/d;
L_0x1b792d0/d .functor NOR 1, L_0x1b791c0, L_0x1b78ff0, C4<0>, C4<0>;
L_0x1b792d0 .delay (20,20,20) L_0x1b792d0/d;
L_0x1b79440/d .functor NOT 1, L_0x1b792d0, C4<0>, C4<0>, C4<0>;
L_0x1b79440 .delay (10,10,10) L_0x1b79440/d;
v0x1aba3e0_0 .net "And_AB", 0 0, L_0x1b78ff0; 1 drivers
v0x1aba480_0 .net "And_XorAB_C", 0 0, L_0x1b791c0; 1 drivers
v0x1aba520_0 .net "Nand_AB", 0 0, L_0x1b78e80; 1 drivers
v0x1aba5c0_0 .net "Nand_XorAB_C", 0 0, L_0x1b79100; 1 drivers
v0x1aba640_0 .net "Xor_AB", 0 0, L_0x1b787f0; 1 drivers
v0x1aba710_0 .alias "a", 0 0, v0x1abb560_0;
v0x1aba860_0 .alias "b", 0 0, v0x1abb840_0;
v0x1aba8e0_0 .alias "carryin", 0 0, v0x1abb2c0_0;
v0x1aba960_0 .alias "carryout", 0 0, v0x1abb360_0;
v0x1aba9e0_0 .net "nco", 0 0, L_0x1b792d0; 1 drivers
v0x1abaac0_0 .alias "sum", 0 0, v0x1abb920_0;
S_0x1ab9e90 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ab9800;
 .timescale 0 0;
L_0x1b78480/d .functor NAND 1, L_0x1b77de0, L_0x1b78350, C4<1>, C4<1>;
L_0x1b78480 .delay (20,20,20) L_0x1b78480/d;
L_0x1b78520/d .functor NOR 1, L_0x1b77de0, L_0x1b78350, C4<0>, C4<0>;
L_0x1b78520 .delay (20,20,20) L_0x1b78520/d;
L_0x1b785c0/d .functor NOT 1, L_0x1b78520, C4<0>, C4<0>, C4<0>;
L_0x1b785c0 .delay (10,10,10) L_0x1b785c0/d;
L_0x1b786b0/d .functor NAND 1, L_0x1b785c0, L_0x1b78480, C4<1>, C4<1>;
L_0x1b786b0 .delay (20,20,20) L_0x1b786b0/d;
L_0x1b787f0/d .functor NOT 1, L_0x1b786b0, C4<0>, C4<0>, C4<0>;
L_0x1b787f0 .delay (10,10,10) L_0x1b787f0/d;
v0x1ab9f80_0 .alias "a", 0 0, v0x1abb560_0;
v0x1aba020_0 .alias "b", 0 0, v0x1abb840_0;
v0x1aba0c0_0 .net "nand_ab", 0 0, L_0x1b78480; 1 drivers
v0x1aba160_0 .net "nor_ab", 0 0, L_0x1b78520; 1 drivers
v0x1aba1e0_0 .net "nxor_ab", 0 0, L_0x1b786b0; 1 drivers
v0x1aba280_0 .net "or_ab", 0 0, L_0x1b785c0; 1 drivers
v0x1aba360_0 .alias "result", 0 0, v0x1aba640_0;
S_0x1ab98f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ab9800;
 .timescale 0 0;
L_0x1b788e0/d .functor NAND 1, L_0x1b787f0, L_0x1b7d7c0, C4<1>, C4<1>;
L_0x1b788e0 .delay (20,20,20) L_0x1b788e0/d;
L_0x1b78a30/d .functor NOR 1, L_0x1b787f0, L_0x1b7d7c0, C4<0>, C4<0>;
L_0x1b78a30 .delay (20,20,20) L_0x1b78a30/d;
L_0x1b78ba0/d .functor NOT 1, L_0x1b78a30, C4<0>, C4<0>, C4<0>;
L_0x1b78ba0 .delay (10,10,10) L_0x1b78ba0/d;
L_0x1b78c60/d .functor NAND 1, L_0x1b78ba0, L_0x1b788e0, C4<1>, C4<1>;
L_0x1b78c60 .delay (20,20,20) L_0x1b78c60/d;
L_0x1b78d70/d .functor NOT 1, L_0x1b78c60, C4<0>, C4<0>, C4<0>;
L_0x1b78d70 .delay (10,10,10) L_0x1b78d70/d;
v0x1ab99e0_0 .alias "a", 0 0, v0x1aba640_0;
v0x1ab9a80_0 .alias "b", 0 0, v0x1abb2c0_0;
v0x1ab9b20_0 .net "nand_ab", 0 0, L_0x1b788e0; 1 drivers
v0x1ab9bc0_0 .net "nor_ab", 0 0, L_0x1b78a30; 1 drivers
v0x1ab9c40_0 .net "nxor_ab", 0 0, L_0x1b78c60; 1 drivers
v0x1ab9ce0_0 .net "or_ab", 0 0, L_0x1b78ba0; 1 drivers
v0x1ab9dc0_0 .alias "result", 0 0, v0x1abb920_0;
S_0x1ab92b0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1ab5570;
 .timescale 0 0;
L_0x1b79600/d .functor NAND 1, L_0x1b77de0, L_0x1b7d720, C4<1>, C4<1>;
L_0x1b79600 .delay (20,20,20) L_0x1b79600/d;
L_0x1b796c0/d .functor NOR 1, L_0x1b77de0, L_0x1b7d720, C4<0>, C4<0>;
L_0x1b796c0 .delay (20,20,20) L_0x1b796c0/d;
L_0x1b79850/d .functor NOT 1, L_0x1b796c0, C4<0>, C4<0>, C4<0>;
L_0x1b79850 .delay (10,10,10) L_0x1b79850/d;
L_0x1b79940/d .functor NAND 1, L_0x1b79850, L_0x1b79600, C4<1>, C4<1>;
L_0x1b79940 .delay (20,20,20) L_0x1b79940/d;
L_0x1b79aa0/d .functor NOT 1, L_0x1b79940, C4<0>, C4<0>, C4<0>;
L_0x1b79aa0 .delay (10,10,10) L_0x1b79aa0/d;
v0x1ab93a0_0 .alias "a", 0 0, v0x1abb560_0;
v0x1ab9420_0 .alias "b", 0 0, v0x1abb5e0_0;
v0x1ab94f0_0 .net "nand_ab", 0 0, L_0x1b79600; 1 drivers
v0x1ab9570_0 .net "nor_ab", 0 0, L_0x1b796c0; 1 drivers
v0x1ab95f0_0 .net "nxor_ab", 0 0, L_0x1b79940; 1 drivers
v0x1ab9670_0 .net "or_ab", 0 0, L_0x1b79850; 1 drivers
v0x1ab9730_0 .alias "result", 0 0, v0x1abbcc0_0;
S_0x1ab86c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1ab5570;
 .timescale 0 0;
L_0x1b79bf0/d .functor NAND 1, L_0x1b77de0, L_0x1b7d720, C4<1>, C4<1>;
L_0x1b79bf0 .delay (20,20,20) L_0x1b79bf0/d;
L_0x1b79d20/d .functor NOT 1, L_0x1b79bf0, C4<0>, C4<0>, C4<0>;
L_0x1b79d20 .delay (10,10,10) L_0x1b79d20/d;
v0x1ab8f30_0 .alias "a", 0 0, v0x1abb560_0;
v0x1ab8fd0_0 .net "and_ab", 0 0, L_0x1b79d20; 1 drivers
v0x1ab9050_0 .alias "b", 0 0, v0x1abb5e0_0;
v0x1ab90d0_0 .net "nand_ab", 0 0, L_0x1b79bf0; 1 drivers
v0x1ab91b0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ab9230_0 .alias "result", 0 0, v0x1abba30_0;
S_0x1ab87b0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ab86c0;
 .timescale 0 0;
L_0x1b79e70/d .functor NAND 1, L_0x1b79d20, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b79e70 .delay (20,20,20) L_0x1b79e70/d;
L_0x1b79f30/d .functor NOT 1, L_0x1b79e70, C4<0>, C4<0>, C4<0>;
L_0x1b79f30 .delay (10,10,10) L_0x1b79f30/d;
L_0x1b7a060/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b7a060 .delay (10,10,10) L_0x1b7a060/d;
L_0x1b7a120/d .functor NAND 1, L_0x1b79bf0, L_0x1b7a060, C4<1>, C4<1>;
L_0x1b7a120 .delay (20,20,20) L_0x1b7a120/d;
L_0x1b7a270/d .functor NOT 1, L_0x1b7a120, C4<0>, C4<0>, C4<0>;
L_0x1b7a270 .delay (10,10,10) L_0x1b7a270/d;
L_0x1b7a360/d .functor NOR 1, L_0x1b7a270, L_0x1b79f30, C4<0>, C4<0>;
L_0x1b7a360 .delay (20,20,20) L_0x1b7a360/d;
L_0x1b7a500/d .functor NOT 1, L_0x1b7a360, C4<0>, C4<0>, C4<0>;
L_0x1b7a500 .delay (10,10,10) L_0x1b7a500/d;
v0x1ab88a0_0 .net "and_in0ncom", 0 0, L_0x1b7a270; 1 drivers
v0x1ab8920_0 .net "and_in1com", 0 0, L_0x1b79f30; 1 drivers
v0x1ab89a0_0 .alias "in0", 0 0, v0x1ab90d0_0;
v0x1ab8a40_0 .alias "in1", 0 0, v0x1ab8fd0_0;
v0x1ab8ac0_0 .net "nand_in0ncom", 0 0, L_0x1b7a120; 1 drivers
v0x1ab8b60_0 .net "nand_in1com", 0 0, L_0x1b79e70; 1 drivers
v0x1ab8c40_0 .net "ncom", 0 0, L_0x1b7a060; 1 drivers
v0x1ab8ce0_0 .net "nor_wire", 0 0, L_0x1b7a360; 1 drivers
v0x1ab8d80_0 .alias "result", 0 0, v0x1abba30_0;
v0x1ab8e50_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ab7c20 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1ab5570;
 .timescale 0 0;
L_0x1b7a630/d .functor NOR 1, L_0x1b77de0, L_0x1b7d720, C4<0>, C4<0>;
L_0x1b7a630 .delay (20,20,20) L_0x1b7a630/d;
L_0x1b7a760/d .functor NOT 1, L_0x1b7a630, C4<0>, C4<0>, C4<0>;
L_0x1b7a760 .delay (10,10,10) L_0x1b7a760/d;
v0x1ab83a0_0 .alias "a", 0 0, v0x1abb560_0;
v0x1ab8420_0 .alias "b", 0 0, v0x1abb5e0_0;
v0x1ab84c0_0 .net "nor_ab", 0 0, L_0x1b7a630; 1 drivers
v0x1ab8540_0 .net "or_ab", 0 0, L_0x1b7a760; 1 drivers
v0x1ab85c0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ab8640_0 .alias "result", 0 0, v0x1abbbb0_0;
S_0x1ab7d10 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1ab7c20;
 .timescale 0 0;
L_0x1b7a8b0/d .functor NAND 1, L_0x1b7a760, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b7a8b0 .delay (20,20,20) L_0x1b7a8b0/d;
L_0x1b7a970/d .functor NOT 1, L_0x1b7a8b0, C4<0>, C4<0>, C4<0>;
L_0x1b7a970 .delay (10,10,10) L_0x1b7a970/d;
L_0x1b7aaa0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b7aaa0 .delay (10,10,10) L_0x1b7aaa0/d;
L_0x1b7ab60/d .functor NAND 1, L_0x1b7a630, L_0x1b7aaa0, C4<1>, C4<1>;
L_0x1b7ab60 .delay (20,20,20) L_0x1b7ab60/d;
L_0x1b7acb0/d .functor NOT 1, L_0x1b7ab60, C4<0>, C4<0>, C4<0>;
L_0x1b7acb0 .delay (10,10,10) L_0x1b7acb0/d;
L_0x1b7ada0/d .functor NOR 1, L_0x1b7acb0, L_0x1b7a970, C4<0>, C4<0>;
L_0x1b7ada0 .delay (20,20,20) L_0x1b7ada0/d;
L_0x1b7af40/d .functor NOT 1, L_0x1b7ada0, C4<0>, C4<0>, C4<0>;
L_0x1b7af40 .delay (10,10,10) L_0x1b7af40/d;
v0x1ab7e00_0 .net "and_in0ncom", 0 0, L_0x1b7acb0; 1 drivers
v0x1ab7e80_0 .net "and_in1com", 0 0, L_0x1b7a970; 1 drivers
v0x1ab7f00_0 .alias "in0", 0 0, v0x1ab84c0_0;
v0x1ab7f80_0 .alias "in1", 0 0, v0x1ab8540_0;
v0x1ab8000_0 .net "nand_in0ncom", 0 0, L_0x1b7ab60; 1 drivers
v0x1ab8080_0 .net "nand_in1com", 0 0, L_0x1b7a8b0; 1 drivers
v0x1ab8100_0 .net "ncom", 0 0, L_0x1b7aaa0; 1 drivers
v0x1ab8180_0 .net "nor_wire", 0 0, L_0x1b7ada0; 1 drivers
v0x1ab8250_0 .alias "result", 0 0, v0x1abbbb0_0;
v0x1ab8320_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ab5660 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1ab5570;
 .timescale 0 0;
v0x1ab7470_0 .alias "in0", 0 0, v0x1abb920_0;
v0x1ab7520_0 .alias "in1", 0 0, v0x1abbcc0_0;
v0x1ab75d0_0 .alias "in2", 0 0, v0x1abba30_0;
v0x1ab7680_0 .alias "in3", 0 0, v0x1abbbb0_0;
v0x1ab7760_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ab7810_0 .alias "result", 0 0, v0x1abb770_0;
v0x1ab7890_0 .net "sel0", 0 0, L_0x1b7d060; 1 drivers
v0x1ab7910_0 .net "sel1", 0 0, L_0x1b7d100; 1 drivers
v0x1ab7990_0 .net "sel2", 0 0, L_0x1b7d230; 1 drivers
v0x1ab7a40_0 .net "w0", 0 0, L_0x1b7b700; 1 drivers
v0x1ab7b20_0 .net "w1", 0 0, L_0x1b7be80; 1 drivers
v0x1ab7ba0_0 .net "w2", 0 0, L_0x1b7c6d0; 1 drivers
S_0x1ab6d20 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1ab5660;
 .timescale 0 0;
L_0x1b7b070/d .functor NAND 1, L_0x1b79aa0, L_0x1b7d060, C4<1>, C4<1>;
L_0x1b7b070 .delay (20,20,20) L_0x1b7b070/d;
L_0x1b7b130/d .functor NOT 1, L_0x1b7b070, C4<0>, C4<0>, C4<0>;
L_0x1b7b130 .delay (10,10,10) L_0x1b7b130/d;
L_0x1b7b260/d .functor NOT 1, L_0x1b7d060, C4<0>, C4<0>, C4<0>;
L_0x1b7b260 .delay (10,10,10) L_0x1b7b260/d;
L_0x1b7b3b0/d .functor NAND 1, L_0x1b78d70, L_0x1b7b260, C4<1>, C4<1>;
L_0x1b7b3b0 .delay (20,20,20) L_0x1b7b3b0/d;
L_0x1b7b470/d .functor NOT 1, L_0x1b7b3b0, C4<0>, C4<0>, C4<0>;
L_0x1b7b470 .delay (10,10,10) L_0x1b7b470/d;
L_0x1b7b560/d .functor NOR 1, L_0x1b7b470, L_0x1b7b130, C4<0>, C4<0>;
L_0x1b7b560 .delay (20,20,20) L_0x1b7b560/d;
L_0x1b7b700/d .functor NOT 1, L_0x1b7b560, C4<0>, C4<0>, C4<0>;
L_0x1b7b700 .delay (10,10,10) L_0x1b7b700/d;
v0x1ab6e10_0 .net "and_in0ncom", 0 0, L_0x1b7b470; 1 drivers
v0x1ab6ed0_0 .net "and_in1com", 0 0, L_0x1b7b130; 1 drivers
v0x1ab6f70_0 .alias "in0", 0 0, v0x1abb920_0;
v0x1ab7010_0 .alias "in1", 0 0, v0x1abbcc0_0;
v0x1ab7090_0 .net "nand_in0ncom", 0 0, L_0x1b7b3b0; 1 drivers
v0x1ab7130_0 .net "nand_in1com", 0 0, L_0x1b7b070; 1 drivers
v0x1ab71d0_0 .net "ncom", 0 0, L_0x1b7b260; 1 drivers
v0x1ab7270_0 .net "nor_wire", 0 0, L_0x1b7b560; 1 drivers
v0x1ab7310_0 .alias "result", 0 0, v0x1ab7a40_0;
v0x1ab7390_0 .alias "sel0", 0 0, v0x1ab7890_0;
S_0x1ab65d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1ab5660;
 .timescale 0 0;
L_0x1b7b830/d .functor NAND 1, L_0x1b7af40, L_0x1b7d060, C4<1>, C4<1>;
L_0x1b7b830 .delay (20,20,20) L_0x1b7b830/d;
L_0x1b7b8f0/d .functor NOT 1, L_0x1b7b830, C4<0>, C4<0>, C4<0>;
L_0x1b7b8f0 .delay (10,10,10) L_0x1b7b8f0/d;
L_0x1b7ba20/d .functor NOT 1, L_0x1b7d060, C4<0>, C4<0>, C4<0>;
L_0x1b7ba20 .delay (10,10,10) L_0x1b7ba20/d;
L_0x1b7bae0/d .functor NAND 1, L_0x1b7a500, L_0x1b7ba20, C4<1>, C4<1>;
L_0x1b7bae0 .delay (20,20,20) L_0x1b7bae0/d;
L_0x1b7bbf0/d .functor NOT 1, L_0x1b7bae0, C4<0>, C4<0>, C4<0>;
L_0x1b7bbf0 .delay (10,10,10) L_0x1b7bbf0/d;
L_0x1b7bce0/d .functor NOR 1, L_0x1b7bbf0, L_0x1b7b8f0, C4<0>, C4<0>;
L_0x1b7bce0 .delay (20,20,20) L_0x1b7bce0/d;
L_0x1b7be80/d .functor NOT 1, L_0x1b7bce0, C4<0>, C4<0>, C4<0>;
L_0x1b7be80 .delay (10,10,10) L_0x1b7be80/d;
v0x1ab66c0_0 .net "and_in0ncom", 0 0, L_0x1b7bbf0; 1 drivers
v0x1ab6780_0 .net "and_in1com", 0 0, L_0x1b7b8f0; 1 drivers
v0x1ab6820_0 .alias "in0", 0 0, v0x1abba30_0;
v0x1ab68c0_0 .alias "in1", 0 0, v0x1abbbb0_0;
v0x1ab6940_0 .net "nand_in0ncom", 0 0, L_0x1b7bae0; 1 drivers
v0x1ab69e0_0 .net "nand_in1com", 0 0, L_0x1b7b830; 1 drivers
v0x1ab6a80_0 .net "ncom", 0 0, L_0x1b7ba20; 1 drivers
v0x1ab6b20_0 .net "nor_wire", 0 0, L_0x1b7bce0; 1 drivers
v0x1ab6bc0_0 .alias "result", 0 0, v0x1ab7b20_0;
v0x1ab6c40_0 .alias "sel0", 0 0, v0x1ab7890_0;
S_0x1ab5e80 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1ab5660;
 .timescale 0 0;
L_0x1b7bfb0/d .functor NAND 1, L_0x1b7be80, L_0x1b7d100, C4<1>, C4<1>;
L_0x1b7bfb0 .delay (20,20,20) L_0x1b7bfb0/d;
L_0x1b7c100/d .functor NOT 1, L_0x1b7bfb0, C4<0>, C4<0>, C4<0>;
L_0x1b7c100 .delay (10,10,10) L_0x1b7c100/d;
L_0x1b7c230/d .functor NOT 1, L_0x1b7d100, C4<0>, C4<0>, C4<0>;
L_0x1b7c230 .delay (10,10,10) L_0x1b7c230/d;
L_0x1b7c2f0/d .functor NAND 1, L_0x1b7b700, L_0x1b7c230, C4<1>, C4<1>;
L_0x1b7c2f0 .delay (20,20,20) L_0x1b7c2f0/d;
L_0x1b7c440/d .functor NOT 1, L_0x1b7c2f0, C4<0>, C4<0>, C4<0>;
L_0x1b7c440 .delay (10,10,10) L_0x1b7c440/d;
L_0x1b7c530/d .functor NOR 1, L_0x1b7c440, L_0x1b7c100, C4<0>, C4<0>;
L_0x1b7c530 .delay (20,20,20) L_0x1b7c530/d;
L_0x1b7c6d0/d .functor NOT 1, L_0x1b7c530, C4<0>, C4<0>, C4<0>;
L_0x1b7c6d0 .delay (10,10,10) L_0x1b7c6d0/d;
v0x1ab5f70_0 .net "and_in0ncom", 0 0, L_0x1b7c440; 1 drivers
v0x1ab6030_0 .net "and_in1com", 0 0, L_0x1b7c100; 1 drivers
v0x1ab60d0_0 .alias "in0", 0 0, v0x1ab7a40_0;
v0x1ab6170_0 .alias "in1", 0 0, v0x1ab7b20_0;
v0x1ab61f0_0 .net "nand_in0ncom", 0 0, L_0x1b7c2f0; 1 drivers
v0x1ab6290_0 .net "nand_in1com", 0 0, L_0x1b7bfb0; 1 drivers
v0x1ab6330_0 .net "ncom", 0 0, L_0x1b7c230; 1 drivers
v0x1ab63d0_0 .net "nor_wire", 0 0, L_0x1b7c530; 1 drivers
v0x1ab6470_0 .alias "result", 0 0, v0x1ab7ba0_0;
v0x1ab64f0_0 .alias "sel0", 0 0, v0x1ab7910_0;
S_0x1ab5750 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1ab5660;
 .timescale 0 0;
L_0x1b7c800/d .functor NAND 1, C4<0>, L_0x1b7d230, C4<1>, C4<1>;
L_0x1b7c800 .delay (20,20,20) L_0x1b7c800/d;
L_0x1b7c960/d .functor NOT 1, L_0x1b7c800, C4<0>, C4<0>, C4<0>;
L_0x1b7c960 .delay (10,10,10) L_0x1b7c960/d;
L_0x1b7ca90/d .functor NOT 1, L_0x1b7d230, C4<0>, C4<0>, C4<0>;
L_0x1b7ca90 .delay (10,10,10) L_0x1b7ca90/d;
L_0x1b7cb50/d .functor NAND 1, L_0x1b7c6d0, L_0x1b7ca90, C4<1>, C4<1>;
L_0x1b7cb50 .delay (20,20,20) L_0x1b7cb50/d;
L_0x1b7cca0/d .functor NOT 1, L_0x1b7cb50, C4<0>, C4<0>, C4<0>;
L_0x1b7cca0 .delay (10,10,10) L_0x1b7cca0/d;
L_0x1b7cd90/d .functor NOR 1, L_0x1b7cca0, L_0x1b7c960, C4<0>, C4<0>;
L_0x1b7cd90 .delay (20,20,20) L_0x1b7cd90/d;
L_0x1b7cf30/d .functor NOT 1, L_0x1b7cd90, C4<0>, C4<0>, C4<0>;
L_0x1b7cf30 .delay (10,10,10) L_0x1b7cf30/d;
v0x1ab5840_0 .net "and_in0ncom", 0 0, L_0x1b7cca0; 1 drivers
v0x1ab58c0_0 .net "and_in1com", 0 0, L_0x1b7c960; 1 drivers
v0x1ab5960_0 .alias "in0", 0 0, v0x1ab7ba0_0;
v0x1ab5a00_0 .alias "in1", 0 0, v0x1ab7760_0;
v0x1ab5a80_0 .net "nand_in0ncom", 0 0, L_0x1b7cb50; 1 drivers
v0x1ab5b20_0 .net "nand_in1com", 0 0, L_0x1b7c800; 1 drivers
v0x1ab5c00_0 .net "ncom", 0 0, L_0x1b7ca90; 1 drivers
v0x1ab5ca0_0 .net "nor_wire", 0 0, L_0x1b7cd90; 1 drivers
v0x1ab5d40_0 .alias "result", 0 0, v0x1abb770_0;
v0x1ab5de0_0 .alias "sel0", 0 0, v0x1ab7990_0;
S_0x1aaead0 .scope generate, "ALU4[13]" "ALU4[13]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1aad178 .param/l "i" 2 107, +C4<01101>;
S_0x1aaec00 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1aaead0;
 .timescale 0 0;
L_0x1b71b30/d .functor NOT 1, L_0x1b7d900, C4<0>, C4<0>, C4<0>;
L_0x1b71b30 .delay (10,10,10) L_0x1b71b30/d;
v0x1ab4940_0 .net "carryin", 0 0, L_0x1b7d9a0; 1 drivers
v0x1ab49e0_0 .net "carryout", 0 0, L_0x1b7f020; 1 drivers
v0x1ab4a60_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1ab4ae0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1ab4b60_0 .net "notB", 0 0, L_0x1b71b30; 1 drivers
v0x1ab4be0_0 .net "operandA", 0 0, L_0x1b7d860; 1 drivers
v0x1ab4c60_0 .net "operandB", 0 0, L_0x1b7d900; 1 drivers
v0x1ab4d70_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ab4df0_0 .net "result", 0 0, L_0x1b82b30; 1 drivers
v0x1ab4ec0_0 .net "trueB", 0 0, L_0x1b7de60; 1 drivers
v0x1ab4fa0_0 .net "wAddSub", 0 0, L_0x1b7e980; 1 drivers
v0x1ab50b0_0 .net "wNandAnd", 0 0, L_0x1b800e0; 1 drivers
v0x1ab5230_0 .net "wNorOr", 0 0, L_0x1b80b20; 1 drivers
v0x1ab5340_0 .net "wXor", 0 0, L_0x1b7f680; 1 drivers
L_0x1b82c60 .part v0x1b19ef0_0, 0, 1;
L_0x1b82d00 .part v0x1b19ef0_0, 1, 1;
L_0x1b82e30 .part v0x1b19ef0_0, 2, 1;
S_0x1ab41c0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1aaec00;
 .timescale 0 0;
L_0x1b7d560/d .functor NAND 1, L_0x1b71b30, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b7d560 .delay (20,20,20) L_0x1b7d560/d;
L_0x1b7d640/d .functor NOT 1, L_0x1b7d560, C4<0>, C4<0>, C4<0>;
L_0x1b7d640 .delay (10,10,10) L_0x1b7d640/d;
L_0x1b7da50/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b7da50 .delay (10,10,10) L_0x1b7da50/d;
L_0x1b7db10/d .functor NAND 1, L_0x1b7d900, L_0x1b7da50, C4<1>, C4<1>;
L_0x1b7db10 .delay (20,20,20) L_0x1b7db10/d;
L_0x1b7dbd0/d .functor NOT 1, L_0x1b7db10, C4<0>, C4<0>, C4<0>;
L_0x1b7dbd0 .delay (10,10,10) L_0x1b7dbd0/d;
L_0x1b7dcc0/d .functor NOR 1, L_0x1b7dbd0, L_0x1b7d640, C4<0>, C4<0>;
L_0x1b7dcc0 .delay (20,20,20) L_0x1b7dcc0/d;
L_0x1b7de60/d .functor NOT 1, L_0x1b7dcc0, C4<0>, C4<0>, C4<0>;
L_0x1b7de60 .delay (10,10,10) L_0x1b7de60/d;
v0x1ab42b0_0 .net "and_in0ncom", 0 0, L_0x1b7dbd0; 1 drivers
v0x1ab4370_0 .net "and_in1com", 0 0, L_0x1b7d640; 1 drivers
v0x1ab4410_0 .alias "in0", 0 0, v0x1ab4c60_0;
v0x1ab4490_0 .alias "in1", 0 0, v0x1ab4b60_0;
v0x1ab4510_0 .net "nand_in0ncom", 0 0, L_0x1b7db10; 1 drivers
v0x1ab45b0_0 .net "nand_in1com", 0 0, L_0x1b7d560; 1 drivers
v0x1ab4650_0 .net "ncom", 0 0, L_0x1b7da50; 1 drivers
v0x1ab46f0_0 .net "nor_wire", 0 0, L_0x1b7dcc0; 1 drivers
v0x1ab4790_0 .alias "result", 0 0, v0x1ab4ec0_0;
v0x1ab4860_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1ab2e80 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1aaec00;
 .timescale 0 0;
L_0x1b7ea90/d .functor NAND 1, L_0x1b7d860, L_0x1b7de60, C4<1>, C4<1>;
L_0x1b7ea90 .delay (20,20,20) L_0x1b7ea90/d;
L_0x1b7ec00/d .functor NOT 1, L_0x1b7ea90, C4<0>, C4<0>, C4<0>;
L_0x1b7ec00 .delay (10,10,10) L_0x1b7ec00/d;
L_0x1b7ed10/d .functor NAND 1, L_0x1b7d9a0, L_0x1b7e3e0, C4<1>, C4<1>;
L_0x1b7ed10 .delay (20,20,20) L_0x1b7ed10/d;
L_0x1b7edd0/d .functor NOT 1, L_0x1b7ed10, C4<0>, C4<0>, C4<0>;
L_0x1b7edd0 .delay (10,10,10) L_0x1b7edd0/d;
L_0x1b7eee0/d .functor NOR 1, L_0x1b7edd0, L_0x1b7ec00, C4<0>, C4<0>;
L_0x1b7eee0 .delay (20,20,20) L_0x1b7eee0/d;
L_0x1b7f020/d .functor NOT 1, L_0x1b7eee0, C4<0>, C4<0>, C4<0>;
L_0x1b7f020 .delay (10,10,10) L_0x1b7f020/d;
v0x1ab3a60_0 .net "And_AB", 0 0, L_0x1b7ec00; 1 drivers
v0x1ab3b00_0 .net "And_XorAB_C", 0 0, L_0x1b7edd0; 1 drivers
v0x1ab3ba0_0 .net "Nand_AB", 0 0, L_0x1b7ea90; 1 drivers
v0x1ab3c40_0 .net "Nand_XorAB_C", 0 0, L_0x1b7ed10; 1 drivers
v0x1ab3cc0_0 .net "Xor_AB", 0 0, L_0x1b7e3e0; 1 drivers
v0x1ab3d90_0 .alias "a", 0 0, v0x1ab4be0_0;
v0x1ab3ee0_0 .alias "b", 0 0, v0x1ab4ec0_0;
v0x1ab3f60_0 .alias "carryin", 0 0, v0x1ab4940_0;
v0x1ab3fe0_0 .alias "carryout", 0 0, v0x1ab49e0_0;
v0x1ab4060_0 .net "nco", 0 0, L_0x1b7eee0; 1 drivers
v0x1ab4140_0 .alias "sum", 0 0, v0x1ab4fa0_0;
S_0x1ab3510 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1ab2e80;
 .timescale 0 0;
L_0x1b7dfd0/d .functor NAND 1, L_0x1b7d860, L_0x1b7de60, C4<1>, C4<1>;
L_0x1b7dfd0 .delay (20,20,20) L_0x1b7dfd0/d;
L_0x1b7e090/d .functor NOR 1, L_0x1b7d860, L_0x1b7de60, C4<0>, C4<0>;
L_0x1b7e090 .delay (20,20,20) L_0x1b7e090/d;
L_0x1b7e170/d .functor NOT 1, L_0x1b7e090, C4<0>, C4<0>, C4<0>;
L_0x1b7e170 .delay (10,10,10) L_0x1b7e170/d;
L_0x1b7e280/d .functor NAND 1, L_0x1b7e170, L_0x1b7dfd0, C4<1>, C4<1>;
L_0x1b7e280 .delay (20,20,20) L_0x1b7e280/d;
L_0x1b7e3e0/d .functor NOT 1, L_0x1b7e280, C4<0>, C4<0>, C4<0>;
L_0x1b7e3e0 .delay (10,10,10) L_0x1b7e3e0/d;
v0x1ab3600_0 .alias "a", 0 0, v0x1ab4be0_0;
v0x1ab36a0_0 .alias "b", 0 0, v0x1ab4ec0_0;
v0x1ab3740_0 .net "nand_ab", 0 0, L_0x1b7dfd0; 1 drivers
v0x1ab37e0_0 .net "nor_ab", 0 0, L_0x1b7e090; 1 drivers
v0x1ab3860_0 .net "nxor_ab", 0 0, L_0x1b7e280; 1 drivers
v0x1ab3900_0 .net "or_ab", 0 0, L_0x1b7e170; 1 drivers
v0x1ab39e0_0 .alias "result", 0 0, v0x1ab3cc0_0;
S_0x1ab2f70 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1ab2e80;
 .timescale 0 0;
L_0x1b7e4f0/d .functor NAND 1, L_0x1b7e3e0, L_0x1b7d9a0, C4<1>, C4<1>;
L_0x1b7e4f0 .delay (20,20,20) L_0x1b7e4f0/d;
L_0x1b7e640/d .functor NOR 1, L_0x1b7e3e0, L_0x1b7d9a0, C4<0>, C4<0>;
L_0x1b7e640 .delay (20,20,20) L_0x1b7e640/d;
L_0x1b7e7b0/d .functor NOT 1, L_0x1b7e640, C4<0>, C4<0>, C4<0>;
L_0x1b7e7b0 .delay (10,10,10) L_0x1b7e7b0/d;
L_0x1b7e870/d .functor NAND 1, L_0x1b7e7b0, L_0x1b7e4f0, C4<1>, C4<1>;
L_0x1b7e870 .delay (20,20,20) L_0x1b7e870/d;
L_0x1b7e980/d .functor NOT 1, L_0x1b7e870, C4<0>, C4<0>, C4<0>;
L_0x1b7e980 .delay (10,10,10) L_0x1b7e980/d;
v0x1ab3060_0 .alias "a", 0 0, v0x1ab3cc0_0;
v0x1ab3100_0 .alias "b", 0 0, v0x1ab4940_0;
v0x1ab31a0_0 .net "nand_ab", 0 0, L_0x1b7e4f0; 1 drivers
v0x1ab3240_0 .net "nor_ab", 0 0, L_0x1b7e640; 1 drivers
v0x1ab32c0_0 .net "nxor_ab", 0 0, L_0x1b7e870; 1 drivers
v0x1ab3360_0 .net "or_ab", 0 0, L_0x1b7e7b0; 1 drivers
v0x1ab3440_0 .alias "result", 0 0, v0x1ab4fa0_0;
S_0x1ab2930 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1aaec00;
 .timescale 0 0;
L_0x1b7f1e0/d .functor NAND 1, L_0x1b7d860, L_0x1b7d900, C4<1>, C4<1>;
L_0x1b7f1e0 .delay (20,20,20) L_0x1b7f1e0/d;
L_0x1b7f2a0/d .functor NOR 1, L_0x1b7d860, L_0x1b7d900, C4<0>, C4<0>;
L_0x1b7f2a0 .delay (20,20,20) L_0x1b7f2a0/d;
L_0x1b7f430/d .functor NOT 1, L_0x1b7f2a0, C4<0>, C4<0>, C4<0>;
L_0x1b7f430 .delay (10,10,10) L_0x1b7f430/d;
L_0x1b7f520/d .functor NAND 1, L_0x1b7f430, L_0x1b7f1e0, C4<1>, C4<1>;
L_0x1b7f520 .delay (20,20,20) L_0x1b7f520/d;
L_0x1b7f680/d .functor NOT 1, L_0x1b7f520, C4<0>, C4<0>, C4<0>;
L_0x1b7f680 .delay (10,10,10) L_0x1b7f680/d;
v0x1ab2a20_0 .alias "a", 0 0, v0x1ab4be0_0;
v0x1ab2aa0_0 .alias "b", 0 0, v0x1ab4c60_0;
v0x1ab2b70_0 .net "nand_ab", 0 0, L_0x1b7f1e0; 1 drivers
v0x1ab2bf0_0 .net "nor_ab", 0 0, L_0x1b7f2a0; 1 drivers
v0x1ab2c70_0 .net "nxor_ab", 0 0, L_0x1b7f520; 1 drivers
v0x1ab2cf0_0 .net "or_ab", 0 0, L_0x1b7f430; 1 drivers
v0x1ab2db0_0 .alias "result", 0 0, v0x1ab5340_0;
S_0x1ab1d40 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1aaec00;
 .timescale 0 0;
L_0x1b7f7d0/d .functor NAND 1, L_0x1b7d860, L_0x1b7d900, C4<1>, C4<1>;
L_0x1b7f7d0 .delay (20,20,20) L_0x1b7f7d0/d;
L_0x1b7f900/d .functor NOT 1, L_0x1b7f7d0, C4<0>, C4<0>, C4<0>;
L_0x1b7f900 .delay (10,10,10) L_0x1b7f900/d;
v0x1ab25b0_0 .alias "a", 0 0, v0x1ab4be0_0;
v0x1ab2650_0 .net "and_ab", 0 0, L_0x1b7f900; 1 drivers
v0x1ab26d0_0 .alias "b", 0 0, v0x1ab4c60_0;
v0x1ab2750_0 .net "nand_ab", 0 0, L_0x1b7f7d0; 1 drivers
v0x1ab2830_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ab28b0_0 .alias "result", 0 0, v0x1ab50b0_0;
S_0x1ab1e30 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1ab1d40;
 .timescale 0 0;
L_0x1b7fa50/d .functor NAND 1, L_0x1b7f900, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b7fa50 .delay (20,20,20) L_0x1b7fa50/d;
L_0x1b7fb10/d .functor NOT 1, L_0x1b7fa50, C4<0>, C4<0>, C4<0>;
L_0x1b7fb10 .delay (10,10,10) L_0x1b7fb10/d;
L_0x1b7fc40/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b7fc40 .delay (10,10,10) L_0x1b7fc40/d;
L_0x1b7fd00/d .functor NAND 1, L_0x1b7f7d0, L_0x1b7fc40, C4<1>, C4<1>;
L_0x1b7fd00 .delay (20,20,20) L_0x1b7fd00/d;
L_0x1b7fe50/d .functor NOT 1, L_0x1b7fd00, C4<0>, C4<0>, C4<0>;
L_0x1b7fe50 .delay (10,10,10) L_0x1b7fe50/d;
L_0x1b7ff40/d .functor NOR 1, L_0x1b7fe50, L_0x1b7fb10, C4<0>, C4<0>;
L_0x1b7ff40 .delay (20,20,20) L_0x1b7ff40/d;
L_0x1b800e0/d .functor NOT 1, L_0x1b7ff40, C4<0>, C4<0>, C4<0>;
L_0x1b800e0 .delay (10,10,10) L_0x1b800e0/d;
v0x1ab1f20_0 .net "and_in0ncom", 0 0, L_0x1b7fe50; 1 drivers
v0x1ab1fa0_0 .net "and_in1com", 0 0, L_0x1b7fb10; 1 drivers
v0x1ab2020_0 .alias "in0", 0 0, v0x1ab2750_0;
v0x1ab20c0_0 .alias "in1", 0 0, v0x1ab2650_0;
v0x1ab2140_0 .net "nand_in0ncom", 0 0, L_0x1b7fd00; 1 drivers
v0x1ab21e0_0 .net "nand_in1com", 0 0, L_0x1b7fa50; 1 drivers
v0x1ab22c0_0 .net "ncom", 0 0, L_0x1b7fc40; 1 drivers
v0x1ab2360_0 .net "nor_wire", 0 0, L_0x1b7ff40; 1 drivers
v0x1ab2400_0 .alias "result", 0 0, v0x1ab50b0_0;
v0x1ab24d0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1ab12a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1aaec00;
 .timescale 0 0;
L_0x1b80210/d .functor NOR 1, L_0x1b7d860, L_0x1b7d900, C4<0>, C4<0>;
L_0x1b80210 .delay (20,20,20) L_0x1b80210/d;
L_0x1b80340/d .functor NOT 1, L_0x1b80210, C4<0>, C4<0>, C4<0>;
L_0x1b80340 .delay (10,10,10) L_0x1b80340/d;
v0x1ab1a20_0 .alias "a", 0 0, v0x1ab4be0_0;
v0x1ab1aa0_0 .alias "b", 0 0, v0x1ab4c60_0;
v0x1ab1b40_0 .net "nor_ab", 0 0, L_0x1b80210; 1 drivers
v0x1ab1bc0_0 .net "or_ab", 0 0, L_0x1b80340; 1 drivers
v0x1ab1c40_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1ab1cc0_0 .alias "result", 0 0, v0x1ab5230_0;
S_0x1ab1390 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1ab12a0;
 .timescale 0 0;
L_0x1b80490/d .functor NAND 1, L_0x1b80340, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b80490 .delay (20,20,20) L_0x1b80490/d;
L_0x1b80550/d .functor NOT 1, L_0x1b80490, C4<0>, C4<0>, C4<0>;
L_0x1b80550 .delay (10,10,10) L_0x1b80550/d;
L_0x1b80680/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b80680 .delay (10,10,10) L_0x1b80680/d;
L_0x1b80740/d .functor NAND 1, L_0x1b80210, L_0x1b80680, C4<1>, C4<1>;
L_0x1b80740 .delay (20,20,20) L_0x1b80740/d;
L_0x1b80890/d .functor NOT 1, L_0x1b80740, C4<0>, C4<0>, C4<0>;
L_0x1b80890 .delay (10,10,10) L_0x1b80890/d;
L_0x1b80980/d .functor NOR 1, L_0x1b80890, L_0x1b80550, C4<0>, C4<0>;
L_0x1b80980 .delay (20,20,20) L_0x1b80980/d;
L_0x1b80b20/d .functor NOT 1, L_0x1b80980, C4<0>, C4<0>, C4<0>;
L_0x1b80b20 .delay (10,10,10) L_0x1b80b20/d;
v0x1ab1480_0 .net "and_in0ncom", 0 0, L_0x1b80890; 1 drivers
v0x1ab1500_0 .net "and_in1com", 0 0, L_0x1b80550; 1 drivers
v0x1ab1580_0 .alias "in0", 0 0, v0x1ab1b40_0;
v0x1ab1600_0 .alias "in1", 0 0, v0x1ab1bc0_0;
v0x1ab1680_0 .net "nand_in0ncom", 0 0, L_0x1b80740; 1 drivers
v0x1ab1700_0 .net "nand_in1com", 0 0, L_0x1b80490; 1 drivers
v0x1ab1780_0 .net "ncom", 0 0, L_0x1b80680; 1 drivers
v0x1ab1800_0 .net "nor_wire", 0 0, L_0x1b80980; 1 drivers
v0x1ab18d0_0 .alias "result", 0 0, v0x1ab5230_0;
v0x1ab19a0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1aaecf0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1aaec00;
 .timescale 0 0;
v0x1ab0af0_0 .alias "in0", 0 0, v0x1ab4fa0_0;
v0x1ab0ba0_0 .alias "in1", 0 0, v0x1ab5340_0;
v0x1ab0c50_0 .alias "in2", 0 0, v0x1ab50b0_0;
v0x1ab0d00_0 .alias "in3", 0 0, v0x1ab5230_0;
v0x1ab0de0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ab0e90_0 .alias "result", 0 0, v0x1ab4df0_0;
v0x1ab0f10_0 .net "sel0", 0 0, L_0x1b82c60; 1 drivers
v0x1ab0f90_0 .net "sel1", 0 0, L_0x1b82d00; 1 drivers
v0x1ab1010_0 .net "sel2", 0 0, L_0x1b82e30; 1 drivers
v0x1ab10c0_0 .net "w0", 0 0, L_0x1b812e0; 1 drivers
v0x1ab11a0_0 .net "w1", 0 0, L_0x1b81a60; 1 drivers
v0x1ab1220_0 .net "w2", 0 0, L_0x1b822b0; 1 drivers
S_0x1ab0370 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1aaecf0;
 .timescale 0 0;
L_0x1b80c50/d .functor NAND 1, L_0x1b7f680, L_0x1b82c60, C4<1>, C4<1>;
L_0x1b80c50 .delay (20,20,20) L_0x1b80c50/d;
L_0x1b80d10/d .functor NOT 1, L_0x1b80c50, C4<0>, C4<0>, C4<0>;
L_0x1b80d10 .delay (10,10,10) L_0x1b80d10/d;
L_0x1b80e40/d .functor NOT 1, L_0x1b82c60, C4<0>, C4<0>, C4<0>;
L_0x1b80e40 .delay (10,10,10) L_0x1b80e40/d;
L_0x1b80f90/d .functor NAND 1, L_0x1b7e980, L_0x1b80e40, C4<1>, C4<1>;
L_0x1b80f90 .delay (20,20,20) L_0x1b80f90/d;
L_0x1b81050/d .functor NOT 1, L_0x1b80f90, C4<0>, C4<0>, C4<0>;
L_0x1b81050 .delay (10,10,10) L_0x1b81050/d;
L_0x1b81140/d .functor NOR 1, L_0x1b81050, L_0x1b80d10, C4<0>, C4<0>;
L_0x1b81140 .delay (20,20,20) L_0x1b81140/d;
L_0x1b812e0/d .functor NOT 1, L_0x1b81140, C4<0>, C4<0>, C4<0>;
L_0x1b812e0 .delay (10,10,10) L_0x1b812e0/d;
v0x1ab0460_0 .net "and_in0ncom", 0 0, L_0x1b81050; 1 drivers
v0x1ab0520_0 .net "and_in1com", 0 0, L_0x1b80d10; 1 drivers
v0x1ab05c0_0 .alias "in0", 0 0, v0x1ab4fa0_0;
v0x1ab0660_0 .alias "in1", 0 0, v0x1ab5340_0;
v0x1ab06e0_0 .net "nand_in0ncom", 0 0, L_0x1b80f90; 1 drivers
v0x1ab0780_0 .net "nand_in1com", 0 0, L_0x1b80c50; 1 drivers
v0x1ab0820_0 .net "ncom", 0 0, L_0x1b80e40; 1 drivers
v0x1ab08c0_0 .net "nor_wire", 0 0, L_0x1b81140; 1 drivers
v0x1ab0960_0 .alias "result", 0 0, v0x1ab10c0_0;
v0x1ab09e0_0 .alias "sel0", 0 0, v0x1ab0f10_0;
S_0x1aafc20 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1aaecf0;
 .timescale 0 0;
L_0x1b81410/d .functor NAND 1, L_0x1b80b20, L_0x1b82c60, C4<1>, C4<1>;
L_0x1b81410 .delay (20,20,20) L_0x1b81410/d;
L_0x1b814d0/d .functor NOT 1, L_0x1b81410, C4<0>, C4<0>, C4<0>;
L_0x1b814d0 .delay (10,10,10) L_0x1b814d0/d;
L_0x1b81600/d .functor NOT 1, L_0x1b82c60, C4<0>, C4<0>, C4<0>;
L_0x1b81600 .delay (10,10,10) L_0x1b81600/d;
L_0x1b816c0/d .functor NAND 1, L_0x1b800e0, L_0x1b81600, C4<1>, C4<1>;
L_0x1b816c0 .delay (20,20,20) L_0x1b816c0/d;
L_0x1b817d0/d .functor NOT 1, L_0x1b816c0, C4<0>, C4<0>, C4<0>;
L_0x1b817d0 .delay (10,10,10) L_0x1b817d0/d;
L_0x1b818c0/d .functor NOR 1, L_0x1b817d0, L_0x1b814d0, C4<0>, C4<0>;
L_0x1b818c0 .delay (20,20,20) L_0x1b818c0/d;
L_0x1b81a60/d .functor NOT 1, L_0x1b818c0, C4<0>, C4<0>, C4<0>;
L_0x1b81a60 .delay (10,10,10) L_0x1b81a60/d;
v0x1aafd10_0 .net "and_in0ncom", 0 0, L_0x1b817d0; 1 drivers
v0x1aafdd0_0 .net "and_in1com", 0 0, L_0x1b814d0; 1 drivers
v0x1aafe70_0 .alias "in0", 0 0, v0x1ab50b0_0;
v0x1aaff10_0 .alias "in1", 0 0, v0x1ab5230_0;
v0x1aaff90_0 .net "nand_in0ncom", 0 0, L_0x1b816c0; 1 drivers
v0x1ab0030_0 .net "nand_in1com", 0 0, L_0x1b81410; 1 drivers
v0x1ab00d0_0 .net "ncom", 0 0, L_0x1b81600; 1 drivers
v0x1ab0170_0 .net "nor_wire", 0 0, L_0x1b818c0; 1 drivers
v0x1ab0210_0 .alias "result", 0 0, v0x1ab11a0_0;
v0x1ab0290_0 .alias "sel0", 0 0, v0x1ab0f10_0;
S_0x1aaf4b0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1aaecf0;
 .timescale 0 0;
L_0x1b81b90/d .functor NAND 1, L_0x1b81a60, L_0x1b82d00, C4<1>, C4<1>;
L_0x1b81b90 .delay (20,20,20) L_0x1b81b90/d;
L_0x1b81ce0/d .functor NOT 1, L_0x1b81b90, C4<0>, C4<0>, C4<0>;
L_0x1b81ce0 .delay (10,10,10) L_0x1b81ce0/d;
L_0x1b81e10/d .functor NOT 1, L_0x1b82d00, C4<0>, C4<0>, C4<0>;
L_0x1b81e10 .delay (10,10,10) L_0x1b81e10/d;
L_0x1b81ed0/d .functor NAND 1, L_0x1b812e0, L_0x1b81e10, C4<1>, C4<1>;
L_0x1b81ed0 .delay (20,20,20) L_0x1b81ed0/d;
L_0x1b82020/d .functor NOT 1, L_0x1b81ed0, C4<0>, C4<0>, C4<0>;
L_0x1b82020 .delay (10,10,10) L_0x1b82020/d;
L_0x1b82110/d .functor NOR 1, L_0x1b82020, L_0x1b81ce0, C4<0>, C4<0>;
L_0x1b82110 .delay (20,20,20) L_0x1b82110/d;
L_0x1b822b0/d .functor NOT 1, L_0x1b82110, C4<0>, C4<0>, C4<0>;
L_0x1b822b0 .delay (10,10,10) L_0x1b822b0/d;
v0x1aaf5a0_0 .net "and_in0ncom", 0 0, L_0x1b82020; 1 drivers
v0x1aaf660_0 .net "and_in1com", 0 0, L_0x1b81ce0; 1 drivers
v0x1aaf700_0 .alias "in0", 0 0, v0x1ab10c0_0;
v0x1aaf7a0_0 .alias "in1", 0 0, v0x1ab11a0_0;
v0x1aaf820_0 .net "nand_in0ncom", 0 0, L_0x1b81ed0; 1 drivers
v0x1aaf8c0_0 .net "nand_in1com", 0 0, L_0x1b81b90; 1 drivers
v0x1aaf960_0 .net "ncom", 0 0, L_0x1b81e10; 1 drivers
v0x1aafa00_0 .net "nor_wire", 0 0, L_0x1b82110; 1 drivers
v0x1aafaa0_0 .alias "result", 0 0, v0x1ab1220_0;
v0x1aafb20_0 .alias "sel0", 0 0, v0x1ab0f90_0;
S_0x1aaede0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1aaecf0;
 .timescale 0 0;
L_0x1b823e0/d .functor NAND 1, C4<0>, L_0x1b82e30, C4<1>, C4<1>;
L_0x1b823e0 .delay (20,20,20) L_0x1b823e0/d;
L_0x1b82540/d .functor NOT 1, L_0x1b823e0, C4<0>, C4<0>, C4<0>;
L_0x1b82540 .delay (10,10,10) L_0x1b82540/d;
L_0x1b82670/d .functor NOT 1, L_0x1b82e30, C4<0>, C4<0>, C4<0>;
L_0x1b82670 .delay (10,10,10) L_0x1b82670/d;
L_0x1b82730/d .functor NAND 1, L_0x1b822b0, L_0x1b82670, C4<1>, C4<1>;
L_0x1b82730 .delay (20,20,20) L_0x1b82730/d;
L_0x1b828a0/d .functor NOT 1, L_0x1b82730, C4<0>, C4<0>, C4<0>;
L_0x1b828a0 .delay (10,10,10) L_0x1b828a0/d;
L_0x1b82990/d .functor NOR 1, L_0x1b828a0, L_0x1b82540, C4<0>, C4<0>;
L_0x1b82990 .delay (20,20,20) L_0x1b82990/d;
L_0x1b82b30/d .functor NOT 1, L_0x1b82990, C4<0>, C4<0>, C4<0>;
L_0x1b82b30 .delay (10,10,10) L_0x1b82b30/d;
v0x1aaeed0_0 .net "and_in0ncom", 0 0, L_0x1b828a0; 1 drivers
v0x1aaef50_0 .net "and_in1com", 0 0, L_0x1b82540; 1 drivers
v0x1aaefd0_0 .alias "in0", 0 0, v0x1ab1220_0;
v0x1aaf050_0 .alias "in1", 0 0, v0x1ab0de0_0;
v0x1aaf0d0_0 .net "nand_in0ncom", 0 0, L_0x1b82730; 1 drivers
v0x1aaf150_0 .net "nand_in1com", 0 0, L_0x1b823e0; 1 drivers
v0x1aaf230_0 .net "ncom", 0 0, L_0x1b82670; 1 drivers
v0x1aaf2d0_0 .net "nor_wire", 0 0, L_0x1b82990; 1 drivers
v0x1aaf370_0 .alias "result", 0 0, v0x1ab4df0_0;
v0x1aaf410_0 .alias "sel0", 0 0, v0x1ab1010_0;
S_0x1aa7e20 .scope generate, "ALU4[14]" "ALU4[14]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1aa67f8 .param/l "i" 2 107, +C4<01110>;
S_0x1aa7f50 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1aa7e20;
 .timescale 0 0;
L_0x1b83380/d .functor NOT 1, L_0x1b832b0, C4<0>, C4<0>, C4<0>;
L_0x1b83380 .delay (10,10,10) L_0x1b83380/d;
v0x1a78ac0_0 .net "carryin", 0 0, L_0x1b88f50; 1 drivers
v0x1a78b60_0 .net "carryout", 0 0, L_0x1b84c10; 1 drivers
v0x1a78be0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1aae0b0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a78e50_0 .net "notB", 0 0, L_0x1b83380; 1 drivers
v0x1a78ed0_0 .net "operandA", 0 0, L_0x1b83210; 1 drivers
v0x1aae340_0 .net "operandB", 0 0, L_0x1b832b0; 1 drivers
v0x1aae450_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aae4d0_0 .net "result", 0 0, L_0x1b88700; 1 drivers
v0x1aae550_0 .net "trueB", 0 0, L_0x1b83a50; 1 drivers
v0x1aae630_0 .net "wAddSub", 0 0, L_0x1b84570; 1 drivers
v0x1aae740_0 .net "wNandAnd", 0 0, L_0x1b85cd0; 1 drivers
v0x1aae8c0_0 .net "wNorOr", 0 0, L_0x1b86710; 1 drivers
v0x1aae9d0_0 .net "wXor", 0 0, L_0x1b85270; 1 drivers
L_0x1b88830 .part v0x1b19ef0_0, 0, 1;
L_0x1b888d0 .part v0x1b19ef0_0, 1, 1;
L_0x1b88a00 .part v0x1b19ef0_0, 2, 1;
S_0x1aad520 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1aa7f50;
 .timescale 0 0;
L_0x1b83480/d .functor NAND 1, L_0x1b83380, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b83480 .delay (20,20,20) L_0x1b83480/d;
L_0x1b83560/d .functor NOT 1, L_0x1b83480, C4<0>, C4<0>, C4<0>;
L_0x1b83560 .delay (10,10,10) L_0x1b83560/d;
L_0x1b83640/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b83640 .delay (10,10,10) L_0x1b83640/d;
L_0x1b83700/d .functor NAND 1, L_0x1b832b0, L_0x1b83640, C4<1>, C4<1>;
L_0x1b83700 .delay (20,20,20) L_0x1b83700/d;
L_0x1b837c0/d .functor NOT 1, L_0x1b83700, C4<0>, C4<0>, C4<0>;
L_0x1b837c0 .delay (10,10,10) L_0x1b837c0/d;
L_0x1b838b0/d .functor NOR 1, L_0x1b837c0, L_0x1b83560, C4<0>, C4<0>;
L_0x1b838b0 .delay (20,20,20) L_0x1b838b0/d;
L_0x1b83a50/d .functor NOT 1, L_0x1b838b0, C4<0>, C4<0>, C4<0>;
L_0x1b83a50 .delay (10,10,10) L_0x1b83a50/d;
v0x1aad610_0 .net "and_in0ncom", 0 0, L_0x1b837c0; 1 drivers
v0x1aad6d0_0 .net "and_in1com", 0 0, L_0x1b83560; 1 drivers
v0x1aad770_0 .alias "in0", 0 0, v0x1aae340_0;
v0x1aad7f0_0 .alias "in1", 0 0, v0x1a78e50_0;
v0x1aad870_0 .net "nand_in0ncom", 0 0, L_0x1b83700; 1 drivers
v0x1aad910_0 .net "nand_in1com", 0 0, L_0x1b83480; 1 drivers
v0x1aad9b0_0 .net "ncom", 0 0, L_0x1b83640; 1 drivers
v0x1aada50_0 .net "nor_wire", 0 0, L_0x1b838b0; 1 drivers
v0x1aadaf0_0 .alias "result", 0 0, v0x1aae550_0;
v0x1aadbc0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1aac1e0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1aa7f50;
 .timescale 0 0;
L_0x1b84680/d .functor NAND 1, L_0x1b83210, L_0x1b83a50, C4<1>, C4<1>;
L_0x1b84680 .delay (20,20,20) L_0x1b84680/d;
L_0x1b847f0/d .functor NOT 1, L_0x1b84680, C4<0>, C4<0>, C4<0>;
L_0x1b847f0 .delay (10,10,10) L_0x1b847f0/d;
L_0x1b84900/d .functor NAND 1, L_0x1b88f50, L_0x1b83fd0, C4<1>, C4<1>;
L_0x1b84900 .delay (20,20,20) L_0x1b84900/d;
L_0x1b849c0/d .functor NOT 1, L_0x1b84900, C4<0>, C4<0>, C4<0>;
L_0x1b849c0 .delay (10,10,10) L_0x1b849c0/d;
L_0x1b84ad0/d .functor NOR 1, L_0x1b849c0, L_0x1b847f0, C4<0>, C4<0>;
L_0x1b84ad0 .delay (20,20,20) L_0x1b84ad0/d;
L_0x1b84c10/d .functor NOT 1, L_0x1b84ad0, C4<0>, C4<0>, C4<0>;
L_0x1b84c10 .delay (10,10,10) L_0x1b84c10/d;
v0x1aacdc0_0 .net "And_AB", 0 0, L_0x1b847f0; 1 drivers
v0x1aace60_0 .net "And_XorAB_C", 0 0, L_0x1b849c0; 1 drivers
v0x1aacf00_0 .net "Nand_AB", 0 0, L_0x1b84680; 1 drivers
v0x1aacfa0_0 .net "Nand_XorAB_C", 0 0, L_0x1b84900; 1 drivers
v0x1aad020_0 .net "Xor_AB", 0 0, L_0x1b83fd0; 1 drivers
v0x1aad0f0_0 .alias "a", 0 0, v0x1a78ed0_0;
v0x1aad240_0 .alias "b", 0 0, v0x1aae550_0;
v0x1aad2c0_0 .alias "carryin", 0 0, v0x1a78ac0_0;
v0x1aad340_0 .alias "carryout", 0 0, v0x1a78b60_0;
v0x1aad3c0_0 .net "nco", 0 0, L_0x1b84ad0; 1 drivers
v0x1aad4a0_0 .alias "sum", 0 0, v0x1aae630_0;
S_0x1aac870 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1aac1e0;
 .timescale 0 0;
L_0x1b83bc0/d .functor NAND 1, L_0x1b83210, L_0x1b83a50, C4<1>, C4<1>;
L_0x1b83bc0 .delay (20,20,20) L_0x1b83bc0/d;
L_0x1b83c80/d .functor NOR 1, L_0x1b83210, L_0x1b83a50, C4<0>, C4<0>;
L_0x1b83c80 .delay (20,20,20) L_0x1b83c80/d;
L_0x1b83d60/d .functor NOT 1, L_0x1b83c80, C4<0>, C4<0>, C4<0>;
L_0x1b83d60 .delay (10,10,10) L_0x1b83d60/d;
L_0x1b83e70/d .functor NAND 1, L_0x1b83d60, L_0x1b83bc0, C4<1>, C4<1>;
L_0x1b83e70 .delay (20,20,20) L_0x1b83e70/d;
L_0x1b83fd0/d .functor NOT 1, L_0x1b83e70, C4<0>, C4<0>, C4<0>;
L_0x1b83fd0 .delay (10,10,10) L_0x1b83fd0/d;
v0x1aac960_0 .alias "a", 0 0, v0x1a78ed0_0;
v0x1aaca00_0 .alias "b", 0 0, v0x1aae550_0;
v0x1aacaa0_0 .net "nand_ab", 0 0, L_0x1b83bc0; 1 drivers
v0x1aacb40_0 .net "nor_ab", 0 0, L_0x1b83c80; 1 drivers
v0x1aacbc0_0 .net "nxor_ab", 0 0, L_0x1b83e70; 1 drivers
v0x1aacc60_0 .net "or_ab", 0 0, L_0x1b83d60; 1 drivers
v0x1aacd40_0 .alias "result", 0 0, v0x1aad020_0;
S_0x1aac2d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1aac1e0;
 .timescale 0 0;
L_0x1b840e0/d .functor NAND 1, L_0x1b83fd0, L_0x1b88f50, C4<1>, C4<1>;
L_0x1b840e0 .delay (20,20,20) L_0x1b840e0/d;
L_0x1b84230/d .functor NOR 1, L_0x1b83fd0, L_0x1b88f50, C4<0>, C4<0>;
L_0x1b84230 .delay (20,20,20) L_0x1b84230/d;
L_0x1b843a0/d .functor NOT 1, L_0x1b84230, C4<0>, C4<0>, C4<0>;
L_0x1b843a0 .delay (10,10,10) L_0x1b843a0/d;
L_0x1b84460/d .functor NAND 1, L_0x1b843a0, L_0x1b840e0, C4<1>, C4<1>;
L_0x1b84460 .delay (20,20,20) L_0x1b84460/d;
L_0x1b84570/d .functor NOT 1, L_0x1b84460, C4<0>, C4<0>, C4<0>;
L_0x1b84570 .delay (10,10,10) L_0x1b84570/d;
v0x1aac3c0_0 .alias "a", 0 0, v0x1aad020_0;
v0x1aac460_0 .alias "b", 0 0, v0x1a78ac0_0;
v0x1aac500_0 .net "nand_ab", 0 0, L_0x1b840e0; 1 drivers
v0x1aac5a0_0 .net "nor_ab", 0 0, L_0x1b84230; 1 drivers
v0x1aac620_0 .net "nxor_ab", 0 0, L_0x1b84460; 1 drivers
v0x1aac6c0_0 .net "or_ab", 0 0, L_0x1b843a0; 1 drivers
v0x1aac7a0_0 .alias "result", 0 0, v0x1aae630_0;
S_0x1aabc90 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1aa7f50;
 .timescale 0 0;
L_0x1b84dd0/d .functor NAND 1, L_0x1b83210, L_0x1b832b0, C4<1>, C4<1>;
L_0x1b84dd0 .delay (20,20,20) L_0x1b84dd0/d;
L_0x1b84e90/d .functor NOR 1, L_0x1b83210, L_0x1b832b0, C4<0>, C4<0>;
L_0x1b84e90 .delay (20,20,20) L_0x1b84e90/d;
L_0x1b85020/d .functor NOT 1, L_0x1b84e90, C4<0>, C4<0>, C4<0>;
L_0x1b85020 .delay (10,10,10) L_0x1b85020/d;
L_0x1b85110/d .functor NAND 1, L_0x1b85020, L_0x1b84dd0, C4<1>, C4<1>;
L_0x1b85110 .delay (20,20,20) L_0x1b85110/d;
L_0x1b85270/d .functor NOT 1, L_0x1b85110, C4<0>, C4<0>, C4<0>;
L_0x1b85270 .delay (10,10,10) L_0x1b85270/d;
v0x1aabd80_0 .alias "a", 0 0, v0x1a78ed0_0;
v0x1aabe00_0 .alias "b", 0 0, v0x1aae340_0;
v0x1aabed0_0 .net "nand_ab", 0 0, L_0x1b84dd0; 1 drivers
v0x1aabf50_0 .net "nor_ab", 0 0, L_0x1b84e90; 1 drivers
v0x1aabfd0_0 .net "nxor_ab", 0 0, L_0x1b85110; 1 drivers
v0x1aac050_0 .net "or_ab", 0 0, L_0x1b85020; 1 drivers
v0x1aac110_0 .alias "result", 0 0, v0x1aae9d0_0;
S_0x1aab0a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1aa7f50;
 .timescale 0 0;
L_0x1b853c0/d .functor NAND 1, L_0x1b83210, L_0x1b832b0, C4<1>, C4<1>;
L_0x1b853c0 .delay (20,20,20) L_0x1b853c0/d;
L_0x1b854f0/d .functor NOT 1, L_0x1b853c0, C4<0>, C4<0>, C4<0>;
L_0x1b854f0 .delay (10,10,10) L_0x1b854f0/d;
v0x1aab910_0 .alias "a", 0 0, v0x1a78ed0_0;
v0x1aab9b0_0 .net "and_ab", 0 0, L_0x1b854f0; 1 drivers
v0x1aaba30_0 .alias "b", 0 0, v0x1aae340_0;
v0x1aabab0_0 .net "nand_ab", 0 0, L_0x1b853c0; 1 drivers
v0x1aabb90_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aabc10_0 .alias "result", 0 0, v0x1aae740_0;
S_0x1aab190 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1aab0a0;
 .timescale 0 0;
L_0x1b85640/d .functor NAND 1, L_0x1b854f0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b85640 .delay (20,20,20) L_0x1b85640/d;
L_0x1b85700/d .functor NOT 1, L_0x1b85640, C4<0>, C4<0>, C4<0>;
L_0x1b85700 .delay (10,10,10) L_0x1b85700/d;
L_0x1b85830/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b85830 .delay (10,10,10) L_0x1b85830/d;
L_0x1b858f0/d .functor NAND 1, L_0x1b853c0, L_0x1b85830, C4<1>, C4<1>;
L_0x1b858f0 .delay (20,20,20) L_0x1b858f0/d;
L_0x1b85a40/d .functor NOT 1, L_0x1b858f0, C4<0>, C4<0>, C4<0>;
L_0x1b85a40 .delay (10,10,10) L_0x1b85a40/d;
L_0x1b85b30/d .functor NOR 1, L_0x1b85a40, L_0x1b85700, C4<0>, C4<0>;
L_0x1b85b30 .delay (20,20,20) L_0x1b85b30/d;
L_0x1b85cd0/d .functor NOT 1, L_0x1b85b30, C4<0>, C4<0>, C4<0>;
L_0x1b85cd0 .delay (10,10,10) L_0x1b85cd0/d;
v0x1aab280_0 .net "and_in0ncom", 0 0, L_0x1b85a40; 1 drivers
v0x1aab300_0 .net "and_in1com", 0 0, L_0x1b85700; 1 drivers
v0x1aab380_0 .alias "in0", 0 0, v0x1aabab0_0;
v0x1aab420_0 .alias "in1", 0 0, v0x1aab9b0_0;
v0x1aab4a0_0 .net "nand_in0ncom", 0 0, L_0x1b858f0; 1 drivers
v0x1aab540_0 .net "nand_in1com", 0 0, L_0x1b85640; 1 drivers
v0x1aab620_0 .net "ncom", 0 0, L_0x1b85830; 1 drivers
v0x1aab6c0_0 .net "nor_wire", 0 0, L_0x1b85b30; 1 drivers
v0x1aab760_0 .alias "result", 0 0, v0x1aae740_0;
v0x1aab830_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1aaa600 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1aa7f50;
 .timescale 0 0;
L_0x1b85e00/d .functor NOR 1, L_0x1b83210, L_0x1b832b0, C4<0>, C4<0>;
L_0x1b85e00 .delay (20,20,20) L_0x1b85e00/d;
L_0x1b85f30/d .functor NOT 1, L_0x1b85e00, C4<0>, C4<0>, C4<0>;
L_0x1b85f30 .delay (10,10,10) L_0x1b85f30/d;
v0x1aaad80_0 .alias "a", 0 0, v0x1a78ed0_0;
v0x1aaae00_0 .alias "b", 0 0, v0x1aae340_0;
v0x1aaaea0_0 .net "nor_ab", 0 0, L_0x1b85e00; 1 drivers
v0x1aaaf20_0 .net "or_ab", 0 0, L_0x1b85f30; 1 drivers
v0x1aaafa0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aab020_0 .alias "result", 0 0, v0x1aae8c0_0;
S_0x1aaa6f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1aaa600;
 .timescale 0 0;
L_0x1b86080/d .functor NAND 1, L_0x1b85f30, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b86080 .delay (20,20,20) L_0x1b86080/d;
L_0x1b86140/d .functor NOT 1, L_0x1b86080, C4<0>, C4<0>, C4<0>;
L_0x1b86140 .delay (10,10,10) L_0x1b86140/d;
L_0x1b86270/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b86270 .delay (10,10,10) L_0x1b86270/d;
L_0x1b86330/d .functor NAND 1, L_0x1b85e00, L_0x1b86270, C4<1>, C4<1>;
L_0x1b86330 .delay (20,20,20) L_0x1b86330/d;
L_0x1b86480/d .functor NOT 1, L_0x1b86330, C4<0>, C4<0>, C4<0>;
L_0x1b86480 .delay (10,10,10) L_0x1b86480/d;
L_0x1b86570/d .functor NOR 1, L_0x1b86480, L_0x1b86140, C4<0>, C4<0>;
L_0x1b86570 .delay (20,20,20) L_0x1b86570/d;
L_0x1b86710/d .functor NOT 1, L_0x1b86570, C4<0>, C4<0>, C4<0>;
L_0x1b86710 .delay (10,10,10) L_0x1b86710/d;
v0x1aaa7e0_0 .net "and_in0ncom", 0 0, L_0x1b86480; 1 drivers
v0x1aaa860_0 .net "and_in1com", 0 0, L_0x1b86140; 1 drivers
v0x1aaa8e0_0 .alias "in0", 0 0, v0x1aaaea0_0;
v0x1aaa960_0 .alias "in1", 0 0, v0x1aaaf20_0;
v0x1aaa9e0_0 .net "nand_in0ncom", 0 0, L_0x1b86330; 1 drivers
v0x1aaaa60_0 .net "nand_in1com", 0 0, L_0x1b86080; 1 drivers
v0x1aaaae0_0 .net "ncom", 0 0, L_0x1b86270; 1 drivers
v0x1aaab60_0 .net "nor_wire", 0 0, L_0x1b86570; 1 drivers
v0x1aaac30_0 .alias "result", 0 0, v0x1aae8c0_0;
v0x1aaad00_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1aa8040 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1aa7f50;
 .timescale 0 0;
v0x1aa9e50_0 .alias "in0", 0 0, v0x1aae630_0;
v0x1aa9f00_0 .alias "in1", 0 0, v0x1aae9d0_0;
v0x1aa9fb0_0 .alias "in2", 0 0, v0x1aae740_0;
v0x1aaa060_0 .alias "in3", 0 0, v0x1aae8c0_0;
v0x1aaa140_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1aaa1f0_0 .alias "result", 0 0, v0x1aae4d0_0;
v0x1aaa270_0 .net "sel0", 0 0, L_0x1b88830; 1 drivers
v0x1aaa2f0_0 .net "sel1", 0 0, L_0x1b888d0; 1 drivers
v0x1aaa370_0 .net "sel2", 0 0, L_0x1b88a00; 1 drivers
v0x1aaa420_0 .net "w0", 0 0, L_0x1b86ed0; 1 drivers
v0x1aaa500_0 .net "w1", 0 0, L_0x1b87650; 1 drivers
v0x1aaa580_0 .net "w2", 0 0, L_0x1b87ea0; 1 drivers
S_0x1aa9700 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1aa8040;
 .timescale 0 0;
L_0x1b86840/d .functor NAND 1, L_0x1b85270, L_0x1b88830, C4<1>, C4<1>;
L_0x1b86840 .delay (20,20,20) L_0x1b86840/d;
L_0x1b86900/d .functor NOT 1, L_0x1b86840, C4<0>, C4<0>, C4<0>;
L_0x1b86900 .delay (10,10,10) L_0x1b86900/d;
L_0x1b86a30/d .functor NOT 1, L_0x1b88830, C4<0>, C4<0>, C4<0>;
L_0x1b86a30 .delay (10,10,10) L_0x1b86a30/d;
L_0x1b86b80/d .functor NAND 1, L_0x1b84570, L_0x1b86a30, C4<1>, C4<1>;
L_0x1b86b80 .delay (20,20,20) L_0x1b86b80/d;
L_0x1b86c40/d .functor NOT 1, L_0x1b86b80, C4<0>, C4<0>, C4<0>;
L_0x1b86c40 .delay (10,10,10) L_0x1b86c40/d;
L_0x1b86d30/d .functor NOR 1, L_0x1b86c40, L_0x1b86900, C4<0>, C4<0>;
L_0x1b86d30 .delay (20,20,20) L_0x1b86d30/d;
L_0x1b86ed0/d .functor NOT 1, L_0x1b86d30, C4<0>, C4<0>, C4<0>;
L_0x1b86ed0 .delay (10,10,10) L_0x1b86ed0/d;
v0x1aa97f0_0 .net "and_in0ncom", 0 0, L_0x1b86c40; 1 drivers
v0x1aa98b0_0 .net "and_in1com", 0 0, L_0x1b86900; 1 drivers
v0x1aa9950_0 .alias "in0", 0 0, v0x1aae630_0;
v0x1aa99f0_0 .alias "in1", 0 0, v0x1aae9d0_0;
v0x1aa9a70_0 .net "nand_in0ncom", 0 0, L_0x1b86b80; 1 drivers
v0x1aa9b10_0 .net "nand_in1com", 0 0, L_0x1b86840; 1 drivers
v0x1aa9bb0_0 .net "ncom", 0 0, L_0x1b86a30; 1 drivers
v0x1aa9c50_0 .net "nor_wire", 0 0, L_0x1b86d30; 1 drivers
v0x1aa9cf0_0 .alias "result", 0 0, v0x1aaa420_0;
v0x1aa9d70_0 .alias "sel0", 0 0, v0x1aaa270_0;
S_0x1aa8fb0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1aa8040;
 .timescale 0 0;
L_0x1b87000/d .functor NAND 1, L_0x1b86710, L_0x1b88830, C4<1>, C4<1>;
L_0x1b87000 .delay (20,20,20) L_0x1b87000/d;
L_0x1b870c0/d .functor NOT 1, L_0x1b87000, C4<0>, C4<0>, C4<0>;
L_0x1b870c0 .delay (10,10,10) L_0x1b870c0/d;
L_0x1b871f0/d .functor NOT 1, L_0x1b88830, C4<0>, C4<0>, C4<0>;
L_0x1b871f0 .delay (10,10,10) L_0x1b871f0/d;
L_0x1b872b0/d .functor NAND 1, L_0x1b85cd0, L_0x1b871f0, C4<1>, C4<1>;
L_0x1b872b0 .delay (20,20,20) L_0x1b872b0/d;
L_0x1b873c0/d .functor NOT 1, L_0x1b872b0, C4<0>, C4<0>, C4<0>;
L_0x1b873c0 .delay (10,10,10) L_0x1b873c0/d;
L_0x1b874b0/d .functor NOR 1, L_0x1b873c0, L_0x1b870c0, C4<0>, C4<0>;
L_0x1b874b0 .delay (20,20,20) L_0x1b874b0/d;
L_0x1b87650/d .functor NOT 1, L_0x1b874b0, C4<0>, C4<0>, C4<0>;
L_0x1b87650 .delay (10,10,10) L_0x1b87650/d;
v0x1aa90a0_0 .net "and_in0ncom", 0 0, L_0x1b873c0; 1 drivers
v0x1aa9160_0 .net "and_in1com", 0 0, L_0x1b870c0; 1 drivers
v0x1aa9200_0 .alias "in0", 0 0, v0x1aae740_0;
v0x1aa92a0_0 .alias "in1", 0 0, v0x1aae8c0_0;
v0x1aa9320_0 .net "nand_in0ncom", 0 0, L_0x1b872b0; 1 drivers
v0x1aa93c0_0 .net "nand_in1com", 0 0, L_0x1b87000; 1 drivers
v0x1aa9460_0 .net "ncom", 0 0, L_0x1b871f0; 1 drivers
v0x1aa9500_0 .net "nor_wire", 0 0, L_0x1b874b0; 1 drivers
v0x1aa95a0_0 .alias "result", 0 0, v0x1aaa500_0;
v0x1aa9620_0 .alias "sel0", 0 0, v0x1aaa270_0;
S_0x1aa8860 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1aa8040;
 .timescale 0 0;
L_0x1b87780/d .functor NAND 1, L_0x1b87650, L_0x1b888d0, C4<1>, C4<1>;
L_0x1b87780 .delay (20,20,20) L_0x1b87780/d;
L_0x1b878d0/d .functor NOT 1, L_0x1b87780, C4<0>, C4<0>, C4<0>;
L_0x1b878d0 .delay (10,10,10) L_0x1b878d0/d;
L_0x1b87a00/d .functor NOT 1, L_0x1b888d0, C4<0>, C4<0>, C4<0>;
L_0x1b87a00 .delay (10,10,10) L_0x1b87a00/d;
L_0x1b87ac0/d .functor NAND 1, L_0x1b86ed0, L_0x1b87a00, C4<1>, C4<1>;
L_0x1b87ac0 .delay (20,20,20) L_0x1b87ac0/d;
L_0x1b87c10/d .functor NOT 1, L_0x1b87ac0, C4<0>, C4<0>, C4<0>;
L_0x1b87c10 .delay (10,10,10) L_0x1b87c10/d;
L_0x1b87d00/d .functor NOR 1, L_0x1b87c10, L_0x1b878d0, C4<0>, C4<0>;
L_0x1b87d00 .delay (20,20,20) L_0x1b87d00/d;
L_0x1b87ea0/d .functor NOT 1, L_0x1b87d00, C4<0>, C4<0>, C4<0>;
L_0x1b87ea0 .delay (10,10,10) L_0x1b87ea0/d;
v0x1aa8950_0 .net "and_in0ncom", 0 0, L_0x1b87c10; 1 drivers
v0x1aa8a10_0 .net "and_in1com", 0 0, L_0x1b878d0; 1 drivers
v0x1aa8ab0_0 .alias "in0", 0 0, v0x1aaa420_0;
v0x1aa8b50_0 .alias "in1", 0 0, v0x1aaa500_0;
v0x1aa8bd0_0 .net "nand_in0ncom", 0 0, L_0x1b87ac0; 1 drivers
v0x1aa8c70_0 .net "nand_in1com", 0 0, L_0x1b87780; 1 drivers
v0x1aa8d10_0 .net "ncom", 0 0, L_0x1b87a00; 1 drivers
v0x1aa8db0_0 .net "nor_wire", 0 0, L_0x1b87d00; 1 drivers
v0x1aa8e50_0 .alias "result", 0 0, v0x1aaa580_0;
v0x1aa8ed0_0 .alias "sel0", 0 0, v0x1aaa2f0_0;
S_0x1aa8130 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1aa8040;
 .timescale 0 0;
L_0x1b87fd0/d .functor NAND 1, C4<0>, L_0x1b88a00, C4<1>, C4<1>;
L_0x1b87fd0 .delay (20,20,20) L_0x1b87fd0/d;
L_0x1b88130/d .functor NOT 1, L_0x1b87fd0, C4<0>, C4<0>, C4<0>;
L_0x1b88130 .delay (10,10,10) L_0x1b88130/d;
L_0x1b88260/d .functor NOT 1, L_0x1b88a00, C4<0>, C4<0>, C4<0>;
L_0x1b88260 .delay (10,10,10) L_0x1b88260/d;
L_0x1b88320/d .functor NAND 1, L_0x1b87ea0, L_0x1b88260, C4<1>, C4<1>;
L_0x1b88320 .delay (20,20,20) L_0x1b88320/d;
L_0x1b88470/d .functor NOT 1, L_0x1b88320, C4<0>, C4<0>, C4<0>;
L_0x1b88470 .delay (10,10,10) L_0x1b88470/d;
L_0x1b88560/d .functor NOR 1, L_0x1b88470, L_0x1b88130, C4<0>, C4<0>;
L_0x1b88560 .delay (20,20,20) L_0x1b88560/d;
L_0x1b88700/d .functor NOT 1, L_0x1b88560, C4<0>, C4<0>, C4<0>;
L_0x1b88700 .delay (10,10,10) L_0x1b88700/d;
v0x1aa8220_0 .net "and_in0ncom", 0 0, L_0x1b88470; 1 drivers
v0x1aa82a0_0 .net "and_in1com", 0 0, L_0x1b88130; 1 drivers
v0x1aa8340_0 .alias "in0", 0 0, v0x1aaa580_0;
v0x1aa83e0_0 .alias "in1", 0 0, v0x1aaa140_0;
v0x1aa8460_0 .net "nand_in0ncom", 0 0, L_0x1b88320; 1 drivers
v0x1aa8500_0 .net "nand_in1com", 0 0, L_0x1b87fd0; 1 drivers
v0x1aa85e0_0 .net "ncom", 0 0, L_0x1b88260; 1 drivers
v0x1aa8680_0 .net "nor_wire", 0 0, L_0x1b88560; 1 drivers
v0x1aa8720_0 .alias "result", 0 0, v0x1aae4d0_0;
v0x1aa87c0_0 .alias "sel0", 0 0, v0x1aaa370_0;
S_0x1aa1480 .scope generate, "ALU4[15]" "ALU4[15]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a9fe58 .param/l "i" 2 107, +C4<01111>;
S_0x1aa15b0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1aa1480;
 .timescale 0 0;
L_0x1b88d20/d .functor NOT 1, L_0x1b89090, C4<0>, C4<0>, C4<0>;
L_0x1b88d20 .delay (10,10,10) L_0x1b88d20/d;
v0x1aa7320_0 .net "carryin", 0 0, L_0x1b89130; 1 drivers
v0x1aa73c0_0 .net "carryout", 0 0, L_0x1b8a6a0; 1 drivers
v0x1aa7440_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1aa74c0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1aa7540_0 .net "notB", 0 0, L_0x1b88d20; 1 drivers
v0x1aa75c0_0 .net "operandA", 0 0, L_0x1b88ff0; 1 drivers
v0x1aa7640_0 .net "operandB", 0 0, L_0x1b89090; 1 drivers
v0x1aa7750_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aa77d0_0 .net "result", 0 0, L_0x1b8e0d0; 1 drivers
v0x1aa78a0_0 .net "trueB", 0 0, L_0x1b896c0; 1 drivers
v0x1aa7980_0 .net "wAddSub", 0 0, L_0x1b8a080; 1 drivers
v0x1aa7a90_0 .net "wNandAnd", 0 0, L_0x1b8b680; 1 drivers
v0x1aa7c10_0 .net "wNorOr", 0 0, L_0x1b8c0c0; 1 drivers
v0x1aa7d20_0 .net "wXor", 0 0, L_0x1b8ac60; 1 drivers
L_0x1b8e200 .part v0x1b19ef0_0, 0, 1;
L_0x1b8e2a0 .part v0x1b19ef0_0, 1, 1;
L_0x1b8e3d0 .part v0x1b19ef0_0, 2, 1;
S_0x1aa6ba0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1aa15b0;
 .timescale 0 0;
L_0x1b88e20/d .functor NAND 1, L_0x1b88d20, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b88e20 .delay (20,20,20) L_0x1b88e20/d;
L_0x1b89230/d .functor NOT 1, L_0x1b88e20, C4<0>, C4<0>, C4<0>;
L_0x1b89230 .delay (10,10,10) L_0x1b89230/d;
L_0x1b892b0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b892b0 .delay (10,10,10) L_0x1b892b0/d;
L_0x1b89370/d .functor NAND 1, L_0x1b89090, L_0x1b892b0, C4<1>, C4<1>;
L_0x1b89370 .delay (20,20,20) L_0x1b89370/d;
L_0x1b89430/d .functor NOT 1, L_0x1b89370, C4<0>, C4<0>, C4<0>;
L_0x1b89430 .delay (10,10,10) L_0x1b89430/d;
L_0x1b89520/d .functor NOR 1, L_0x1b89430, L_0x1b89230, C4<0>, C4<0>;
L_0x1b89520 .delay (20,20,20) L_0x1b89520/d;
L_0x1b896c0/d .functor NOT 1, L_0x1b89520, C4<0>, C4<0>, C4<0>;
L_0x1b896c0 .delay (10,10,10) L_0x1b896c0/d;
v0x1aa6c90_0 .net "and_in0ncom", 0 0, L_0x1b89430; 1 drivers
v0x1aa6d50_0 .net "and_in1com", 0 0, L_0x1b89230; 1 drivers
v0x1aa6df0_0 .alias "in0", 0 0, v0x1aa7640_0;
v0x1aa6e70_0 .alias "in1", 0 0, v0x1aa7540_0;
v0x1aa6ef0_0 .net "nand_in0ncom", 0 0, L_0x1b89370; 1 drivers
v0x1aa6f90_0 .net "nand_in1com", 0 0, L_0x1b88e20; 1 drivers
v0x1aa7030_0 .net "ncom", 0 0, L_0x1b892b0; 1 drivers
v0x1aa70d0_0 .net "nor_wire", 0 0, L_0x1b89520; 1 drivers
v0x1aa7170_0 .alias "result", 0 0, v0x1aa78a0_0;
v0x1aa7240_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1aa5860 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1aa15b0;
 .timescale 0 0;
L_0x1b8a170/d .functor NAND 1, L_0x1b88ff0, L_0x1b896c0, C4<1>, C4<1>;
L_0x1b8a170 .delay (20,20,20) L_0x1b8a170/d;
L_0x1b8a2e0/d .functor NOT 1, L_0x1b8a170, C4<0>, C4<0>, C4<0>;
L_0x1b8a2e0 .delay (10,10,10) L_0x1b8a2e0/d;
L_0x1b8a3d0/d .functor NAND 1, L_0x1b89130, L_0x1b89c40, C4<1>, C4<1>;
L_0x1b8a3d0 .delay (20,20,20) L_0x1b8a3d0/d;
L_0x1b8a470/d .functor NOT 1, L_0x1b8a3d0, C4<0>, C4<0>, C4<0>;
L_0x1b8a470 .delay (10,10,10) L_0x1b8a470/d;
L_0x1b8a560/d .functor NOR 1, L_0x1b8a470, L_0x1b8a2e0, C4<0>, C4<0>;
L_0x1b8a560 .delay (20,20,20) L_0x1b8a560/d;
L_0x1b8a6a0/d .functor NOT 1, L_0x1b8a560, C4<0>, C4<0>, C4<0>;
L_0x1b8a6a0 .delay (10,10,10) L_0x1b8a6a0/d;
v0x1aa6440_0 .net "And_AB", 0 0, L_0x1b8a2e0; 1 drivers
v0x1aa64e0_0 .net "And_XorAB_C", 0 0, L_0x1b8a470; 1 drivers
v0x1aa6580_0 .net "Nand_AB", 0 0, L_0x1b8a170; 1 drivers
v0x1aa6620_0 .net "Nand_XorAB_C", 0 0, L_0x1b8a3d0; 1 drivers
v0x1aa66a0_0 .net "Xor_AB", 0 0, L_0x1b89c40; 1 drivers
v0x1aa6770_0 .alias "a", 0 0, v0x1aa75c0_0;
v0x1aa68c0_0 .alias "b", 0 0, v0x1aa78a0_0;
v0x1aa6940_0 .alias "carryin", 0 0, v0x1aa7320_0;
v0x1aa69c0_0 .alias "carryout", 0 0, v0x1aa73c0_0;
v0x1aa6a40_0 .net "nco", 0 0, L_0x1b8a560; 1 drivers
v0x1aa6b20_0 .alias "sum", 0 0, v0x1aa7980_0;
S_0x1aa5ef0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1aa5860;
 .timescale 0 0;
L_0x1b89830/d .functor NAND 1, L_0x1b88ff0, L_0x1b896c0, C4<1>, C4<1>;
L_0x1b89830 .delay (20,20,20) L_0x1b89830/d;
L_0x1b898f0/d .functor NOR 1, L_0x1b88ff0, L_0x1b896c0, C4<0>, C4<0>;
L_0x1b898f0 .delay (20,20,20) L_0x1b898f0/d;
L_0x1b899d0/d .functor NOT 1, L_0x1b898f0, C4<0>, C4<0>, C4<0>;
L_0x1b899d0 .delay (10,10,10) L_0x1b899d0/d;
L_0x1b89ae0/d .functor NAND 1, L_0x1b899d0, L_0x1b89830, C4<1>, C4<1>;
L_0x1b89ae0 .delay (20,20,20) L_0x1b89ae0/d;
L_0x1b89c40/d .functor NOT 1, L_0x1b89ae0, C4<0>, C4<0>, C4<0>;
L_0x1b89c40 .delay (10,10,10) L_0x1b89c40/d;
v0x1aa5fe0_0 .alias "a", 0 0, v0x1aa75c0_0;
v0x1aa6080_0 .alias "b", 0 0, v0x1aa78a0_0;
v0x1aa6120_0 .net "nand_ab", 0 0, L_0x1b89830; 1 drivers
v0x1aa61c0_0 .net "nor_ab", 0 0, L_0x1b898f0; 1 drivers
v0x1aa6240_0 .net "nxor_ab", 0 0, L_0x1b89ae0; 1 drivers
v0x1aa62e0_0 .net "or_ab", 0 0, L_0x1b899d0; 1 drivers
v0x1aa63c0_0 .alias "result", 0 0, v0x1aa66a0_0;
S_0x1aa5950 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1aa5860;
 .timescale 0 0;
L_0x1b89d50/d .functor NAND 1, L_0x1b89c40, L_0x1b89130, C4<1>, C4<1>;
L_0x1b89d50 .delay (20,20,20) L_0x1b89d50/d;
L_0x1b89ea0/d .functor NOR 1, L_0x1b89c40, L_0x1b89130, C4<0>, C4<0>;
L_0x1b89ea0 .delay (20,20,20) L_0x1b89ea0/d;
L_0x1aabb30/d .functor NOT 1, L_0x1b89ea0, C4<0>, C4<0>, C4<0>;
L_0x1aabb30 .delay (10,10,10) L_0x1aabb30/d;
L_0x1ab27d0/d .functor NAND 1, L_0x1aabb30, L_0x1b89d50, C4<1>, C4<1>;
L_0x1ab27d0 .delay (20,20,20) L_0x1ab27d0/d;
L_0x1b8a080/d .functor NOT 1, L_0x1ab27d0, C4<0>, C4<0>, C4<0>;
L_0x1b8a080 .delay (10,10,10) L_0x1b8a080/d;
v0x1aa5a40_0 .alias "a", 0 0, v0x1aa66a0_0;
v0x1aa5ae0_0 .alias "b", 0 0, v0x1aa7320_0;
v0x1aa5b80_0 .net "nand_ab", 0 0, L_0x1b89d50; 1 drivers
v0x1aa5c20_0 .net "nor_ab", 0 0, L_0x1b89ea0; 1 drivers
v0x1aa5ca0_0 .net "nxor_ab", 0 0, L_0x1ab27d0; 1 drivers
v0x1aa5d40_0 .net "or_ab", 0 0, L_0x1aabb30; 1 drivers
v0x1aa5e20_0 .alias "result", 0 0, v0x1aa7980_0;
S_0x1aa5310 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1aa15b0;
 .timescale 0 0;
L_0x1b8a820/d .functor NAND 1, L_0x1b88ff0, L_0x1b89090, C4<1>, C4<1>;
L_0x1b8a820 .delay (20,20,20) L_0x1b8a820/d;
L_0x1b8a8c0/d .functor NOR 1, L_0x1b88ff0, L_0x1b89090, C4<0>, C4<0>;
L_0x1b8a8c0 .delay (20,20,20) L_0x1b8a8c0/d;
L_0x1b8aa30/d .functor NOT 1, L_0x1b8a8c0, C4<0>, C4<0>, C4<0>;
L_0x1b8aa30 .delay (10,10,10) L_0x1b8aa30/d;
L_0x1b8ab20/d .functor NAND 1, L_0x1b8aa30, L_0x1b8a820, C4<1>, C4<1>;
L_0x1b8ab20 .delay (20,20,20) L_0x1b8ab20/d;
L_0x1b8ac60/d .functor NOT 1, L_0x1b8ab20, C4<0>, C4<0>, C4<0>;
L_0x1b8ac60 .delay (10,10,10) L_0x1b8ac60/d;
v0x1aa5400_0 .alias "a", 0 0, v0x1aa75c0_0;
v0x1aa5480_0 .alias "b", 0 0, v0x1aa7640_0;
v0x1aa5550_0 .net "nand_ab", 0 0, L_0x1b8a820; 1 drivers
v0x1aa55d0_0 .net "nor_ab", 0 0, L_0x1b8a8c0; 1 drivers
v0x1aa5650_0 .net "nxor_ab", 0 0, L_0x1b8ab20; 1 drivers
v0x1aa56d0_0 .net "or_ab", 0 0, L_0x1b8aa30; 1 drivers
v0x1aa5790_0 .alias "result", 0 0, v0x1aa7d20_0;
S_0x1aa4720 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1aa15b0;
 .timescale 0 0;
L_0x1b8ad90/d .functor NAND 1, L_0x1b88ff0, L_0x1b89090, C4<1>, C4<1>;
L_0x1b8ad90 .delay (20,20,20) L_0x1b8ad90/d;
L_0x1b8aea0/d .functor NOT 1, L_0x1b8ad90, C4<0>, C4<0>, C4<0>;
L_0x1b8aea0 .delay (10,10,10) L_0x1b8aea0/d;
v0x1aa4f90_0 .alias "a", 0 0, v0x1aa75c0_0;
v0x1aa5030_0 .net "and_ab", 0 0, L_0x1b8aea0; 1 drivers
v0x1aa50b0_0 .alias "b", 0 0, v0x1aa7640_0;
v0x1aa5130_0 .net "nand_ab", 0 0, L_0x1b8ad90; 1 drivers
v0x1aa5210_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aa5290_0 .alias "result", 0 0, v0x1aa7a90_0;
S_0x1aa4810 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1aa4720;
 .timescale 0 0;
L_0x1b8aff0/d .functor NAND 1, L_0x1b8aea0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b8aff0 .delay (20,20,20) L_0x1b8aff0/d;
L_0x1b8b0b0/d .functor NOT 1, L_0x1b8aff0, C4<0>, C4<0>, C4<0>;
L_0x1b8b0b0 .delay (10,10,10) L_0x1b8b0b0/d;
L_0x1b8b1e0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b8b1e0 .delay (10,10,10) L_0x1b8b1e0/d;
L_0x1b8b2a0/d .functor NAND 1, L_0x1b8ad90, L_0x1b8b1e0, C4<1>, C4<1>;
L_0x1b8b2a0 .delay (20,20,20) L_0x1b8b2a0/d;
L_0x1b8b3f0/d .functor NOT 1, L_0x1b8b2a0, C4<0>, C4<0>, C4<0>;
L_0x1b8b3f0 .delay (10,10,10) L_0x1b8b3f0/d;
L_0x1b8b4e0/d .functor NOR 1, L_0x1b8b3f0, L_0x1b8b0b0, C4<0>, C4<0>;
L_0x1b8b4e0 .delay (20,20,20) L_0x1b8b4e0/d;
L_0x1b8b680/d .functor NOT 1, L_0x1b8b4e0, C4<0>, C4<0>, C4<0>;
L_0x1b8b680 .delay (10,10,10) L_0x1b8b680/d;
v0x1aa4900_0 .net "and_in0ncom", 0 0, L_0x1b8b3f0; 1 drivers
v0x1aa4980_0 .net "and_in1com", 0 0, L_0x1b8b0b0; 1 drivers
v0x1aa4a00_0 .alias "in0", 0 0, v0x1aa5130_0;
v0x1aa4aa0_0 .alias "in1", 0 0, v0x1aa5030_0;
v0x1aa4b20_0 .net "nand_in0ncom", 0 0, L_0x1b8b2a0; 1 drivers
v0x1aa4bc0_0 .net "nand_in1com", 0 0, L_0x1b8aff0; 1 drivers
v0x1aa4ca0_0 .net "ncom", 0 0, L_0x1b8b1e0; 1 drivers
v0x1aa4d40_0 .net "nor_wire", 0 0, L_0x1b8b4e0; 1 drivers
v0x1aa4de0_0 .alias "result", 0 0, v0x1aa7a90_0;
v0x1aa4eb0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1aa3ca0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1aa15b0;
 .timescale 0 0;
L_0x1b8b7b0/d .functor NOR 1, L_0x1b88ff0, L_0x1b89090, C4<0>, C4<0>;
L_0x1b8b7b0 .delay (20,20,20) L_0x1b8b7b0/d;
L_0x1b8b8e0/d .functor NOT 1, L_0x1b8b7b0, C4<0>, C4<0>, C4<0>;
L_0x1b8b8e0 .delay (10,10,10) L_0x1b8b8e0/d;
v0x1aa4420_0 .alias "a", 0 0, v0x1aa75c0_0;
v0x1aa44a0_0 .alias "b", 0 0, v0x1aa7640_0;
v0x1aa4520_0 .net "nor_ab", 0 0, L_0x1b8b7b0; 1 drivers
v0x1aa45a0_0 .net "or_ab", 0 0, L_0x1b8b8e0; 1 drivers
v0x1aa4620_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aa46a0_0 .alias "result", 0 0, v0x1aa7c10_0;
S_0x1aa3d90 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1aa3ca0;
 .timescale 0 0;
L_0x1b8ba30/d .functor NAND 1, L_0x1b8b8e0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b8ba30 .delay (20,20,20) L_0x1b8ba30/d;
L_0x1b8baf0/d .functor NOT 1, L_0x1b8ba30, C4<0>, C4<0>, C4<0>;
L_0x1b8baf0 .delay (10,10,10) L_0x1b8baf0/d;
L_0x1b8bc20/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b8bc20 .delay (10,10,10) L_0x1b8bc20/d;
L_0x1b8bce0/d .functor NAND 1, L_0x1b8b7b0, L_0x1b8bc20, C4<1>, C4<1>;
L_0x1b8bce0 .delay (20,20,20) L_0x1b8bce0/d;
L_0x1b8be30/d .functor NOT 1, L_0x1b8bce0, C4<0>, C4<0>, C4<0>;
L_0x1b8be30 .delay (10,10,10) L_0x1b8be30/d;
L_0x1b8bf20/d .functor NOR 1, L_0x1b8be30, L_0x1b8baf0, C4<0>, C4<0>;
L_0x1b8bf20 .delay (20,20,20) L_0x1b8bf20/d;
L_0x1b8c0c0/d .functor NOT 1, L_0x1b8bf20, C4<0>, C4<0>, C4<0>;
L_0x1b8c0c0 .delay (10,10,10) L_0x1b8c0c0/d;
v0x1aa3e80_0 .net "and_in0ncom", 0 0, L_0x1b8be30; 1 drivers
v0x1aa3f00_0 .net "and_in1com", 0 0, L_0x1b8baf0; 1 drivers
v0x1aa3f80_0 .alias "in0", 0 0, v0x1aa4520_0;
v0x1aa4000_0 .alias "in1", 0 0, v0x1aa45a0_0;
v0x1aa4080_0 .net "nand_in0ncom", 0 0, L_0x1b8bce0; 1 drivers
v0x1aa4100_0 .net "nand_in1com", 0 0, L_0x1b8ba30; 1 drivers
v0x1aa4180_0 .net "ncom", 0 0, L_0x1b8bc20; 1 drivers
v0x1aa4200_0 .net "nor_wire", 0 0, L_0x1b8bf20; 1 drivers
v0x1aa42d0_0 .alias "result", 0 0, v0x1aa7c10_0;
v0x1aa43a0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1aa16a0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1aa15b0;
 .timescale 0 0;
v0x1aa33b0_0 .alias "in0", 0 0, v0x1aa7980_0;
v0x1aa3430_0 .alias "in1", 0 0, v0x1aa7d20_0;
v0x1aa34b0_0 .alias "in2", 0 0, v0x1aa7a90_0;
v0x1aa3560_0 .alias "in3", 0 0, v0x1aa7c10_0;
v0x1aa3640_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1aa36f0_0 .alias "result", 0 0, v0x1aa77d0_0;
v0x1aa37b0_0 .net "sel0", 0 0, L_0x1b8e200; 1 drivers
v0x1aa3830_0 .net "sel1", 0 0, L_0x1b8e2a0; 1 drivers
v0x1aa3900_0 .net "sel2", 0 0, L_0x1b8e3d0; 1 drivers
v0x1aa39b0_0 .net "w0", 0 0, L_0x1b8c8a0; 1 drivers
v0x1aa3a90_0 .net "w1", 0 0, L_0x1b8d020; 1 drivers
v0x1aa3b60_0 .net "w2", 0 0, L_0x1b8d870; 1 drivers
S_0x1aa2d60 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1aa16a0;
 .timescale 0 0;
L_0x1b8c1f0/d .functor NAND 1, L_0x1b8ac60, L_0x1b8e200, C4<1>, C4<1>;
L_0x1b8c1f0 .delay (20,20,20) L_0x1b8c1f0/d;
L_0x1b8c2b0/d .functor NOT 1, L_0x1b8c1f0, C4<0>, C4<0>, C4<0>;
L_0x1b8c2b0 .delay (10,10,10) L_0x1b8c2b0/d;
L_0x1b8c3e0/d .functor NOT 1, L_0x1b8e200, C4<0>, C4<0>, C4<0>;
L_0x1b8c3e0 .delay (10,10,10) L_0x1b8c3e0/d;
L_0x1b8c530/d .functor NAND 1, L_0x1b8a080, L_0x1b8c3e0, C4<1>, C4<1>;
L_0x1b8c530 .delay (20,20,20) L_0x1b8c530/d;
L_0x1b8c5f0/d .functor NOT 1, L_0x1b8c530, C4<0>, C4<0>, C4<0>;
L_0x1b8c5f0 .delay (10,10,10) L_0x1b8c5f0/d;
L_0x1b8c6e0/d .functor NOR 1, L_0x1b8c5f0, L_0x1b8c2b0, C4<0>, C4<0>;
L_0x1b8c6e0 .delay (20,20,20) L_0x1b8c6e0/d;
L_0x1b8c8a0/d .functor NOT 1, L_0x1b8c6e0, C4<0>, C4<0>, C4<0>;
L_0x1b8c8a0 .delay (10,10,10) L_0x1b8c8a0/d;
v0x1aa2e50_0 .net "and_in0ncom", 0 0, L_0x1b8c5f0; 1 drivers
v0x1aa2f10_0 .net "and_in1com", 0 0, L_0x1b8c2b0; 1 drivers
v0x1aa2fb0_0 .alias "in0", 0 0, v0x1aa7980_0;
v0x1aa3030_0 .alias "in1", 0 0, v0x1aa7d20_0;
v0x1aa30b0_0 .net "nand_in0ncom", 0 0, L_0x1b8c530; 1 drivers
v0x1aa3130_0 .net "nand_in1com", 0 0, L_0x1b8c1f0; 1 drivers
v0x1aa31b0_0 .net "ncom", 0 0, L_0x1b8c3e0; 1 drivers
v0x1aa3230_0 .net "nor_wire", 0 0, L_0x1b8c6e0; 1 drivers
v0x1aa32b0_0 .alias "result", 0 0, v0x1aa39b0_0;
v0x1aa3330_0 .alias "sel0", 0 0, v0x1aa37b0_0;
S_0x1aa2610 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1aa16a0;
 .timescale 0 0;
L_0x1b8c9d0/d .functor NAND 1, L_0x1b8c0c0, L_0x1b8e200, C4<1>, C4<1>;
L_0x1b8c9d0 .delay (20,20,20) L_0x1b8c9d0/d;
L_0x1b8ca90/d .functor NOT 1, L_0x1b8c9d0, C4<0>, C4<0>, C4<0>;
L_0x1b8ca90 .delay (10,10,10) L_0x1b8ca90/d;
L_0x1b8cbc0/d .functor NOT 1, L_0x1b8e200, C4<0>, C4<0>, C4<0>;
L_0x1b8cbc0 .delay (10,10,10) L_0x1b8cbc0/d;
L_0x1b8cc80/d .functor NAND 1, L_0x1b8b680, L_0x1b8cbc0, C4<1>, C4<1>;
L_0x1b8cc80 .delay (20,20,20) L_0x1b8cc80/d;
L_0x1b8cd90/d .functor NOT 1, L_0x1b8cc80, C4<0>, C4<0>, C4<0>;
L_0x1b8cd90 .delay (10,10,10) L_0x1b8cd90/d;
L_0x1b8ce80/d .functor NOR 1, L_0x1b8cd90, L_0x1b8ca90, C4<0>, C4<0>;
L_0x1b8ce80 .delay (20,20,20) L_0x1b8ce80/d;
L_0x1b8d020/d .functor NOT 1, L_0x1b8ce80, C4<0>, C4<0>, C4<0>;
L_0x1b8d020 .delay (10,10,10) L_0x1b8d020/d;
v0x1aa2700_0 .net "and_in0ncom", 0 0, L_0x1b8cd90; 1 drivers
v0x1aa27c0_0 .net "and_in1com", 0 0, L_0x1b8ca90; 1 drivers
v0x1aa2860_0 .alias "in0", 0 0, v0x1aa7a90_0;
v0x1aa2900_0 .alias "in1", 0 0, v0x1aa7c10_0;
v0x1aa2980_0 .net "nand_in0ncom", 0 0, L_0x1b8cc80; 1 drivers
v0x1aa2a20_0 .net "nand_in1com", 0 0, L_0x1b8c9d0; 1 drivers
v0x1aa2ac0_0 .net "ncom", 0 0, L_0x1b8cbc0; 1 drivers
v0x1aa2b60_0 .net "nor_wire", 0 0, L_0x1b8ce80; 1 drivers
v0x1aa2c00_0 .alias "result", 0 0, v0x1aa3a90_0;
v0x1aa2c80_0 .alias "sel0", 0 0, v0x1aa37b0_0;
S_0x1aa1ec0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1aa16a0;
 .timescale 0 0;
L_0x1b8d150/d .functor NAND 1, L_0x1b8d020, L_0x1b8e2a0, C4<1>, C4<1>;
L_0x1b8d150 .delay (20,20,20) L_0x1b8d150/d;
L_0x1b8d2a0/d .functor NOT 1, L_0x1b8d150, C4<0>, C4<0>, C4<0>;
L_0x1b8d2a0 .delay (10,10,10) L_0x1b8d2a0/d;
L_0x1b8d3d0/d .functor NOT 1, L_0x1b8e2a0, C4<0>, C4<0>, C4<0>;
L_0x1b8d3d0 .delay (10,10,10) L_0x1b8d3d0/d;
L_0x1b8d490/d .functor NAND 1, L_0x1b8c8a0, L_0x1b8d3d0, C4<1>, C4<1>;
L_0x1b8d490 .delay (20,20,20) L_0x1b8d490/d;
L_0x1b8d5e0/d .functor NOT 1, L_0x1b8d490, C4<0>, C4<0>, C4<0>;
L_0x1b8d5e0 .delay (10,10,10) L_0x1b8d5e0/d;
L_0x1b8d6d0/d .functor NOR 1, L_0x1b8d5e0, L_0x1b8d2a0, C4<0>, C4<0>;
L_0x1b8d6d0 .delay (20,20,20) L_0x1b8d6d0/d;
L_0x1b8d870/d .functor NOT 1, L_0x1b8d6d0, C4<0>, C4<0>, C4<0>;
L_0x1b8d870 .delay (10,10,10) L_0x1b8d870/d;
v0x1aa1fb0_0 .net "and_in0ncom", 0 0, L_0x1b8d5e0; 1 drivers
v0x1aa2070_0 .net "and_in1com", 0 0, L_0x1b8d2a0; 1 drivers
v0x1aa2110_0 .alias "in0", 0 0, v0x1aa39b0_0;
v0x1aa21b0_0 .alias "in1", 0 0, v0x1aa3a90_0;
v0x1aa2230_0 .net "nand_in0ncom", 0 0, L_0x1b8d490; 1 drivers
v0x1aa22d0_0 .net "nand_in1com", 0 0, L_0x1b8d150; 1 drivers
v0x1aa2370_0 .net "ncom", 0 0, L_0x1b8d3d0; 1 drivers
v0x1aa2410_0 .net "nor_wire", 0 0, L_0x1b8d6d0; 1 drivers
v0x1aa24b0_0 .alias "result", 0 0, v0x1aa3b60_0;
v0x1aa2530_0 .alias "sel0", 0 0, v0x1aa3830_0;
S_0x1aa1790 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1aa16a0;
 .timescale 0 0;
L_0x1b8d9a0/d .functor NAND 1, C4<0>, L_0x1b8e3d0, C4<1>, C4<1>;
L_0x1b8d9a0 .delay (20,20,20) L_0x1b8d9a0/d;
L_0x1b8db00/d .functor NOT 1, L_0x1b8d9a0, C4<0>, C4<0>, C4<0>;
L_0x1b8db00 .delay (10,10,10) L_0x1b8db00/d;
L_0x1b8dc30/d .functor NOT 1, L_0x1b8e3d0, C4<0>, C4<0>, C4<0>;
L_0x1b8dc30 .delay (10,10,10) L_0x1b8dc30/d;
L_0x1b8dcf0/d .functor NAND 1, L_0x1b8d870, L_0x1b8dc30, C4<1>, C4<1>;
L_0x1b8dcf0 .delay (20,20,20) L_0x1b8dcf0/d;
L_0x1b8de40/d .functor NOT 1, L_0x1b8dcf0, C4<0>, C4<0>, C4<0>;
L_0x1b8de40 .delay (10,10,10) L_0x1b8de40/d;
L_0x1b8df30/d .functor NOR 1, L_0x1b8de40, L_0x1b8db00, C4<0>, C4<0>;
L_0x1b8df30 .delay (20,20,20) L_0x1b8df30/d;
L_0x1b8e0d0/d .functor NOT 1, L_0x1b8df30, C4<0>, C4<0>, C4<0>;
L_0x1b8e0d0 .delay (10,10,10) L_0x1b8e0d0/d;
v0x1aa1880_0 .net "and_in0ncom", 0 0, L_0x1b8de40; 1 drivers
v0x1aa1900_0 .net "and_in1com", 0 0, L_0x1b8db00; 1 drivers
v0x1aa19a0_0 .alias "in0", 0 0, v0x1aa3b60_0;
v0x1aa1a40_0 .alias "in1", 0 0, v0x1aa3640_0;
v0x1aa1ac0_0 .net "nand_in0ncom", 0 0, L_0x1b8dcf0; 1 drivers
v0x1aa1b60_0 .net "nand_in1com", 0 0, L_0x1b8d9a0; 1 drivers
v0x1aa1c40_0 .net "ncom", 0 0, L_0x1b8dc30; 1 drivers
v0x1aa1ce0_0 .net "nor_wire", 0 0, L_0x1b8df30; 1 drivers
v0x1aa1d80_0 .alias "result", 0 0, v0x1aa77d0_0;
v0x1aa1e20_0 .alias "sel0", 0 0, v0x1aa3900_0;
S_0x1a9ab00 .scope generate, "ALU4[16]" "ALU4[16]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a994d8 .param/l "i" 2 107, +C4<010000>;
S_0x1a9ac30 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a9ab00;
 .timescale 0 0;
L_0x1b891d0/d .functor NOT 1, L_0x1b669e0, C4<0>, C4<0>, C4<0>;
L_0x1b891d0 .delay (10,10,10) L_0x1b891d0/d;
v0x1aa0980_0 .net "carryin", 0 0, L_0x1b66c30; 1 drivers
v0x1aa0a20_0 .net "carryout", 0 0, L_0x1b901a0; 1 drivers
v0x1aa0aa0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1aa0b20_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1aa0ba0_0 .net "notB", 0 0, L_0x1b891d0; 1 drivers
v0x1aa0c20_0 .net "operandA", 0 0, L_0x1b8e7b0; 1 drivers
v0x1aa0ca0_0 .net "operandB", 0 0, L_0x1b669e0; 1 drivers
v0x1aa0db0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1aa0e30_0 .net "result", 0 0, L_0x1b93c90; 1 drivers
v0x1aa0f00_0 .net "trueB", 0 0, L_0x1b8efe0; 1 drivers
v0x1aa0fe0_0 .net "wAddSub", 0 0, L_0x1b8fb00; 1 drivers
v0x1aa10f0_0 .net "wNandAnd", 0 0, L_0x1b91260; 1 drivers
v0x1aa1270_0 .net "wNorOr", 0 0, L_0x1b91ca0; 1 drivers
v0x1aa1380_0 .net "wXor", 0 0, L_0x1b90800; 1 drivers
L_0x1b93dc0 .part v0x1b19ef0_0, 0, 1;
L_0x1b93e60 .part v0x1b19ef0_0, 1, 1;
L_0x1b93f90 .part v0x1b19ef0_0, 2, 1;
S_0x1aa0200 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a9ac30;
 .timescale 0 0;
L_0x1b8ea10/d .functor NAND 1, L_0x1b891d0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b8ea10 .delay (20,20,20) L_0x1b8ea10/d;
L_0x1b8eaf0/d .functor NOT 1, L_0x1b8ea10, C4<0>, C4<0>, C4<0>;
L_0x1b8eaf0 .delay (10,10,10) L_0x1b8eaf0/d;
L_0x1b8ebd0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b8ebd0 .delay (10,10,10) L_0x1b8ebd0/d;
L_0x1b8ec90/d .functor NAND 1, L_0x1b669e0, L_0x1b8ebd0, C4<1>, C4<1>;
L_0x1b8ec90 .delay (20,20,20) L_0x1b8ec90/d;
L_0x1b8ed50/d .functor NOT 1, L_0x1b8ec90, C4<0>, C4<0>, C4<0>;
L_0x1b8ed50 .delay (10,10,10) L_0x1b8ed50/d;
L_0x1b8ee40/d .functor NOR 1, L_0x1b8ed50, L_0x1b8eaf0, C4<0>, C4<0>;
L_0x1b8ee40 .delay (20,20,20) L_0x1b8ee40/d;
L_0x1b8efe0/d .functor NOT 1, L_0x1b8ee40, C4<0>, C4<0>, C4<0>;
L_0x1b8efe0 .delay (10,10,10) L_0x1b8efe0/d;
v0x1aa02f0_0 .net "and_in0ncom", 0 0, L_0x1b8ed50; 1 drivers
v0x1aa03b0_0 .net "and_in1com", 0 0, L_0x1b8eaf0; 1 drivers
v0x1aa0450_0 .alias "in0", 0 0, v0x1aa0ca0_0;
v0x1aa04d0_0 .alias "in1", 0 0, v0x1aa0ba0_0;
v0x1aa0550_0 .net "nand_in0ncom", 0 0, L_0x1b8ec90; 1 drivers
v0x1aa05f0_0 .net "nand_in1com", 0 0, L_0x1b8ea10; 1 drivers
v0x1aa0690_0 .net "ncom", 0 0, L_0x1b8ebd0; 1 drivers
v0x1aa0730_0 .net "nor_wire", 0 0, L_0x1b8ee40; 1 drivers
v0x1aa07d0_0 .alias "result", 0 0, v0x1aa0f00_0;
v0x1aa08a0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a9eec0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a9ac30;
 .timescale 0 0;
L_0x1b8fc10/d .functor NAND 1, L_0x1b8e7b0, L_0x1b8efe0, C4<1>, C4<1>;
L_0x1b8fc10 .delay (20,20,20) L_0x1b8fc10/d;
L_0x1b8fd80/d .functor NOT 1, L_0x1b8fc10, C4<0>, C4<0>, C4<0>;
L_0x1b8fd80 .delay (10,10,10) L_0x1b8fd80/d;
L_0x1b8fe90/d .functor NAND 1, L_0x1b66c30, L_0x1b8f560, C4<1>, C4<1>;
L_0x1b8fe90 .delay (20,20,20) L_0x1b8fe90/d;
L_0x1b8ff50/d .functor NOT 1, L_0x1b8fe90, C4<0>, C4<0>, C4<0>;
L_0x1b8ff50 .delay (10,10,10) L_0x1b8ff50/d;
L_0x1b90060/d .functor NOR 1, L_0x1b8ff50, L_0x1b8fd80, C4<0>, C4<0>;
L_0x1b90060 .delay (20,20,20) L_0x1b90060/d;
L_0x1b901a0/d .functor NOT 1, L_0x1b90060, C4<0>, C4<0>, C4<0>;
L_0x1b901a0 .delay (10,10,10) L_0x1b901a0/d;
v0x1a9faa0_0 .net "And_AB", 0 0, L_0x1b8fd80; 1 drivers
v0x1a9fb40_0 .net "And_XorAB_C", 0 0, L_0x1b8ff50; 1 drivers
v0x1a9fbe0_0 .net "Nand_AB", 0 0, L_0x1b8fc10; 1 drivers
v0x1a9fc80_0 .net "Nand_XorAB_C", 0 0, L_0x1b8fe90; 1 drivers
v0x1a9fd00_0 .net "Xor_AB", 0 0, L_0x1b8f560; 1 drivers
v0x1a9fdd0_0 .alias "a", 0 0, v0x1aa0c20_0;
v0x1a9ff20_0 .alias "b", 0 0, v0x1aa0f00_0;
v0x1a9ffa0_0 .alias "carryin", 0 0, v0x1aa0980_0;
v0x1aa0020_0 .alias "carryout", 0 0, v0x1aa0a20_0;
v0x1aa00a0_0 .net "nco", 0 0, L_0x1b90060; 1 drivers
v0x1aa0180_0 .alias "sum", 0 0, v0x1aa0fe0_0;
S_0x1a9f550 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a9eec0;
 .timescale 0 0;
L_0x1b8f150/d .functor NAND 1, L_0x1b8e7b0, L_0x1b8efe0, C4<1>, C4<1>;
L_0x1b8f150 .delay (20,20,20) L_0x1b8f150/d;
L_0x1b8f210/d .functor NOR 1, L_0x1b8e7b0, L_0x1b8efe0, C4<0>, C4<0>;
L_0x1b8f210 .delay (20,20,20) L_0x1b8f210/d;
L_0x1b8f2f0/d .functor NOT 1, L_0x1b8f210, C4<0>, C4<0>, C4<0>;
L_0x1b8f2f0 .delay (10,10,10) L_0x1b8f2f0/d;
L_0x1b8f400/d .functor NAND 1, L_0x1b8f2f0, L_0x1b8f150, C4<1>, C4<1>;
L_0x1b8f400 .delay (20,20,20) L_0x1b8f400/d;
L_0x1b8f560/d .functor NOT 1, L_0x1b8f400, C4<0>, C4<0>, C4<0>;
L_0x1b8f560 .delay (10,10,10) L_0x1b8f560/d;
v0x1a9f640_0 .alias "a", 0 0, v0x1aa0c20_0;
v0x1a9f6e0_0 .alias "b", 0 0, v0x1aa0f00_0;
v0x1a9f780_0 .net "nand_ab", 0 0, L_0x1b8f150; 1 drivers
v0x1a9f820_0 .net "nor_ab", 0 0, L_0x1b8f210; 1 drivers
v0x1a9f8a0_0 .net "nxor_ab", 0 0, L_0x1b8f400; 1 drivers
v0x1a9f940_0 .net "or_ab", 0 0, L_0x1b8f2f0; 1 drivers
v0x1a9fa20_0 .alias "result", 0 0, v0x1a9fd00_0;
S_0x1a9efb0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a9eec0;
 .timescale 0 0;
L_0x1b8f670/d .functor NAND 1, L_0x1b8f560, L_0x1b66c30, C4<1>, C4<1>;
L_0x1b8f670 .delay (20,20,20) L_0x1b8f670/d;
L_0x1b8f7c0/d .functor NOR 1, L_0x1b8f560, L_0x1b66c30, C4<0>, C4<0>;
L_0x1b8f7c0 .delay (20,20,20) L_0x1b8f7c0/d;
L_0x1b8f930/d .functor NOT 1, L_0x1b8f7c0, C4<0>, C4<0>, C4<0>;
L_0x1b8f930 .delay (10,10,10) L_0x1b8f930/d;
L_0x1b8f9f0/d .functor NAND 1, L_0x1b8f930, L_0x1b8f670, C4<1>, C4<1>;
L_0x1b8f9f0 .delay (20,20,20) L_0x1b8f9f0/d;
L_0x1b8fb00/d .functor NOT 1, L_0x1b8f9f0, C4<0>, C4<0>, C4<0>;
L_0x1b8fb00 .delay (10,10,10) L_0x1b8fb00/d;
v0x1a9f0a0_0 .alias "a", 0 0, v0x1a9fd00_0;
v0x1a9f140_0 .alias "b", 0 0, v0x1aa0980_0;
v0x1a9f1e0_0 .net "nand_ab", 0 0, L_0x1b8f670; 1 drivers
v0x1a9f280_0 .net "nor_ab", 0 0, L_0x1b8f7c0; 1 drivers
v0x1a9f300_0 .net "nxor_ab", 0 0, L_0x1b8f9f0; 1 drivers
v0x1a9f3a0_0 .net "or_ab", 0 0, L_0x1b8f930; 1 drivers
v0x1a9f480_0 .alias "result", 0 0, v0x1aa0fe0_0;
S_0x1a9e970 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a9ac30;
 .timescale 0 0;
L_0x1b90360/d .functor NAND 1, L_0x1b8e7b0, L_0x1b669e0, C4<1>, C4<1>;
L_0x1b90360 .delay (20,20,20) L_0x1b90360/d;
L_0x1b90420/d .functor NOR 1, L_0x1b8e7b0, L_0x1b669e0, C4<0>, C4<0>;
L_0x1b90420 .delay (20,20,20) L_0x1b90420/d;
L_0x1b905b0/d .functor NOT 1, L_0x1b90420, C4<0>, C4<0>, C4<0>;
L_0x1b905b0 .delay (10,10,10) L_0x1b905b0/d;
L_0x1b906a0/d .functor NAND 1, L_0x1b905b0, L_0x1b90360, C4<1>, C4<1>;
L_0x1b906a0 .delay (20,20,20) L_0x1b906a0/d;
L_0x1b90800/d .functor NOT 1, L_0x1b906a0, C4<0>, C4<0>, C4<0>;
L_0x1b90800 .delay (10,10,10) L_0x1b90800/d;
v0x1a9ea60_0 .alias "a", 0 0, v0x1aa0c20_0;
v0x1a9eae0_0 .alias "b", 0 0, v0x1aa0ca0_0;
v0x1a9ebb0_0 .net "nand_ab", 0 0, L_0x1b90360; 1 drivers
v0x1a9ec30_0 .net "nor_ab", 0 0, L_0x1b90420; 1 drivers
v0x1a9ecb0_0 .net "nxor_ab", 0 0, L_0x1b906a0; 1 drivers
v0x1a9ed30_0 .net "or_ab", 0 0, L_0x1b905b0; 1 drivers
v0x1a9edf0_0 .alias "result", 0 0, v0x1aa1380_0;
S_0x1a9dd80 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a9ac30;
 .timescale 0 0;
L_0x1b90950/d .functor NAND 1, L_0x1b8e7b0, L_0x1b669e0, C4<1>, C4<1>;
L_0x1b90950 .delay (20,20,20) L_0x1b90950/d;
L_0x1b90a80/d .functor NOT 1, L_0x1b90950, C4<0>, C4<0>, C4<0>;
L_0x1b90a80 .delay (10,10,10) L_0x1b90a80/d;
v0x1a9e5f0_0 .alias "a", 0 0, v0x1aa0c20_0;
v0x1a9e690_0 .net "and_ab", 0 0, L_0x1b90a80; 1 drivers
v0x1a9e710_0 .alias "b", 0 0, v0x1aa0ca0_0;
v0x1a9e790_0 .net "nand_ab", 0 0, L_0x1b90950; 1 drivers
v0x1a9e870_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a9e8f0_0 .alias "result", 0 0, v0x1aa10f0_0;
S_0x1a9de70 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a9dd80;
 .timescale 0 0;
L_0x1b90bd0/d .functor NAND 1, L_0x1b90a80, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b90bd0 .delay (20,20,20) L_0x1b90bd0/d;
L_0x1b90c90/d .functor NOT 1, L_0x1b90bd0, C4<0>, C4<0>, C4<0>;
L_0x1b90c90 .delay (10,10,10) L_0x1b90c90/d;
L_0x1b90dc0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b90dc0 .delay (10,10,10) L_0x1b90dc0/d;
L_0x1b90e80/d .functor NAND 1, L_0x1b90950, L_0x1b90dc0, C4<1>, C4<1>;
L_0x1b90e80 .delay (20,20,20) L_0x1b90e80/d;
L_0x1b90fd0/d .functor NOT 1, L_0x1b90e80, C4<0>, C4<0>, C4<0>;
L_0x1b90fd0 .delay (10,10,10) L_0x1b90fd0/d;
L_0x1b910c0/d .functor NOR 1, L_0x1b90fd0, L_0x1b90c90, C4<0>, C4<0>;
L_0x1b910c0 .delay (20,20,20) L_0x1b910c0/d;
L_0x1b91260/d .functor NOT 1, L_0x1b910c0, C4<0>, C4<0>, C4<0>;
L_0x1b91260 .delay (10,10,10) L_0x1b91260/d;
v0x1a9df60_0 .net "and_in0ncom", 0 0, L_0x1b90fd0; 1 drivers
v0x1a9dfe0_0 .net "and_in1com", 0 0, L_0x1b90c90; 1 drivers
v0x1a9e060_0 .alias "in0", 0 0, v0x1a9e790_0;
v0x1a9e100_0 .alias "in1", 0 0, v0x1a9e690_0;
v0x1a9e180_0 .net "nand_in0ncom", 0 0, L_0x1b90e80; 1 drivers
v0x1a9e220_0 .net "nand_in1com", 0 0, L_0x1b90bd0; 1 drivers
v0x1a9e300_0 .net "ncom", 0 0, L_0x1b90dc0; 1 drivers
v0x1a9e3a0_0 .net "nor_wire", 0 0, L_0x1b910c0; 1 drivers
v0x1a9e440_0 .alias "result", 0 0, v0x1aa10f0_0;
v0x1a9e510_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a9d2e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a9ac30;
 .timescale 0 0;
L_0x1b91390/d .functor NOR 1, L_0x1b8e7b0, L_0x1b669e0, C4<0>, C4<0>;
L_0x1b91390 .delay (20,20,20) L_0x1b91390/d;
L_0x1b914c0/d .functor NOT 1, L_0x1b91390, C4<0>, C4<0>, C4<0>;
L_0x1b914c0 .delay (10,10,10) L_0x1b914c0/d;
v0x1a9da60_0 .alias "a", 0 0, v0x1aa0c20_0;
v0x1a9dae0_0 .alias "b", 0 0, v0x1aa0ca0_0;
v0x1a9db80_0 .net "nor_ab", 0 0, L_0x1b91390; 1 drivers
v0x1a9dc00_0 .net "or_ab", 0 0, L_0x1b914c0; 1 drivers
v0x1a9dc80_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a9dd00_0 .alias "result", 0 0, v0x1aa1270_0;
S_0x1a9d3d0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a9d2e0;
 .timescale 0 0;
L_0x1b91610/d .functor NAND 1, L_0x1b914c0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b91610 .delay (20,20,20) L_0x1b91610/d;
L_0x1b916d0/d .functor NOT 1, L_0x1b91610, C4<0>, C4<0>, C4<0>;
L_0x1b916d0 .delay (10,10,10) L_0x1b916d0/d;
L_0x1b91800/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b91800 .delay (10,10,10) L_0x1b91800/d;
L_0x1b918c0/d .functor NAND 1, L_0x1b91390, L_0x1b91800, C4<1>, C4<1>;
L_0x1b918c0 .delay (20,20,20) L_0x1b918c0/d;
L_0x1b91a10/d .functor NOT 1, L_0x1b918c0, C4<0>, C4<0>, C4<0>;
L_0x1b91a10 .delay (10,10,10) L_0x1b91a10/d;
L_0x1b91b00/d .functor NOR 1, L_0x1b91a10, L_0x1b916d0, C4<0>, C4<0>;
L_0x1b91b00 .delay (20,20,20) L_0x1b91b00/d;
L_0x1b91ca0/d .functor NOT 1, L_0x1b91b00, C4<0>, C4<0>, C4<0>;
L_0x1b91ca0 .delay (10,10,10) L_0x1b91ca0/d;
v0x1a9d4c0_0 .net "and_in0ncom", 0 0, L_0x1b91a10; 1 drivers
v0x1a9d540_0 .net "and_in1com", 0 0, L_0x1b916d0; 1 drivers
v0x1a9d5c0_0 .alias "in0", 0 0, v0x1a9db80_0;
v0x1a9d640_0 .alias "in1", 0 0, v0x1a9dc00_0;
v0x1a9d6c0_0 .net "nand_in0ncom", 0 0, L_0x1b918c0; 1 drivers
v0x1a9d740_0 .net "nand_in1com", 0 0, L_0x1b91610; 1 drivers
v0x1a9d7c0_0 .net "ncom", 0 0, L_0x1b91800; 1 drivers
v0x1a9d840_0 .net "nor_wire", 0 0, L_0x1b91b00; 1 drivers
v0x1a9d910_0 .alias "result", 0 0, v0x1aa1270_0;
v0x1a9d9e0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a9ad20 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a9ac30;
 .timescale 0 0;
v0x1a9cb30_0 .alias "in0", 0 0, v0x1aa0fe0_0;
v0x1a9cbe0_0 .alias "in1", 0 0, v0x1aa1380_0;
v0x1a9cc90_0 .alias "in2", 0 0, v0x1aa10f0_0;
v0x1a9cd40_0 .alias "in3", 0 0, v0x1aa1270_0;
v0x1a9ce20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a9ced0_0 .alias "result", 0 0, v0x1aa0e30_0;
v0x1a9cf50_0 .net "sel0", 0 0, L_0x1b93dc0; 1 drivers
v0x1a9cfd0_0 .net "sel1", 0 0, L_0x1b93e60; 1 drivers
v0x1a9d050_0 .net "sel2", 0 0, L_0x1b93f90; 1 drivers
v0x1a9d100_0 .net "w0", 0 0, L_0x1b92460; 1 drivers
v0x1a9d1e0_0 .net "w1", 0 0, L_0x1b92be0; 1 drivers
v0x1a9d260_0 .net "w2", 0 0, L_0x1b93430; 1 drivers
S_0x1a9c3e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a9ad20;
 .timescale 0 0;
L_0x1b91dd0/d .functor NAND 1, L_0x1b90800, L_0x1b93dc0, C4<1>, C4<1>;
L_0x1b91dd0 .delay (20,20,20) L_0x1b91dd0/d;
L_0x1b91e90/d .functor NOT 1, L_0x1b91dd0, C4<0>, C4<0>, C4<0>;
L_0x1b91e90 .delay (10,10,10) L_0x1b91e90/d;
L_0x1b91fc0/d .functor NOT 1, L_0x1b93dc0, C4<0>, C4<0>, C4<0>;
L_0x1b91fc0 .delay (10,10,10) L_0x1b91fc0/d;
L_0x1b92110/d .functor NAND 1, L_0x1b8fb00, L_0x1b91fc0, C4<1>, C4<1>;
L_0x1b92110 .delay (20,20,20) L_0x1b92110/d;
L_0x1b921d0/d .functor NOT 1, L_0x1b92110, C4<0>, C4<0>, C4<0>;
L_0x1b921d0 .delay (10,10,10) L_0x1b921d0/d;
L_0x1b922c0/d .functor NOR 1, L_0x1b921d0, L_0x1b91e90, C4<0>, C4<0>;
L_0x1b922c0 .delay (20,20,20) L_0x1b922c0/d;
L_0x1b92460/d .functor NOT 1, L_0x1b922c0, C4<0>, C4<0>, C4<0>;
L_0x1b92460 .delay (10,10,10) L_0x1b92460/d;
v0x1a9c4d0_0 .net "and_in0ncom", 0 0, L_0x1b921d0; 1 drivers
v0x1a9c590_0 .net "and_in1com", 0 0, L_0x1b91e90; 1 drivers
v0x1a9c630_0 .alias "in0", 0 0, v0x1aa0fe0_0;
v0x1a9c6d0_0 .alias "in1", 0 0, v0x1aa1380_0;
v0x1a9c750_0 .net "nand_in0ncom", 0 0, L_0x1b92110; 1 drivers
v0x1a9c7f0_0 .net "nand_in1com", 0 0, L_0x1b91dd0; 1 drivers
v0x1a9c890_0 .net "ncom", 0 0, L_0x1b91fc0; 1 drivers
v0x1a9c930_0 .net "nor_wire", 0 0, L_0x1b922c0; 1 drivers
v0x1a9c9d0_0 .alias "result", 0 0, v0x1a9d100_0;
v0x1a9ca50_0 .alias "sel0", 0 0, v0x1a9cf50_0;
S_0x1a9bc90 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a9ad20;
 .timescale 0 0;
L_0x1b92590/d .functor NAND 1, L_0x1b91ca0, L_0x1b93dc0, C4<1>, C4<1>;
L_0x1b92590 .delay (20,20,20) L_0x1b92590/d;
L_0x1b92650/d .functor NOT 1, L_0x1b92590, C4<0>, C4<0>, C4<0>;
L_0x1b92650 .delay (10,10,10) L_0x1b92650/d;
L_0x1b92780/d .functor NOT 1, L_0x1b93dc0, C4<0>, C4<0>, C4<0>;
L_0x1b92780 .delay (10,10,10) L_0x1b92780/d;
L_0x1b92840/d .functor NAND 1, L_0x1b91260, L_0x1b92780, C4<1>, C4<1>;
L_0x1b92840 .delay (20,20,20) L_0x1b92840/d;
L_0x1b92950/d .functor NOT 1, L_0x1b92840, C4<0>, C4<0>, C4<0>;
L_0x1b92950 .delay (10,10,10) L_0x1b92950/d;
L_0x1b92a40/d .functor NOR 1, L_0x1b92950, L_0x1b92650, C4<0>, C4<0>;
L_0x1b92a40 .delay (20,20,20) L_0x1b92a40/d;
L_0x1b92be0/d .functor NOT 1, L_0x1b92a40, C4<0>, C4<0>, C4<0>;
L_0x1b92be0 .delay (10,10,10) L_0x1b92be0/d;
v0x1a9bd80_0 .net "and_in0ncom", 0 0, L_0x1b92950; 1 drivers
v0x1a9be40_0 .net "and_in1com", 0 0, L_0x1b92650; 1 drivers
v0x1a9bee0_0 .alias "in0", 0 0, v0x1aa10f0_0;
v0x1a9bf80_0 .alias "in1", 0 0, v0x1aa1270_0;
v0x1a9c000_0 .net "nand_in0ncom", 0 0, L_0x1b92840; 1 drivers
v0x1a9c0a0_0 .net "nand_in1com", 0 0, L_0x1b92590; 1 drivers
v0x1a9c140_0 .net "ncom", 0 0, L_0x1b92780; 1 drivers
v0x1a9c1e0_0 .net "nor_wire", 0 0, L_0x1b92a40; 1 drivers
v0x1a9c280_0 .alias "result", 0 0, v0x1a9d1e0_0;
v0x1a9c300_0 .alias "sel0", 0 0, v0x1a9cf50_0;
S_0x1a9b540 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a9ad20;
 .timescale 0 0;
L_0x1b92d10/d .functor NAND 1, L_0x1b92be0, L_0x1b93e60, C4<1>, C4<1>;
L_0x1b92d10 .delay (20,20,20) L_0x1b92d10/d;
L_0x1b92e60/d .functor NOT 1, L_0x1b92d10, C4<0>, C4<0>, C4<0>;
L_0x1b92e60 .delay (10,10,10) L_0x1b92e60/d;
L_0x1b92f90/d .functor NOT 1, L_0x1b93e60, C4<0>, C4<0>, C4<0>;
L_0x1b92f90 .delay (10,10,10) L_0x1b92f90/d;
L_0x1b93050/d .functor NAND 1, L_0x1b92460, L_0x1b92f90, C4<1>, C4<1>;
L_0x1b93050 .delay (20,20,20) L_0x1b93050/d;
L_0x1b931a0/d .functor NOT 1, L_0x1b93050, C4<0>, C4<0>, C4<0>;
L_0x1b931a0 .delay (10,10,10) L_0x1b931a0/d;
L_0x1b93290/d .functor NOR 1, L_0x1b931a0, L_0x1b92e60, C4<0>, C4<0>;
L_0x1b93290 .delay (20,20,20) L_0x1b93290/d;
L_0x1b93430/d .functor NOT 1, L_0x1b93290, C4<0>, C4<0>, C4<0>;
L_0x1b93430 .delay (10,10,10) L_0x1b93430/d;
v0x1a9b630_0 .net "and_in0ncom", 0 0, L_0x1b931a0; 1 drivers
v0x1a9b6f0_0 .net "and_in1com", 0 0, L_0x1b92e60; 1 drivers
v0x1a9b790_0 .alias "in0", 0 0, v0x1a9d100_0;
v0x1a9b830_0 .alias "in1", 0 0, v0x1a9d1e0_0;
v0x1a9b8b0_0 .net "nand_in0ncom", 0 0, L_0x1b93050; 1 drivers
v0x1a9b950_0 .net "nand_in1com", 0 0, L_0x1b92d10; 1 drivers
v0x1a9b9f0_0 .net "ncom", 0 0, L_0x1b92f90; 1 drivers
v0x1a9ba90_0 .net "nor_wire", 0 0, L_0x1b93290; 1 drivers
v0x1a9bb30_0 .alias "result", 0 0, v0x1a9d260_0;
v0x1a9bbb0_0 .alias "sel0", 0 0, v0x1a9cfd0_0;
S_0x1a9ae10 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a9ad20;
 .timescale 0 0;
L_0x1b93560/d .functor NAND 1, C4<0>, L_0x1b93f90, C4<1>, C4<1>;
L_0x1b93560 .delay (20,20,20) L_0x1b93560/d;
L_0x1b936c0/d .functor NOT 1, L_0x1b93560, C4<0>, C4<0>, C4<0>;
L_0x1b936c0 .delay (10,10,10) L_0x1b936c0/d;
L_0x1b937f0/d .functor NOT 1, L_0x1b93f90, C4<0>, C4<0>, C4<0>;
L_0x1b937f0 .delay (10,10,10) L_0x1b937f0/d;
L_0x1b938b0/d .functor NAND 1, L_0x1b93430, L_0x1b937f0, C4<1>, C4<1>;
L_0x1b938b0 .delay (20,20,20) L_0x1b938b0/d;
L_0x1b93a00/d .functor NOT 1, L_0x1b938b0, C4<0>, C4<0>, C4<0>;
L_0x1b93a00 .delay (10,10,10) L_0x1b93a00/d;
L_0x1b93af0/d .functor NOR 1, L_0x1b93a00, L_0x1b936c0, C4<0>, C4<0>;
L_0x1b93af0 .delay (20,20,20) L_0x1b93af0/d;
L_0x1b93c90/d .functor NOT 1, L_0x1b93af0, C4<0>, C4<0>, C4<0>;
L_0x1b93c90 .delay (10,10,10) L_0x1b93c90/d;
v0x1a9af00_0 .net "and_in0ncom", 0 0, L_0x1b93a00; 1 drivers
v0x1a9af80_0 .net "and_in1com", 0 0, L_0x1b936c0; 1 drivers
v0x1a9b020_0 .alias "in0", 0 0, v0x1a9d260_0;
v0x1a9b0c0_0 .alias "in1", 0 0, v0x1a9ce20_0;
v0x1a9b140_0 .net "nand_in0ncom", 0 0, L_0x1b938b0; 1 drivers
v0x1a9b1e0_0 .net "nand_in1com", 0 0, L_0x1b93560; 1 drivers
v0x1a9b2c0_0 .net "ncom", 0 0, L_0x1b937f0; 1 drivers
v0x1a9b360_0 .net "nor_wire", 0 0, L_0x1b93af0; 1 drivers
v0x1a9b400_0 .alias "result", 0 0, v0x1aa0e30_0;
v0x1a9b4a0_0 .alias "sel0", 0 0, v0x1a9d050_0;
S_0x1a94140 .scope generate, "ALU4[17]" "ALU4[17]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a92738 .param/l "i" 2 107, +C4<010001>;
S_0x1a94270 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a94140;
 .timescale 0 0;
L_0x1b94650/d .functor NOT 1, L_0x1b94ff0, C4<0>, C4<0>, C4<0>;
L_0x1b94650 .delay (10,10,10) L_0x1b94650/d;
v0x1a9a000_0 .net "carryin", 0 0, L_0x1b95090; 1 drivers
v0x1a9a0a0_0 .net "carryout", 0 0, L_0x1b960f0; 1 drivers
v0x1a9a120_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a9a1a0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a9a220_0 .net "notB", 0 0, L_0x1b94650; 1 drivers
v0x1a9a2a0_0 .net "operandA", 0 0, L_0x1b94f50; 1 drivers
v0x1a9a320_0 .net "operandB", 0 0, L_0x1b94ff0; 1 drivers
v0x1a9a430_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a9a4b0_0 .net "result", 0 0, L_0x1b99c20; 1 drivers
v0x1a9a580_0 .net "trueB", 0 0, L_0x1b94940; 1 drivers
v0x1a9a660_0 .net "wAddSub", 0 0, L_0x1b959f0; 1 drivers
v0x1a9a770_0 .net "wNandAnd", 0 0, L_0x1b971b0; 1 drivers
v0x1a9a8f0_0 .net "wNorOr", 0 0, L_0x1b97bf0; 1 drivers
v0x1a9aa00_0 .net "wXor", 0 0, L_0x1b96750; 1 drivers
L_0x1b99d50 .part v0x1b19ef0_0, 0, 1;
L_0x1b99df0 .part v0x1b19ef0_0, 1, 1;
L_0x1b99f20 .part v0x1b19ef0_0, 2, 1;
S_0x1a99880 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a94270;
 .timescale 0 0;
L_0x1a9cdc0/d .functor NAND 1, L_0x1b94650, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1a9cdc0 .delay (20,20,20) L_0x1a9cdc0/d;
L_0x1b66a80/d .functor NOT 1, L_0x1a9cdc0, C4<0>, C4<0>, C4<0>;
L_0x1b66a80 .delay (10,10,10) L_0x1b66a80/d;
L_0x1b88b70/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b88b70 .delay (10,10,10) L_0x1b88b70/d;
L_0x1b8e850/d .functor NAND 1, L_0x1b94ff0, L_0x1b88b70, C4<1>, C4<1>;
L_0x1b8e850 .delay (20,20,20) L_0x1b8e850/d;
L_0x1b66de0/d .functor NOT 1, L_0x1b8e850, C4<0>, C4<0>, C4<0>;
L_0x1b66de0 .delay (10,10,10) L_0x1b66de0/d;
L_0x1b66ed0/d .functor NOR 1, L_0x1b66de0, L_0x1b66a80, C4<0>, C4<0>;
L_0x1b66ed0 .delay (20,20,20) L_0x1b66ed0/d;
L_0x1b94940/d .functor NOT 1, L_0x1b66ed0, C4<0>, C4<0>, C4<0>;
L_0x1b94940 .delay (10,10,10) L_0x1b94940/d;
v0x1a99970_0 .net "and_in0ncom", 0 0, L_0x1b66de0; 1 drivers
v0x1a99a30_0 .net "and_in1com", 0 0, L_0x1b66a80; 1 drivers
v0x1a99ad0_0 .alias "in0", 0 0, v0x1a9a320_0;
v0x1a99b50_0 .alias "in1", 0 0, v0x1a9a220_0;
v0x1a99bd0_0 .net "nand_in0ncom", 0 0, L_0x1b8e850; 1 drivers
v0x1a99c70_0 .net "nand_in1com", 0 0, L_0x1a9cdc0; 1 drivers
v0x1a99d10_0 .net "ncom", 0 0, L_0x1b88b70; 1 drivers
v0x1a99db0_0 .net "nor_wire", 0 0, L_0x1b66ed0; 1 drivers
v0x1a99e50_0 .alias "result", 0 0, v0x1a9a580_0;
v0x1a99f20_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a98540 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a94270;
 .timescale 0 0;
L_0x1b95b00/d .functor NAND 1, L_0x1b94f50, L_0x1b94940, C4<1>, C4<1>;
L_0x1b95b00 .delay (20,20,20) L_0x1b95b00/d;
L_0x1b95c70/d .functor NOT 1, L_0x1b95b00, C4<0>, C4<0>, C4<0>;
L_0x1b95c70 .delay (10,10,10) L_0x1b95c70/d;
L_0x1b95d80/d .functor NAND 1, L_0x1b95090, L_0x1b954f0, C4<1>, C4<1>;
L_0x1b95d80 .delay (20,20,20) L_0x1b95d80/d;
L_0x1b95e40/d .functor NOT 1, L_0x1b95d80, C4<0>, C4<0>, C4<0>;
L_0x1b95e40 .delay (10,10,10) L_0x1b95e40/d;
L_0x1b95f80/d .functor NOR 1, L_0x1b95e40, L_0x1b95c70, C4<0>, C4<0>;
L_0x1b95f80 .delay (20,20,20) L_0x1b95f80/d;
L_0x1b960f0/d .functor NOT 1, L_0x1b95f80, C4<0>, C4<0>, C4<0>;
L_0x1b960f0 .delay (10,10,10) L_0x1b960f0/d;
v0x1a99120_0 .net "And_AB", 0 0, L_0x1b95c70; 1 drivers
v0x1a991c0_0 .net "And_XorAB_C", 0 0, L_0x1b95e40; 1 drivers
v0x1a99260_0 .net "Nand_AB", 0 0, L_0x1b95b00; 1 drivers
v0x1a99300_0 .net "Nand_XorAB_C", 0 0, L_0x1b95d80; 1 drivers
v0x1a99380_0 .net "Xor_AB", 0 0, L_0x1b954f0; 1 drivers
v0x1a99450_0 .alias "a", 0 0, v0x1a9a2a0_0;
v0x1a995a0_0 .alias "b", 0 0, v0x1a9a580_0;
v0x1a99620_0 .alias "carryin", 0 0, v0x1a9a000_0;
v0x1a996a0_0 .alias "carryout", 0 0, v0x1a9a0a0_0;
v0x1a99720_0 .net "nco", 0 0, L_0x1b95f80; 1 drivers
v0x1a99800_0 .alias "sum", 0 0, v0x1a9a660_0;
S_0x1a98bd0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a98540;
 .timescale 0 0;
L_0x1b94ab0/d .functor NAND 1, L_0x1b94f50, L_0x1b94940, C4<1>, C4<1>;
L_0x1b94ab0 .delay (20,20,20) L_0x1b94ab0/d;
L_0x1b95220/d .functor NOR 1, L_0x1b94f50, L_0x1b94940, C4<0>, C4<0>;
L_0x1b95220 .delay (20,20,20) L_0x1b95220/d;
L_0x1b952c0/d .functor NOT 1, L_0x1b95220, C4<0>, C4<0>, C4<0>;
L_0x1b952c0 .delay (10,10,10) L_0x1b952c0/d;
L_0x1b953b0/d .functor NAND 1, L_0x1b952c0, L_0x1b94ab0, C4<1>, C4<1>;
L_0x1b953b0 .delay (20,20,20) L_0x1b953b0/d;
L_0x1b954f0/d .functor NOT 1, L_0x1b953b0, C4<0>, C4<0>, C4<0>;
L_0x1b954f0 .delay (10,10,10) L_0x1b954f0/d;
v0x1a98cc0_0 .alias "a", 0 0, v0x1a9a2a0_0;
v0x1a98d60_0 .alias "b", 0 0, v0x1a9a580_0;
v0x1a98e00_0 .net "nand_ab", 0 0, L_0x1b94ab0; 1 drivers
v0x1a98ea0_0 .net "nor_ab", 0 0, L_0x1b95220; 1 drivers
v0x1a98f20_0 .net "nxor_ab", 0 0, L_0x1b953b0; 1 drivers
v0x1a98fc0_0 .net "or_ab", 0 0, L_0x1b952c0; 1 drivers
v0x1a990a0_0 .alias "result", 0 0, v0x1a99380_0;
S_0x1a98630 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a98540;
 .timescale 0 0;
L_0x1b955e0/d .functor NAND 1, L_0x1b954f0, L_0x1b95090, C4<1>, C4<1>;
L_0x1b955e0 .delay (20,20,20) L_0x1b955e0/d;
L_0x1b95710/d .functor NOR 1, L_0x1b954f0, L_0x1b95090, C4<0>, C4<0>;
L_0x1b95710 .delay (20,20,20) L_0x1b95710/d;
L_0x1b95840/d .functor NOT 1, L_0x1b95710, C4<0>, C4<0>, C4<0>;
L_0x1b95840 .delay (10,10,10) L_0x1b95840/d;
L_0x1b958e0/d .functor NAND 1, L_0x1b95840, L_0x1b955e0, C4<1>, C4<1>;
L_0x1b958e0 .delay (20,20,20) L_0x1b958e0/d;
L_0x1b959f0/d .functor NOT 1, L_0x1b958e0, C4<0>, C4<0>, C4<0>;
L_0x1b959f0 .delay (10,10,10) L_0x1b959f0/d;
v0x1a98720_0 .alias "a", 0 0, v0x1a99380_0;
v0x1a987c0_0 .alias "b", 0 0, v0x1a9a000_0;
v0x1a98860_0 .net "nand_ab", 0 0, L_0x1b955e0; 1 drivers
v0x1a98900_0 .net "nor_ab", 0 0, L_0x1b95710; 1 drivers
v0x1a98980_0 .net "nxor_ab", 0 0, L_0x1b958e0; 1 drivers
v0x1a98a20_0 .net "or_ab", 0 0, L_0x1b95840; 1 drivers
v0x1a98b00_0 .alias "result", 0 0, v0x1a9a660_0;
S_0x1a97ff0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a94270;
 .timescale 0 0;
L_0x1b962b0/d .functor NAND 1, L_0x1b94f50, L_0x1b94ff0, C4<1>, C4<1>;
L_0x1b962b0 .delay (20,20,20) L_0x1b962b0/d;
L_0x1b96370/d .functor NOR 1, L_0x1b94f50, L_0x1b94ff0, C4<0>, C4<0>;
L_0x1b96370 .delay (20,20,20) L_0x1b96370/d;
L_0x1b96500/d .functor NOT 1, L_0x1b96370, C4<0>, C4<0>, C4<0>;
L_0x1b96500 .delay (10,10,10) L_0x1b96500/d;
L_0x1b965f0/d .functor NAND 1, L_0x1b96500, L_0x1b962b0, C4<1>, C4<1>;
L_0x1b965f0 .delay (20,20,20) L_0x1b965f0/d;
L_0x1b96750/d .functor NOT 1, L_0x1b965f0, C4<0>, C4<0>, C4<0>;
L_0x1b96750 .delay (10,10,10) L_0x1b96750/d;
v0x1a980e0_0 .alias "a", 0 0, v0x1a9a2a0_0;
v0x1a98160_0 .alias "b", 0 0, v0x1a9a320_0;
v0x1a98230_0 .net "nand_ab", 0 0, L_0x1b962b0; 1 drivers
v0x1a982b0_0 .net "nor_ab", 0 0, L_0x1b96370; 1 drivers
v0x1a98330_0 .net "nxor_ab", 0 0, L_0x1b965f0; 1 drivers
v0x1a983b0_0 .net "or_ab", 0 0, L_0x1b96500; 1 drivers
v0x1a98470_0 .alias "result", 0 0, v0x1a9aa00_0;
S_0x1a97400 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a94270;
 .timescale 0 0;
L_0x1b968a0/d .functor NAND 1, L_0x1b94f50, L_0x1b94ff0, C4<1>, C4<1>;
L_0x1b968a0 .delay (20,20,20) L_0x1b968a0/d;
L_0x1b969d0/d .functor NOT 1, L_0x1b968a0, C4<0>, C4<0>, C4<0>;
L_0x1b969d0 .delay (10,10,10) L_0x1b969d0/d;
v0x1a97c70_0 .alias "a", 0 0, v0x1a9a2a0_0;
v0x1a97d10_0 .net "and_ab", 0 0, L_0x1b969d0; 1 drivers
v0x1a97d90_0 .alias "b", 0 0, v0x1a9a320_0;
v0x1a97e10_0 .net "nand_ab", 0 0, L_0x1b968a0; 1 drivers
v0x1a97ef0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a97f70_0 .alias "result", 0 0, v0x1a9a770_0;
S_0x1a974f0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a97400;
 .timescale 0 0;
L_0x1b96b20/d .functor NAND 1, L_0x1b969d0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b96b20 .delay (20,20,20) L_0x1b96b20/d;
L_0x1b96be0/d .functor NOT 1, L_0x1b96b20, C4<0>, C4<0>, C4<0>;
L_0x1b96be0 .delay (10,10,10) L_0x1b96be0/d;
L_0x1b96d10/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b96d10 .delay (10,10,10) L_0x1b96d10/d;
L_0x1b96dd0/d .functor NAND 1, L_0x1b968a0, L_0x1b96d10, C4<1>, C4<1>;
L_0x1b96dd0 .delay (20,20,20) L_0x1b96dd0/d;
L_0x1b96f20/d .functor NOT 1, L_0x1b96dd0, C4<0>, C4<0>, C4<0>;
L_0x1b96f20 .delay (10,10,10) L_0x1b96f20/d;
L_0x1b97010/d .functor NOR 1, L_0x1b96f20, L_0x1b96be0, C4<0>, C4<0>;
L_0x1b97010 .delay (20,20,20) L_0x1b97010/d;
L_0x1b971b0/d .functor NOT 1, L_0x1b97010, C4<0>, C4<0>, C4<0>;
L_0x1b971b0 .delay (10,10,10) L_0x1b971b0/d;
v0x1a975e0_0 .net "and_in0ncom", 0 0, L_0x1b96f20; 1 drivers
v0x1a97660_0 .net "and_in1com", 0 0, L_0x1b96be0; 1 drivers
v0x1a976e0_0 .alias "in0", 0 0, v0x1a97e10_0;
v0x1a97780_0 .alias "in1", 0 0, v0x1a97d10_0;
v0x1a97800_0 .net "nand_in0ncom", 0 0, L_0x1b96dd0; 1 drivers
v0x1a978a0_0 .net "nand_in1com", 0 0, L_0x1b96b20; 1 drivers
v0x1a97980_0 .net "ncom", 0 0, L_0x1b96d10; 1 drivers
v0x1a97a20_0 .net "nor_wire", 0 0, L_0x1b97010; 1 drivers
v0x1a97ac0_0 .alias "result", 0 0, v0x1a9a770_0;
v0x1a97b90_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a969b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a94270;
 .timescale 0 0;
L_0x1b972e0/d .functor NOR 1, L_0x1b94f50, L_0x1b94ff0, C4<0>, C4<0>;
L_0x1b972e0 .delay (20,20,20) L_0x1b972e0/d;
L_0x1b97410/d .functor NOT 1, L_0x1b972e0, C4<0>, C4<0>, C4<0>;
L_0x1b97410 .delay (10,10,10) L_0x1b97410/d;
v0x1a970e0_0 .alias "a", 0 0, v0x1a9a2a0_0;
v0x1a97160_0 .alias "b", 0 0, v0x1a9a320_0;
v0x1a97200_0 .net "nor_ab", 0 0, L_0x1b972e0; 1 drivers
v0x1a97280_0 .net "or_ab", 0 0, L_0x1b97410; 1 drivers
v0x1a97300_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a97380_0 .alias "result", 0 0, v0x1a9a8f0_0;
S_0x1a96aa0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a969b0;
 .timescale 0 0;
L_0x1b97560/d .functor NAND 1, L_0x1b97410, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b97560 .delay (20,20,20) L_0x1b97560/d;
L_0x1b97620/d .functor NOT 1, L_0x1b97560, C4<0>, C4<0>, C4<0>;
L_0x1b97620 .delay (10,10,10) L_0x1b97620/d;
L_0x1b97750/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b97750 .delay (10,10,10) L_0x1b97750/d;
L_0x1b97810/d .functor NAND 1, L_0x1b972e0, L_0x1b97750, C4<1>, C4<1>;
L_0x1b97810 .delay (20,20,20) L_0x1b97810/d;
L_0x1b97960/d .functor NOT 1, L_0x1b97810, C4<0>, C4<0>, C4<0>;
L_0x1b97960 .delay (10,10,10) L_0x1b97960/d;
L_0x1b97a50/d .functor NOR 1, L_0x1b97960, L_0x1b97620, C4<0>, C4<0>;
L_0x1b97a50 .delay (20,20,20) L_0x1b97a50/d;
L_0x1b97bf0/d .functor NOT 1, L_0x1b97a50, C4<0>, C4<0>, C4<0>;
L_0x1b97bf0 .delay (10,10,10) L_0x1b97bf0/d;
v0x1a96b90_0 .net "and_in0ncom", 0 0, L_0x1b97960; 1 drivers
v0x1a96c10_0 .net "and_in1com", 0 0, L_0x1b97620; 1 drivers
v0x1a96c90_0 .alias "in0", 0 0, v0x1a97200_0;
v0x1a96d10_0 .alias "in1", 0 0, v0x1a97280_0;
v0x1a96d90_0 .net "nand_in0ncom", 0 0, L_0x1b97810; 1 drivers
v0x1a96e10_0 .net "nand_in1com", 0 0, L_0x1b97560; 1 drivers
v0x1a96e90_0 .net "ncom", 0 0, L_0x1b97750; 1 drivers
v0x1a96f10_0 .net "nor_wire", 0 0, L_0x1b97a50; 1 drivers
v0x1a96f90_0 .alias "result", 0 0, v0x1a9a8f0_0;
v0x1a97060_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a94360 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a94270;
 .timescale 0 0;
v0x1a96190_0 .alias "in0", 0 0, v0x1a9a660_0;
v0x1a96240_0 .alias "in1", 0 0, v0x1a9aa00_0;
v0x1a962f0_0 .alias "in2", 0 0, v0x1a9a770_0;
v0x1a963a0_0 .alias "in3", 0 0, v0x1a9a8f0_0;
v0x1a96480_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a96530_0 .alias "result", 0 0, v0x1a9a4b0_0;
v0x1a965b0_0 .net "sel0", 0 0, L_0x1b99d50; 1 drivers
v0x1a96630_0 .net "sel1", 0 0, L_0x1b99df0; 1 drivers
v0x1a966b0_0 .net "sel2", 0 0, L_0x1b99f20; 1 drivers
v0x1a96760_0 .net "w0", 0 0, L_0x1b983b0; 1 drivers
v0x1a96840_0 .net "w1", 0 0, L_0x1b98b30; 1 drivers
v0x1a968c0_0 .net "w2", 0 0, L_0x1b99380; 1 drivers
S_0x1a959e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a94360;
 .timescale 0 0;
L_0x1b97d20/d .functor NAND 1, L_0x1b96750, L_0x1b99d50, C4<1>, C4<1>;
L_0x1b97d20 .delay (20,20,20) L_0x1b97d20/d;
L_0x1b97de0/d .functor NOT 1, L_0x1b97d20, C4<0>, C4<0>, C4<0>;
L_0x1b97de0 .delay (10,10,10) L_0x1b97de0/d;
L_0x1b97f10/d .functor NOT 1, L_0x1b99d50, C4<0>, C4<0>, C4<0>;
L_0x1b97f10 .delay (10,10,10) L_0x1b97f10/d;
L_0x1b98060/d .functor NAND 1, L_0x1b959f0, L_0x1b97f10, C4<1>, C4<1>;
L_0x1b98060 .delay (20,20,20) L_0x1b98060/d;
L_0x1b98120/d .functor NOT 1, L_0x1b98060, C4<0>, C4<0>, C4<0>;
L_0x1b98120 .delay (10,10,10) L_0x1b98120/d;
L_0x1b98210/d .functor NOR 1, L_0x1b98120, L_0x1b97de0, C4<0>, C4<0>;
L_0x1b98210 .delay (20,20,20) L_0x1b98210/d;
L_0x1b983b0/d .functor NOT 1, L_0x1b98210, C4<0>, C4<0>, C4<0>;
L_0x1b983b0 .delay (10,10,10) L_0x1b983b0/d;
v0x1a95ad0_0 .net "and_in0ncom", 0 0, L_0x1b98120; 1 drivers
v0x1a95b90_0 .net "and_in1com", 0 0, L_0x1b97de0; 1 drivers
v0x1a95c30_0 .alias "in0", 0 0, v0x1a9a660_0;
v0x1a95cd0_0 .alias "in1", 0 0, v0x1a9aa00_0;
v0x1a95d80_0 .net "nand_in0ncom", 0 0, L_0x1b98060; 1 drivers
v0x1a95e20_0 .net "nand_in1com", 0 0, L_0x1b97d20; 1 drivers
v0x1a95ec0_0 .net "ncom", 0 0, L_0x1b97f10; 1 drivers
v0x1a95f60_0 .net "nor_wire", 0 0, L_0x1b98210; 1 drivers
v0x1a96000_0 .alias "result", 0 0, v0x1a96760_0;
v0x1a96080_0 .alias "sel0", 0 0, v0x1a965b0_0;
S_0x1a95290 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a94360;
 .timescale 0 0;
L_0x1b984e0/d .functor NAND 1, L_0x1b97bf0, L_0x1b99d50, C4<1>, C4<1>;
L_0x1b984e0 .delay (20,20,20) L_0x1b984e0/d;
L_0x1b985a0/d .functor NOT 1, L_0x1b984e0, C4<0>, C4<0>, C4<0>;
L_0x1b985a0 .delay (10,10,10) L_0x1b985a0/d;
L_0x1b986d0/d .functor NOT 1, L_0x1b99d50, C4<0>, C4<0>, C4<0>;
L_0x1b986d0 .delay (10,10,10) L_0x1b986d0/d;
L_0x1b98790/d .functor NAND 1, L_0x1b971b0, L_0x1b986d0, C4<1>, C4<1>;
L_0x1b98790 .delay (20,20,20) L_0x1b98790/d;
L_0x1b988a0/d .functor NOT 1, L_0x1b98790, C4<0>, C4<0>, C4<0>;
L_0x1b988a0 .delay (10,10,10) L_0x1b988a0/d;
L_0x1b98990/d .functor NOR 1, L_0x1b988a0, L_0x1b985a0, C4<0>, C4<0>;
L_0x1b98990 .delay (20,20,20) L_0x1b98990/d;
L_0x1b98b30/d .functor NOT 1, L_0x1b98990, C4<0>, C4<0>, C4<0>;
L_0x1b98b30 .delay (10,10,10) L_0x1b98b30/d;
v0x1a95380_0 .net "and_in0ncom", 0 0, L_0x1b988a0; 1 drivers
v0x1a95440_0 .net "and_in1com", 0 0, L_0x1b985a0; 1 drivers
v0x1a954e0_0 .alias "in0", 0 0, v0x1a9a770_0;
v0x1a95580_0 .alias "in1", 0 0, v0x1a9a8f0_0;
v0x1a95600_0 .net "nand_in0ncom", 0 0, L_0x1b98790; 1 drivers
v0x1a956a0_0 .net "nand_in1com", 0 0, L_0x1b984e0; 1 drivers
v0x1a95740_0 .net "ncom", 0 0, L_0x1b986d0; 1 drivers
v0x1a957e0_0 .net "nor_wire", 0 0, L_0x1b98990; 1 drivers
v0x1a95880_0 .alias "result", 0 0, v0x1a96840_0;
v0x1a95900_0 .alias "sel0", 0 0, v0x1a965b0_0;
S_0x1a94b20 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a94360;
 .timescale 0 0;
L_0x1b98c60/d .functor NAND 1, L_0x1b98b30, L_0x1b99df0, C4<1>, C4<1>;
L_0x1b98c60 .delay (20,20,20) L_0x1b98c60/d;
L_0x1b98db0/d .functor NOT 1, L_0x1b98c60, C4<0>, C4<0>, C4<0>;
L_0x1b98db0 .delay (10,10,10) L_0x1b98db0/d;
L_0x1b98ee0/d .functor NOT 1, L_0x1b99df0, C4<0>, C4<0>, C4<0>;
L_0x1b98ee0 .delay (10,10,10) L_0x1b98ee0/d;
L_0x1b98fa0/d .functor NAND 1, L_0x1b983b0, L_0x1b98ee0, C4<1>, C4<1>;
L_0x1b98fa0 .delay (20,20,20) L_0x1b98fa0/d;
L_0x1b990f0/d .functor NOT 1, L_0x1b98fa0, C4<0>, C4<0>, C4<0>;
L_0x1b990f0 .delay (10,10,10) L_0x1b990f0/d;
L_0x1b991e0/d .functor NOR 1, L_0x1b990f0, L_0x1b98db0, C4<0>, C4<0>;
L_0x1b991e0 .delay (20,20,20) L_0x1b991e0/d;
L_0x1b99380/d .functor NOT 1, L_0x1b991e0, C4<0>, C4<0>, C4<0>;
L_0x1b99380 .delay (10,10,10) L_0x1b99380/d;
v0x1a94c10_0 .net "and_in0ncom", 0 0, L_0x1b990f0; 1 drivers
v0x1a94cd0_0 .net "and_in1com", 0 0, L_0x1b98db0; 1 drivers
v0x1a94d70_0 .alias "in0", 0 0, v0x1a96760_0;
v0x1a94e10_0 .alias "in1", 0 0, v0x1a96840_0;
v0x1a94e90_0 .net "nand_in0ncom", 0 0, L_0x1b98fa0; 1 drivers
v0x1a94f30_0 .net "nand_in1com", 0 0, L_0x1b98c60; 1 drivers
v0x1a94fd0_0 .net "ncom", 0 0, L_0x1b98ee0; 1 drivers
v0x1a95070_0 .net "nor_wire", 0 0, L_0x1b991e0; 1 drivers
v0x1a95110_0 .alias "result", 0 0, v0x1a968c0_0;
v0x1a95190_0 .alias "sel0", 0 0, v0x1a96630_0;
S_0x1a94450 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a94360;
 .timescale 0 0;
L_0x1b994b0/d .functor NAND 1, C4<0>, L_0x1b99f20, C4<1>, C4<1>;
L_0x1b994b0 .delay (20,20,20) L_0x1b994b0/d;
L_0x1b99610/d .functor NOT 1, L_0x1b994b0, C4<0>, C4<0>, C4<0>;
L_0x1b99610 .delay (10,10,10) L_0x1b99610/d;
L_0x1b99760/d .functor NOT 1, L_0x1b99f20, C4<0>, C4<0>, C4<0>;
L_0x1b99760 .delay (10,10,10) L_0x1b99760/d;
L_0x1b99820/d .functor NAND 1, L_0x1b99380, L_0x1b99760, C4<1>, C4<1>;
L_0x1b99820 .delay (20,20,20) L_0x1b99820/d;
L_0x1b99990/d .functor NOT 1, L_0x1b99820, C4<0>, C4<0>, C4<0>;
L_0x1b99990 .delay (10,10,10) L_0x1b99990/d;
L_0x1b99a80/d .functor NOR 1, L_0x1b99990, L_0x1b99610, C4<0>, C4<0>;
L_0x1b99a80 .delay (20,20,20) L_0x1b99a80/d;
L_0x1b99c20/d .functor NOT 1, L_0x1b99a80, C4<0>, C4<0>, C4<0>;
L_0x1b99c20 .delay (10,10,10) L_0x1b99c20/d;
v0x1a94540_0 .net "and_in0ncom", 0 0, L_0x1b99990; 1 drivers
v0x1a945c0_0 .net "and_in1com", 0 0, L_0x1b99610; 1 drivers
v0x1a94640_0 .alias "in0", 0 0, v0x1a968c0_0;
v0x1a946c0_0 .alias "in1", 0 0, v0x1a96480_0;
v0x1a94740_0 .net "nand_in0ncom", 0 0, L_0x1b99820; 1 drivers
v0x1a947c0_0 .net "nand_in1com", 0 0, L_0x1b994b0; 1 drivers
v0x1a948a0_0 .net "ncom", 0 0, L_0x1b99760; 1 drivers
v0x1a94940_0 .net "nor_wire", 0 0, L_0x1b99a80; 1 drivers
v0x1a949e0_0 .alias "result", 0 0, v0x1a9a4b0_0;
v0x1a94a80_0 .alias "sel0", 0 0, v0x1a966b0_0;
S_0x1a8d3e0 .scope generate, "ALU4[18]" "ALU4[18]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a8bdb8 .param/l "i" 2 107, +C4<010010>;
S_0x1a8d510 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a8d3e0;
 .timescale 0 0;
L_0x1b95130/d .functor NOT 1, L_0x1b9a3a0, C4<0>, C4<0>, C4<0>;
L_0x1b95130 .delay (10,10,10) L_0x1b95130/d;
v0x1a93260_0 .net "carryin", 0 0, L_0x1b9a440; 1 drivers
v0x1a93300_0 .net "carryout", 0 0, L_0x1b9bd20; 1 drivers
v0x1a93380_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a93400_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a93480_0 .net "notB", 0 0, L_0x1b95130; 1 drivers
v0x1a93500_0 .net "operandA", 0 0, L_0x1b9a300; 1 drivers
v0x1a93580_0 .net "operandB", 0 0, L_0x1b9a3a0; 1 drivers
v0x1a93690_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a69230_0 .net "result", 0 0, L_0x1b9f810; 1 drivers
v0x1a69300_0 .net "trueB", 0 0, L_0x1b9ab60; 1 drivers
v0x1a693e0_0 .net "wAddSub", 0 0, L_0x1b9b680; 1 drivers
v0x1a694f0_0 .net "wNandAnd", 0 0, L_0x1b9cde0; 1 drivers
v0x1a93fb0_0 .net "wNorOr", 0 0, L_0x1b9d820; 1 drivers
v0x1a940c0_0 .net "wXor", 0 0, L_0x1b9c380; 1 drivers
L_0x1b9f940 .part v0x1b19ef0_0, 0, 1;
L_0x1b9f9e0 .part v0x1b19ef0_0, 1, 1;
L_0x1b9fb10 .part v0x1b19ef0_0, 2, 1;
S_0x1a92ae0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a8d510;
 .timescale 0 0;
L_0x1b9a590/d .functor NAND 1, L_0x1b95130, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1b9a590 .delay (20,20,20) L_0x1b9a590/d;
L_0x1b9a670/d .functor NOT 1, L_0x1b9a590, C4<0>, C4<0>, C4<0>;
L_0x1b9a670 .delay (10,10,10) L_0x1b9a670/d;
L_0x1b9a750/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1b9a750 .delay (10,10,10) L_0x1b9a750/d;
L_0x1b9a810/d .functor NAND 1, L_0x1b9a3a0, L_0x1b9a750, C4<1>, C4<1>;
L_0x1b9a810 .delay (20,20,20) L_0x1b9a810/d;
L_0x1b9a8d0/d .functor NOT 1, L_0x1b9a810, C4<0>, C4<0>, C4<0>;
L_0x1b9a8d0 .delay (10,10,10) L_0x1b9a8d0/d;
L_0x1b9a9c0/d .functor NOR 1, L_0x1b9a8d0, L_0x1b9a670, C4<0>, C4<0>;
L_0x1b9a9c0 .delay (20,20,20) L_0x1b9a9c0/d;
L_0x1b9ab60/d .functor NOT 1, L_0x1b9a9c0, C4<0>, C4<0>, C4<0>;
L_0x1b9ab60 .delay (10,10,10) L_0x1b9ab60/d;
v0x1a92bd0_0 .net "and_in0ncom", 0 0, L_0x1b9a8d0; 1 drivers
v0x1a92c90_0 .net "and_in1com", 0 0, L_0x1b9a670; 1 drivers
v0x1a92d30_0 .alias "in0", 0 0, v0x1a93580_0;
v0x1a92db0_0 .alias "in1", 0 0, v0x1a93480_0;
v0x1a92e30_0 .net "nand_in0ncom", 0 0, L_0x1b9a810; 1 drivers
v0x1a92ed0_0 .net "nand_in1com", 0 0, L_0x1b9a590; 1 drivers
v0x1a92f70_0 .net "ncom", 0 0, L_0x1b9a750; 1 drivers
v0x1a93010_0 .net "nor_wire", 0 0, L_0x1b9a9c0; 1 drivers
v0x1a930b0_0 .alias "result", 0 0, v0x1a69300_0;
v0x1a93180_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a917a0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a8d510;
 .timescale 0 0;
L_0x1b9b790/d .functor NAND 1, L_0x1b9a300, L_0x1b9ab60, C4<1>, C4<1>;
L_0x1b9b790 .delay (20,20,20) L_0x1b9b790/d;
L_0x1b9b900/d .functor NOT 1, L_0x1b9b790, C4<0>, C4<0>, C4<0>;
L_0x1b9b900 .delay (10,10,10) L_0x1b9b900/d;
L_0x1b9ba10/d .functor NAND 1, L_0x1b9a440, L_0x1b9b0e0, C4<1>, C4<1>;
L_0x1b9ba10 .delay (20,20,20) L_0x1b9ba10/d;
L_0x1b9bad0/d .functor NOT 1, L_0x1b9ba10, C4<0>, C4<0>, C4<0>;
L_0x1b9bad0 .delay (10,10,10) L_0x1b9bad0/d;
L_0x1b9bbe0/d .functor NOR 1, L_0x1b9bad0, L_0x1b9b900, C4<0>, C4<0>;
L_0x1b9bbe0 .delay (20,20,20) L_0x1b9bbe0/d;
L_0x1b9bd20/d .functor NOT 1, L_0x1b9bbe0, C4<0>, C4<0>, C4<0>;
L_0x1b9bd20 .delay (10,10,10) L_0x1b9bd20/d;
v0x1a92380_0 .net "And_AB", 0 0, L_0x1b9b900; 1 drivers
v0x1a92420_0 .net "And_XorAB_C", 0 0, L_0x1b9bad0; 1 drivers
v0x1a924c0_0 .net "Nand_AB", 0 0, L_0x1b9b790; 1 drivers
v0x1a92560_0 .net "Nand_XorAB_C", 0 0, L_0x1b9ba10; 1 drivers
v0x1a925e0_0 .net "Xor_AB", 0 0, L_0x1b9b0e0; 1 drivers
v0x1a926b0_0 .alias "a", 0 0, v0x1a93500_0;
v0x1a92800_0 .alias "b", 0 0, v0x1a69300_0;
v0x1a92880_0 .alias "carryin", 0 0, v0x1a93260_0;
v0x1a92900_0 .alias "carryout", 0 0, v0x1a93300_0;
v0x1a92980_0 .net "nco", 0 0, L_0x1b9bbe0; 1 drivers
v0x1a92a60_0 .alias "sum", 0 0, v0x1a693e0_0;
S_0x1a91e30 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a917a0;
 .timescale 0 0;
L_0x1b9acd0/d .functor NAND 1, L_0x1b9a300, L_0x1b9ab60, C4<1>, C4<1>;
L_0x1b9acd0 .delay (20,20,20) L_0x1b9acd0/d;
L_0x1b9ad90/d .functor NOR 1, L_0x1b9a300, L_0x1b9ab60, C4<0>, C4<0>;
L_0x1b9ad90 .delay (20,20,20) L_0x1b9ad90/d;
L_0x1b9ae70/d .functor NOT 1, L_0x1b9ad90, C4<0>, C4<0>, C4<0>;
L_0x1b9ae70 .delay (10,10,10) L_0x1b9ae70/d;
L_0x1b9af80/d .functor NAND 1, L_0x1b9ae70, L_0x1b9acd0, C4<1>, C4<1>;
L_0x1b9af80 .delay (20,20,20) L_0x1b9af80/d;
L_0x1b9b0e0/d .functor NOT 1, L_0x1b9af80, C4<0>, C4<0>, C4<0>;
L_0x1b9b0e0 .delay (10,10,10) L_0x1b9b0e0/d;
v0x1a91f20_0 .alias "a", 0 0, v0x1a93500_0;
v0x1a91fc0_0 .alias "b", 0 0, v0x1a69300_0;
v0x1a92060_0 .net "nand_ab", 0 0, L_0x1b9acd0; 1 drivers
v0x1a92100_0 .net "nor_ab", 0 0, L_0x1b9ad90; 1 drivers
v0x1a92180_0 .net "nxor_ab", 0 0, L_0x1b9af80; 1 drivers
v0x1a92220_0 .net "or_ab", 0 0, L_0x1b9ae70; 1 drivers
v0x1a92300_0 .alias "result", 0 0, v0x1a925e0_0;
S_0x1a91890 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a917a0;
 .timescale 0 0;
L_0x1b9b1f0/d .functor NAND 1, L_0x1b9b0e0, L_0x1b9a440, C4<1>, C4<1>;
L_0x1b9b1f0 .delay (20,20,20) L_0x1b9b1f0/d;
L_0x1b9b340/d .functor NOR 1, L_0x1b9b0e0, L_0x1b9a440, C4<0>, C4<0>;
L_0x1b9b340 .delay (20,20,20) L_0x1b9b340/d;
L_0x1b9b4b0/d .functor NOT 1, L_0x1b9b340, C4<0>, C4<0>, C4<0>;
L_0x1b9b4b0 .delay (10,10,10) L_0x1b9b4b0/d;
L_0x1b9b570/d .functor NAND 1, L_0x1b9b4b0, L_0x1b9b1f0, C4<1>, C4<1>;
L_0x1b9b570 .delay (20,20,20) L_0x1b9b570/d;
L_0x1b9b680/d .functor NOT 1, L_0x1b9b570, C4<0>, C4<0>, C4<0>;
L_0x1b9b680 .delay (10,10,10) L_0x1b9b680/d;
v0x1a91980_0 .alias "a", 0 0, v0x1a925e0_0;
v0x1a91a20_0 .alias "b", 0 0, v0x1a93260_0;
v0x1a91ac0_0 .net "nand_ab", 0 0, L_0x1b9b1f0; 1 drivers
v0x1a91b60_0 .net "nor_ab", 0 0, L_0x1b9b340; 1 drivers
v0x1a91be0_0 .net "nxor_ab", 0 0, L_0x1b9b570; 1 drivers
v0x1a91c80_0 .net "or_ab", 0 0, L_0x1b9b4b0; 1 drivers
v0x1a91d60_0 .alias "result", 0 0, v0x1a693e0_0;
S_0x1a91250 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a8d510;
 .timescale 0 0;
L_0x1b9bee0/d .functor NAND 1, L_0x1b9a300, L_0x1b9a3a0, C4<1>, C4<1>;
L_0x1b9bee0 .delay (20,20,20) L_0x1b9bee0/d;
L_0x1b9bfa0/d .functor NOR 1, L_0x1b9a300, L_0x1b9a3a0, C4<0>, C4<0>;
L_0x1b9bfa0 .delay (20,20,20) L_0x1b9bfa0/d;
L_0x1b9c130/d .functor NOT 1, L_0x1b9bfa0, C4<0>, C4<0>, C4<0>;
L_0x1b9c130 .delay (10,10,10) L_0x1b9c130/d;
L_0x1b9c220/d .functor NAND 1, L_0x1b9c130, L_0x1b9bee0, C4<1>, C4<1>;
L_0x1b9c220 .delay (20,20,20) L_0x1b9c220/d;
L_0x1b9c380/d .functor NOT 1, L_0x1b9c220, C4<0>, C4<0>, C4<0>;
L_0x1b9c380 .delay (10,10,10) L_0x1b9c380/d;
v0x1a91340_0 .alias "a", 0 0, v0x1a93500_0;
v0x1a913c0_0 .alias "b", 0 0, v0x1a93580_0;
v0x1a91490_0 .net "nand_ab", 0 0, L_0x1b9bee0; 1 drivers
v0x1a91510_0 .net "nor_ab", 0 0, L_0x1b9bfa0; 1 drivers
v0x1a91590_0 .net "nxor_ab", 0 0, L_0x1b9c220; 1 drivers
v0x1a91610_0 .net "or_ab", 0 0, L_0x1b9c130; 1 drivers
v0x1a916d0_0 .alias "result", 0 0, v0x1a940c0_0;
S_0x1a90660 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a8d510;
 .timescale 0 0;
L_0x1b9c4d0/d .functor NAND 1, L_0x1b9a300, L_0x1b9a3a0, C4<1>, C4<1>;
L_0x1b9c4d0 .delay (20,20,20) L_0x1b9c4d0/d;
L_0x1b9c600/d .functor NOT 1, L_0x1b9c4d0, C4<0>, C4<0>, C4<0>;
L_0x1b9c600 .delay (10,10,10) L_0x1b9c600/d;
v0x1a90ed0_0 .alias "a", 0 0, v0x1a93500_0;
v0x1a90f70_0 .net "and_ab", 0 0, L_0x1b9c600; 1 drivers
v0x1a90ff0_0 .alias "b", 0 0, v0x1a93580_0;
v0x1a91070_0 .net "nand_ab", 0 0, L_0x1b9c4d0; 1 drivers
v0x1a91150_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a911d0_0 .alias "result", 0 0, v0x1a694f0_0;
S_0x1a90750 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a90660;
 .timescale 0 0;
L_0x1b9c750/d .functor NAND 1, L_0x1b9c600, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b9c750 .delay (20,20,20) L_0x1b9c750/d;
L_0x1b9c810/d .functor NOT 1, L_0x1b9c750, C4<0>, C4<0>, C4<0>;
L_0x1b9c810 .delay (10,10,10) L_0x1b9c810/d;
L_0x1b9c940/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b9c940 .delay (10,10,10) L_0x1b9c940/d;
L_0x1b9ca00/d .functor NAND 1, L_0x1b9c4d0, L_0x1b9c940, C4<1>, C4<1>;
L_0x1b9ca00 .delay (20,20,20) L_0x1b9ca00/d;
L_0x1b9cb50/d .functor NOT 1, L_0x1b9ca00, C4<0>, C4<0>, C4<0>;
L_0x1b9cb50 .delay (10,10,10) L_0x1b9cb50/d;
L_0x1b9cc40/d .functor NOR 1, L_0x1b9cb50, L_0x1b9c810, C4<0>, C4<0>;
L_0x1b9cc40 .delay (20,20,20) L_0x1b9cc40/d;
L_0x1b9cde0/d .functor NOT 1, L_0x1b9cc40, C4<0>, C4<0>, C4<0>;
L_0x1b9cde0 .delay (10,10,10) L_0x1b9cde0/d;
v0x1a90840_0 .net "and_in0ncom", 0 0, L_0x1b9cb50; 1 drivers
v0x1a908c0_0 .net "and_in1com", 0 0, L_0x1b9c810; 1 drivers
v0x1a90940_0 .alias "in0", 0 0, v0x1a91070_0;
v0x1a909e0_0 .alias "in1", 0 0, v0x1a90f70_0;
v0x1a90a60_0 .net "nand_in0ncom", 0 0, L_0x1b9ca00; 1 drivers
v0x1a90b00_0 .net "nand_in1com", 0 0, L_0x1b9c750; 1 drivers
v0x1a90be0_0 .net "ncom", 0 0, L_0x1b9c940; 1 drivers
v0x1a90c80_0 .net "nor_wire", 0 0, L_0x1b9cc40; 1 drivers
v0x1a90d20_0 .alias "result", 0 0, v0x1a694f0_0;
v0x1a90df0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a8fbc0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a8d510;
 .timescale 0 0;
L_0x1b9cf10/d .functor NOR 1, L_0x1b9a300, L_0x1b9a3a0, C4<0>, C4<0>;
L_0x1b9cf10 .delay (20,20,20) L_0x1b9cf10/d;
L_0x1b9d040/d .functor NOT 1, L_0x1b9cf10, C4<0>, C4<0>, C4<0>;
L_0x1b9d040 .delay (10,10,10) L_0x1b9d040/d;
v0x1a90340_0 .alias "a", 0 0, v0x1a93500_0;
v0x1a903c0_0 .alias "b", 0 0, v0x1a93580_0;
v0x1a90460_0 .net "nor_ab", 0 0, L_0x1b9cf10; 1 drivers
v0x1a904e0_0 .net "or_ab", 0 0, L_0x1b9d040; 1 drivers
v0x1a90560_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a905e0_0 .alias "result", 0 0, v0x1a93fb0_0;
S_0x1a8fcb0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a8fbc0;
 .timescale 0 0;
L_0x1b9d190/d .functor NAND 1, L_0x1b9d040, v0x1aae130_0, C4<1>, C4<1>;
L_0x1b9d190 .delay (20,20,20) L_0x1b9d190/d;
L_0x1b9d250/d .functor NOT 1, L_0x1b9d190, C4<0>, C4<0>, C4<0>;
L_0x1b9d250 .delay (10,10,10) L_0x1b9d250/d;
L_0x1b9d380/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1b9d380 .delay (10,10,10) L_0x1b9d380/d;
L_0x1b9d440/d .functor NAND 1, L_0x1b9cf10, L_0x1b9d380, C4<1>, C4<1>;
L_0x1b9d440 .delay (20,20,20) L_0x1b9d440/d;
L_0x1b9d590/d .functor NOT 1, L_0x1b9d440, C4<0>, C4<0>, C4<0>;
L_0x1b9d590 .delay (10,10,10) L_0x1b9d590/d;
L_0x1b9d680/d .functor NOR 1, L_0x1b9d590, L_0x1b9d250, C4<0>, C4<0>;
L_0x1b9d680 .delay (20,20,20) L_0x1b9d680/d;
L_0x1b9d820/d .functor NOT 1, L_0x1b9d680, C4<0>, C4<0>, C4<0>;
L_0x1b9d820 .delay (10,10,10) L_0x1b9d820/d;
v0x1a8fda0_0 .net "and_in0ncom", 0 0, L_0x1b9d590; 1 drivers
v0x1a8fe20_0 .net "and_in1com", 0 0, L_0x1b9d250; 1 drivers
v0x1a8fea0_0 .alias "in0", 0 0, v0x1a90460_0;
v0x1a8ff20_0 .alias "in1", 0 0, v0x1a904e0_0;
v0x1a8ffa0_0 .net "nand_in0ncom", 0 0, L_0x1b9d440; 1 drivers
v0x1a90020_0 .net "nand_in1com", 0 0, L_0x1b9d190; 1 drivers
v0x1a900a0_0 .net "ncom", 0 0, L_0x1b9d380; 1 drivers
v0x1a90120_0 .net "nor_wire", 0 0, L_0x1b9d680; 1 drivers
v0x1a901f0_0 .alias "result", 0 0, v0x1a93fb0_0;
v0x1a902c0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a8d600 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a8d510;
 .timescale 0 0;
v0x1a8f410_0 .alias "in0", 0 0, v0x1a693e0_0;
v0x1a8f4c0_0 .alias "in1", 0 0, v0x1a940c0_0;
v0x1a8f570_0 .alias "in2", 0 0, v0x1a694f0_0;
v0x1a8f620_0 .alias "in3", 0 0, v0x1a93fb0_0;
v0x1a8f700_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a8f7b0_0 .alias "result", 0 0, v0x1a69230_0;
v0x1a8f830_0 .net "sel0", 0 0, L_0x1b9f940; 1 drivers
v0x1a8f8b0_0 .net "sel1", 0 0, L_0x1b9f9e0; 1 drivers
v0x1a8f930_0 .net "sel2", 0 0, L_0x1b9fb10; 1 drivers
v0x1a8f9e0_0 .net "w0", 0 0, L_0x1b9dfe0; 1 drivers
v0x1a8fac0_0 .net "w1", 0 0, L_0x1b9e760; 1 drivers
v0x1a8fb40_0 .net "w2", 0 0, L_0x1b9efb0; 1 drivers
S_0x1a8ecc0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a8d600;
 .timescale 0 0;
L_0x1b9d950/d .functor NAND 1, L_0x1b9c380, L_0x1b9f940, C4<1>, C4<1>;
L_0x1b9d950 .delay (20,20,20) L_0x1b9d950/d;
L_0x1b9da10/d .functor NOT 1, L_0x1b9d950, C4<0>, C4<0>, C4<0>;
L_0x1b9da10 .delay (10,10,10) L_0x1b9da10/d;
L_0x1b9db40/d .functor NOT 1, L_0x1b9f940, C4<0>, C4<0>, C4<0>;
L_0x1b9db40 .delay (10,10,10) L_0x1b9db40/d;
L_0x1b9dc90/d .functor NAND 1, L_0x1b9b680, L_0x1b9db40, C4<1>, C4<1>;
L_0x1b9dc90 .delay (20,20,20) L_0x1b9dc90/d;
L_0x1b9dd50/d .functor NOT 1, L_0x1b9dc90, C4<0>, C4<0>, C4<0>;
L_0x1b9dd50 .delay (10,10,10) L_0x1b9dd50/d;
L_0x1b9de40/d .functor NOR 1, L_0x1b9dd50, L_0x1b9da10, C4<0>, C4<0>;
L_0x1b9de40 .delay (20,20,20) L_0x1b9de40/d;
L_0x1b9dfe0/d .functor NOT 1, L_0x1b9de40, C4<0>, C4<0>, C4<0>;
L_0x1b9dfe0 .delay (10,10,10) L_0x1b9dfe0/d;
v0x1a8edb0_0 .net "and_in0ncom", 0 0, L_0x1b9dd50; 1 drivers
v0x1a8ee70_0 .net "and_in1com", 0 0, L_0x1b9da10; 1 drivers
v0x1a8ef10_0 .alias "in0", 0 0, v0x1a693e0_0;
v0x1a8efb0_0 .alias "in1", 0 0, v0x1a940c0_0;
v0x1a8f030_0 .net "nand_in0ncom", 0 0, L_0x1b9dc90; 1 drivers
v0x1a8f0d0_0 .net "nand_in1com", 0 0, L_0x1b9d950; 1 drivers
v0x1a8f170_0 .net "ncom", 0 0, L_0x1b9db40; 1 drivers
v0x1a8f210_0 .net "nor_wire", 0 0, L_0x1b9de40; 1 drivers
v0x1a8f2b0_0 .alias "result", 0 0, v0x1a8f9e0_0;
v0x1a8f330_0 .alias "sel0", 0 0, v0x1a8f830_0;
S_0x1a8e570 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a8d600;
 .timescale 0 0;
L_0x1b9e110/d .functor NAND 1, L_0x1b9d820, L_0x1b9f940, C4<1>, C4<1>;
L_0x1b9e110 .delay (20,20,20) L_0x1b9e110/d;
L_0x1b9e1d0/d .functor NOT 1, L_0x1b9e110, C4<0>, C4<0>, C4<0>;
L_0x1b9e1d0 .delay (10,10,10) L_0x1b9e1d0/d;
L_0x1b9e300/d .functor NOT 1, L_0x1b9f940, C4<0>, C4<0>, C4<0>;
L_0x1b9e300 .delay (10,10,10) L_0x1b9e300/d;
L_0x1b9e3c0/d .functor NAND 1, L_0x1b9cde0, L_0x1b9e300, C4<1>, C4<1>;
L_0x1b9e3c0 .delay (20,20,20) L_0x1b9e3c0/d;
L_0x1b9e4d0/d .functor NOT 1, L_0x1b9e3c0, C4<0>, C4<0>, C4<0>;
L_0x1b9e4d0 .delay (10,10,10) L_0x1b9e4d0/d;
L_0x1b9e5c0/d .functor NOR 1, L_0x1b9e4d0, L_0x1b9e1d0, C4<0>, C4<0>;
L_0x1b9e5c0 .delay (20,20,20) L_0x1b9e5c0/d;
L_0x1b9e760/d .functor NOT 1, L_0x1b9e5c0, C4<0>, C4<0>, C4<0>;
L_0x1b9e760 .delay (10,10,10) L_0x1b9e760/d;
v0x1a8e660_0 .net "and_in0ncom", 0 0, L_0x1b9e4d0; 1 drivers
v0x1a8e720_0 .net "and_in1com", 0 0, L_0x1b9e1d0; 1 drivers
v0x1a8e7c0_0 .alias "in0", 0 0, v0x1a694f0_0;
v0x1a8e860_0 .alias "in1", 0 0, v0x1a93fb0_0;
v0x1a8e8e0_0 .net "nand_in0ncom", 0 0, L_0x1b9e3c0; 1 drivers
v0x1a8e980_0 .net "nand_in1com", 0 0, L_0x1b9e110; 1 drivers
v0x1a8ea20_0 .net "ncom", 0 0, L_0x1b9e300; 1 drivers
v0x1a8eac0_0 .net "nor_wire", 0 0, L_0x1b9e5c0; 1 drivers
v0x1a8eb60_0 .alias "result", 0 0, v0x1a8fac0_0;
v0x1a8ebe0_0 .alias "sel0", 0 0, v0x1a8f830_0;
S_0x1a8de20 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a8d600;
 .timescale 0 0;
L_0x1b9e890/d .functor NAND 1, L_0x1b9e760, L_0x1b9f9e0, C4<1>, C4<1>;
L_0x1b9e890 .delay (20,20,20) L_0x1b9e890/d;
L_0x1b9e9e0/d .functor NOT 1, L_0x1b9e890, C4<0>, C4<0>, C4<0>;
L_0x1b9e9e0 .delay (10,10,10) L_0x1b9e9e0/d;
L_0x1b9eb10/d .functor NOT 1, L_0x1b9f9e0, C4<0>, C4<0>, C4<0>;
L_0x1b9eb10 .delay (10,10,10) L_0x1b9eb10/d;
L_0x1b9ebd0/d .functor NAND 1, L_0x1b9dfe0, L_0x1b9eb10, C4<1>, C4<1>;
L_0x1b9ebd0 .delay (20,20,20) L_0x1b9ebd0/d;
L_0x1b9ed20/d .functor NOT 1, L_0x1b9ebd0, C4<0>, C4<0>, C4<0>;
L_0x1b9ed20 .delay (10,10,10) L_0x1b9ed20/d;
L_0x1b9ee10/d .functor NOR 1, L_0x1b9ed20, L_0x1b9e9e0, C4<0>, C4<0>;
L_0x1b9ee10 .delay (20,20,20) L_0x1b9ee10/d;
L_0x1b9efb0/d .functor NOT 1, L_0x1b9ee10, C4<0>, C4<0>, C4<0>;
L_0x1b9efb0 .delay (10,10,10) L_0x1b9efb0/d;
v0x1a8df10_0 .net "and_in0ncom", 0 0, L_0x1b9ed20; 1 drivers
v0x1a8dfd0_0 .net "and_in1com", 0 0, L_0x1b9e9e0; 1 drivers
v0x1a8e070_0 .alias "in0", 0 0, v0x1a8f9e0_0;
v0x1a8e110_0 .alias "in1", 0 0, v0x1a8fac0_0;
v0x1a8e190_0 .net "nand_in0ncom", 0 0, L_0x1b9ebd0; 1 drivers
v0x1a8e230_0 .net "nand_in1com", 0 0, L_0x1b9e890; 1 drivers
v0x1a8e2d0_0 .net "ncom", 0 0, L_0x1b9eb10; 1 drivers
v0x1a8e370_0 .net "nor_wire", 0 0, L_0x1b9ee10; 1 drivers
v0x1a8e410_0 .alias "result", 0 0, v0x1a8fb40_0;
v0x1a8e490_0 .alias "sel0", 0 0, v0x1a8f8b0_0;
S_0x1a8d6f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a8d600;
 .timescale 0 0;
L_0x1b9f0e0/d .functor NAND 1, C4<0>, L_0x1b9fb10, C4<1>, C4<1>;
L_0x1b9f0e0 .delay (20,20,20) L_0x1b9f0e0/d;
L_0x1b9f240/d .functor NOT 1, L_0x1b9f0e0, C4<0>, C4<0>, C4<0>;
L_0x1b9f240 .delay (10,10,10) L_0x1b9f240/d;
L_0x1b9f370/d .functor NOT 1, L_0x1b9fb10, C4<0>, C4<0>, C4<0>;
L_0x1b9f370 .delay (10,10,10) L_0x1b9f370/d;
L_0x1b9f430/d .functor NAND 1, L_0x1b9efb0, L_0x1b9f370, C4<1>, C4<1>;
L_0x1b9f430 .delay (20,20,20) L_0x1b9f430/d;
L_0x1b9f580/d .functor NOT 1, L_0x1b9f430, C4<0>, C4<0>, C4<0>;
L_0x1b9f580 .delay (10,10,10) L_0x1b9f580/d;
L_0x1b9f670/d .functor NOR 1, L_0x1b9f580, L_0x1b9f240, C4<0>, C4<0>;
L_0x1b9f670 .delay (20,20,20) L_0x1b9f670/d;
L_0x1b9f810/d .functor NOT 1, L_0x1b9f670, C4<0>, C4<0>, C4<0>;
L_0x1b9f810 .delay (10,10,10) L_0x1b9f810/d;
v0x1a8d7e0_0 .net "and_in0ncom", 0 0, L_0x1b9f580; 1 drivers
v0x1a8d860_0 .net "and_in1com", 0 0, L_0x1b9f240; 1 drivers
v0x1a8d900_0 .alias "in0", 0 0, v0x1a8fb40_0;
v0x1a8d9a0_0 .alias "in1", 0 0, v0x1a8f700_0;
v0x1a8da20_0 .net "nand_in0ncom", 0 0, L_0x1b9f430; 1 drivers
v0x1a8dac0_0 .net "nand_in1com", 0 0, L_0x1b9f0e0; 1 drivers
v0x1a8dba0_0 .net "ncom", 0 0, L_0x1b9f370; 1 drivers
v0x1a8dc40_0 .net "nor_wire", 0 0, L_0x1b9f670; 1 drivers
v0x1a8dce0_0 .alias "result", 0 0, v0x1a69230_0;
v0x1a8dd80_0 .alias "sel0", 0 0, v0x1a8f930_0;
S_0x1a86a30 .scope generate, "ALU4[19]" "ALU4[19]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a85408 .param/l "i" 2 107, +C4<010011>;
S_0x1a86b60 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a86a30;
 .timescale 0 0;
L_0x1ba00a0/d .functor NOT 1, L_0x1b9fe60, C4<0>, C4<0>, C4<0>;
L_0x1ba00a0 .delay (10,10,10) L_0x1ba00a0/d;
v0x1a8c8e0_0 .net "carryin", 0 0, L_0x1b9ff00; 1 drivers
v0x1a8c980_0 .net "carryout", 0 0, L_0x1ba1910; 1 drivers
v0x1a8ca00_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a8ca80_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a8cb00_0 .net "notB", 0 0, L_0x1ba00a0; 1 drivers
v0x1a8cb80_0 .net "operandA", 0 0, L_0x1b9fdc0; 1 drivers
v0x1a8cc00_0 .net "operandB", 0 0, L_0x1b9fe60; 1 drivers
v0x1a8cd10_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a8cd90_0 .net "result", 0 0, L_0x1ba5400; 1 drivers
v0x1a8ce60_0 .net "trueB", 0 0, L_0x1ba0750; 1 drivers
v0x1a8cf40_0 .net "wAddSub", 0 0, L_0x1ba1270; 1 drivers
v0x1a8d050_0 .net "wNandAnd", 0 0, L_0x1ba29d0; 1 drivers
v0x1a8d1d0_0 .net "wNorOr", 0 0, L_0x1ba3410; 1 drivers
v0x1a8d2e0_0 .net "wXor", 0 0, L_0x1ba1f70; 1 drivers
L_0x1ba5530 .part v0x1b19ef0_0, 0, 1;
L_0x1ba55d0 .part v0x1b19ef0_0, 1, 1;
L_0x1ba5700 .part v0x1b19ef0_0, 2, 1;
S_0x1a8c160 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a86b60;
 .timescale 0 0;
L_0x1ba0180/d .functor NAND 1, L_0x1ba00a0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1ba0180 .delay (20,20,20) L_0x1ba0180/d;
L_0x1ba0260/d .functor NOT 1, L_0x1ba0180, C4<0>, C4<0>, C4<0>;
L_0x1ba0260 .delay (10,10,10) L_0x1ba0260/d;
L_0x1ba0340/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1ba0340 .delay (10,10,10) L_0x1ba0340/d;
L_0x1ba0400/d .functor NAND 1, L_0x1b9fe60, L_0x1ba0340, C4<1>, C4<1>;
L_0x1ba0400 .delay (20,20,20) L_0x1ba0400/d;
L_0x1ba04c0/d .functor NOT 1, L_0x1ba0400, C4<0>, C4<0>, C4<0>;
L_0x1ba04c0 .delay (10,10,10) L_0x1ba04c0/d;
L_0x1ba05b0/d .functor NOR 1, L_0x1ba04c0, L_0x1ba0260, C4<0>, C4<0>;
L_0x1ba05b0 .delay (20,20,20) L_0x1ba05b0/d;
L_0x1ba0750/d .functor NOT 1, L_0x1ba05b0, C4<0>, C4<0>, C4<0>;
L_0x1ba0750 .delay (10,10,10) L_0x1ba0750/d;
v0x1a8c250_0 .net "and_in0ncom", 0 0, L_0x1ba04c0; 1 drivers
v0x1a8c310_0 .net "and_in1com", 0 0, L_0x1ba0260; 1 drivers
v0x1a8c3b0_0 .alias "in0", 0 0, v0x1a8cc00_0;
v0x1a8c430_0 .alias "in1", 0 0, v0x1a8cb00_0;
v0x1a8c4b0_0 .net "nand_in0ncom", 0 0, L_0x1ba0400; 1 drivers
v0x1a8c550_0 .net "nand_in1com", 0 0, L_0x1ba0180; 1 drivers
v0x1a8c5f0_0 .net "ncom", 0 0, L_0x1ba0340; 1 drivers
v0x1a8c690_0 .net "nor_wire", 0 0, L_0x1ba05b0; 1 drivers
v0x1a8c730_0 .alias "result", 0 0, v0x1a8ce60_0;
v0x1a8c800_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a8ae20 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a86b60;
 .timescale 0 0;
L_0x1ba1380/d .functor NAND 1, L_0x1b9fdc0, L_0x1ba0750, C4<1>, C4<1>;
L_0x1ba1380 .delay (20,20,20) L_0x1ba1380/d;
L_0x1ba14f0/d .functor NOT 1, L_0x1ba1380, C4<0>, C4<0>, C4<0>;
L_0x1ba14f0 .delay (10,10,10) L_0x1ba14f0/d;
L_0x1ba1600/d .functor NAND 1, L_0x1b9ff00, L_0x1ba0cd0, C4<1>, C4<1>;
L_0x1ba1600 .delay (20,20,20) L_0x1ba1600/d;
L_0x1ba16c0/d .functor NOT 1, L_0x1ba1600, C4<0>, C4<0>, C4<0>;
L_0x1ba16c0 .delay (10,10,10) L_0x1ba16c0/d;
L_0x1ba17d0/d .functor NOR 1, L_0x1ba16c0, L_0x1ba14f0, C4<0>, C4<0>;
L_0x1ba17d0 .delay (20,20,20) L_0x1ba17d0/d;
L_0x1ba1910/d .functor NOT 1, L_0x1ba17d0, C4<0>, C4<0>, C4<0>;
L_0x1ba1910 .delay (10,10,10) L_0x1ba1910/d;
v0x1a8ba00_0 .net "And_AB", 0 0, L_0x1ba14f0; 1 drivers
v0x1a8baa0_0 .net "And_XorAB_C", 0 0, L_0x1ba16c0; 1 drivers
v0x1a8bb40_0 .net "Nand_AB", 0 0, L_0x1ba1380; 1 drivers
v0x1a8bbe0_0 .net "Nand_XorAB_C", 0 0, L_0x1ba1600; 1 drivers
v0x1a8bc60_0 .net "Xor_AB", 0 0, L_0x1ba0cd0; 1 drivers
v0x1a8bd30_0 .alias "a", 0 0, v0x1a8cb80_0;
v0x1a8be80_0 .alias "b", 0 0, v0x1a8ce60_0;
v0x1a8bf00_0 .alias "carryin", 0 0, v0x1a8c8e0_0;
v0x1a8bf80_0 .alias "carryout", 0 0, v0x1a8c980_0;
v0x1a8c000_0 .net "nco", 0 0, L_0x1ba17d0; 1 drivers
v0x1a8c0e0_0 .alias "sum", 0 0, v0x1a8cf40_0;
S_0x1a8b4b0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a8ae20;
 .timescale 0 0;
L_0x1ba08c0/d .functor NAND 1, L_0x1b9fdc0, L_0x1ba0750, C4<1>, C4<1>;
L_0x1ba08c0 .delay (20,20,20) L_0x1ba08c0/d;
L_0x1ba0980/d .functor NOR 1, L_0x1b9fdc0, L_0x1ba0750, C4<0>, C4<0>;
L_0x1ba0980 .delay (20,20,20) L_0x1ba0980/d;
L_0x1ba0a60/d .functor NOT 1, L_0x1ba0980, C4<0>, C4<0>, C4<0>;
L_0x1ba0a60 .delay (10,10,10) L_0x1ba0a60/d;
L_0x1ba0b70/d .functor NAND 1, L_0x1ba0a60, L_0x1ba08c0, C4<1>, C4<1>;
L_0x1ba0b70 .delay (20,20,20) L_0x1ba0b70/d;
L_0x1ba0cd0/d .functor NOT 1, L_0x1ba0b70, C4<0>, C4<0>, C4<0>;
L_0x1ba0cd0 .delay (10,10,10) L_0x1ba0cd0/d;
v0x1a8b5a0_0 .alias "a", 0 0, v0x1a8cb80_0;
v0x1a8b640_0 .alias "b", 0 0, v0x1a8ce60_0;
v0x1a8b6e0_0 .net "nand_ab", 0 0, L_0x1ba08c0; 1 drivers
v0x1a8b780_0 .net "nor_ab", 0 0, L_0x1ba0980; 1 drivers
v0x1a8b800_0 .net "nxor_ab", 0 0, L_0x1ba0b70; 1 drivers
v0x1a8b8a0_0 .net "or_ab", 0 0, L_0x1ba0a60; 1 drivers
v0x1a8b980_0 .alias "result", 0 0, v0x1a8bc60_0;
S_0x1a8af10 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a8ae20;
 .timescale 0 0;
L_0x1ba0de0/d .functor NAND 1, L_0x1ba0cd0, L_0x1b9ff00, C4<1>, C4<1>;
L_0x1ba0de0 .delay (20,20,20) L_0x1ba0de0/d;
L_0x1ba0f30/d .functor NOR 1, L_0x1ba0cd0, L_0x1b9ff00, C4<0>, C4<0>;
L_0x1ba0f30 .delay (20,20,20) L_0x1ba0f30/d;
L_0x1ba10a0/d .functor NOT 1, L_0x1ba0f30, C4<0>, C4<0>, C4<0>;
L_0x1ba10a0 .delay (10,10,10) L_0x1ba10a0/d;
L_0x1ba1160/d .functor NAND 1, L_0x1ba10a0, L_0x1ba0de0, C4<1>, C4<1>;
L_0x1ba1160 .delay (20,20,20) L_0x1ba1160/d;
L_0x1ba1270/d .functor NOT 1, L_0x1ba1160, C4<0>, C4<0>, C4<0>;
L_0x1ba1270 .delay (10,10,10) L_0x1ba1270/d;
v0x1a8b000_0 .alias "a", 0 0, v0x1a8bc60_0;
v0x1a8b0a0_0 .alias "b", 0 0, v0x1a8c8e0_0;
v0x1a8b140_0 .net "nand_ab", 0 0, L_0x1ba0de0; 1 drivers
v0x1a8b1e0_0 .net "nor_ab", 0 0, L_0x1ba0f30; 1 drivers
v0x1a8b260_0 .net "nxor_ab", 0 0, L_0x1ba1160; 1 drivers
v0x1a8b300_0 .net "or_ab", 0 0, L_0x1ba10a0; 1 drivers
v0x1a8b3e0_0 .alias "result", 0 0, v0x1a8cf40_0;
S_0x1a8a8d0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a86b60;
 .timescale 0 0;
L_0x1ba1ad0/d .functor NAND 1, L_0x1b9fdc0, L_0x1b9fe60, C4<1>, C4<1>;
L_0x1ba1ad0 .delay (20,20,20) L_0x1ba1ad0/d;
L_0x1ba1b90/d .functor NOR 1, L_0x1b9fdc0, L_0x1b9fe60, C4<0>, C4<0>;
L_0x1ba1b90 .delay (20,20,20) L_0x1ba1b90/d;
L_0x1ba1d20/d .functor NOT 1, L_0x1ba1b90, C4<0>, C4<0>, C4<0>;
L_0x1ba1d20 .delay (10,10,10) L_0x1ba1d20/d;
L_0x1ba1e10/d .functor NAND 1, L_0x1ba1d20, L_0x1ba1ad0, C4<1>, C4<1>;
L_0x1ba1e10 .delay (20,20,20) L_0x1ba1e10/d;
L_0x1ba1f70/d .functor NOT 1, L_0x1ba1e10, C4<0>, C4<0>, C4<0>;
L_0x1ba1f70 .delay (10,10,10) L_0x1ba1f70/d;
v0x1a8a9c0_0 .alias "a", 0 0, v0x1a8cb80_0;
v0x1a8aa40_0 .alias "b", 0 0, v0x1a8cc00_0;
v0x1a8ab10_0 .net "nand_ab", 0 0, L_0x1ba1ad0; 1 drivers
v0x1a8ab90_0 .net "nor_ab", 0 0, L_0x1ba1b90; 1 drivers
v0x1a8ac10_0 .net "nxor_ab", 0 0, L_0x1ba1e10; 1 drivers
v0x1a8ac90_0 .net "or_ab", 0 0, L_0x1ba1d20; 1 drivers
v0x1a8ad50_0 .alias "result", 0 0, v0x1a8d2e0_0;
S_0x1a89ce0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a86b60;
 .timescale 0 0;
L_0x1ba20c0/d .functor NAND 1, L_0x1b9fdc0, L_0x1b9fe60, C4<1>, C4<1>;
L_0x1ba20c0 .delay (20,20,20) L_0x1ba20c0/d;
L_0x1ba21f0/d .functor NOT 1, L_0x1ba20c0, C4<0>, C4<0>, C4<0>;
L_0x1ba21f0 .delay (10,10,10) L_0x1ba21f0/d;
v0x1a8a550_0 .alias "a", 0 0, v0x1a8cb80_0;
v0x1a8a5f0_0 .net "and_ab", 0 0, L_0x1ba21f0; 1 drivers
v0x1a8a670_0 .alias "b", 0 0, v0x1a8cc00_0;
v0x1a8a6f0_0 .net "nand_ab", 0 0, L_0x1ba20c0; 1 drivers
v0x1a8a7d0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a8a850_0 .alias "result", 0 0, v0x1a8d050_0;
S_0x1a89dd0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a89ce0;
 .timescale 0 0;
L_0x1ba2340/d .functor NAND 1, L_0x1ba21f0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1ba2340 .delay (20,20,20) L_0x1ba2340/d;
L_0x1ba2400/d .functor NOT 1, L_0x1ba2340, C4<0>, C4<0>, C4<0>;
L_0x1ba2400 .delay (10,10,10) L_0x1ba2400/d;
L_0x1ba2530/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1ba2530 .delay (10,10,10) L_0x1ba2530/d;
L_0x1ba25f0/d .functor NAND 1, L_0x1ba20c0, L_0x1ba2530, C4<1>, C4<1>;
L_0x1ba25f0 .delay (20,20,20) L_0x1ba25f0/d;
L_0x1ba2740/d .functor NOT 1, L_0x1ba25f0, C4<0>, C4<0>, C4<0>;
L_0x1ba2740 .delay (10,10,10) L_0x1ba2740/d;
L_0x1ba2830/d .functor NOR 1, L_0x1ba2740, L_0x1ba2400, C4<0>, C4<0>;
L_0x1ba2830 .delay (20,20,20) L_0x1ba2830/d;
L_0x1ba29d0/d .functor NOT 1, L_0x1ba2830, C4<0>, C4<0>, C4<0>;
L_0x1ba29d0 .delay (10,10,10) L_0x1ba29d0/d;
v0x1a89ec0_0 .net "and_in0ncom", 0 0, L_0x1ba2740; 1 drivers
v0x1a89f40_0 .net "and_in1com", 0 0, L_0x1ba2400; 1 drivers
v0x1a89fc0_0 .alias "in0", 0 0, v0x1a8a6f0_0;
v0x1a8a060_0 .alias "in1", 0 0, v0x1a8a5f0_0;
v0x1a8a0e0_0 .net "nand_in0ncom", 0 0, L_0x1ba25f0; 1 drivers
v0x1a8a180_0 .net "nand_in1com", 0 0, L_0x1ba2340; 1 drivers
v0x1a8a260_0 .net "ncom", 0 0, L_0x1ba2530; 1 drivers
v0x1a8a300_0 .net "nor_wire", 0 0, L_0x1ba2830; 1 drivers
v0x1a8a3a0_0 .alias "result", 0 0, v0x1a8d050_0;
v0x1a8a470_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a89240 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a86b60;
 .timescale 0 0;
L_0x1ba2b00/d .functor NOR 1, L_0x1b9fdc0, L_0x1b9fe60, C4<0>, C4<0>;
L_0x1ba2b00 .delay (20,20,20) L_0x1ba2b00/d;
L_0x1ba2c30/d .functor NOT 1, L_0x1ba2b00, C4<0>, C4<0>, C4<0>;
L_0x1ba2c30 .delay (10,10,10) L_0x1ba2c30/d;
v0x1a899c0_0 .alias "a", 0 0, v0x1a8cb80_0;
v0x1a89a40_0 .alias "b", 0 0, v0x1a8cc00_0;
v0x1a89ae0_0 .net "nor_ab", 0 0, L_0x1ba2b00; 1 drivers
v0x1a89b60_0 .net "or_ab", 0 0, L_0x1ba2c30; 1 drivers
v0x1a89be0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a89c60_0 .alias "result", 0 0, v0x1a8d1d0_0;
S_0x1a89330 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a89240;
 .timescale 0 0;
L_0x1ba2d80/d .functor NAND 1, L_0x1ba2c30, v0x1aae130_0, C4<1>, C4<1>;
L_0x1ba2d80 .delay (20,20,20) L_0x1ba2d80/d;
L_0x1ba2e40/d .functor NOT 1, L_0x1ba2d80, C4<0>, C4<0>, C4<0>;
L_0x1ba2e40 .delay (10,10,10) L_0x1ba2e40/d;
L_0x1ba2f70/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1ba2f70 .delay (10,10,10) L_0x1ba2f70/d;
L_0x1ba3030/d .functor NAND 1, L_0x1ba2b00, L_0x1ba2f70, C4<1>, C4<1>;
L_0x1ba3030 .delay (20,20,20) L_0x1ba3030/d;
L_0x1ba3180/d .functor NOT 1, L_0x1ba3030, C4<0>, C4<0>, C4<0>;
L_0x1ba3180 .delay (10,10,10) L_0x1ba3180/d;
L_0x1ba3270/d .functor NOR 1, L_0x1ba3180, L_0x1ba2e40, C4<0>, C4<0>;
L_0x1ba3270 .delay (20,20,20) L_0x1ba3270/d;
L_0x1ba3410/d .functor NOT 1, L_0x1ba3270, C4<0>, C4<0>, C4<0>;
L_0x1ba3410 .delay (10,10,10) L_0x1ba3410/d;
v0x1a89420_0 .net "and_in0ncom", 0 0, L_0x1ba3180; 1 drivers
v0x1a894a0_0 .net "and_in1com", 0 0, L_0x1ba2e40; 1 drivers
v0x1a89520_0 .alias "in0", 0 0, v0x1a89ae0_0;
v0x1a895a0_0 .alias "in1", 0 0, v0x1a89b60_0;
v0x1a89620_0 .net "nand_in0ncom", 0 0, L_0x1ba3030; 1 drivers
v0x1a896a0_0 .net "nand_in1com", 0 0, L_0x1ba2d80; 1 drivers
v0x1a89720_0 .net "ncom", 0 0, L_0x1ba2f70; 1 drivers
v0x1a897a0_0 .net "nor_wire", 0 0, L_0x1ba3270; 1 drivers
v0x1a89870_0 .alias "result", 0 0, v0x1a8d1d0_0;
v0x1a89940_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a86c50 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a86b60;
 .timescale 0 0;
v0x1a88a90_0 .alias "in0", 0 0, v0x1a8cf40_0;
v0x1a88b40_0 .alias "in1", 0 0, v0x1a8d2e0_0;
v0x1a88bf0_0 .alias "in2", 0 0, v0x1a8d050_0;
v0x1a88ca0_0 .alias "in3", 0 0, v0x1a8d1d0_0;
v0x1a88d80_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a88e30_0 .alias "result", 0 0, v0x1a8cd90_0;
v0x1a88eb0_0 .net "sel0", 0 0, L_0x1ba5530; 1 drivers
v0x1a88f30_0 .net "sel1", 0 0, L_0x1ba55d0; 1 drivers
v0x1a88fb0_0 .net "sel2", 0 0, L_0x1ba5700; 1 drivers
v0x1a89060_0 .net "w0", 0 0, L_0x1ba3bd0; 1 drivers
v0x1a89140_0 .net "w1", 0 0, L_0x1ba4350; 1 drivers
v0x1a891c0_0 .net "w2", 0 0, L_0x1ba4ba0; 1 drivers
S_0x1a88310 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a86c50;
 .timescale 0 0;
L_0x1ba3540/d .functor NAND 1, L_0x1ba1f70, L_0x1ba5530, C4<1>, C4<1>;
L_0x1ba3540 .delay (20,20,20) L_0x1ba3540/d;
L_0x1ba3600/d .functor NOT 1, L_0x1ba3540, C4<0>, C4<0>, C4<0>;
L_0x1ba3600 .delay (10,10,10) L_0x1ba3600/d;
L_0x1ba3730/d .functor NOT 1, L_0x1ba5530, C4<0>, C4<0>, C4<0>;
L_0x1ba3730 .delay (10,10,10) L_0x1ba3730/d;
L_0x1ba3880/d .functor NAND 1, L_0x1ba1270, L_0x1ba3730, C4<1>, C4<1>;
L_0x1ba3880 .delay (20,20,20) L_0x1ba3880/d;
L_0x1ba3940/d .functor NOT 1, L_0x1ba3880, C4<0>, C4<0>, C4<0>;
L_0x1ba3940 .delay (10,10,10) L_0x1ba3940/d;
L_0x1ba3a30/d .functor NOR 1, L_0x1ba3940, L_0x1ba3600, C4<0>, C4<0>;
L_0x1ba3a30 .delay (20,20,20) L_0x1ba3a30/d;
L_0x1ba3bd0/d .functor NOT 1, L_0x1ba3a30, C4<0>, C4<0>, C4<0>;
L_0x1ba3bd0 .delay (10,10,10) L_0x1ba3bd0/d;
v0x1a88400_0 .net "and_in0ncom", 0 0, L_0x1ba3940; 1 drivers
v0x1a884c0_0 .net "and_in1com", 0 0, L_0x1ba3600; 1 drivers
v0x1a88560_0 .alias "in0", 0 0, v0x1a8cf40_0;
v0x1a88600_0 .alias "in1", 0 0, v0x1a8d2e0_0;
v0x1a88680_0 .net "nand_in0ncom", 0 0, L_0x1ba3880; 1 drivers
v0x1a88720_0 .net "nand_in1com", 0 0, L_0x1ba3540; 1 drivers
v0x1a887c0_0 .net "ncom", 0 0, L_0x1ba3730; 1 drivers
v0x1a88860_0 .net "nor_wire", 0 0, L_0x1ba3a30; 1 drivers
v0x1a88900_0 .alias "result", 0 0, v0x1a89060_0;
v0x1a88980_0 .alias "sel0", 0 0, v0x1a88eb0_0;
S_0x1a87bc0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a86c50;
 .timescale 0 0;
L_0x1ba3d00/d .functor NAND 1, L_0x1ba3410, L_0x1ba5530, C4<1>, C4<1>;
L_0x1ba3d00 .delay (20,20,20) L_0x1ba3d00/d;
L_0x1ba3dc0/d .functor NOT 1, L_0x1ba3d00, C4<0>, C4<0>, C4<0>;
L_0x1ba3dc0 .delay (10,10,10) L_0x1ba3dc0/d;
L_0x1ba3ef0/d .functor NOT 1, L_0x1ba5530, C4<0>, C4<0>, C4<0>;
L_0x1ba3ef0 .delay (10,10,10) L_0x1ba3ef0/d;
L_0x1ba3fb0/d .functor NAND 1, L_0x1ba29d0, L_0x1ba3ef0, C4<1>, C4<1>;
L_0x1ba3fb0 .delay (20,20,20) L_0x1ba3fb0/d;
L_0x1ba40c0/d .functor NOT 1, L_0x1ba3fb0, C4<0>, C4<0>, C4<0>;
L_0x1ba40c0 .delay (10,10,10) L_0x1ba40c0/d;
L_0x1ba41b0/d .functor NOR 1, L_0x1ba40c0, L_0x1ba3dc0, C4<0>, C4<0>;
L_0x1ba41b0 .delay (20,20,20) L_0x1ba41b0/d;
L_0x1ba4350/d .functor NOT 1, L_0x1ba41b0, C4<0>, C4<0>, C4<0>;
L_0x1ba4350 .delay (10,10,10) L_0x1ba4350/d;
v0x1a87cb0_0 .net "and_in0ncom", 0 0, L_0x1ba40c0; 1 drivers
v0x1a87d70_0 .net "and_in1com", 0 0, L_0x1ba3dc0; 1 drivers
v0x1a87e10_0 .alias "in0", 0 0, v0x1a8d050_0;
v0x1a87eb0_0 .alias "in1", 0 0, v0x1a8d1d0_0;
v0x1a87f30_0 .net "nand_in0ncom", 0 0, L_0x1ba3fb0; 1 drivers
v0x1a87fd0_0 .net "nand_in1com", 0 0, L_0x1ba3d00; 1 drivers
v0x1a88070_0 .net "ncom", 0 0, L_0x1ba3ef0; 1 drivers
v0x1a88110_0 .net "nor_wire", 0 0, L_0x1ba41b0; 1 drivers
v0x1a881b0_0 .alias "result", 0 0, v0x1a89140_0;
v0x1a88230_0 .alias "sel0", 0 0, v0x1a88eb0_0;
S_0x1a87470 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a86c50;
 .timescale 0 0;
L_0x1ba4480/d .functor NAND 1, L_0x1ba4350, L_0x1ba55d0, C4<1>, C4<1>;
L_0x1ba4480 .delay (20,20,20) L_0x1ba4480/d;
L_0x1ba45d0/d .functor NOT 1, L_0x1ba4480, C4<0>, C4<0>, C4<0>;
L_0x1ba45d0 .delay (10,10,10) L_0x1ba45d0/d;
L_0x1ba4700/d .functor NOT 1, L_0x1ba55d0, C4<0>, C4<0>, C4<0>;
L_0x1ba4700 .delay (10,10,10) L_0x1ba4700/d;
L_0x1ba47c0/d .functor NAND 1, L_0x1ba3bd0, L_0x1ba4700, C4<1>, C4<1>;
L_0x1ba47c0 .delay (20,20,20) L_0x1ba47c0/d;
L_0x1ba4910/d .functor NOT 1, L_0x1ba47c0, C4<0>, C4<0>, C4<0>;
L_0x1ba4910 .delay (10,10,10) L_0x1ba4910/d;
L_0x1ba4a00/d .functor NOR 1, L_0x1ba4910, L_0x1ba45d0, C4<0>, C4<0>;
L_0x1ba4a00 .delay (20,20,20) L_0x1ba4a00/d;
L_0x1ba4ba0/d .functor NOT 1, L_0x1ba4a00, C4<0>, C4<0>, C4<0>;
L_0x1ba4ba0 .delay (10,10,10) L_0x1ba4ba0/d;
v0x1a87560_0 .net "and_in0ncom", 0 0, L_0x1ba4910; 1 drivers
v0x1a87620_0 .net "and_in1com", 0 0, L_0x1ba45d0; 1 drivers
v0x1a876c0_0 .alias "in0", 0 0, v0x1a89060_0;
v0x1a87760_0 .alias "in1", 0 0, v0x1a89140_0;
v0x1a877e0_0 .net "nand_in0ncom", 0 0, L_0x1ba47c0; 1 drivers
v0x1a87880_0 .net "nand_in1com", 0 0, L_0x1ba4480; 1 drivers
v0x1a87920_0 .net "ncom", 0 0, L_0x1ba4700; 1 drivers
v0x1a879c0_0 .net "nor_wire", 0 0, L_0x1ba4a00; 1 drivers
v0x1a87a60_0 .alias "result", 0 0, v0x1a891c0_0;
v0x1a87ae0_0 .alias "sel0", 0 0, v0x1a88f30_0;
S_0x1a86d40 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a86c50;
 .timescale 0 0;
L_0x1ba4cd0/d .functor NAND 1, C4<0>, L_0x1ba5700, C4<1>, C4<1>;
L_0x1ba4cd0 .delay (20,20,20) L_0x1ba4cd0/d;
L_0x1ba4e30/d .functor NOT 1, L_0x1ba4cd0, C4<0>, C4<0>, C4<0>;
L_0x1ba4e30 .delay (10,10,10) L_0x1ba4e30/d;
L_0x1ba4f60/d .functor NOT 1, L_0x1ba5700, C4<0>, C4<0>, C4<0>;
L_0x1ba4f60 .delay (10,10,10) L_0x1ba4f60/d;
L_0x1ba5020/d .functor NAND 1, L_0x1ba4ba0, L_0x1ba4f60, C4<1>, C4<1>;
L_0x1ba5020 .delay (20,20,20) L_0x1ba5020/d;
L_0x1ba5170/d .functor NOT 1, L_0x1ba5020, C4<0>, C4<0>, C4<0>;
L_0x1ba5170 .delay (10,10,10) L_0x1ba5170/d;
L_0x1ba5260/d .functor NOR 1, L_0x1ba5170, L_0x1ba4e30, C4<0>, C4<0>;
L_0x1ba5260 .delay (20,20,20) L_0x1ba5260/d;
L_0x1ba5400/d .functor NOT 1, L_0x1ba5260, C4<0>, C4<0>, C4<0>;
L_0x1ba5400 .delay (10,10,10) L_0x1ba5400/d;
v0x1a86e30_0 .net "and_in0ncom", 0 0, L_0x1ba5170; 1 drivers
v0x1a86eb0_0 .net "and_in1com", 0 0, L_0x1ba4e30; 1 drivers
v0x1a86f50_0 .alias "in0", 0 0, v0x1a891c0_0;
v0x1a86ff0_0 .alias "in1", 0 0, v0x1a88d80_0;
v0x1a87070_0 .net "nand_in0ncom", 0 0, L_0x1ba5020; 1 drivers
v0x1a87110_0 .net "nand_in1com", 0 0, L_0x1ba4cd0; 1 drivers
v0x1a871f0_0 .net "ncom", 0 0, L_0x1ba4f60; 1 drivers
v0x1a87290_0 .net "nor_wire", 0 0, L_0x1ba5260; 1 drivers
v0x1a87330_0 .alias "result", 0 0, v0x1a8cd90_0;
v0x1a873d0_0 .alias "sel0", 0 0, v0x1a88fb0_0;
S_0x1a800d0 .scope generate, "ALU4[20]" "ALU4[20]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a7eaa8 .param/l "i" 2 107, +C4<010100>;
S_0x1a80200 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a800d0;
 .timescale 0 0;
L_0x1b9ffa0/d .functor NOT 1, L_0x1ba5b80, C4<0>, C4<0>, C4<0>;
L_0x1b9ffa0 .delay (10,10,10) L_0x1b9ffa0/d;
v0x1a85f30_0 .net "carryin", 0 0, L_0x1ba5c20; 1 drivers
v0x1a85fd0_0 .net "carryout", 0 0, L_0x1ba74d0; 1 drivers
v0x1a86050_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a860d0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a86150_0 .net "notB", 0 0, L_0x1b9ffa0; 1 drivers
v0x1a861d0_0 .net "operandA", 0 0, L_0x1ba5ae0; 1 drivers
v0x1a86250_0 .net "operandB", 0 0, L_0x1ba5b80; 1 drivers
v0x1a86360_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a863e0_0 .net "result", 0 0, L_0x1a8a770; 1 drivers
v0x1a864b0_0 .net "trueB", 0 0, L_0x1ba6310; 1 drivers
v0x1a86590_0 .net "wAddSub", 0 0, L_0x1ba6e30; 1 drivers
v0x1a866a0_0 .net "wNandAnd", 0 0, L_0x1ba8590; 1 drivers
v0x1a86820_0 .net "wNorOr", 0 0, L_0x1ba8fd0; 1 drivers
v0x1a86930_0 .net "wXor", 0 0, L_0x1ba7b30; 1 drivers
L_0x1bab000 .part v0x1b19ef0_0, 0, 1;
L_0x1bab0a0 .part v0x1b19ef0_0, 1, 1;
L_0x1bab1d0 .part v0x1b19ef0_0, 2, 1;
S_0x1a857b0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a80200;
 .timescale 0 0;
L_0x1ba5d40/d .functor NAND 1, L_0x1b9ffa0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1ba5d40 .delay (20,20,20) L_0x1ba5d40/d;
L_0x1ba5e20/d .functor NOT 1, L_0x1ba5d40, C4<0>, C4<0>, C4<0>;
L_0x1ba5e20 .delay (10,10,10) L_0x1ba5e20/d;
L_0x1ba5f00/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1ba5f00 .delay (10,10,10) L_0x1ba5f00/d;
L_0x1ba5fc0/d .functor NAND 1, L_0x1ba5b80, L_0x1ba5f00, C4<1>, C4<1>;
L_0x1ba5fc0 .delay (20,20,20) L_0x1ba5fc0/d;
L_0x1ba6080/d .functor NOT 1, L_0x1ba5fc0, C4<0>, C4<0>, C4<0>;
L_0x1ba6080 .delay (10,10,10) L_0x1ba6080/d;
L_0x1ba6170/d .functor NOR 1, L_0x1ba6080, L_0x1ba5e20, C4<0>, C4<0>;
L_0x1ba6170 .delay (20,20,20) L_0x1ba6170/d;
L_0x1ba6310/d .functor NOT 1, L_0x1ba6170, C4<0>, C4<0>, C4<0>;
L_0x1ba6310 .delay (10,10,10) L_0x1ba6310/d;
v0x1a858a0_0 .net "and_in0ncom", 0 0, L_0x1ba6080; 1 drivers
v0x1a85960_0 .net "and_in1com", 0 0, L_0x1ba5e20; 1 drivers
v0x1a85a00_0 .alias "in0", 0 0, v0x1a86250_0;
v0x1a85a80_0 .alias "in1", 0 0, v0x1a86150_0;
v0x1a85b00_0 .net "nand_in0ncom", 0 0, L_0x1ba5fc0; 1 drivers
v0x1a85ba0_0 .net "nand_in1com", 0 0, L_0x1ba5d40; 1 drivers
v0x1a85c40_0 .net "ncom", 0 0, L_0x1ba5f00; 1 drivers
v0x1a85ce0_0 .net "nor_wire", 0 0, L_0x1ba6170; 1 drivers
v0x1a85d80_0 .alias "result", 0 0, v0x1a864b0_0;
v0x1a85e50_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a844b0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a80200;
 .timescale 0 0;
L_0x1ba6f40/d .functor NAND 1, L_0x1ba5ae0, L_0x1ba6310, C4<1>, C4<1>;
L_0x1ba6f40 .delay (20,20,20) L_0x1ba6f40/d;
L_0x1ba70b0/d .functor NOT 1, L_0x1ba6f40, C4<0>, C4<0>, C4<0>;
L_0x1ba70b0 .delay (10,10,10) L_0x1ba70b0/d;
L_0x1ba71c0/d .functor NAND 1, L_0x1ba5c20, L_0x1ba6890, C4<1>, C4<1>;
L_0x1ba71c0 .delay (20,20,20) L_0x1ba71c0/d;
L_0x1ba7280/d .functor NOT 1, L_0x1ba71c0, C4<0>, C4<0>, C4<0>;
L_0x1ba7280 .delay (10,10,10) L_0x1ba7280/d;
L_0x1ba7390/d .functor NOR 1, L_0x1ba7280, L_0x1ba70b0, C4<0>, C4<0>;
L_0x1ba7390 .delay (20,20,20) L_0x1ba7390/d;
L_0x1ba74d0/d .functor NOT 1, L_0x1ba7390, C4<0>, C4<0>, C4<0>;
L_0x1ba74d0 .delay (10,10,10) L_0x1ba74d0/d;
v0x1a85050_0 .net "And_AB", 0 0, L_0x1ba70b0; 1 drivers
v0x1a850f0_0 .net "And_XorAB_C", 0 0, L_0x1ba7280; 1 drivers
v0x1a85190_0 .net "Nand_AB", 0 0, L_0x1ba6f40; 1 drivers
v0x1a85230_0 .net "Nand_XorAB_C", 0 0, L_0x1ba71c0; 1 drivers
v0x1a852b0_0 .net "Xor_AB", 0 0, L_0x1ba6890; 1 drivers
v0x1a85380_0 .alias "a", 0 0, v0x1a861d0_0;
v0x1a854d0_0 .alias "b", 0 0, v0x1a864b0_0;
v0x1a85550_0 .alias "carryin", 0 0, v0x1a85f30_0;
v0x1a855d0_0 .alias "carryout", 0 0, v0x1a85fd0_0;
v0x1a85650_0 .net "nco", 0 0, L_0x1ba7390; 1 drivers
v0x1a85730_0 .alias "sum", 0 0, v0x1a86590_0;
S_0x1a84b40 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a844b0;
 .timescale 0 0;
L_0x1ba6480/d .functor NAND 1, L_0x1ba5ae0, L_0x1ba6310, C4<1>, C4<1>;
L_0x1ba6480 .delay (20,20,20) L_0x1ba6480/d;
L_0x1ba6540/d .functor NOR 1, L_0x1ba5ae0, L_0x1ba6310, C4<0>, C4<0>;
L_0x1ba6540 .delay (20,20,20) L_0x1ba6540/d;
L_0x1ba6620/d .functor NOT 1, L_0x1ba6540, C4<0>, C4<0>, C4<0>;
L_0x1ba6620 .delay (10,10,10) L_0x1ba6620/d;
L_0x1ba6730/d .functor NAND 1, L_0x1ba6620, L_0x1ba6480, C4<1>, C4<1>;
L_0x1ba6730 .delay (20,20,20) L_0x1ba6730/d;
L_0x1ba6890/d .functor NOT 1, L_0x1ba6730, C4<0>, C4<0>, C4<0>;
L_0x1ba6890 .delay (10,10,10) L_0x1ba6890/d;
v0x1a84c30_0 .alias "a", 0 0, v0x1a861d0_0;
v0x1a84cd0_0 .alias "b", 0 0, v0x1a864b0_0;
v0x1a84d70_0 .net "nand_ab", 0 0, L_0x1ba6480; 1 drivers
v0x1a84e10_0 .net "nor_ab", 0 0, L_0x1ba6540; 1 drivers
v0x1a84e90_0 .net "nxor_ab", 0 0, L_0x1ba6730; 1 drivers
v0x1a84f30_0 .net "or_ab", 0 0, L_0x1ba6620; 1 drivers
v0x1a84fd0_0 .alias "result", 0 0, v0x1a852b0_0;
S_0x1a845a0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a844b0;
 .timescale 0 0;
L_0x1ba69a0/d .functor NAND 1, L_0x1ba6890, L_0x1ba5c20, C4<1>, C4<1>;
L_0x1ba69a0 .delay (20,20,20) L_0x1ba69a0/d;
L_0x1ba6af0/d .functor NOR 1, L_0x1ba6890, L_0x1ba5c20, C4<0>, C4<0>;
L_0x1ba6af0 .delay (20,20,20) L_0x1ba6af0/d;
L_0x1ba6c60/d .functor NOT 1, L_0x1ba6af0, C4<0>, C4<0>, C4<0>;
L_0x1ba6c60 .delay (10,10,10) L_0x1ba6c60/d;
L_0x1ba6d20/d .functor NAND 1, L_0x1ba6c60, L_0x1ba69a0, C4<1>, C4<1>;
L_0x1ba6d20 .delay (20,20,20) L_0x1ba6d20/d;
L_0x1ba6e30/d .functor NOT 1, L_0x1ba6d20, C4<0>, C4<0>, C4<0>;
L_0x1ba6e30 .delay (10,10,10) L_0x1ba6e30/d;
v0x1a84690_0 .alias "a", 0 0, v0x1a852b0_0;
v0x1a84730_0 .alias "b", 0 0, v0x1a85f30_0;
v0x1a847d0_0 .net "nand_ab", 0 0, L_0x1ba69a0; 1 drivers
v0x1a84870_0 .net "nor_ab", 0 0, L_0x1ba6af0; 1 drivers
v0x1a848f0_0 .net "nxor_ab", 0 0, L_0x1ba6d20; 1 drivers
v0x1a84990_0 .net "or_ab", 0 0, L_0x1ba6c60; 1 drivers
v0x1a84a70_0 .alias "result", 0 0, v0x1a86590_0;
S_0x1a83f60 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a80200;
 .timescale 0 0;
L_0x1ba7690/d .functor NAND 1, L_0x1ba5ae0, L_0x1ba5b80, C4<1>, C4<1>;
L_0x1ba7690 .delay (20,20,20) L_0x1ba7690/d;
L_0x1ba7750/d .functor NOR 1, L_0x1ba5ae0, L_0x1ba5b80, C4<0>, C4<0>;
L_0x1ba7750 .delay (20,20,20) L_0x1ba7750/d;
L_0x1ba78e0/d .functor NOT 1, L_0x1ba7750, C4<0>, C4<0>, C4<0>;
L_0x1ba78e0 .delay (10,10,10) L_0x1ba78e0/d;
L_0x1ba79d0/d .functor NAND 1, L_0x1ba78e0, L_0x1ba7690, C4<1>, C4<1>;
L_0x1ba79d0 .delay (20,20,20) L_0x1ba79d0/d;
L_0x1ba7b30/d .functor NOT 1, L_0x1ba79d0, C4<0>, C4<0>, C4<0>;
L_0x1ba7b30 .delay (10,10,10) L_0x1ba7b30/d;
v0x1a84050_0 .alias "a", 0 0, v0x1a861d0_0;
v0x1a840d0_0 .alias "b", 0 0, v0x1a86250_0;
v0x1a841a0_0 .net "nand_ab", 0 0, L_0x1ba7690; 1 drivers
v0x1a84220_0 .net "nor_ab", 0 0, L_0x1ba7750; 1 drivers
v0x1a842a0_0 .net "nxor_ab", 0 0, L_0x1ba79d0; 1 drivers
v0x1a84320_0 .net "or_ab", 0 0, L_0x1ba78e0; 1 drivers
v0x1a843e0_0 .alias "result", 0 0, v0x1a86930_0;
S_0x1a83390 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a80200;
 .timescale 0 0;
L_0x1ba7c80/d .functor NAND 1, L_0x1ba5ae0, L_0x1ba5b80, C4<1>, C4<1>;
L_0x1ba7c80 .delay (20,20,20) L_0x1ba7c80/d;
L_0x1ba7db0/d .functor NOT 1, L_0x1ba7c80, C4<0>, C4<0>, C4<0>;
L_0x1ba7db0 .delay (10,10,10) L_0x1ba7db0/d;
v0x1a83be0_0 .alias "a", 0 0, v0x1a861d0_0;
v0x1a83c80_0 .net "and_ab", 0 0, L_0x1ba7db0; 1 drivers
v0x1a83d00_0 .alias "b", 0 0, v0x1a86250_0;
v0x1a83d80_0 .net "nand_ab", 0 0, L_0x1ba7c80; 1 drivers
v0x1a83e60_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a83ee0_0 .alias "result", 0 0, v0x1a866a0_0;
S_0x1a83480 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a83390;
 .timescale 0 0;
L_0x1ba7f00/d .functor NAND 1, L_0x1ba7db0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1ba7f00 .delay (20,20,20) L_0x1ba7f00/d;
L_0x1ba7fc0/d .functor NOT 1, L_0x1ba7f00, C4<0>, C4<0>, C4<0>;
L_0x1ba7fc0 .delay (10,10,10) L_0x1ba7fc0/d;
L_0x1ba80f0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1ba80f0 .delay (10,10,10) L_0x1ba80f0/d;
L_0x1ba81b0/d .functor NAND 1, L_0x1ba7c80, L_0x1ba80f0, C4<1>, C4<1>;
L_0x1ba81b0 .delay (20,20,20) L_0x1ba81b0/d;
L_0x1ba8300/d .functor NOT 1, L_0x1ba81b0, C4<0>, C4<0>, C4<0>;
L_0x1ba8300 .delay (10,10,10) L_0x1ba8300/d;
L_0x1ba83f0/d .functor NOR 1, L_0x1ba8300, L_0x1ba7fc0, C4<0>, C4<0>;
L_0x1ba83f0 .delay (20,20,20) L_0x1ba83f0/d;
L_0x1ba8590/d .functor NOT 1, L_0x1ba83f0, C4<0>, C4<0>, C4<0>;
L_0x1ba8590 .delay (10,10,10) L_0x1ba8590/d;
v0x1a83570_0 .net "and_in0ncom", 0 0, L_0x1ba8300; 1 drivers
v0x1a835f0_0 .net "and_in1com", 0 0, L_0x1ba7fc0; 1 drivers
v0x1a83670_0 .alias "in0", 0 0, v0x1a83d80_0;
v0x1a836f0_0 .alias "in1", 0 0, v0x1a83c80_0;
v0x1a83770_0 .net "nand_in0ncom", 0 0, L_0x1ba81b0; 1 drivers
v0x1a83810_0 .net "nand_in1com", 0 0, L_0x1ba7f00; 1 drivers
v0x1a838f0_0 .net "ncom", 0 0, L_0x1ba80f0; 1 drivers
v0x1a83990_0 .net "nor_wire", 0 0, L_0x1ba83f0; 1 drivers
v0x1a83a30_0 .alias "result", 0 0, v0x1a866a0_0;
v0x1a83b00_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a828d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a80200;
 .timescale 0 0;
L_0x1ba86c0/d .functor NOR 1, L_0x1ba5ae0, L_0x1ba5b80, C4<0>, C4<0>;
L_0x1ba86c0 .delay (20,20,20) L_0x1ba86c0/d;
L_0x1ba87f0/d .functor NOT 1, L_0x1ba86c0, C4<0>, C4<0>, C4<0>;
L_0x1ba87f0 .delay (10,10,10) L_0x1ba87f0/d;
v0x1a83090_0 .alias "a", 0 0, v0x1a861d0_0;
v0x1a83110_0 .alias "b", 0 0, v0x1a86250_0;
v0x1a83190_0 .net "nor_ab", 0 0, L_0x1ba86c0; 1 drivers
v0x1a83210_0 .net "or_ab", 0 0, L_0x1ba87f0; 1 drivers
v0x1a83290_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a83310_0 .alias "result", 0 0, v0x1a86820_0;
S_0x1a829c0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a828d0;
 .timescale 0 0;
L_0x1ba8940/d .functor NAND 1, L_0x1ba87f0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1ba8940 .delay (20,20,20) L_0x1ba8940/d;
L_0x1ba8a00/d .functor NOT 1, L_0x1ba8940, C4<0>, C4<0>, C4<0>;
L_0x1ba8a00 .delay (10,10,10) L_0x1ba8a00/d;
L_0x1ba8b30/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8b30 .delay (10,10,10) L_0x1ba8b30/d;
L_0x1ba8bf0/d .functor NAND 1, L_0x1ba86c0, L_0x1ba8b30, C4<1>, C4<1>;
L_0x1ba8bf0 .delay (20,20,20) L_0x1ba8bf0/d;
L_0x1ba8d40/d .functor NOT 1, L_0x1ba8bf0, C4<0>, C4<0>, C4<0>;
L_0x1ba8d40 .delay (10,10,10) L_0x1ba8d40/d;
L_0x1ba8e30/d .functor NOR 1, L_0x1ba8d40, L_0x1ba8a00, C4<0>, C4<0>;
L_0x1ba8e30 .delay (20,20,20) L_0x1ba8e30/d;
L_0x1ba8fd0/d .functor NOT 1, L_0x1ba8e30, C4<0>, C4<0>, C4<0>;
L_0x1ba8fd0 .delay (10,10,10) L_0x1ba8fd0/d;
v0x1a82ab0_0 .net "and_in0ncom", 0 0, L_0x1ba8d40; 1 drivers
v0x1a82b30_0 .net "and_in1com", 0 0, L_0x1ba8a00; 1 drivers
v0x1a82bb0_0 .alias "in0", 0 0, v0x1a83190_0;
v0x1a82c30_0 .alias "in1", 0 0, v0x1a83210_0;
v0x1a82cb0_0 .net "nand_in0ncom", 0 0, L_0x1ba8bf0; 1 drivers
v0x1a82d30_0 .net "nand_in1com", 0 0, L_0x1ba8940; 1 drivers
v0x1a82df0_0 .net "ncom", 0 0, L_0x1ba8b30; 1 drivers
v0x1a82e70_0 .net "nor_wire", 0 0, L_0x1ba8e30; 1 drivers
v0x1a82f40_0 .alias "result", 0 0, v0x1a86820_0;
v0x1a83010_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a802f0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a80200;
 .timescale 0 0;
v0x1a820a0_0 .alias "in0", 0 0, v0x1a86590_0;
v0x1a82120_0 .alias "in1", 0 0, v0x1a86930_0;
v0x1a821a0_0 .alias "in2", 0 0, v0x1a866a0_0;
v0x1a82220_0 .alias "in3", 0 0, v0x1a86820_0;
v0x1a822d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a82380_0 .alias "result", 0 0, v0x1a863e0_0;
v0x1a82430_0 .net "sel0", 0 0, L_0x1bab000; 1 drivers
v0x1a824b0_0 .net "sel1", 0 0, L_0x1bab0a0; 1 drivers
v0x1a82530_0 .net "sel2", 0 0, L_0x1bab1d0; 1 drivers
v0x1a825e0_0 .net "w0", 0 0, L_0x1ba9790; 1 drivers
v0x1a826c0_0 .net "w1", 0 0, L_0x1ba9f10; 1 drivers
v0x1a82790_0 .net "w2", 0 0, L_0x1baa760; 1 drivers
S_0x1a819b0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a802f0;
 .timescale 0 0;
L_0x1ba9100/d .functor NAND 1, L_0x1ba7b30, L_0x1bab000, C4<1>, C4<1>;
L_0x1ba9100 .delay (20,20,20) L_0x1ba9100/d;
L_0x1ba91c0/d .functor NOT 1, L_0x1ba9100, C4<0>, C4<0>, C4<0>;
L_0x1ba91c0 .delay (10,10,10) L_0x1ba91c0/d;
L_0x1ba92f0/d .functor NOT 1, L_0x1bab000, C4<0>, C4<0>, C4<0>;
L_0x1ba92f0 .delay (10,10,10) L_0x1ba92f0/d;
L_0x1ba9440/d .functor NAND 1, L_0x1ba6e30, L_0x1ba92f0, C4<1>, C4<1>;
L_0x1ba9440 .delay (20,20,20) L_0x1ba9440/d;
L_0x1ba9500/d .functor NOT 1, L_0x1ba9440, C4<0>, C4<0>, C4<0>;
L_0x1ba9500 .delay (10,10,10) L_0x1ba9500/d;
L_0x1ba95f0/d .functor NOR 1, L_0x1ba9500, L_0x1ba91c0, C4<0>, C4<0>;
L_0x1ba95f0 .delay (20,20,20) L_0x1ba95f0/d;
L_0x1ba9790/d .functor NOT 1, L_0x1ba95f0, C4<0>, C4<0>, C4<0>;
L_0x1ba9790 .delay (10,10,10) L_0x1ba9790/d;
v0x1a81aa0_0 .net "and_in0ncom", 0 0, L_0x1ba9500; 1 drivers
v0x1a81b60_0 .net "and_in1com", 0 0, L_0x1ba91c0; 1 drivers
v0x1a81c00_0 .alias "in0", 0 0, v0x1a86590_0;
v0x1a81ca0_0 .alias "in1", 0 0, v0x1a86930_0;
v0x1a81d20_0 .net "nand_in0ncom", 0 0, L_0x1ba9440; 1 drivers
v0x1a81dc0_0 .net "nand_in1com", 0 0, L_0x1ba9100; 1 drivers
v0x1a81e60_0 .net "ncom", 0 0, L_0x1ba92f0; 1 drivers
v0x1a81f00_0 .net "nor_wire", 0 0, L_0x1ba95f0; 1 drivers
v0x1a81fa0_0 .alias "result", 0 0, v0x1a825e0_0;
v0x1a82020_0 .alias "sel0", 0 0, v0x1a82430_0;
S_0x1a81260 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a802f0;
 .timescale 0 0;
L_0x1ba98c0/d .functor NAND 1, L_0x1ba8fd0, L_0x1bab000, C4<1>, C4<1>;
L_0x1ba98c0 .delay (20,20,20) L_0x1ba98c0/d;
L_0x1ba9980/d .functor NOT 1, L_0x1ba98c0, C4<0>, C4<0>, C4<0>;
L_0x1ba9980 .delay (10,10,10) L_0x1ba9980/d;
L_0x1ba9ab0/d .functor NOT 1, L_0x1bab000, C4<0>, C4<0>, C4<0>;
L_0x1ba9ab0 .delay (10,10,10) L_0x1ba9ab0/d;
L_0x1ba9b70/d .functor NAND 1, L_0x1ba8590, L_0x1ba9ab0, C4<1>, C4<1>;
L_0x1ba9b70 .delay (20,20,20) L_0x1ba9b70/d;
L_0x1ba9c80/d .functor NOT 1, L_0x1ba9b70, C4<0>, C4<0>, C4<0>;
L_0x1ba9c80 .delay (10,10,10) L_0x1ba9c80/d;
L_0x1ba9d70/d .functor NOR 1, L_0x1ba9c80, L_0x1ba9980, C4<0>, C4<0>;
L_0x1ba9d70 .delay (20,20,20) L_0x1ba9d70/d;
L_0x1ba9f10/d .functor NOT 1, L_0x1ba9d70, C4<0>, C4<0>, C4<0>;
L_0x1ba9f10 .delay (10,10,10) L_0x1ba9f10/d;
v0x1a81350_0 .net "and_in0ncom", 0 0, L_0x1ba9c80; 1 drivers
v0x1a81410_0 .net "and_in1com", 0 0, L_0x1ba9980; 1 drivers
v0x1a814b0_0 .alias "in0", 0 0, v0x1a866a0_0;
v0x1a81550_0 .alias "in1", 0 0, v0x1a86820_0;
v0x1a815d0_0 .net "nand_in0ncom", 0 0, L_0x1ba9b70; 1 drivers
v0x1a81670_0 .net "nand_in1com", 0 0, L_0x1ba98c0; 1 drivers
v0x1a81710_0 .net "ncom", 0 0, L_0x1ba9ab0; 1 drivers
v0x1a817b0_0 .net "nor_wire", 0 0, L_0x1ba9d70; 1 drivers
v0x1a81850_0 .alias "result", 0 0, v0x1a826c0_0;
v0x1a818d0_0 .alias "sel0", 0 0, v0x1a82430_0;
S_0x1a80b10 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a802f0;
 .timescale 0 0;
L_0x1baa040/d .functor NAND 1, L_0x1ba9f10, L_0x1bab0a0, C4<1>, C4<1>;
L_0x1baa040 .delay (20,20,20) L_0x1baa040/d;
L_0x1baa190/d .functor NOT 1, L_0x1baa040, C4<0>, C4<0>, C4<0>;
L_0x1baa190 .delay (10,10,10) L_0x1baa190/d;
L_0x1baa2c0/d .functor NOT 1, L_0x1bab0a0, C4<0>, C4<0>, C4<0>;
L_0x1baa2c0 .delay (10,10,10) L_0x1baa2c0/d;
L_0x1baa380/d .functor NAND 1, L_0x1ba9790, L_0x1baa2c0, C4<1>, C4<1>;
L_0x1baa380 .delay (20,20,20) L_0x1baa380/d;
L_0x1baa4d0/d .functor NOT 1, L_0x1baa380, C4<0>, C4<0>, C4<0>;
L_0x1baa4d0 .delay (10,10,10) L_0x1baa4d0/d;
L_0x1baa5c0/d .functor NOR 1, L_0x1baa4d0, L_0x1baa190, C4<0>, C4<0>;
L_0x1baa5c0 .delay (20,20,20) L_0x1baa5c0/d;
L_0x1baa760/d .functor NOT 1, L_0x1baa5c0, C4<0>, C4<0>, C4<0>;
L_0x1baa760 .delay (10,10,10) L_0x1baa760/d;
v0x1a80c00_0 .net "and_in0ncom", 0 0, L_0x1baa4d0; 1 drivers
v0x1a80cc0_0 .net "and_in1com", 0 0, L_0x1baa190; 1 drivers
v0x1a80d60_0 .alias "in0", 0 0, v0x1a825e0_0;
v0x1a80e00_0 .alias "in1", 0 0, v0x1a826c0_0;
v0x1a80e80_0 .net "nand_in0ncom", 0 0, L_0x1baa380; 1 drivers
v0x1a80f20_0 .net "nand_in1com", 0 0, L_0x1baa040; 1 drivers
v0x1a80fc0_0 .net "ncom", 0 0, L_0x1baa2c0; 1 drivers
v0x1a81060_0 .net "nor_wire", 0 0, L_0x1baa5c0; 1 drivers
v0x1a81100_0 .alias "result", 0 0, v0x1a82790_0;
v0x1a81180_0 .alias "sel0", 0 0, v0x1a824b0_0;
S_0x1a803e0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a802f0;
 .timescale 0 0;
L_0x1baa890/d .functor NAND 1, C4<0>, L_0x1bab1d0, C4<1>, C4<1>;
L_0x1baa890 .delay (20,20,20) L_0x1baa890/d;
L_0x1baa9f0/d .functor NOT 1, L_0x1baa890, C4<0>, C4<0>, C4<0>;
L_0x1baa9f0 .delay (10,10,10) L_0x1baa9f0/d;
L_0x1baab20/d .functor NOT 1, L_0x1bab1d0, C4<0>, C4<0>, C4<0>;
L_0x1baab20 .delay (10,10,10) L_0x1baab20/d;
L_0x1baabe0/d .functor NAND 1, L_0x1baa760, L_0x1baab20, C4<1>, C4<1>;
L_0x1baabe0 .delay (20,20,20) L_0x1baabe0/d;
L_0x1baad30/d .functor NOT 1, L_0x1baabe0, C4<0>, C4<0>, C4<0>;
L_0x1baad30 .delay (10,10,10) L_0x1baad30/d;
L_0x1baae20/d .functor NOR 1, L_0x1baad30, L_0x1baa9f0, C4<0>, C4<0>;
L_0x1baae20 .delay (20,20,20) L_0x1baae20/d;
L_0x1a8a770/d .functor NOT 1, L_0x1baae20, C4<0>, C4<0>, C4<0>;
L_0x1a8a770 .delay (10,10,10) L_0x1a8a770/d;
v0x1a804d0_0 .net "and_in0ncom", 0 0, L_0x1baad30; 1 drivers
v0x1a80550_0 .net "and_in1com", 0 0, L_0x1baa9f0; 1 drivers
v0x1a805f0_0 .alias "in0", 0 0, v0x1a82790_0;
v0x1a80690_0 .alias "in1", 0 0, v0x1a822d0_0;
v0x1a80710_0 .net "nand_in0ncom", 0 0, L_0x1baabe0; 1 drivers
v0x1a807b0_0 .net "nand_in1com", 0 0, L_0x1baa890; 1 drivers
v0x1a80890_0 .net "ncom", 0 0, L_0x1baab20; 1 drivers
v0x1a80930_0 .net "nor_wire", 0 0, L_0x1baae20; 1 drivers
v0x1a809d0_0 .alias "result", 0 0, v0x1a863e0_0;
v0x1a80a70_0 .alias "sel0", 0 0, v0x1a82530_0;
S_0x1a79760 .scope generate, "ALU4[21]" "ALU4[21]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a77f98 .param/l "i" 2 107, +C4<010101>;
S_0x1a79890 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a79760;
 .timescale 0 0;
L_0x1ba5cc0/d .functor NOT 1, L_0x1bab520, C4<0>, C4<0>, C4<0>;
L_0x1ba5cc0 .delay (10,10,10) L_0x1ba5cc0/d;
v0x1a7f5d0_0 .net "carryin", 0 0, L_0x1bab5c0; 1 drivers
v0x1a7f670_0 .net "carryout", 0 0, L_0x1bacd30; 1 drivers
v0x1a7f6f0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a7f770_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a7f7f0_0 .net "notB", 0 0, L_0x1ba5cc0; 1 drivers
v0x1a7f870_0 .net "operandA", 0 0, L_0x1bab480; 1 drivers
v0x1a7f8f0_0 .net "operandB", 0 0, L_0x1bab520; 1 drivers
v0x1a7fa00_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a7fa80_0 .net "result", 0 0, L_0x1bb0820; 1 drivers
v0x1a7fb50_0 .net "trueB", 0 0, L_0x1babce0; 1 drivers
v0x1a7fc30_0 .net "wAddSub", 0 0, L_0x1bac660; 1 drivers
v0x1a7fd40_0 .net "wNandAnd", 0 0, L_0x1baddf0; 1 drivers
v0x1a7fec0_0 .net "wNorOr", 0 0, L_0x1bae830; 1 drivers
v0x1a7ffd0_0 .net "wXor", 0 0, L_0x1bad390; 1 drivers
L_0x1bb0950 .part v0x1b19ef0_0, 0, 1;
L_0x1bb09f0 .part v0x1b19ef0_0, 1, 1;
L_0x1bb0b20 .part v0x1b19ef0_0, 2, 1;
S_0x1a7ee50 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a79890;
 .timescale 0 0;
L_0x1bab7f0/d .functor NAND 1, L_0x1ba5cc0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bab7f0 .delay (20,20,20) L_0x1bab7f0/d;
L_0x1bab890/d .functor NOT 1, L_0x1bab7f0, C4<0>, C4<0>, C4<0>;
L_0x1bab890 .delay (10,10,10) L_0x1bab890/d;
L_0x1bab930/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bab930 .delay (10,10,10) L_0x1bab930/d;
L_0x1bab9d0/d .functor NAND 1, L_0x1bab520, L_0x1bab930, C4<1>, C4<1>;
L_0x1bab9d0 .delay (20,20,20) L_0x1bab9d0/d;
L_0x1baba70/d .functor NOT 1, L_0x1bab9d0, C4<0>, C4<0>, C4<0>;
L_0x1baba70 .delay (10,10,10) L_0x1baba70/d;
L_0x1babb60/d .functor NOR 1, L_0x1baba70, L_0x1bab890, C4<0>, C4<0>;
L_0x1babb60 .delay (20,20,20) L_0x1babb60/d;
L_0x1babce0/d .functor NOT 1, L_0x1babb60, C4<0>, C4<0>, C4<0>;
L_0x1babce0 .delay (10,10,10) L_0x1babce0/d;
v0x1a7ef40_0 .net "and_in0ncom", 0 0, L_0x1baba70; 1 drivers
v0x1a7f000_0 .net "and_in1com", 0 0, L_0x1bab890; 1 drivers
v0x1a7f0a0_0 .alias "in0", 0 0, v0x1a7f8f0_0;
v0x1a7f120_0 .alias "in1", 0 0, v0x1a7f7f0_0;
v0x1a7f1a0_0 .net "nand_in0ncom", 0 0, L_0x1bab9d0; 1 drivers
v0x1a7f240_0 .net "nand_in1com", 0 0, L_0x1bab7f0; 1 drivers
v0x1a7f2e0_0 .net "ncom", 0 0, L_0x1bab930; 1 drivers
v0x1a7f380_0 .net "nor_wire", 0 0, L_0x1babb60; 1 drivers
v0x1a7f420_0 .alias "result", 0 0, v0x1a7fb50_0;
v0x1a7f4f0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a7db10 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a79890;
 .timescale 0 0;
L_0x1bac770/d .functor NAND 1, L_0x1bab480, L_0x1babce0, C4<1>, C4<1>;
L_0x1bac770 .delay (20,20,20) L_0x1bac770/d;
L_0x1bac8e0/d .functor NOT 1, L_0x1bac770, C4<0>, C4<0>, C4<0>;
L_0x1bac8e0 .delay (10,10,10) L_0x1bac8e0/d;
L_0x1bac9f0/d .functor NAND 1, L_0x1bab5c0, L_0x1bac180, C4<1>, C4<1>;
L_0x1bac9f0 .delay (20,20,20) L_0x1bac9f0/d;
L_0x1bacab0/d .functor NOT 1, L_0x1bac9f0, C4<0>, C4<0>, C4<0>;
L_0x1bacab0 .delay (10,10,10) L_0x1bacab0/d;
L_0x1bacbc0/d .functor NOR 1, L_0x1bacab0, L_0x1bac8e0, C4<0>, C4<0>;
L_0x1bacbc0 .delay (20,20,20) L_0x1bacbc0/d;
L_0x1bacd30/d .functor NOT 1, L_0x1bacbc0, C4<0>, C4<0>, C4<0>;
L_0x1bacd30 .delay (10,10,10) L_0x1bacd30/d;
v0x1a7e6f0_0 .net "And_AB", 0 0, L_0x1bac8e0; 1 drivers
v0x1a7e790_0 .net "And_XorAB_C", 0 0, L_0x1bacab0; 1 drivers
v0x1a7e830_0 .net "Nand_AB", 0 0, L_0x1bac770; 1 drivers
v0x1a7e8d0_0 .net "Nand_XorAB_C", 0 0, L_0x1bac9f0; 1 drivers
v0x1a7e950_0 .net "Xor_AB", 0 0, L_0x1bac180; 1 drivers
v0x1a7ea20_0 .alias "a", 0 0, v0x1a7f870_0;
v0x1a7eb70_0 .alias "b", 0 0, v0x1a7fb50_0;
v0x1a7ebf0_0 .alias "carryin", 0 0, v0x1a7f5d0_0;
v0x1a7ec70_0 .alias "carryout", 0 0, v0x1a7f670_0;
v0x1a7ecf0_0 .net "nco", 0 0, L_0x1bacbc0; 1 drivers
v0x1a7edd0_0 .alias "sum", 0 0, v0x1a7fc30_0;
S_0x1a7e1a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a7db10;
 .timescale 0 0;
L_0x1babe10/d .functor NAND 1, L_0x1bab480, L_0x1babce0, C4<1>, C4<1>;
L_0x1babe10 .delay (20,20,20) L_0x1babe10/d;
L_0x1babeb0/d .functor NOR 1, L_0x1bab480, L_0x1babce0, C4<0>, C4<0>;
L_0x1babeb0 .delay (20,20,20) L_0x1babeb0/d;
L_0x1babf50/d .functor NOT 1, L_0x1babeb0, C4<0>, C4<0>, C4<0>;
L_0x1babf50 .delay (10,10,10) L_0x1babf50/d;
L_0x1bac040/d .functor NAND 1, L_0x1babf50, L_0x1babe10, C4<1>, C4<1>;
L_0x1bac040 .delay (20,20,20) L_0x1bac040/d;
L_0x1bac180/d .functor NOT 1, L_0x1bac040, C4<0>, C4<0>, C4<0>;
L_0x1bac180 .delay (10,10,10) L_0x1bac180/d;
v0x1a7e290_0 .alias "a", 0 0, v0x1a7f870_0;
v0x1a7e330_0 .alias "b", 0 0, v0x1a7fb50_0;
v0x1a7e3d0_0 .net "nand_ab", 0 0, L_0x1babe10; 1 drivers
v0x1a7e470_0 .net "nor_ab", 0 0, L_0x1babeb0; 1 drivers
v0x1a7e4f0_0 .net "nxor_ab", 0 0, L_0x1bac040; 1 drivers
v0x1a7e590_0 .net "or_ab", 0 0, L_0x1babf50; 1 drivers
v0x1a7e670_0 .alias "result", 0 0, v0x1a7e950_0;
S_0x1a7dc00 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a7db10;
 .timescale 0 0;
L_0x1bac270/d .functor NAND 1, L_0x1bac180, L_0x1bab5c0, C4<1>, C4<1>;
L_0x1bac270 .delay (20,20,20) L_0x1bac270/d;
L_0x1bac3a0/d .functor NOR 1, L_0x1bac180, L_0x1bab5c0, C4<0>, C4<0>;
L_0x1bac3a0 .delay (20,20,20) L_0x1bac3a0/d;
L_0x1bac4d0/d .functor NOT 1, L_0x1bac3a0, C4<0>, C4<0>, C4<0>;
L_0x1bac4d0 .delay (10,10,10) L_0x1bac4d0/d;
L_0x1bac570/d .functor NAND 1, L_0x1bac4d0, L_0x1bac270, C4<1>, C4<1>;
L_0x1bac570 .delay (20,20,20) L_0x1bac570/d;
L_0x1bac660/d .functor NOT 1, L_0x1bac570, C4<0>, C4<0>, C4<0>;
L_0x1bac660 .delay (10,10,10) L_0x1bac660/d;
v0x1a7dcf0_0 .alias "a", 0 0, v0x1a7e950_0;
v0x1a7dd90_0 .alias "b", 0 0, v0x1a7f5d0_0;
v0x1a7de30_0 .net "nand_ab", 0 0, L_0x1bac270; 1 drivers
v0x1a7ded0_0 .net "nor_ab", 0 0, L_0x1bac3a0; 1 drivers
v0x1a7df50_0 .net "nxor_ab", 0 0, L_0x1bac570; 1 drivers
v0x1a7dff0_0 .net "or_ab", 0 0, L_0x1bac4d0; 1 drivers
v0x1a7e0d0_0 .alias "result", 0 0, v0x1a7fc30_0;
S_0x1a7d5c0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a79890;
 .timescale 0 0;
L_0x1bacef0/d .functor NAND 1, L_0x1bab480, L_0x1bab520, C4<1>, C4<1>;
L_0x1bacef0 .delay (20,20,20) L_0x1bacef0/d;
L_0x1bacfb0/d .functor NOR 1, L_0x1bab480, L_0x1bab520, C4<0>, C4<0>;
L_0x1bacfb0 .delay (20,20,20) L_0x1bacfb0/d;
L_0x1bad140/d .functor NOT 1, L_0x1bacfb0, C4<0>, C4<0>, C4<0>;
L_0x1bad140 .delay (10,10,10) L_0x1bad140/d;
L_0x1bad230/d .functor NAND 1, L_0x1bad140, L_0x1bacef0, C4<1>, C4<1>;
L_0x1bad230 .delay (20,20,20) L_0x1bad230/d;
L_0x1bad390/d .functor NOT 1, L_0x1bad230, C4<0>, C4<0>, C4<0>;
L_0x1bad390 .delay (10,10,10) L_0x1bad390/d;
v0x1a7d6b0_0 .alias "a", 0 0, v0x1a7f870_0;
v0x1a7d730_0 .alias "b", 0 0, v0x1a7f8f0_0;
v0x1a7d800_0 .net "nand_ab", 0 0, L_0x1bacef0; 1 drivers
v0x1a7d880_0 .net "nor_ab", 0 0, L_0x1bacfb0; 1 drivers
v0x1a7d900_0 .net "nxor_ab", 0 0, L_0x1bad230; 1 drivers
v0x1a7d980_0 .net "or_ab", 0 0, L_0x1bad140; 1 drivers
v0x1a7da40_0 .alias "result", 0 0, v0x1a7ffd0_0;
S_0x1a7c9d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a79890;
 .timescale 0 0;
L_0x1bad4e0/d .functor NAND 1, L_0x1bab480, L_0x1bab520, C4<1>, C4<1>;
L_0x1bad4e0 .delay (20,20,20) L_0x1bad4e0/d;
L_0x1bad610/d .functor NOT 1, L_0x1bad4e0, C4<0>, C4<0>, C4<0>;
L_0x1bad610 .delay (10,10,10) L_0x1bad610/d;
v0x1a7d240_0 .alias "a", 0 0, v0x1a7f870_0;
v0x1a7d2e0_0 .net "and_ab", 0 0, L_0x1bad610; 1 drivers
v0x1a7d360_0 .alias "b", 0 0, v0x1a7f8f0_0;
v0x1a7d3e0_0 .net "nand_ab", 0 0, L_0x1bad4e0; 1 drivers
v0x1a7d4c0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a7d540_0 .alias "result", 0 0, v0x1a7fd40_0;
S_0x1a7cac0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a7c9d0;
 .timescale 0 0;
L_0x1bad760/d .functor NAND 1, L_0x1bad610, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bad760 .delay (20,20,20) L_0x1bad760/d;
L_0x1bad820/d .functor NOT 1, L_0x1bad760, C4<0>, C4<0>, C4<0>;
L_0x1bad820 .delay (10,10,10) L_0x1bad820/d;
L_0x1bad950/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bad950 .delay (10,10,10) L_0x1bad950/d;
L_0x1bada10/d .functor NAND 1, L_0x1bad4e0, L_0x1bad950, C4<1>, C4<1>;
L_0x1bada10 .delay (20,20,20) L_0x1bada10/d;
L_0x1badb60/d .functor NOT 1, L_0x1bada10, C4<0>, C4<0>, C4<0>;
L_0x1badb60 .delay (10,10,10) L_0x1badb60/d;
L_0x1badc50/d .functor NOR 1, L_0x1badb60, L_0x1bad820, C4<0>, C4<0>;
L_0x1badc50 .delay (20,20,20) L_0x1badc50/d;
L_0x1baddf0/d .functor NOT 1, L_0x1badc50, C4<0>, C4<0>, C4<0>;
L_0x1baddf0 .delay (10,10,10) L_0x1baddf0/d;
v0x1a7cbb0_0 .net "and_in0ncom", 0 0, L_0x1badb60; 1 drivers
v0x1a7cc30_0 .net "and_in1com", 0 0, L_0x1bad820; 1 drivers
v0x1a7ccb0_0 .alias "in0", 0 0, v0x1a7d3e0_0;
v0x1a7cd50_0 .alias "in1", 0 0, v0x1a7d2e0_0;
v0x1a7cdd0_0 .net "nand_in0ncom", 0 0, L_0x1bada10; 1 drivers
v0x1a7ce70_0 .net "nand_in1com", 0 0, L_0x1bad760; 1 drivers
v0x1a7cf50_0 .net "ncom", 0 0, L_0x1bad950; 1 drivers
v0x1a7cff0_0 .net "nor_wire", 0 0, L_0x1badc50; 1 drivers
v0x1a7d090_0 .alias "result", 0 0, v0x1a7fd40_0;
v0x1a7d160_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a7bf30 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a79890;
 .timescale 0 0;
L_0x1badf20/d .functor NOR 1, L_0x1bab480, L_0x1bab520, C4<0>, C4<0>;
L_0x1badf20 .delay (20,20,20) L_0x1badf20/d;
L_0x1bae050/d .functor NOT 1, L_0x1badf20, C4<0>, C4<0>, C4<0>;
L_0x1bae050 .delay (10,10,10) L_0x1bae050/d;
v0x1a7c6b0_0 .alias "a", 0 0, v0x1a7f870_0;
v0x1a7c730_0 .alias "b", 0 0, v0x1a7f8f0_0;
v0x1a7c7d0_0 .net "nor_ab", 0 0, L_0x1badf20; 1 drivers
v0x1a7c850_0 .net "or_ab", 0 0, L_0x1bae050; 1 drivers
v0x1a7c8d0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a7c950_0 .alias "result", 0 0, v0x1a7fec0_0;
S_0x1a7c020 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a7bf30;
 .timescale 0 0;
L_0x1bae1a0/d .functor NAND 1, L_0x1bae050, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bae1a0 .delay (20,20,20) L_0x1bae1a0/d;
L_0x1bae260/d .functor NOT 1, L_0x1bae1a0, C4<0>, C4<0>, C4<0>;
L_0x1bae260 .delay (10,10,10) L_0x1bae260/d;
L_0x1bae390/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bae390 .delay (10,10,10) L_0x1bae390/d;
L_0x1bae450/d .functor NAND 1, L_0x1badf20, L_0x1bae390, C4<1>, C4<1>;
L_0x1bae450 .delay (20,20,20) L_0x1bae450/d;
L_0x1bae5a0/d .functor NOT 1, L_0x1bae450, C4<0>, C4<0>, C4<0>;
L_0x1bae5a0 .delay (10,10,10) L_0x1bae5a0/d;
L_0x1bae690/d .functor NOR 1, L_0x1bae5a0, L_0x1bae260, C4<0>, C4<0>;
L_0x1bae690 .delay (20,20,20) L_0x1bae690/d;
L_0x1bae830/d .functor NOT 1, L_0x1bae690, C4<0>, C4<0>, C4<0>;
L_0x1bae830 .delay (10,10,10) L_0x1bae830/d;
v0x1a7c110_0 .net "and_in0ncom", 0 0, L_0x1bae5a0; 1 drivers
v0x1a7c190_0 .net "and_in1com", 0 0, L_0x1bae260; 1 drivers
v0x1a7c210_0 .alias "in0", 0 0, v0x1a7c7d0_0;
v0x1a7c290_0 .alias "in1", 0 0, v0x1a7c850_0;
v0x1a7c310_0 .net "nand_in0ncom", 0 0, L_0x1bae450; 1 drivers
v0x1a7c390_0 .net "nand_in1com", 0 0, L_0x1bae1a0; 1 drivers
v0x1a7c410_0 .net "ncom", 0 0, L_0x1bae390; 1 drivers
v0x1a7c490_0 .net "nor_wire", 0 0, L_0x1bae690; 1 drivers
v0x1a7c560_0 .alias "result", 0 0, v0x1a7fec0_0;
v0x1a7c630_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a79980 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a79890;
 .timescale 0 0;
v0x1a7b7b0_0 .alias "in0", 0 0, v0x1a7fc30_0;
v0x1a7b830_0 .alias "in1", 0 0, v0x1a7ffd0_0;
v0x1a7b8e0_0 .alias "in2", 0 0, v0x1a7fd40_0;
v0x1a7b990_0 .alias "in3", 0 0, v0x1a7fec0_0;
v0x1a7ba70_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a7bb20_0 .alias "result", 0 0, v0x1a7fa80_0;
v0x1a7bba0_0 .net "sel0", 0 0, L_0x1bb0950; 1 drivers
v0x1a7bc20_0 .net "sel1", 0 0, L_0x1bb09f0; 1 drivers
v0x1a7bca0_0 .net "sel2", 0 0, L_0x1bb0b20; 1 drivers
v0x1a7bd50_0 .net "w0", 0 0, L_0x1baeff0; 1 drivers
v0x1a7be30_0 .net "w1", 0 0, L_0x1baf770; 1 drivers
v0x1a7beb0_0 .net "w2", 0 0, L_0x1baffc0; 1 drivers
S_0x1a7b060 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a79980;
 .timescale 0 0;
L_0x1bae960/d .functor NAND 1, L_0x1bad390, L_0x1bb0950, C4<1>, C4<1>;
L_0x1bae960 .delay (20,20,20) L_0x1bae960/d;
L_0x1baea20/d .functor NOT 1, L_0x1bae960, C4<0>, C4<0>, C4<0>;
L_0x1baea20 .delay (10,10,10) L_0x1baea20/d;
L_0x1baeb50/d .functor NOT 1, L_0x1bb0950, C4<0>, C4<0>, C4<0>;
L_0x1baeb50 .delay (10,10,10) L_0x1baeb50/d;
L_0x1baeca0/d .functor NAND 1, L_0x1bac660, L_0x1baeb50, C4<1>, C4<1>;
L_0x1baeca0 .delay (20,20,20) L_0x1baeca0/d;
L_0x1baed60/d .functor NOT 1, L_0x1baeca0, C4<0>, C4<0>, C4<0>;
L_0x1baed60 .delay (10,10,10) L_0x1baed60/d;
L_0x1baee50/d .functor NOR 1, L_0x1baed60, L_0x1baea20, C4<0>, C4<0>;
L_0x1baee50 .delay (20,20,20) L_0x1baee50/d;
L_0x1baeff0/d .functor NOT 1, L_0x1baee50, C4<0>, C4<0>, C4<0>;
L_0x1baeff0 .delay (10,10,10) L_0x1baeff0/d;
v0x1a7b150_0 .net "and_in0ncom", 0 0, L_0x1baed60; 1 drivers
v0x1a7b210_0 .net "and_in1com", 0 0, L_0x1baea20; 1 drivers
v0x1a7b2b0_0 .alias "in0", 0 0, v0x1a7fc30_0;
v0x1a7b350_0 .alias "in1", 0 0, v0x1a7ffd0_0;
v0x1a7b3d0_0 .net "nand_in0ncom", 0 0, L_0x1baeca0; 1 drivers
v0x1a7b470_0 .net "nand_in1com", 0 0, L_0x1bae960; 1 drivers
v0x1a7b510_0 .net "ncom", 0 0, L_0x1baeb50; 1 drivers
v0x1a7b5b0_0 .net "nor_wire", 0 0, L_0x1baee50; 1 drivers
v0x1a7b650_0 .alias "result", 0 0, v0x1a7bd50_0;
v0x1a7b6d0_0 .alias "sel0", 0 0, v0x1a7bba0_0;
S_0x1a7a910 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a79980;
 .timescale 0 0;
L_0x1baf120/d .functor NAND 1, L_0x1bae830, L_0x1bb0950, C4<1>, C4<1>;
L_0x1baf120 .delay (20,20,20) L_0x1baf120/d;
L_0x1baf1e0/d .functor NOT 1, L_0x1baf120, C4<0>, C4<0>, C4<0>;
L_0x1baf1e0 .delay (10,10,10) L_0x1baf1e0/d;
L_0x1baf310/d .functor NOT 1, L_0x1bb0950, C4<0>, C4<0>, C4<0>;
L_0x1baf310 .delay (10,10,10) L_0x1baf310/d;
L_0x1baf3d0/d .functor NAND 1, L_0x1baddf0, L_0x1baf310, C4<1>, C4<1>;
L_0x1baf3d0 .delay (20,20,20) L_0x1baf3d0/d;
L_0x1baf4e0/d .functor NOT 1, L_0x1baf3d0, C4<0>, C4<0>, C4<0>;
L_0x1baf4e0 .delay (10,10,10) L_0x1baf4e0/d;
L_0x1baf5d0/d .functor NOR 1, L_0x1baf4e0, L_0x1baf1e0, C4<0>, C4<0>;
L_0x1baf5d0 .delay (20,20,20) L_0x1baf5d0/d;
L_0x1baf770/d .functor NOT 1, L_0x1baf5d0, C4<0>, C4<0>, C4<0>;
L_0x1baf770 .delay (10,10,10) L_0x1baf770/d;
v0x1a7aa00_0 .net "and_in0ncom", 0 0, L_0x1baf4e0; 1 drivers
v0x1a7aac0_0 .net "and_in1com", 0 0, L_0x1baf1e0; 1 drivers
v0x1a7ab60_0 .alias "in0", 0 0, v0x1a7fd40_0;
v0x1a7ac00_0 .alias "in1", 0 0, v0x1a7fec0_0;
v0x1a7ac80_0 .net "nand_in0ncom", 0 0, L_0x1baf3d0; 1 drivers
v0x1a7ad20_0 .net "nand_in1com", 0 0, L_0x1baf120; 1 drivers
v0x1a7adc0_0 .net "ncom", 0 0, L_0x1baf310; 1 drivers
v0x1a7ae60_0 .net "nor_wire", 0 0, L_0x1baf5d0; 1 drivers
v0x1a7af00_0 .alias "result", 0 0, v0x1a7be30_0;
v0x1a7af80_0 .alias "sel0", 0 0, v0x1a7bba0_0;
S_0x1a7a1c0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a79980;
 .timescale 0 0;
L_0x1baf8a0/d .functor NAND 1, L_0x1baf770, L_0x1bb09f0, C4<1>, C4<1>;
L_0x1baf8a0 .delay (20,20,20) L_0x1baf8a0/d;
L_0x1baf9f0/d .functor NOT 1, L_0x1baf8a0, C4<0>, C4<0>, C4<0>;
L_0x1baf9f0 .delay (10,10,10) L_0x1baf9f0/d;
L_0x1bafb20/d .functor NOT 1, L_0x1bb09f0, C4<0>, C4<0>, C4<0>;
L_0x1bafb20 .delay (10,10,10) L_0x1bafb20/d;
L_0x1bafbe0/d .functor NAND 1, L_0x1baeff0, L_0x1bafb20, C4<1>, C4<1>;
L_0x1bafbe0 .delay (20,20,20) L_0x1bafbe0/d;
L_0x1bafd30/d .functor NOT 1, L_0x1bafbe0, C4<0>, C4<0>, C4<0>;
L_0x1bafd30 .delay (10,10,10) L_0x1bafd30/d;
L_0x1bafe20/d .functor NOR 1, L_0x1bafd30, L_0x1baf9f0, C4<0>, C4<0>;
L_0x1bafe20 .delay (20,20,20) L_0x1bafe20/d;
L_0x1baffc0/d .functor NOT 1, L_0x1bafe20, C4<0>, C4<0>, C4<0>;
L_0x1baffc0 .delay (10,10,10) L_0x1baffc0/d;
v0x1a7a2b0_0 .net "and_in0ncom", 0 0, L_0x1bafd30; 1 drivers
v0x1a7a370_0 .net "and_in1com", 0 0, L_0x1baf9f0; 1 drivers
v0x1a7a410_0 .alias "in0", 0 0, v0x1a7bd50_0;
v0x1a7a4b0_0 .alias "in1", 0 0, v0x1a7be30_0;
v0x1a7a530_0 .net "nand_in0ncom", 0 0, L_0x1bafbe0; 1 drivers
v0x1a7a5d0_0 .net "nand_in1com", 0 0, L_0x1baf8a0; 1 drivers
v0x1a7a670_0 .net "ncom", 0 0, L_0x1bafb20; 1 drivers
v0x1a7a710_0 .net "nor_wire", 0 0, L_0x1bafe20; 1 drivers
v0x1a7a7b0_0 .alias "result", 0 0, v0x1a7beb0_0;
v0x1a7a830_0 .alias "sel0", 0 0, v0x1a7bc20_0;
S_0x1a79a70 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a79980;
 .timescale 0 0;
L_0x1bb00f0/d .functor NAND 1, C4<0>, L_0x1bb0b20, C4<1>, C4<1>;
L_0x1bb00f0 .delay (20,20,20) L_0x1bb00f0/d;
L_0x1bb0250/d .functor NOT 1, L_0x1bb00f0, C4<0>, C4<0>, C4<0>;
L_0x1bb0250 .delay (10,10,10) L_0x1bb0250/d;
L_0x1bb0380/d .functor NOT 1, L_0x1bb0b20, C4<0>, C4<0>, C4<0>;
L_0x1bb0380 .delay (10,10,10) L_0x1bb0380/d;
L_0x1bb0440/d .functor NAND 1, L_0x1baffc0, L_0x1bb0380, C4<1>, C4<1>;
L_0x1bb0440 .delay (20,20,20) L_0x1bb0440/d;
L_0x1bb0590/d .functor NOT 1, L_0x1bb0440, C4<0>, C4<0>, C4<0>;
L_0x1bb0590 .delay (10,10,10) L_0x1bb0590/d;
L_0x1bb0680/d .functor NOR 1, L_0x1bb0590, L_0x1bb0250, C4<0>, C4<0>;
L_0x1bb0680 .delay (20,20,20) L_0x1bb0680/d;
L_0x1bb0820/d .functor NOT 1, L_0x1bb0680, C4<0>, C4<0>, C4<0>;
L_0x1bb0820 .delay (10,10,10) L_0x1bb0820/d;
v0x1a79b60_0 .net "and_in0ncom", 0 0, L_0x1bb0590; 1 drivers
v0x1a79c00_0 .net "and_in1com", 0 0, L_0x1bb0250; 1 drivers
v0x1a79ca0_0 .alias "in0", 0 0, v0x1a7beb0_0;
v0x1a79d40_0 .alias "in1", 0 0, v0x1a7ba70_0;
v0x1a79dc0_0 .net "nand_in0ncom", 0 0, L_0x1bb0440; 1 drivers
v0x1a79e60_0 .net "nand_in1com", 0 0, L_0x1bb00f0; 1 drivers
v0x1a79f40_0 .net "ncom", 0 0, L_0x1bb0380; 1 drivers
v0x1a79fe0_0 .net "nor_wire", 0 0, L_0x1bb0680; 1 drivers
v0x1a7a080_0 .alias "result", 0 0, v0x1a7fa80_0;
v0x1a7a120_0 .alias "sel0", 0 0, v0x1a7bca0_0;
S_0x1a72c40 .scope generate, "ALU4[22]" "ALU4[22]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a71618 .param/l "i" 2 107, +C4<010110>;
S_0x1a72d70 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a72c40;
 .timescale 0 0;
L_0x1bab660/d .functor NOT 1, L_0x1bb0fa0, C4<0>, C4<0>, C4<0>;
L_0x1bab660 .delay (10,10,10) L_0x1bab660/d;
v0x1a5e1f0_0 .net "carryin", 0 0, L_0x1bb1040; 1 drivers
v0x1a78cd0_0 .net "carryout", 0 0, L_0x1bb2900; 1 drivers
v0x1a78d50_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a78dd0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a5e4a0_0 .net "notB", 0 0, L_0x1bab660; 1 drivers
v0x1a78f60_0 .net "operandA", 0 0, L_0x1bb0f00; 1 drivers
v0x1a78fe0_0 .net "operandB", 0 0, L_0x1bb0fa0; 1 drivers
v0x1a790f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a79170_0 .net "result", 0 0, L_0x1bb63f0; 1 drivers
v0x1a79240_0 .net "trueB", 0 0, L_0x1bb1740; 1 drivers
v0x1a792c0_0 .net "wAddSub", 0 0, L_0x1bb2260; 1 drivers
v0x1a793d0_0 .net "wNandAnd", 0 0, L_0x1bb39c0; 1 drivers
v0x1a79550_0 .net "wNorOr", 0 0, L_0x1bb4400; 1 drivers
v0x1a79660_0 .net "wXor", 0 0, L_0x1bb2f60; 1 drivers
L_0x1bb6520 .part v0x1b19ef0_0, 0, 1;
L_0x1bb65c0 .part v0x1b19ef0_0, 1, 1;
L_0x1bb66f0 .part v0x1b19ef0_0, 2, 1;
S_0x1a78340 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a72d70;
 .timescale 0 0;
L_0x1bb11b0/d .functor NAND 1, L_0x1bab660, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bb11b0 .delay (20,20,20) L_0x1bb11b0/d;
L_0x1bb1250/d .functor NOT 1, L_0x1bb11b0, C4<0>, C4<0>, C4<0>;
L_0x1bb1250 .delay (10,10,10) L_0x1bb1250/d;
L_0x1bb1330/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bb1330 .delay (10,10,10) L_0x1bb1330/d;
L_0x1bb13f0/d .functor NAND 1, L_0x1bb0fa0, L_0x1bb1330, C4<1>, C4<1>;
L_0x1bb13f0 .delay (20,20,20) L_0x1bb13f0/d;
L_0x1bb14b0/d .functor NOT 1, L_0x1bb13f0, C4<0>, C4<0>, C4<0>;
L_0x1bb14b0 .delay (10,10,10) L_0x1bb14b0/d;
L_0x1bb15a0/d .functor NOR 1, L_0x1bb14b0, L_0x1bb1250, C4<0>, C4<0>;
L_0x1bb15a0 .delay (20,20,20) L_0x1bb15a0/d;
L_0x1bb1740/d .functor NOT 1, L_0x1bb15a0, C4<0>, C4<0>, C4<0>;
L_0x1bb1740 .delay (10,10,10) L_0x1bb1740/d;
v0x1a78430_0 .net "and_in0ncom", 0 0, L_0x1bb14b0; 1 drivers
v0x1a784f0_0 .net "and_in1com", 0 0, L_0x1bb1250; 1 drivers
v0x1a78590_0 .alias "in0", 0 0, v0x1a78fe0_0;
v0x1a78610_0 .alias "in1", 0 0, v0x1a5e4a0_0;
v0x1a78690_0 .net "nand_in0ncom", 0 0, L_0x1bb13f0; 1 drivers
v0x1a78730_0 .net "nand_in1com", 0 0, L_0x1bb11b0; 1 drivers
v0x1a787d0_0 .net "ncom", 0 0, L_0x1bb1330; 1 drivers
v0x1a78870_0 .net "nor_wire", 0 0, L_0x1bb15a0; 1 drivers
v0x1a78910_0 .alias "result", 0 0, v0x1a79240_0;
v0x1a789e0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a77000 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a72d70;
 .timescale 0 0;
L_0x1bb2370/d .functor NAND 1, L_0x1bb0f00, L_0x1bb1740, C4<1>, C4<1>;
L_0x1bb2370 .delay (20,20,20) L_0x1bb2370/d;
L_0x1bb24e0/d .functor NOT 1, L_0x1bb2370, C4<0>, C4<0>, C4<0>;
L_0x1bb24e0 .delay (10,10,10) L_0x1bb24e0/d;
L_0x1bb25f0/d .functor NAND 1, L_0x1bb1040, L_0x1bb1cc0, C4<1>, C4<1>;
L_0x1bb25f0 .delay (20,20,20) L_0x1bb25f0/d;
L_0x1bb26b0/d .functor NOT 1, L_0x1bb25f0, C4<0>, C4<0>, C4<0>;
L_0x1bb26b0 .delay (10,10,10) L_0x1bb26b0/d;
L_0x1bb27c0/d .functor NOR 1, L_0x1bb26b0, L_0x1bb24e0, C4<0>, C4<0>;
L_0x1bb27c0 .delay (20,20,20) L_0x1bb27c0/d;
L_0x1bb2900/d .functor NOT 1, L_0x1bb27c0, C4<0>, C4<0>, C4<0>;
L_0x1bb2900 .delay (10,10,10) L_0x1bb2900/d;
v0x1a77be0_0 .net "And_AB", 0 0, L_0x1bb24e0; 1 drivers
v0x1a77c80_0 .net "And_XorAB_C", 0 0, L_0x1bb26b0; 1 drivers
v0x1a77d20_0 .net "Nand_AB", 0 0, L_0x1bb2370; 1 drivers
v0x1a77dc0_0 .net "Nand_XorAB_C", 0 0, L_0x1bb25f0; 1 drivers
v0x1a77e40_0 .net "Xor_AB", 0 0, L_0x1bb1cc0; 1 drivers
v0x1a77f10_0 .alias "a", 0 0, v0x1a78f60_0;
v0x1a78060_0 .alias "b", 0 0, v0x1a79240_0;
v0x1a780e0_0 .alias "carryin", 0 0, v0x1a5e1f0_0;
v0x1a78160_0 .alias "carryout", 0 0, v0x1a78cd0_0;
v0x1a781e0_0 .net "nco", 0 0, L_0x1bb27c0; 1 drivers
v0x1a782c0_0 .alias "sum", 0 0, v0x1a792c0_0;
S_0x1a77690 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a77000;
 .timescale 0 0;
L_0x1bb18b0/d .functor NAND 1, L_0x1bb0f00, L_0x1bb1740, C4<1>, C4<1>;
L_0x1bb18b0 .delay (20,20,20) L_0x1bb18b0/d;
L_0x1bb1970/d .functor NOR 1, L_0x1bb0f00, L_0x1bb1740, C4<0>, C4<0>;
L_0x1bb1970 .delay (20,20,20) L_0x1bb1970/d;
L_0x1bb1a50/d .functor NOT 1, L_0x1bb1970, C4<0>, C4<0>, C4<0>;
L_0x1bb1a50 .delay (10,10,10) L_0x1bb1a50/d;
L_0x1bb1b60/d .functor NAND 1, L_0x1bb1a50, L_0x1bb18b0, C4<1>, C4<1>;
L_0x1bb1b60 .delay (20,20,20) L_0x1bb1b60/d;
L_0x1bb1cc0/d .functor NOT 1, L_0x1bb1b60, C4<0>, C4<0>, C4<0>;
L_0x1bb1cc0 .delay (10,10,10) L_0x1bb1cc0/d;
v0x1a77780_0 .alias "a", 0 0, v0x1a78f60_0;
v0x1a77820_0 .alias "b", 0 0, v0x1a79240_0;
v0x1a778c0_0 .net "nand_ab", 0 0, L_0x1bb18b0; 1 drivers
v0x1a77960_0 .net "nor_ab", 0 0, L_0x1bb1970; 1 drivers
v0x1a779e0_0 .net "nxor_ab", 0 0, L_0x1bb1b60; 1 drivers
v0x1a77a80_0 .net "or_ab", 0 0, L_0x1bb1a50; 1 drivers
v0x1a77b60_0 .alias "result", 0 0, v0x1a77e40_0;
S_0x1a770f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a77000;
 .timescale 0 0;
L_0x1bb1dd0/d .functor NAND 1, L_0x1bb1cc0, L_0x1bb1040, C4<1>, C4<1>;
L_0x1bb1dd0 .delay (20,20,20) L_0x1bb1dd0/d;
L_0x1bb1f20/d .functor NOR 1, L_0x1bb1cc0, L_0x1bb1040, C4<0>, C4<0>;
L_0x1bb1f20 .delay (20,20,20) L_0x1bb1f20/d;
L_0x1bb2090/d .functor NOT 1, L_0x1bb1f20, C4<0>, C4<0>, C4<0>;
L_0x1bb2090 .delay (10,10,10) L_0x1bb2090/d;
L_0x1bb2150/d .functor NAND 1, L_0x1bb2090, L_0x1bb1dd0, C4<1>, C4<1>;
L_0x1bb2150 .delay (20,20,20) L_0x1bb2150/d;
L_0x1bb2260/d .functor NOT 1, L_0x1bb2150, C4<0>, C4<0>, C4<0>;
L_0x1bb2260 .delay (10,10,10) L_0x1bb2260/d;
v0x1a771e0_0 .alias "a", 0 0, v0x1a77e40_0;
v0x1a77280_0 .alias "b", 0 0, v0x1a5e1f0_0;
v0x1a77320_0 .net "nand_ab", 0 0, L_0x1bb1dd0; 1 drivers
v0x1a773c0_0 .net "nor_ab", 0 0, L_0x1bb1f20; 1 drivers
v0x1a77440_0 .net "nxor_ab", 0 0, L_0x1bb2150; 1 drivers
v0x1a774e0_0 .net "or_ab", 0 0, L_0x1bb2090; 1 drivers
v0x1a775c0_0 .alias "result", 0 0, v0x1a792c0_0;
S_0x1a76ab0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a72d70;
 .timescale 0 0;
L_0x1bb2ac0/d .functor NAND 1, L_0x1bb0f00, L_0x1bb0fa0, C4<1>, C4<1>;
L_0x1bb2ac0 .delay (20,20,20) L_0x1bb2ac0/d;
L_0x1bb2b80/d .functor NOR 1, L_0x1bb0f00, L_0x1bb0fa0, C4<0>, C4<0>;
L_0x1bb2b80 .delay (20,20,20) L_0x1bb2b80/d;
L_0x1bb2d10/d .functor NOT 1, L_0x1bb2b80, C4<0>, C4<0>, C4<0>;
L_0x1bb2d10 .delay (10,10,10) L_0x1bb2d10/d;
L_0x1bb2e00/d .functor NAND 1, L_0x1bb2d10, L_0x1bb2ac0, C4<1>, C4<1>;
L_0x1bb2e00 .delay (20,20,20) L_0x1bb2e00/d;
L_0x1bb2f60/d .functor NOT 1, L_0x1bb2e00, C4<0>, C4<0>, C4<0>;
L_0x1bb2f60 .delay (10,10,10) L_0x1bb2f60/d;
v0x1a76ba0_0 .alias "a", 0 0, v0x1a78f60_0;
v0x1a76c20_0 .alias "b", 0 0, v0x1a78fe0_0;
v0x1a76cf0_0 .net "nand_ab", 0 0, L_0x1bb2ac0; 1 drivers
v0x1a76d70_0 .net "nor_ab", 0 0, L_0x1bb2b80; 1 drivers
v0x1a76df0_0 .net "nxor_ab", 0 0, L_0x1bb2e00; 1 drivers
v0x1a76e70_0 .net "or_ab", 0 0, L_0x1bb2d10; 1 drivers
v0x1a76f30_0 .alias "result", 0 0, v0x1a79660_0;
S_0x1a75ec0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a72d70;
 .timescale 0 0;
L_0x1bb30b0/d .functor NAND 1, L_0x1bb0f00, L_0x1bb0fa0, C4<1>, C4<1>;
L_0x1bb30b0 .delay (20,20,20) L_0x1bb30b0/d;
L_0x1bb31e0/d .functor NOT 1, L_0x1bb30b0, C4<0>, C4<0>, C4<0>;
L_0x1bb31e0 .delay (10,10,10) L_0x1bb31e0/d;
v0x1a76730_0 .alias "a", 0 0, v0x1a78f60_0;
v0x1a767d0_0 .net "and_ab", 0 0, L_0x1bb31e0; 1 drivers
v0x1a76850_0 .alias "b", 0 0, v0x1a78fe0_0;
v0x1a768d0_0 .net "nand_ab", 0 0, L_0x1bb30b0; 1 drivers
v0x1a769b0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a76a30_0 .alias "result", 0 0, v0x1a793d0_0;
S_0x1a75fb0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a75ec0;
 .timescale 0 0;
L_0x1bb3330/d .functor NAND 1, L_0x1bb31e0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bb3330 .delay (20,20,20) L_0x1bb3330/d;
L_0x1bb33f0/d .functor NOT 1, L_0x1bb3330, C4<0>, C4<0>, C4<0>;
L_0x1bb33f0 .delay (10,10,10) L_0x1bb33f0/d;
L_0x1bb3520/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3520 .delay (10,10,10) L_0x1bb3520/d;
L_0x1bb35e0/d .functor NAND 1, L_0x1bb30b0, L_0x1bb3520, C4<1>, C4<1>;
L_0x1bb35e0 .delay (20,20,20) L_0x1bb35e0/d;
L_0x1bb3730/d .functor NOT 1, L_0x1bb35e0, C4<0>, C4<0>, C4<0>;
L_0x1bb3730 .delay (10,10,10) L_0x1bb3730/d;
L_0x1bb3820/d .functor NOR 1, L_0x1bb3730, L_0x1bb33f0, C4<0>, C4<0>;
L_0x1bb3820 .delay (20,20,20) L_0x1bb3820/d;
L_0x1bb39c0/d .functor NOT 1, L_0x1bb3820, C4<0>, C4<0>, C4<0>;
L_0x1bb39c0 .delay (10,10,10) L_0x1bb39c0/d;
v0x1a760a0_0 .net "and_in0ncom", 0 0, L_0x1bb3730; 1 drivers
v0x1a76120_0 .net "and_in1com", 0 0, L_0x1bb33f0; 1 drivers
v0x1a761a0_0 .alias "in0", 0 0, v0x1a768d0_0;
v0x1a76240_0 .alias "in1", 0 0, v0x1a767d0_0;
v0x1a762c0_0 .net "nand_in0ncom", 0 0, L_0x1bb35e0; 1 drivers
v0x1a76360_0 .net "nand_in1com", 0 0, L_0x1bb3330; 1 drivers
v0x1a76440_0 .net "ncom", 0 0, L_0x1bb3520; 1 drivers
v0x1a764e0_0 .net "nor_wire", 0 0, L_0x1bb3820; 1 drivers
v0x1a76580_0 .alias "result", 0 0, v0x1a793d0_0;
v0x1a76650_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a75420 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a72d70;
 .timescale 0 0;
L_0x1bb3af0/d .functor NOR 1, L_0x1bb0f00, L_0x1bb0fa0, C4<0>, C4<0>;
L_0x1bb3af0 .delay (20,20,20) L_0x1bb3af0/d;
L_0x1bb3c20/d .functor NOT 1, L_0x1bb3af0, C4<0>, C4<0>, C4<0>;
L_0x1bb3c20 .delay (10,10,10) L_0x1bb3c20/d;
v0x1a75ba0_0 .alias "a", 0 0, v0x1a78f60_0;
v0x1a75c20_0 .alias "b", 0 0, v0x1a78fe0_0;
v0x1a75cc0_0 .net "nor_ab", 0 0, L_0x1bb3af0; 1 drivers
v0x1a75d40_0 .net "or_ab", 0 0, L_0x1bb3c20; 1 drivers
v0x1a75dc0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a75e40_0 .alias "result", 0 0, v0x1a79550_0;
S_0x1a75510 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a75420;
 .timescale 0 0;
L_0x1bb3d70/d .functor NAND 1, L_0x1bb3c20, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bb3d70 .delay (20,20,20) L_0x1bb3d70/d;
L_0x1bb3e30/d .functor NOT 1, L_0x1bb3d70, C4<0>, C4<0>, C4<0>;
L_0x1bb3e30 .delay (10,10,10) L_0x1bb3e30/d;
L_0x1bb3f60/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3f60 .delay (10,10,10) L_0x1bb3f60/d;
L_0x1bb4020/d .functor NAND 1, L_0x1bb3af0, L_0x1bb3f60, C4<1>, C4<1>;
L_0x1bb4020 .delay (20,20,20) L_0x1bb4020/d;
L_0x1bb4170/d .functor NOT 1, L_0x1bb4020, C4<0>, C4<0>, C4<0>;
L_0x1bb4170 .delay (10,10,10) L_0x1bb4170/d;
L_0x1bb4260/d .functor NOR 1, L_0x1bb4170, L_0x1bb3e30, C4<0>, C4<0>;
L_0x1bb4260 .delay (20,20,20) L_0x1bb4260/d;
L_0x1bb4400/d .functor NOT 1, L_0x1bb4260, C4<0>, C4<0>, C4<0>;
L_0x1bb4400 .delay (10,10,10) L_0x1bb4400/d;
v0x1a75600_0 .net "and_in0ncom", 0 0, L_0x1bb4170; 1 drivers
v0x1a75680_0 .net "and_in1com", 0 0, L_0x1bb3e30; 1 drivers
v0x1a75700_0 .alias "in0", 0 0, v0x1a75cc0_0;
v0x1a75780_0 .alias "in1", 0 0, v0x1a75d40_0;
v0x1a75800_0 .net "nand_in0ncom", 0 0, L_0x1bb4020; 1 drivers
v0x1a75880_0 .net "nand_in1com", 0 0, L_0x1bb3d70; 1 drivers
v0x1a75900_0 .net "ncom", 0 0, L_0x1bb3f60; 1 drivers
v0x1a75980_0 .net "nor_wire", 0 0, L_0x1bb4260; 1 drivers
v0x1a75a50_0 .alias "result", 0 0, v0x1a79550_0;
v0x1a75b20_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a72e60 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a72d70;
 .timescale 0 0;
v0x1a74c70_0 .alias "in0", 0 0, v0x1a792c0_0;
v0x1a74d20_0 .alias "in1", 0 0, v0x1a79660_0;
v0x1a74dd0_0 .alias "in2", 0 0, v0x1a793d0_0;
v0x1a74e80_0 .alias "in3", 0 0, v0x1a79550_0;
v0x1a74f60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a75010_0 .alias "result", 0 0, v0x1a79170_0;
v0x1a75090_0 .net "sel0", 0 0, L_0x1bb6520; 1 drivers
v0x1a75110_0 .net "sel1", 0 0, L_0x1bb65c0; 1 drivers
v0x1a75190_0 .net "sel2", 0 0, L_0x1bb66f0; 1 drivers
v0x1a75240_0 .net "w0", 0 0, L_0x1bb4bc0; 1 drivers
v0x1a75320_0 .net "w1", 0 0, L_0x1bb5340; 1 drivers
v0x1a753a0_0 .net "w2", 0 0, L_0x1bb5b90; 1 drivers
S_0x1a74520 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a72e60;
 .timescale 0 0;
L_0x1bb4530/d .functor NAND 1, L_0x1bb2f60, L_0x1bb6520, C4<1>, C4<1>;
L_0x1bb4530 .delay (20,20,20) L_0x1bb4530/d;
L_0x1bb45f0/d .functor NOT 1, L_0x1bb4530, C4<0>, C4<0>, C4<0>;
L_0x1bb45f0 .delay (10,10,10) L_0x1bb45f0/d;
L_0x1bb4720/d .functor NOT 1, L_0x1bb6520, C4<0>, C4<0>, C4<0>;
L_0x1bb4720 .delay (10,10,10) L_0x1bb4720/d;
L_0x1bb4870/d .functor NAND 1, L_0x1bb2260, L_0x1bb4720, C4<1>, C4<1>;
L_0x1bb4870 .delay (20,20,20) L_0x1bb4870/d;
L_0x1bb4930/d .functor NOT 1, L_0x1bb4870, C4<0>, C4<0>, C4<0>;
L_0x1bb4930 .delay (10,10,10) L_0x1bb4930/d;
L_0x1bb4a20/d .functor NOR 1, L_0x1bb4930, L_0x1bb45f0, C4<0>, C4<0>;
L_0x1bb4a20 .delay (20,20,20) L_0x1bb4a20/d;
L_0x1bb4bc0/d .functor NOT 1, L_0x1bb4a20, C4<0>, C4<0>, C4<0>;
L_0x1bb4bc0 .delay (10,10,10) L_0x1bb4bc0/d;
v0x1a74610_0 .net "and_in0ncom", 0 0, L_0x1bb4930; 1 drivers
v0x1a746d0_0 .net "and_in1com", 0 0, L_0x1bb45f0; 1 drivers
v0x1a74770_0 .alias "in0", 0 0, v0x1a792c0_0;
v0x1a74810_0 .alias "in1", 0 0, v0x1a79660_0;
v0x1a74890_0 .net "nand_in0ncom", 0 0, L_0x1bb4870; 1 drivers
v0x1a74930_0 .net "nand_in1com", 0 0, L_0x1bb4530; 1 drivers
v0x1a749d0_0 .net "ncom", 0 0, L_0x1bb4720; 1 drivers
v0x1a74a70_0 .net "nor_wire", 0 0, L_0x1bb4a20; 1 drivers
v0x1a74b10_0 .alias "result", 0 0, v0x1a75240_0;
v0x1a74b90_0 .alias "sel0", 0 0, v0x1a75090_0;
S_0x1a73dd0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a72e60;
 .timescale 0 0;
L_0x1bb4cf0/d .functor NAND 1, L_0x1bb4400, L_0x1bb6520, C4<1>, C4<1>;
L_0x1bb4cf0 .delay (20,20,20) L_0x1bb4cf0/d;
L_0x1bb4db0/d .functor NOT 1, L_0x1bb4cf0, C4<0>, C4<0>, C4<0>;
L_0x1bb4db0 .delay (10,10,10) L_0x1bb4db0/d;
L_0x1bb4ee0/d .functor NOT 1, L_0x1bb6520, C4<0>, C4<0>, C4<0>;
L_0x1bb4ee0 .delay (10,10,10) L_0x1bb4ee0/d;
L_0x1bb4fa0/d .functor NAND 1, L_0x1bb39c0, L_0x1bb4ee0, C4<1>, C4<1>;
L_0x1bb4fa0 .delay (20,20,20) L_0x1bb4fa0/d;
L_0x1bb50b0/d .functor NOT 1, L_0x1bb4fa0, C4<0>, C4<0>, C4<0>;
L_0x1bb50b0 .delay (10,10,10) L_0x1bb50b0/d;
L_0x1bb51a0/d .functor NOR 1, L_0x1bb50b0, L_0x1bb4db0, C4<0>, C4<0>;
L_0x1bb51a0 .delay (20,20,20) L_0x1bb51a0/d;
L_0x1bb5340/d .functor NOT 1, L_0x1bb51a0, C4<0>, C4<0>, C4<0>;
L_0x1bb5340 .delay (10,10,10) L_0x1bb5340/d;
v0x1a73ec0_0 .net "and_in0ncom", 0 0, L_0x1bb50b0; 1 drivers
v0x1a73f80_0 .net "and_in1com", 0 0, L_0x1bb4db0; 1 drivers
v0x1a74020_0 .alias "in0", 0 0, v0x1a793d0_0;
v0x1a740c0_0 .alias "in1", 0 0, v0x1a79550_0;
v0x1a74140_0 .net "nand_in0ncom", 0 0, L_0x1bb4fa0; 1 drivers
v0x1a741e0_0 .net "nand_in1com", 0 0, L_0x1bb4cf0; 1 drivers
v0x1a74280_0 .net "ncom", 0 0, L_0x1bb4ee0; 1 drivers
v0x1a74320_0 .net "nor_wire", 0 0, L_0x1bb51a0; 1 drivers
v0x1a743c0_0 .alias "result", 0 0, v0x1a75320_0;
v0x1a74440_0 .alias "sel0", 0 0, v0x1a75090_0;
S_0x1a73680 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a72e60;
 .timescale 0 0;
L_0x1bb5470/d .functor NAND 1, L_0x1bb5340, L_0x1bb65c0, C4<1>, C4<1>;
L_0x1bb5470 .delay (20,20,20) L_0x1bb5470/d;
L_0x1bb55c0/d .functor NOT 1, L_0x1bb5470, C4<0>, C4<0>, C4<0>;
L_0x1bb55c0 .delay (10,10,10) L_0x1bb55c0/d;
L_0x1bb56f0/d .functor NOT 1, L_0x1bb65c0, C4<0>, C4<0>, C4<0>;
L_0x1bb56f0 .delay (10,10,10) L_0x1bb56f0/d;
L_0x1bb57b0/d .functor NAND 1, L_0x1bb4bc0, L_0x1bb56f0, C4<1>, C4<1>;
L_0x1bb57b0 .delay (20,20,20) L_0x1bb57b0/d;
L_0x1bb5900/d .functor NOT 1, L_0x1bb57b0, C4<0>, C4<0>, C4<0>;
L_0x1bb5900 .delay (10,10,10) L_0x1bb5900/d;
L_0x1bb59f0/d .functor NOR 1, L_0x1bb5900, L_0x1bb55c0, C4<0>, C4<0>;
L_0x1bb59f0 .delay (20,20,20) L_0x1bb59f0/d;
L_0x1bb5b90/d .functor NOT 1, L_0x1bb59f0, C4<0>, C4<0>, C4<0>;
L_0x1bb5b90 .delay (10,10,10) L_0x1bb5b90/d;
v0x1a73770_0 .net "and_in0ncom", 0 0, L_0x1bb5900; 1 drivers
v0x1a73830_0 .net "and_in1com", 0 0, L_0x1bb55c0; 1 drivers
v0x1a738d0_0 .alias "in0", 0 0, v0x1a75240_0;
v0x1a73970_0 .alias "in1", 0 0, v0x1a75320_0;
v0x1a739f0_0 .net "nand_in0ncom", 0 0, L_0x1bb57b0; 1 drivers
v0x1a73a90_0 .net "nand_in1com", 0 0, L_0x1bb5470; 1 drivers
v0x1a73b30_0 .net "ncom", 0 0, L_0x1bb56f0; 1 drivers
v0x1a73bd0_0 .net "nor_wire", 0 0, L_0x1bb59f0; 1 drivers
v0x1a73c70_0 .alias "result", 0 0, v0x1a753a0_0;
v0x1a73cf0_0 .alias "sel0", 0 0, v0x1a75110_0;
S_0x1a72f50 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a72e60;
 .timescale 0 0;
L_0x1bb5cc0/d .functor NAND 1, C4<0>, L_0x1bb66f0, C4<1>, C4<1>;
L_0x1bb5cc0 .delay (20,20,20) L_0x1bb5cc0/d;
L_0x1bb5e20/d .functor NOT 1, L_0x1bb5cc0, C4<0>, C4<0>, C4<0>;
L_0x1bb5e20 .delay (10,10,10) L_0x1bb5e20/d;
L_0x1bb5f50/d .functor NOT 1, L_0x1bb66f0, C4<0>, C4<0>, C4<0>;
L_0x1bb5f50 .delay (10,10,10) L_0x1bb5f50/d;
L_0x1bb6010/d .functor NAND 1, L_0x1bb5b90, L_0x1bb5f50, C4<1>, C4<1>;
L_0x1bb6010 .delay (20,20,20) L_0x1bb6010/d;
L_0x1bb6160/d .functor NOT 1, L_0x1bb6010, C4<0>, C4<0>, C4<0>;
L_0x1bb6160 .delay (10,10,10) L_0x1bb6160/d;
L_0x1bb6250/d .functor NOR 1, L_0x1bb6160, L_0x1bb5e20, C4<0>, C4<0>;
L_0x1bb6250 .delay (20,20,20) L_0x1bb6250/d;
L_0x1bb63f0/d .functor NOT 1, L_0x1bb6250, C4<0>, C4<0>, C4<0>;
L_0x1bb63f0 .delay (10,10,10) L_0x1bb63f0/d;
v0x1a73040_0 .net "and_in0ncom", 0 0, L_0x1bb6160; 1 drivers
v0x1a730c0_0 .net "and_in1com", 0 0, L_0x1bb5e20; 1 drivers
v0x1a73160_0 .alias "in0", 0 0, v0x1a753a0_0;
v0x1a73200_0 .alias "in1", 0 0, v0x1a74f60_0;
v0x1a73280_0 .net "nand_in0ncom", 0 0, L_0x1bb6010; 1 drivers
v0x1a73320_0 .net "nand_in1com", 0 0, L_0x1bb5cc0; 1 drivers
v0x1a73400_0 .net "ncom", 0 0, L_0x1bb5f50; 1 drivers
v0x1a734a0_0 .net "nor_wire", 0 0, L_0x1bb6250; 1 drivers
v0x1a73540_0 .alias "result", 0 0, v0x1a79170_0;
v0x1a735e0_0 .alias "sel0", 0 0, v0x1a75190_0;
S_0x1a6c290 .scope generate, "ALU4[23]" "ALU4[23]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a6ac68 .param/l "i" 2 107, +C4<010111>;
S_0x1a6c3c0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a6c290;
 .timescale 0 0;
L_0x1bb10e0/d .functor NOT 1, L_0x1bb6a50, C4<0>, C4<0>, C4<0>;
L_0x1bb10e0 .delay (10,10,10) L_0x1bb10e0/d;
v0x1a72140_0 .net "carryin", 0 0, L_0x1bb6af0; 1 drivers
v0x1a721e0_0 .net "carryout", 0 0, L_0x1bb8500; 1 drivers
v0x1a72260_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a722e0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a72360_0 .net "notB", 0 0, L_0x1bb10e0; 1 drivers
v0x1a723e0_0 .net "operandA", 0 0, L_0x1bb69b0; 1 drivers
v0x1a72460_0 .net "operandB", 0 0, L_0x1bb6a50; 1 drivers
v0x1a72570_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a725f0_0 .net "result", 0 0, L_0x1bbce30; 1 drivers
v0x1a726c0_0 .net "trueB", 0 0, L_0x1bb7340; 1 drivers
v0x1a727a0_0 .net "wAddSub", 0 0, L_0x1bb7e60; 1 drivers
v0x1a728b0_0 .net "wNandAnd", 0 0, L_0x1ae7910; 1 drivers
v0x1a72a30_0 .net "wNorOr", 0 0, L_0x1ae8350; 1 drivers
v0x1a72b40_0 .net "wXor", 0 0, L_0x1bb8b60; 1 drivers
L_0x1bbcf60 .part v0x1b19ef0_0, 0, 1;
L_0x1bbd000 .part v0x1b19ef0_0, 1, 1;
L_0x1bbd130 .part v0x1b19ef0_0, 2, 1;
S_0x1a719c0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a6c3c0;
 .timescale 0 0;
L_0x1bb6d70/d .functor NAND 1, L_0x1bb10e0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bb6d70 .delay (20,20,20) L_0x1bb6d70/d;
L_0x1bb6e50/d .functor NOT 1, L_0x1bb6d70, C4<0>, C4<0>, C4<0>;
L_0x1bb6e50 .delay (10,10,10) L_0x1bb6e50/d;
L_0x1bb6f30/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bb6f30 .delay (10,10,10) L_0x1bb6f30/d;
L_0x1bb6ff0/d .functor NAND 1, L_0x1bb6a50, L_0x1bb6f30, C4<1>, C4<1>;
L_0x1bb6ff0 .delay (20,20,20) L_0x1bb6ff0/d;
L_0x1bb70b0/d .functor NOT 1, L_0x1bb6ff0, C4<0>, C4<0>, C4<0>;
L_0x1bb70b0 .delay (10,10,10) L_0x1bb70b0/d;
L_0x1bb71a0/d .functor NOR 1, L_0x1bb70b0, L_0x1bb6e50, C4<0>, C4<0>;
L_0x1bb71a0 .delay (20,20,20) L_0x1bb71a0/d;
L_0x1bb7340/d .functor NOT 1, L_0x1bb71a0, C4<0>, C4<0>, C4<0>;
L_0x1bb7340 .delay (10,10,10) L_0x1bb7340/d;
v0x1a71ab0_0 .net "and_in0ncom", 0 0, L_0x1bb70b0; 1 drivers
v0x1a71b70_0 .net "and_in1com", 0 0, L_0x1bb6e50; 1 drivers
v0x1a71c10_0 .alias "in0", 0 0, v0x1a72460_0;
v0x1a71c90_0 .alias "in1", 0 0, v0x1a72360_0;
v0x1a71d10_0 .net "nand_in0ncom", 0 0, L_0x1bb6ff0; 1 drivers
v0x1a71db0_0 .net "nand_in1com", 0 0, L_0x1bb6d70; 1 drivers
v0x1a71e50_0 .net "ncom", 0 0, L_0x1bb6f30; 1 drivers
v0x1a71ef0_0 .net "nor_wire", 0 0, L_0x1bb71a0; 1 drivers
v0x1a71f90_0 .alias "result", 0 0, v0x1a726c0_0;
v0x1a72060_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a70680 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a6c3c0;
 .timescale 0 0;
L_0x1bb7f70/d .functor NAND 1, L_0x1bb69b0, L_0x1bb7340, C4<1>, C4<1>;
L_0x1bb7f70 .delay (20,20,20) L_0x1bb7f70/d;
L_0x1bb80e0/d .functor NOT 1, L_0x1bb7f70, C4<0>, C4<0>, C4<0>;
L_0x1bb80e0 .delay (10,10,10) L_0x1bb80e0/d;
L_0x1bb81f0/d .functor NAND 1, L_0x1bb6af0, L_0x1bb78c0, C4<1>, C4<1>;
L_0x1bb81f0 .delay (20,20,20) L_0x1bb81f0/d;
L_0x1bb82b0/d .functor NOT 1, L_0x1bb81f0, C4<0>, C4<0>, C4<0>;
L_0x1bb82b0 .delay (10,10,10) L_0x1bb82b0/d;
L_0x1bb83c0/d .functor NOR 1, L_0x1bb82b0, L_0x1bb80e0, C4<0>, C4<0>;
L_0x1bb83c0 .delay (20,20,20) L_0x1bb83c0/d;
L_0x1bb8500/d .functor NOT 1, L_0x1bb83c0, C4<0>, C4<0>, C4<0>;
L_0x1bb8500 .delay (10,10,10) L_0x1bb8500/d;
v0x1a71260_0 .net "And_AB", 0 0, L_0x1bb80e0; 1 drivers
v0x1a71300_0 .net "And_XorAB_C", 0 0, L_0x1bb82b0; 1 drivers
v0x1a713a0_0 .net "Nand_AB", 0 0, L_0x1bb7f70; 1 drivers
v0x1a71440_0 .net "Nand_XorAB_C", 0 0, L_0x1bb81f0; 1 drivers
v0x1a714c0_0 .net "Xor_AB", 0 0, L_0x1bb78c0; 1 drivers
v0x1a71590_0 .alias "a", 0 0, v0x1a723e0_0;
v0x1a716e0_0 .alias "b", 0 0, v0x1a726c0_0;
v0x1a71760_0 .alias "carryin", 0 0, v0x1a72140_0;
v0x1a717e0_0 .alias "carryout", 0 0, v0x1a721e0_0;
v0x1a71860_0 .net "nco", 0 0, L_0x1bb83c0; 1 drivers
v0x1a71940_0 .alias "sum", 0 0, v0x1a727a0_0;
S_0x1a70d10 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a70680;
 .timescale 0 0;
L_0x1bb74b0/d .functor NAND 1, L_0x1bb69b0, L_0x1bb7340, C4<1>, C4<1>;
L_0x1bb74b0 .delay (20,20,20) L_0x1bb74b0/d;
L_0x1bb7570/d .functor NOR 1, L_0x1bb69b0, L_0x1bb7340, C4<0>, C4<0>;
L_0x1bb7570 .delay (20,20,20) L_0x1bb7570/d;
L_0x1bb7650/d .functor NOT 1, L_0x1bb7570, C4<0>, C4<0>, C4<0>;
L_0x1bb7650 .delay (10,10,10) L_0x1bb7650/d;
L_0x1bb7760/d .functor NAND 1, L_0x1bb7650, L_0x1bb74b0, C4<1>, C4<1>;
L_0x1bb7760 .delay (20,20,20) L_0x1bb7760/d;
L_0x1bb78c0/d .functor NOT 1, L_0x1bb7760, C4<0>, C4<0>, C4<0>;
L_0x1bb78c0 .delay (10,10,10) L_0x1bb78c0/d;
v0x1a70e00_0 .alias "a", 0 0, v0x1a723e0_0;
v0x1a70ea0_0 .alias "b", 0 0, v0x1a726c0_0;
v0x1a70f40_0 .net "nand_ab", 0 0, L_0x1bb74b0; 1 drivers
v0x1a70fe0_0 .net "nor_ab", 0 0, L_0x1bb7570; 1 drivers
v0x1a71060_0 .net "nxor_ab", 0 0, L_0x1bb7760; 1 drivers
v0x1a71100_0 .net "or_ab", 0 0, L_0x1bb7650; 1 drivers
v0x1a711e0_0 .alias "result", 0 0, v0x1a714c0_0;
S_0x1a70770 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a70680;
 .timescale 0 0;
L_0x1bb79d0/d .functor NAND 1, L_0x1bb78c0, L_0x1bb6af0, C4<1>, C4<1>;
L_0x1bb79d0 .delay (20,20,20) L_0x1bb79d0/d;
L_0x1bb7b20/d .functor NOR 1, L_0x1bb78c0, L_0x1bb6af0, C4<0>, C4<0>;
L_0x1bb7b20 .delay (20,20,20) L_0x1bb7b20/d;
L_0x1bb7c90/d .functor NOT 1, L_0x1bb7b20, C4<0>, C4<0>, C4<0>;
L_0x1bb7c90 .delay (10,10,10) L_0x1bb7c90/d;
L_0x1bb7d50/d .functor NAND 1, L_0x1bb7c90, L_0x1bb79d0, C4<1>, C4<1>;
L_0x1bb7d50 .delay (20,20,20) L_0x1bb7d50/d;
L_0x1bb7e60/d .functor NOT 1, L_0x1bb7d50, C4<0>, C4<0>, C4<0>;
L_0x1bb7e60 .delay (10,10,10) L_0x1bb7e60/d;
v0x1a70860_0 .alias "a", 0 0, v0x1a714c0_0;
v0x1a70900_0 .alias "b", 0 0, v0x1a72140_0;
v0x1a709a0_0 .net "nand_ab", 0 0, L_0x1bb79d0; 1 drivers
v0x1a70a40_0 .net "nor_ab", 0 0, L_0x1bb7b20; 1 drivers
v0x1a70ac0_0 .net "nxor_ab", 0 0, L_0x1bb7d50; 1 drivers
v0x1a70b60_0 .net "or_ab", 0 0, L_0x1bb7c90; 1 drivers
v0x1a70c40_0 .alias "result", 0 0, v0x1a727a0_0;
S_0x1a70130 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a6c3c0;
 .timescale 0 0;
L_0x1bb86c0/d .functor NAND 1, L_0x1bb69b0, L_0x1bb6a50, C4<1>, C4<1>;
L_0x1bb86c0 .delay (20,20,20) L_0x1bb86c0/d;
L_0x1bb8780/d .functor NOR 1, L_0x1bb69b0, L_0x1bb6a50, C4<0>, C4<0>;
L_0x1bb8780 .delay (20,20,20) L_0x1bb8780/d;
L_0x1bb8910/d .functor NOT 1, L_0x1bb8780, C4<0>, C4<0>, C4<0>;
L_0x1bb8910 .delay (10,10,10) L_0x1bb8910/d;
L_0x1bb8a00/d .functor NAND 1, L_0x1bb8910, L_0x1bb86c0, C4<1>, C4<1>;
L_0x1bb8a00 .delay (20,20,20) L_0x1bb8a00/d;
L_0x1bb8b60/d .functor NOT 1, L_0x1bb8a00, C4<0>, C4<0>, C4<0>;
L_0x1bb8b60 .delay (10,10,10) L_0x1bb8b60/d;
v0x1a70220_0 .alias "a", 0 0, v0x1a723e0_0;
v0x1a702a0_0 .alias "b", 0 0, v0x1a72460_0;
v0x1a70370_0 .net "nand_ab", 0 0, L_0x1bb86c0; 1 drivers
v0x1a703f0_0 .net "nor_ab", 0 0, L_0x1bb8780; 1 drivers
v0x1a70470_0 .net "nxor_ab", 0 0, L_0x1bb8a00; 1 drivers
v0x1a704f0_0 .net "or_ab", 0 0, L_0x1bb8910; 1 drivers
v0x1a705b0_0 .alias "result", 0 0, v0x1a72b40_0;
S_0x1a6f540 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a6c3c0;
 .timescale 0 0;
L_0x1bb8cb0/d .functor NAND 1, L_0x1bb69b0, L_0x1bb6a50, C4<1>, C4<1>;
L_0x1bb8cb0 .delay (20,20,20) L_0x1bb8cb0/d;
L_0x1bb8de0/d .functor NOT 1, L_0x1bb8cb0, C4<0>, C4<0>, C4<0>;
L_0x1bb8de0 .delay (10,10,10) L_0x1bb8de0/d;
v0x1a6fdb0_0 .alias "a", 0 0, v0x1a723e0_0;
v0x1a6fe50_0 .net "and_ab", 0 0, L_0x1bb8de0; 1 drivers
v0x1a6fed0_0 .alias "b", 0 0, v0x1a72460_0;
v0x1a6ff50_0 .net "nand_ab", 0 0, L_0x1bb8cb0; 1 drivers
v0x1a70030_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a700b0_0 .alias "result", 0 0, v0x1a728b0_0;
S_0x1a6f630 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a6f540;
 .timescale 0 0;
L_0x1bb8f30/d .functor NAND 1, L_0x1bb8de0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bb8f30 .delay (20,20,20) L_0x1bb8f30/d;
L_0x1bb8ff0/d .functor NOT 1, L_0x1bb8f30, C4<0>, C4<0>, C4<0>;
L_0x1bb8ff0 .delay (10,10,10) L_0x1bb8ff0/d;
L_0x1bb9120/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9120 .delay (10,10,10) L_0x1bb9120/d;
L_0x1ae7530/d .functor NAND 1, L_0x1bb8cb0, L_0x1bb9120, C4<1>, C4<1>;
L_0x1ae7530 .delay (20,20,20) L_0x1ae7530/d;
L_0x1ae7680/d .functor NOT 1, L_0x1ae7530, C4<0>, C4<0>, C4<0>;
L_0x1ae7680 .delay (10,10,10) L_0x1ae7680/d;
L_0x1ae7770/d .functor NOR 1, L_0x1ae7680, L_0x1bb8ff0, C4<0>, C4<0>;
L_0x1ae7770 .delay (20,20,20) L_0x1ae7770/d;
L_0x1ae7910/d .functor NOT 1, L_0x1ae7770, C4<0>, C4<0>, C4<0>;
L_0x1ae7910 .delay (10,10,10) L_0x1ae7910/d;
v0x1a6f720_0 .net "and_in0ncom", 0 0, L_0x1ae7680; 1 drivers
v0x1a6f7a0_0 .net "and_in1com", 0 0, L_0x1bb8ff0; 1 drivers
v0x1a6f820_0 .alias "in0", 0 0, v0x1a6ff50_0;
v0x1a6f8c0_0 .alias "in1", 0 0, v0x1a6fe50_0;
v0x1a6f940_0 .net "nand_in0ncom", 0 0, L_0x1ae7530; 1 drivers
v0x1a6f9e0_0 .net "nand_in1com", 0 0, L_0x1bb8f30; 1 drivers
v0x1a6fac0_0 .net "ncom", 0 0, L_0x1bb9120; 1 drivers
v0x1a6fb60_0 .net "nor_wire", 0 0, L_0x1ae7770; 1 drivers
v0x1a6fc00_0 .alias "result", 0 0, v0x1a728b0_0;
v0x1a6fcd0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a6eaa0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a6c3c0;
 .timescale 0 0;
L_0x1ae7a40/d .functor NOR 1, L_0x1bb69b0, L_0x1bb6a50, C4<0>, C4<0>;
L_0x1ae7a40 .delay (20,20,20) L_0x1ae7a40/d;
L_0x1ae7b70/d .functor NOT 1, L_0x1ae7a40, C4<0>, C4<0>, C4<0>;
L_0x1ae7b70 .delay (10,10,10) L_0x1ae7b70/d;
v0x1a6f220_0 .alias "a", 0 0, v0x1a723e0_0;
v0x1a6f2a0_0 .alias "b", 0 0, v0x1a72460_0;
v0x1a6f340_0 .net "nor_ab", 0 0, L_0x1ae7a40; 1 drivers
v0x1a6f3c0_0 .net "or_ab", 0 0, L_0x1ae7b70; 1 drivers
v0x1a6f440_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a6f4c0_0 .alias "result", 0 0, v0x1a72a30_0;
S_0x1a6eb90 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a6eaa0;
 .timescale 0 0;
L_0x1ae7cc0/d .functor NAND 1, L_0x1ae7b70, v0x1aae130_0, C4<1>, C4<1>;
L_0x1ae7cc0 .delay (20,20,20) L_0x1ae7cc0/d;
L_0x1ae7d80/d .functor NOT 1, L_0x1ae7cc0, C4<0>, C4<0>, C4<0>;
L_0x1ae7d80 .delay (10,10,10) L_0x1ae7d80/d;
L_0x1ae7eb0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1ae7eb0 .delay (10,10,10) L_0x1ae7eb0/d;
L_0x1ae7f70/d .functor NAND 1, L_0x1ae7a40, L_0x1ae7eb0, C4<1>, C4<1>;
L_0x1ae7f70 .delay (20,20,20) L_0x1ae7f70/d;
L_0x1ae80c0/d .functor NOT 1, L_0x1ae7f70, C4<0>, C4<0>, C4<0>;
L_0x1ae80c0 .delay (10,10,10) L_0x1ae80c0/d;
L_0x1ae81b0/d .functor NOR 1, L_0x1ae80c0, L_0x1ae7d80, C4<0>, C4<0>;
L_0x1ae81b0 .delay (20,20,20) L_0x1ae81b0/d;
L_0x1ae8350/d .functor NOT 1, L_0x1ae81b0, C4<0>, C4<0>, C4<0>;
L_0x1ae8350 .delay (10,10,10) L_0x1ae8350/d;
v0x1a6ec80_0 .net "and_in0ncom", 0 0, L_0x1ae80c0; 1 drivers
v0x1a6ed00_0 .net "and_in1com", 0 0, L_0x1ae7d80; 1 drivers
v0x1a6ed80_0 .alias "in0", 0 0, v0x1a6f340_0;
v0x1a6ee00_0 .alias "in1", 0 0, v0x1a6f3c0_0;
v0x1a6ee80_0 .net "nand_in0ncom", 0 0, L_0x1ae7f70; 1 drivers
v0x1a6ef00_0 .net "nand_in1com", 0 0, L_0x1ae7cc0; 1 drivers
v0x1a6ef80_0 .net "ncom", 0 0, L_0x1ae7eb0; 1 drivers
v0x1a6f000_0 .net "nor_wire", 0 0, L_0x1ae81b0; 1 drivers
v0x1a6f0d0_0 .alias "result", 0 0, v0x1a72a30_0;
v0x1a6f1a0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a6c4b0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a6c3c0;
 .timescale 0 0;
v0x1a6e2f0_0 .alias "in0", 0 0, v0x1a727a0_0;
v0x1a6e3a0_0 .alias "in1", 0 0, v0x1a72b40_0;
v0x1a6e450_0 .alias "in2", 0 0, v0x1a728b0_0;
v0x1a6e500_0 .alias "in3", 0 0, v0x1a72a30_0;
v0x1a6e5e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a6e690_0 .alias "result", 0 0, v0x1a725f0_0;
v0x1a6e710_0 .net "sel0", 0 0, L_0x1bbcf60; 1 drivers
v0x1a6e790_0 .net "sel1", 0 0, L_0x1bbd000; 1 drivers
v0x1a6e810_0 .net "sel2", 0 0, L_0x1bbd130; 1 drivers
v0x1a6e8c0_0 .net "w0", 0 0, L_0x1bbb6c0; 1 drivers
v0x1a6e9a0_0 .net "w1", 0 0, L_0x1bbbd80; 1 drivers
v0x1a6ea20_0 .net "w2", 0 0, L_0x1bbc5d0; 1 drivers
S_0x1a6db70 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a6c4b0;
 .timescale 0 0;
L_0x1ae8480/d .functor NAND 1, L_0x1bb8b60, L_0x1bbcf60, C4<1>, C4<1>;
L_0x1ae8480 .delay (20,20,20) L_0x1ae8480/d;
L_0x1bbb190/d .functor NOT 1, L_0x1ae8480, C4<0>, C4<0>, C4<0>;
L_0x1bbb190 .delay (10,10,10) L_0x1bbb190/d;
L_0x1bbb280/d .functor NOT 1, L_0x1bbcf60, C4<0>, C4<0>, C4<0>;
L_0x1bbb280 .delay (10,10,10) L_0x1bbb280/d;
L_0x1bbb3b0/d .functor NAND 1, L_0x1bb7e60, L_0x1bbb280, C4<1>, C4<1>;
L_0x1bbb3b0 .delay (20,20,20) L_0x1bbb3b0/d;
L_0x1bbb450/d .functor NOT 1, L_0x1bbb3b0, C4<0>, C4<0>, C4<0>;
L_0x1bbb450 .delay (10,10,10) L_0x1bbb450/d;
L_0x1bbb540/d .functor NOR 1, L_0x1bbb450, L_0x1bbb190, C4<0>, C4<0>;
L_0x1bbb540 .delay (20,20,20) L_0x1bbb540/d;
L_0x1bbb6c0/d .functor NOT 1, L_0x1bbb540, C4<0>, C4<0>, C4<0>;
L_0x1bbb6c0 .delay (10,10,10) L_0x1bbb6c0/d;
v0x1a6dc60_0 .net "and_in0ncom", 0 0, L_0x1bbb450; 1 drivers
v0x1a6dd20_0 .net "and_in1com", 0 0, L_0x1bbb190; 1 drivers
v0x1a6ddc0_0 .alias "in0", 0 0, v0x1a727a0_0;
v0x1a6de60_0 .alias "in1", 0 0, v0x1a72b40_0;
v0x1a6dee0_0 .net "nand_in0ncom", 0 0, L_0x1bbb3b0; 1 drivers
v0x1a6df80_0 .net "nand_in1com", 0 0, L_0x1ae8480; 1 drivers
v0x1a6e020_0 .net "ncom", 0 0, L_0x1bbb280; 1 drivers
v0x1a6e0c0_0 .net "nor_wire", 0 0, L_0x1bbb540; 1 drivers
v0x1a6e160_0 .alias "result", 0 0, v0x1a6e8c0_0;
v0x1a6e1e0_0 .alias "sel0", 0 0, v0x1a6e710_0;
S_0x1a6d420 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a6c4b0;
 .timescale 0 0;
L_0x1bbb7b0/d .functor NAND 1, L_0x1ae8350, L_0x1bbcf60, C4<1>, C4<1>;
L_0x1bbb7b0 .delay (20,20,20) L_0x1bbb7b0/d;
L_0x1bbb850/d .functor NOT 1, L_0x1bbb7b0, C4<0>, C4<0>, C4<0>;
L_0x1bbb850 .delay (10,10,10) L_0x1bbb850/d;
L_0x1bbb940/d .functor NOT 1, L_0x1bbcf60, C4<0>, C4<0>, C4<0>;
L_0x1bbb940 .delay (10,10,10) L_0x1bbb940/d;
L_0x1bbb9e0/d .functor NAND 1, L_0x1ae7910, L_0x1bbb940, C4<1>, C4<1>;
L_0x1bbb9e0 .delay (20,20,20) L_0x1bbb9e0/d;
L_0x1bbbaf0/d .functor NOT 1, L_0x1bbb9e0, C4<0>, C4<0>, C4<0>;
L_0x1bbbaf0 .delay (10,10,10) L_0x1bbbaf0/d;
L_0x1bbbbe0/d .functor NOR 1, L_0x1bbbaf0, L_0x1bbb850, C4<0>, C4<0>;
L_0x1bbbbe0 .delay (20,20,20) L_0x1bbbbe0/d;
L_0x1bbbd80/d .functor NOT 1, L_0x1bbbbe0, C4<0>, C4<0>, C4<0>;
L_0x1bbbd80 .delay (10,10,10) L_0x1bbbd80/d;
v0x1a6d510_0 .net "and_in0ncom", 0 0, L_0x1bbbaf0; 1 drivers
v0x1a6d5d0_0 .net "and_in1com", 0 0, L_0x1bbb850; 1 drivers
v0x1a6d670_0 .alias "in0", 0 0, v0x1a728b0_0;
v0x1a6d710_0 .alias "in1", 0 0, v0x1a72a30_0;
v0x1a6d790_0 .net "nand_in0ncom", 0 0, L_0x1bbb9e0; 1 drivers
v0x1a6d830_0 .net "nand_in1com", 0 0, L_0x1bbb7b0; 1 drivers
v0x1a6d8d0_0 .net "ncom", 0 0, L_0x1bbb940; 1 drivers
v0x1a6d970_0 .net "nor_wire", 0 0, L_0x1bbbbe0; 1 drivers
v0x1a6da10_0 .alias "result", 0 0, v0x1a6e9a0_0;
v0x1a6da90_0 .alias "sel0", 0 0, v0x1a6e710_0;
S_0x1a6ccd0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a6c4b0;
 .timescale 0 0;
L_0x1bbbeb0/d .functor NAND 1, L_0x1bbbd80, L_0x1bbd000, C4<1>, C4<1>;
L_0x1bbbeb0 .delay (20,20,20) L_0x1bbbeb0/d;
L_0x1bbc000/d .functor NOT 1, L_0x1bbbeb0, C4<0>, C4<0>, C4<0>;
L_0x1bbc000 .delay (10,10,10) L_0x1bbc000/d;
L_0x1bbc130/d .functor NOT 1, L_0x1bbd000, C4<0>, C4<0>, C4<0>;
L_0x1bbc130 .delay (10,10,10) L_0x1bbc130/d;
L_0x1bbc1f0/d .functor NAND 1, L_0x1bbb6c0, L_0x1bbc130, C4<1>, C4<1>;
L_0x1bbc1f0 .delay (20,20,20) L_0x1bbc1f0/d;
L_0x1bbc340/d .functor NOT 1, L_0x1bbc1f0, C4<0>, C4<0>, C4<0>;
L_0x1bbc340 .delay (10,10,10) L_0x1bbc340/d;
L_0x1bbc430/d .functor NOR 1, L_0x1bbc340, L_0x1bbc000, C4<0>, C4<0>;
L_0x1bbc430 .delay (20,20,20) L_0x1bbc430/d;
L_0x1bbc5d0/d .functor NOT 1, L_0x1bbc430, C4<0>, C4<0>, C4<0>;
L_0x1bbc5d0 .delay (10,10,10) L_0x1bbc5d0/d;
v0x1a6cdc0_0 .net "and_in0ncom", 0 0, L_0x1bbc340; 1 drivers
v0x1a6ce80_0 .net "and_in1com", 0 0, L_0x1bbc000; 1 drivers
v0x1a6cf20_0 .alias "in0", 0 0, v0x1a6e8c0_0;
v0x1a6cfc0_0 .alias "in1", 0 0, v0x1a6e9a0_0;
v0x1a6d040_0 .net "nand_in0ncom", 0 0, L_0x1bbc1f0; 1 drivers
v0x1a6d0e0_0 .net "nand_in1com", 0 0, L_0x1bbbeb0; 1 drivers
v0x1a6d180_0 .net "ncom", 0 0, L_0x1bbc130; 1 drivers
v0x1a6d220_0 .net "nor_wire", 0 0, L_0x1bbc430; 1 drivers
v0x1a6d2c0_0 .alias "result", 0 0, v0x1a6ea20_0;
v0x1a6d340_0 .alias "sel0", 0 0, v0x1a6e790_0;
S_0x1a6c5a0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a6c4b0;
 .timescale 0 0;
L_0x1bbc700/d .functor NAND 1, C4<0>, L_0x1bbd130, C4<1>, C4<1>;
L_0x1bbc700 .delay (20,20,20) L_0x1bbc700/d;
L_0x1bbc860/d .functor NOT 1, L_0x1bbc700, C4<0>, C4<0>, C4<0>;
L_0x1bbc860 .delay (10,10,10) L_0x1bbc860/d;
L_0x1bbc990/d .functor NOT 1, L_0x1bbd130, C4<0>, C4<0>, C4<0>;
L_0x1bbc990 .delay (10,10,10) L_0x1bbc990/d;
L_0x1bbca50/d .functor NAND 1, L_0x1bbc5d0, L_0x1bbc990, C4<1>, C4<1>;
L_0x1bbca50 .delay (20,20,20) L_0x1bbca50/d;
L_0x1bbcba0/d .functor NOT 1, L_0x1bbca50, C4<0>, C4<0>, C4<0>;
L_0x1bbcba0 .delay (10,10,10) L_0x1bbcba0/d;
L_0x1bbcc90/d .functor NOR 1, L_0x1bbcba0, L_0x1bbc860, C4<0>, C4<0>;
L_0x1bbcc90 .delay (20,20,20) L_0x1bbcc90/d;
L_0x1bbce30/d .functor NOT 1, L_0x1bbcc90, C4<0>, C4<0>, C4<0>;
L_0x1bbce30 .delay (10,10,10) L_0x1bbce30/d;
v0x1a6c690_0 .net "and_in0ncom", 0 0, L_0x1bbcba0; 1 drivers
v0x1a6c710_0 .net "and_in1com", 0 0, L_0x1bbc860; 1 drivers
v0x1a6c7b0_0 .alias "in0", 0 0, v0x1a6ea20_0;
v0x1a6c850_0 .alias "in1", 0 0, v0x1a6e5e0_0;
v0x1a6c8d0_0 .net "nand_in0ncom", 0 0, L_0x1bbca50; 1 drivers
v0x1a6c970_0 .net "nand_in1com", 0 0, L_0x1bbc700; 1 drivers
v0x1a6ca50_0 .net "ncom", 0 0, L_0x1bbc990; 1 drivers
v0x1a6caf0_0 .net "nor_wire", 0 0, L_0x1bbcc90; 1 drivers
v0x1a6cb90_0 .alias "result", 0 0, v0x1a725f0_0;
v0x1a6cc30_0 .alias "sel0", 0 0, v0x1a6e810_0;
S_0x1a65740 .scope generate, "ALU4[24]" "ALU4[24]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a64118 .param/l "i" 2 107, +C4<011000>;
S_0x1a65870 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a65740;
 .timescale 0 0;
L_0x1bb6b90/d .functor NOT 1, L_0x1bbd5b0, C4<0>, C4<0>, C4<0>;
L_0x1bb6b90 .delay (10,10,10) L_0x1bb6b90/d;
v0x1a6b790_0 .net "carryin", 0 0, L_0x1bbd650; 1 drivers
v0x1a6b830_0 .net "carryout", 0 0, L_0x1bbef00; 1 drivers
v0x1a6b8b0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a6b930_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a6b9b0_0 .net "notB", 0 0, L_0x1bb6b90; 1 drivers
v0x1a6ba30_0 .net "operandA", 0 0, L_0x1bbd510; 1 drivers
v0x1a6bab0_0 .net "operandB", 0 0, L_0x1bbd5b0; 1 drivers
v0x1a6bbc0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a6bc40_0 .net "result", 0 0, L_0x1bc29f0; 1 drivers
v0x1a6bd10_0 .net "trueB", 0 0, L_0x1bbdd40; 1 drivers
v0x1a6bdf0_0 .net "wAddSub", 0 0, L_0x1bbe860; 1 drivers
v0x1a6bf00_0 .net "wNandAnd", 0 0, L_0x1bbffc0; 1 drivers
v0x1a6c080_0 .net "wNorOr", 0 0, L_0x1bc0a00; 1 drivers
v0x1a6c190_0 .net "wXor", 0 0, L_0x1bbf560; 1 drivers
L_0x1bc2b20 .part v0x1b19ef0_0, 0, 1;
L_0x1bc2bc0 .part v0x1b19ef0_0, 1, 1;
L_0x1bc2cf0 .part v0x1b19ef0_0, 2, 1;
S_0x1a6b010 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a65870;
 .timescale 0 0;
L_0x1bb6c90/d .functor NAND 1, L_0x1bb6b90, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bb6c90 .delay (20,20,20) L_0x1bb6c90/d;
L_0x1bbd850/d .functor NOT 1, L_0x1bb6c90, C4<0>, C4<0>, C4<0>;
L_0x1bbd850 .delay (10,10,10) L_0x1bbd850/d;
L_0x1bbd930/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bbd930 .delay (10,10,10) L_0x1bbd930/d;
L_0x1bbd9f0/d .functor NAND 1, L_0x1bbd5b0, L_0x1bbd930, C4<1>, C4<1>;
L_0x1bbd9f0 .delay (20,20,20) L_0x1bbd9f0/d;
L_0x1bbdab0/d .functor NOT 1, L_0x1bbd9f0, C4<0>, C4<0>, C4<0>;
L_0x1bbdab0 .delay (10,10,10) L_0x1bbdab0/d;
L_0x1bbdba0/d .functor NOR 1, L_0x1bbdab0, L_0x1bbd850, C4<0>, C4<0>;
L_0x1bbdba0 .delay (20,20,20) L_0x1bbdba0/d;
L_0x1bbdd40/d .functor NOT 1, L_0x1bbdba0, C4<0>, C4<0>, C4<0>;
L_0x1bbdd40 .delay (10,10,10) L_0x1bbdd40/d;
v0x1a6b100_0 .net "and_in0ncom", 0 0, L_0x1bbdab0; 1 drivers
v0x1a6b1c0_0 .net "and_in1com", 0 0, L_0x1bbd850; 1 drivers
v0x1a6b260_0 .alias "in0", 0 0, v0x1a6bab0_0;
v0x1a6b2e0_0 .alias "in1", 0 0, v0x1a6b9b0_0;
v0x1a6b360_0 .net "nand_in0ncom", 0 0, L_0x1bbd9f0; 1 drivers
v0x1a6b400_0 .net "nand_in1com", 0 0, L_0x1bb6c90; 1 drivers
v0x1a6b4a0_0 .net "ncom", 0 0, L_0x1bbd930; 1 drivers
v0x1a6b540_0 .net "nor_wire", 0 0, L_0x1bbdba0; 1 drivers
v0x1a6b5e0_0 .alias "result", 0 0, v0x1a6bd10_0;
v0x1a6b6b0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a69d10 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a65870;
 .timescale 0 0;
L_0x1bbe970/d .functor NAND 1, L_0x1bbd510, L_0x1bbdd40, C4<1>, C4<1>;
L_0x1bbe970 .delay (20,20,20) L_0x1bbe970/d;
L_0x1bbeae0/d .functor NOT 1, L_0x1bbe970, C4<0>, C4<0>, C4<0>;
L_0x1bbeae0 .delay (10,10,10) L_0x1bbeae0/d;
L_0x1bbebf0/d .functor NAND 1, L_0x1bbd650, L_0x1bbe2c0, C4<1>, C4<1>;
L_0x1bbebf0 .delay (20,20,20) L_0x1bbebf0/d;
L_0x1bbecb0/d .functor NOT 1, L_0x1bbebf0, C4<0>, C4<0>, C4<0>;
L_0x1bbecb0 .delay (10,10,10) L_0x1bbecb0/d;
L_0x1bbedc0/d .functor NOR 1, L_0x1bbecb0, L_0x1bbeae0, C4<0>, C4<0>;
L_0x1bbedc0 .delay (20,20,20) L_0x1bbedc0/d;
L_0x1bbef00/d .functor NOT 1, L_0x1bbedc0, C4<0>, C4<0>, C4<0>;
L_0x1bbef00 .delay (10,10,10) L_0x1bbef00/d;
v0x1a6a8b0_0 .net "And_AB", 0 0, L_0x1bbeae0; 1 drivers
v0x1a6a950_0 .net "And_XorAB_C", 0 0, L_0x1bbecb0; 1 drivers
v0x1a6a9f0_0 .net "Nand_AB", 0 0, L_0x1bbe970; 1 drivers
v0x1a6aa90_0 .net "Nand_XorAB_C", 0 0, L_0x1bbebf0; 1 drivers
v0x1a6ab10_0 .net "Xor_AB", 0 0, L_0x1bbe2c0; 1 drivers
v0x1a6abe0_0 .alias "a", 0 0, v0x1a6ba30_0;
v0x1a6ad30_0 .alias "b", 0 0, v0x1a6bd10_0;
v0x1a6adb0_0 .alias "carryin", 0 0, v0x1a6b790_0;
v0x1a6ae30_0 .alias "carryout", 0 0, v0x1a6b830_0;
v0x1a6aeb0_0 .net "nco", 0 0, L_0x1bbedc0; 1 drivers
v0x1a6af90_0 .alias "sum", 0 0, v0x1a6bdf0_0;
S_0x1a6a360 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a69d10;
 .timescale 0 0;
L_0x1bbdeb0/d .functor NAND 1, L_0x1bbd510, L_0x1bbdd40, C4<1>, C4<1>;
L_0x1bbdeb0 .delay (20,20,20) L_0x1bbdeb0/d;
L_0x1bbdf70/d .functor NOR 1, L_0x1bbd510, L_0x1bbdd40, C4<0>, C4<0>;
L_0x1bbdf70 .delay (20,20,20) L_0x1bbdf70/d;
L_0x1bbe050/d .functor NOT 1, L_0x1bbdf70, C4<0>, C4<0>, C4<0>;
L_0x1bbe050 .delay (10,10,10) L_0x1bbe050/d;
L_0x1bbe160/d .functor NAND 1, L_0x1bbe050, L_0x1bbdeb0, C4<1>, C4<1>;
L_0x1bbe160 .delay (20,20,20) L_0x1bbe160/d;
L_0x1bbe2c0/d .functor NOT 1, L_0x1bbe160, C4<0>, C4<0>, C4<0>;
L_0x1bbe2c0 .delay (10,10,10) L_0x1bbe2c0/d;
v0x1a6a450_0 .alias "a", 0 0, v0x1a6ba30_0;
v0x1a6a4f0_0 .alias "b", 0 0, v0x1a6bd10_0;
v0x1a6a590_0 .net "nand_ab", 0 0, L_0x1bbdeb0; 1 drivers
v0x1a6a630_0 .net "nor_ab", 0 0, L_0x1bbdf70; 1 drivers
v0x1a6a6b0_0 .net "nxor_ab", 0 0, L_0x1bbe160; 1 drivers
v0x1a6a750_0 .net "or_ab", 0 0, L_0x1bbe050; 1 drivers
v0x1a6a830_0 .alias "result", 0 0, v0x1a6ab10_0;
S_0x1a69e00 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a69d10;
 .timescale 0 0;
L_0x1bbe3d0/d .functor NAND 1, L_0x1bbe2c0, L_0x1bbd650, C4<1>, C4<1>;
L_0x1bbe3d0 .delay (20,20,20) L_0x1bbe3d0/d;
L_0x1bbe520/d .functor NOR 1, L_0x1bbe2c0, L_0x1bbd650, C4<0>, C4<0>;
L_0x1bbe520 .delay (20,20,20) L_0x1bbe520/d;
L_0x1bbe690/d .functor NOT 1, L_0x1bbe520, C4<0>, C4<0>, C4<0>;
L_0x1bbe690 .delay (10,10,10) L_0x1bbe690/d;
L_0x1bbe750/d .functor NAND 1, L_0x1bbe690, L_0x1bbe3d0, C4<1>, C4<1>;
L_0x1bbe750 .delay (20,20,20) L_0x1bbe750/d;
L_0x1bbe860/d .functor NOT 1, L_0x1bbe750, C4<0>, C4<0>, C4<0>;
L_0x1bbe860 .delay (10,10,10) L_0x1bbe860/d;
v0x1a69ef0_0 .alias "a", 0 0, v0x1a6ab10_0;
v0x1a69f70_0 .alias "b", 0 0, v0x1a6b790_0;
v0x1a69ff0_0 .net "nand_ab", 0 0, L_0x1bbe3d0; 1 drivers
v0x1a6a090_0 .net "nor_ab", 0 0, L_0x1bbe520; 1 drivers
v0x1a6a110_0 .net "nxor_ab", 0 0, L_0x1bbe750; 1 drivers
v0x1a6a1b0_0 .net "or_ab", 0 0, L_0x1bbe690; 1 drivers
v0x1a6a290_0 .alias "result", 0 0, v0x1a6bdf0_0;
S_0x1a697c0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a65870;
 .timescale 0 0;
L_0x1bbf0c0/d .functor NAND 1, L_0x1bbd510, L_0x1bbd5b0, C4<1>, C4<1>;
L_0x1bbf0c0 .delay (20,20,20) L_0x1bbf0c0/d;
L_0x1bbf180/d .functor NOR 1, L_0x1bbd510, L_0x1bbd5b0, C4<0>, C4<0>;
L_0x1bbf180 .delay (20,20,20) L_0x1bbf180/d;
L_0x1bbf310/d .functor NOT 1, L_0x1bbf180, C4<0>, C4<0>, C4<0>;
L_0x1bbf310 .delay (10,10,10) L_0x1bbf310/d;
L_0x1bbf400/d .functor NAND 1, L_0x1bbf310, L_0x1bbf0c0, C4<1>, C4<1>;
L_0x1bbf400 .delay (20,20,20) L_0x1bbf400/d;
L_0x1bbf560/d .functor NOT 1, L_0x1bbf400, C4<0>, C4<0>, C4<0>;
L_0x1bbf560 .delay (10,10,10) L_0x1bbf560/d;
v0x1a698b0_0 .alias "a", 0 0, v0x1a6ba30_0;
v0x1a69930_0 .alias "b", 0 0, v0x1a6bab0_0;
v0x1a69a00_0 .net "nand_ab", 0 0, L_0x1bbf0c0; 1 drivers
v0x1a69a80_0 .net "nor_ab", 0 0, L_0x1bbf180; 1 drivers
v0x1a69b00_0 .net "nxor_ab", 0 0, L_0x1bbf400; 1 drivers
v0x1a69b80_0 .net "or_ab", 0 0, L_0x1bbf310; 1 drivers
v0x1a69c40_0 .alias "result", 0 0, v0x1a6c190_0;
S_0x1a689c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a65870;
 .timescale 0 0;
L_0x1bbf6b0/d .functor NAND 1, L_0x1bbd510, L_0x1bbd5b0, C4<1>, C4<1>;
L_0x1bbf6b0 .delay (20,20,20) L_0x1bbf6b0/d;
L_0x1bbf7e0/d .functor NOT 1, L_0x1bbf6b0, C4<0>, C4<0>, C4<0>;
L_0x1bbf7e0 .delay (10,10,10) L_0x1bbf7e0/d;
v0x1a54ae0_0 .alias "a", 0 0, v0x1a6ba30_0;
v0x1a54b80_0 .net "and_ab", 0 0, L_0x1bbf7e0; 1 drivers
v0x1a54c00_0 .alias "b", 0 0, v0x1a6bab0_0;
v0x1a69640_0 .net "nand_ab", 0 0, L_0x1bbf6b0; 1 drivers
v0x1a696c0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a69740_0 .alias "result", 0 0, v0x1a6bf00_0;
S_0x1a68ab0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a689c0;
 .timescale 0 0;
L_0x1bbf930/d .functor NAND 1, L_0x1bbf7e0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bbf930 .delay (20,20,20) L_0x1bbf930/d;
L_0x1bbf9f0/d .functor NOT 1, L_0x1bbf930, C4<0>, C4<0>, C4<0>;
L_0x1bbf9f0 .delay (10,10,10) L_0x1bbf9f0/d;
L_0x1bbfb20/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bbfb20 .delay (10,10,10) L_0x1bbfb20/d;
L_0x1bbfbe0/d .functor NAND 1, L_0x1bbf6b0, L_0x1bbfb20, C4<1>, C4<1>;
L_0x1bbfbe0 .delay (20,20,20) L_0x1bbfbe0/d;
L_0x1bbfd30/d .functor NOT 1, L_0x1bbfbe0, C4<0>, C4<0>, C4<0>;
L_0x1bbfd30 .delay (10,10,10) L_0x1bbfd30/d;
L_0x1bbfe20/d .functor NOR 1, L_0x1bbfd30, L_0x1bbf9f0, C4<0>, C4<0>;
L_0x1bbfe20 .delay (20,20,20) L_0x1bbfe20/d;
L_0x1bbffc0/d .functor NOT 1, L_0x1bbfe20, C4<0>, C4<0>, C4<0>;
L_0x1bbffc0 .delay (10,10,10) L_0x1bbffc0/d;
v0x1a68ba0_0 .net "and_in0ncom", 0 0, L_0x1bbfd30; 1 drivers
v0x1a68c20_0 .net "and_in1com", 0 0, L_0x1bbf9f0; 1 drivers
v0x1a68ca0_0 .alias "in0", 0 0, v0x1a69640_0;
v0x1a68d40_0 .alias "in1", 0 0, v0x1a54b80_0;
v0x1a68dc0_0 .net "nand_in0ncom", 0 0, L_0x1bbfbe0; 1 drivers
v0x1a68e60_0 .net "nand_in1com", 0 0, L_0x1bbf930; 1 drivers
v0x1a68f40_0 .net "ncom", 0 0, L_0x1bbfb20; 1 drivers
v0x1a68fe0_0 .net "nor_wire", 0 0, L_0x1bbfe20; 1 drivers
v0x1a69080_0 .alias "result", 0 0, v0x1a6bf00_0;
v0x1a69150_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a67f20 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a65870;
 .timescale 0 0;
L_0x1bc00f0/d .functor NOR 1, L_0x1bbd510, L_0x1bbd5b0, C4<0>, C4<0>;
L_0x1bc00f0 .delay (20,20,20) L_0x1bc00f0/d;
L_0x1bc0220/d .functor NOT 1, L_0x1bc00f0, C4<0>, C4<0>, C4<0>;
L_0x1bc0220 .delay (10,10,10) L_0x1bc0220/d;
v0x1a686a0_0 .alias "a", 0 0, v0x1a6ba30_0;
v0x1a68720_0 .alias "b", 0 0, v0x1a6bab0_0;
v0x1a687c0_0 .net "nor_ab", 0 0, L_0x1bc00f0; 1 drivers
v0x1a68840_0 .net "or_ab", 0 0, L_0x1bc0220; 1 drivers
v0x1a688c0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a68940_0 .alias "result", 0 0, v0x1a6c080_0;
S_0x1a68010 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a67f20;
 .timescale 0 0;
L_0x1bc0370/d .functor NAND 1, L_0x1bc0220, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bc0370 .delay (20,20,20) L_0x1bc0370/d;
L_0x1bc0430/d .functor NOT 1, L_0x1bc0370, C4<0>, C4<0>, C4<0>;
L_0x1bc0430 .delay (10,10,10) L_0x1bc0430/d;
L_0x1bc0560/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bc0560 .delay (10,10,10) L_0x1bc0560/d;
L_0x1bc0620/d .functor NAND 1, L_0x1bc00f0, L_0x1bc0560, C4<1>, C4<1>;
L_0x1bc0620 .delay (20,20,20) L_0x1bc0620/d;
L_0x1bc0770/d .functor NOT 1, L_0x1bc0620, C4<0>, C4<0>, C4<0>;
L_0x1bc0770 .delay (10,10,10) L_0x1bc0770/d;
L_0x1bc0860/d .functor NOR 1, L_0x1bc0770, L_0x1bc0430, C4<0>, C4<0>;
L_0x1bc0860 .delay (20,20,20) L_0x1bc0860/d;
L_0x1bc0a00/d .functor NOT 1, L_0x1bc0860, C4<0>, C4<0>, C4<0>;
L_0x1bc0a00 .delay (10,10,10) L_0x1bc0a00/d;
v0x1a68100_0 .net "and_in0ncom", 0 0, L_0x1bc0770; 1 drivers
v0x1a68180_0 .net "and_in1com", 0 0, L_0x1bc0430; 1 drivers
v0x1a68200_0 .alias "in0", 0 0, v0x1a687c0_0;
v0x1a68280_0 .alias "in1", 0 0, v0x1a68840_0;
v0x1a68300_0 .net "nand_in0ncom", 0 0, L_0x1bc0620; 1 drivers
v0x1a68380_0 .net "nand_in1com", 0 0, L_0x1bc0370; 1 drivers
v0x1a68400_0 .net "ncom", 0 0, L_0x1bc0560; 1 drivers
v0x1a68480_0 .net "nor_wire", 0 0, L_0x1bc0860; 1 drivers
v0x1a68550_0 .alias "result", 0 0, v0x1a6c080_0;
v0x1a68620_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a65960 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a65870;
 .timescale 0 0;
v0x1a67770_0 .alias "in0", 0 0, v0x1a6bdf0_0;
v0x1a67820_0 .alias "in1", 0 0, v0x1a6c190_0;
v0x1a678d0_0 .alias "in2", 0 0, v0x1a6bf00_0;
v0x1a67980_0 .alias "in3", 0 0, v0x1a6c080_0;
v0x1a67a60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a67b10_0 .alias "result", 0 0, v0x1a6bc40_0;
v0x1a67b90_0 .net "sel0", 0 0, L_0x1bc2b20; 1 drivers
v0x1a67c10_0 .net "sel1", 0 0, L_0x1bc2bc0; 1 drivers
v0x1a67c90_0 .net "sel2", 0 0, L_0x1bc2cf0; 1 drivers
v0x1a67d40_0 .net "w0", 0 0, L_0x1bc11c0; 1 drivers
v0x1a67e20_0 .net "w1", 0 0, L_0x1bc1940; 1 drivers
v0x1a67ea0_0 .net "w2", 0 0, L_0x1bc2190; 1 drivers
S_0x1a67020 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a65960;
 .timescale 0 0;
L_0x1bc0b30/d .functor NAND 1, L_0x1bbf560, L_0x1bc2b20, C4<1>, C4<1>;
L_0x1bc0b30 .delay (20,20,20) L_0x1bc0b30/d;
L_0x1bc0bf0/d .functor NOT 1, L_0x1bc0b30, C4<0>, C4<0>, C4<0>;
L_0x1bc0bf0 .delay (10,10,10) L_0x1bc0bf0/d;
L_0x1bc0d20/d .functor NOT 1, L_0x1bc2b20, C4<0>, C4<0>, C4<0>;
L_0x1bc0d20 .delay (10,10,10) L_0x1bc0d20/d;
L_0x1bc0e70/d .functor NAND 1, L_0x1bbe860, L_0x1bc0d20, C4<1>, C4<1>;
L_0x1bc0e70 .delay (20,20,20) L_0x1bc0e70/d;
L_0x1bc0f30/d .functor NOT 1, L_0x1bc0e70, C4<0>, C4<0>, C4<0>;
L_0x1bc0f30 .delay (10,10,10) L_0x1bc0f30/d;
L_0x1bc1020/d .functor NOR 1, L_0x1bc0f30, L_0x1bc0bf0, C4<0>, C4<0>;
L_0x1bc1020 .delay (20,20,20) L_0x1bc1020/d;
L_0x1bc11c0/d .functor NOT 1, L_0x1bc1020, C4<0>, C4<0>, C4<0>;
L_0x1bc11c0 .delay (10,10,10) L_0x1bc11c0/d;
v0x1a67110_0 .net "and_in0ncom", 0 0, L_0x1bc0f30; 1 drivers
v0x1a671d0_0 .net "and_in1com", 0 0, L_0x1bc0bf0; 1 drivers
v0x1a67270_0 .alias "in0", 0 0, v0x1a6bdf0_0;
v0x1a67310_0 .alias "in1", 0 0, v0x1a6c190_0;
v0x1a67390_0 .net "nand_in0ncom", 0 0, L_0x1bc0e70; 1 drivers
v0x1a67430_0 .net "nand_in1com", 0 0, L_0x1bc0b30; 1 drivers
v0x1a674d0_0 .net "ncom", 0 0, L_0x1bc0d20; 1 drivers
v0x1a67570_0 .net "nor_wire", 0 0, L_0x1bc1020; 1 drivers
v0x1a67610_0 .alias "result", 0 0, v0x1a67d40_0;
v0x1a67690_0 .alias "sel0", 0 0, v0x1a67b90_0;
S_0x1a668d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a65960;
 .timescale 0 0;
L_0x1bc12f0/d .functor NAND 1, L_0x1bc0a00, L_0x1bc2b20, C4<1>, C4<1>;
L_0x1bc12f0 .delay (20,20,20) L_0x1bc12f0/d;
L_0x1bc13b0/d .functor NOT 1, L_0x1bc12f0, C4<0>, C4<0>, C4<0>;
L_0x1bc13b0 .delay (10,10,10) L_0x1bc13b0/d;
L_0x1bc14e0/d .functor NOT 1, L_0x1bc2b20, C4<0>, C4<0>, C4<0>;
L_0x1bc14e0 .delay (10,10,10) L_0x1bc14e0/d;
L_0x1bc15a0/d .functor NAND 1, L_0x1bbffc0, L_0x1bc14e0, C4<1>, C4<1>;
L_0x1bc15a0 .delay (20,20,20) L_0x1bc15a0/d;
L_0x1bc16b0/d .functor NOT 1, L_0x1bc15a0, C4<0>, C4<0>, C4<0>;
L_0x1bc16b0 .delay (10,10,10) L_0x1bc16b0/d;
L_0x1bc17a0/d .functor NOR 1, L_0x1bc16b0, L_0x1bc13b0, C4<0>, C4<0>;
L_0x1bc17a0 .delay (20,20,20) L_0x1bc17a0/d;
L_0x1bc1940/d .functor NOT 1, L_0x1bc17a0, C4<0>, C4<0>, C4<0>;
L_0x1bc1940 .delay (10,10,10) L_0x1bc1940/d;
v0x1a669c0_0 .net "and_in0ncom", 0 0, L_0x1bc16b0; 1 drivers
v0x1a66a80_0 .net "and_in1com", 0 0, L_0x1bc13b0; 1 drivers
v0x1a66b20_0 .alias "in0", 0 0, v0x1a6bf00_0;
v0x1a66bc0_0 .alias "in1", 0 0, v0x1a6c080_0;
v0x1a66c40_0 .net "nand_in0ncom", 0 0, L_0x1bc15a0; 1 drivers
v0x1a66ce0_0 .net "nand_in1com", 0 0, L_0x1bc12f0; 1 drivers
v0x1a66d80_0 .net "ncom", 0 0, L_0x1bc14e0; 1 drivers
v0x1a66e20_0 .net "nor_wire", 0 0, L_0x1bc17a0; 1 drivers
v0x1a66ec0_0 .alias "result", 0 0, v0x1a67e20_0;
v0x1a66f40_0 .alias "sel0", 0 0, v0x1a67b90_0;
S_0x1a66180 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a65960;
 .timescale 0 0;
L_0x1bc1a70/d .functor NAND 1, L_0x1bc1940, L_0x1bc2bc0, C4<1>, C4<1>;
L_0x1bc1a70 .delay (20,20,20) L_0x1bc1a70/d;
L_0x1bc1bc0/d .functor NOT 1, L_0x1bc1a70, C4<0>, C4<0>, C4<0>;
L_0x1bc1bc0 .delay (10,10,10) L_0x1bc1bc0/d;
L_0x1bc1cf0/d .functor NOT 1, L_0x1bc2bc0, C4<0>, C4<0>, C4<0>;
L_0x1bc1cf0 .delay (10,10,10) L_0x1bc1cf0/d;
L_0x1bc1db0/d .functor NAND 1, L_0x1bc11c0, L_0x1bc1cf0, C4<1>, C4<1>;
L_0x1bc1db0 .delay (20,20,20) L_0x1bc1db0/d;
L_0x1bc1f00/d .functor NOT 1, L_0x1bc1db0, C4<0>, C4<0>, C4<0>;
L_0x1bc1f00 .delay (10,10,10) L_0x1bc1f00/d;
L_0x1bc1ff0/d .functor NOR 1, L_0x1bc1f00, L_0x1bc1bc0, C4<0>, C4<0>;
L_0x1bc1ff0 .delay (20,20,20) L_0x1bc1ff0/d;
L_0x1bc2190/d .functor NOT 1, L_0x1bc1ff0, C4<0>, C4<0>, C4<0>;
L_0x1bc2190 .delay (10,10,10) L_0x1bc2190/d;
v0x1a66270_0 .net "and_in0ncom", 0 0, L_0x1bc1f00; 1 drivers
v0x1a66330_0 .net "and_in1com", 0 0, L_0x1bc1bc0; 1 drivers
v0x1a663d0_0 .alias "in0", 0 0, v0x1a67d40_0;
v0x1a66470_0 .alias "in1", 0 0, v0x1a67e20_0;
v0x1a664f0_0 .net "nand_in0ncom", 0 0, L_0x1bc1db0; 1 drivers
v0x1a66590_0 .net "nand_in1com", 0 0, L_0x1bc1a70; 1 drivers
v0x1a66630_0 .net "ncom", 0 0, L_0x1bc1cf0; 1 drivers
v0x1a666d0_0 .net "nor_wire", 0 0, L_0x1bc1ff0; 1 drivers
v0x1a66770_0 .alias "result", 0 0, v0x1a67ea0_0;
v0x1a667f0_0 .alias "sel0", 0 0, v0x1a67c10_0;
S_0x1a65a50 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a65960;
 .timescale 0 0;
L_0x1bc22c0/d .functor NAND 1, C4<0>, L_0x1bc2cf0, C4<1>, C4<1>;
L_0x1bc22c0 .delay (20,20,20) L_0x1bc22c0/d;
L_0x1bc2420/d .functor NOT 1, L_0x1bc22c0, C4<0>, C4<0>, C4<0>;
L_0x1bc2420 .delay (10,10,10) L_0x1bc2420/d;
L_0x1bc2550/d .functor NOT 1, L_0x1bc2cf0, C4<0>, C4<0>, C4<0>;
L_0x1bc2550 .delay (10,10,10) L_0x1bc2550/d;
L_0x1bc2610/d .functor NAND 1, L_0x1bc2190, L_0x1bc2550, C4<1>, C4<1>;
L_0x1bc2610 .delay (20,20,20) L_0x1bc2610/d;
L_0x1bc2760/d .functor NOT 1, L_0x1bc2610, C4<0>, C4<0>, C4<0>;
L_0x1bc2760 .delay (10,10,10) L_0x1bc2760/d;
L_0x1bc2850/d .functor NOR 1, L_0x1bc2760, L_0x1bc2420, C4<0>, C4<0>;
L_0x1bc2850 .delay (20,20,20) L_0x1bc2850/d;
L_0x1bc29f0/d .functor NOT 1, L_0x1bc2850, C4<0>, C4<0>, C4<0>;
L_0x1bc29f0 .delay (10,10,10) L_0x1bc29f0/d;
v0x1a65b40_0 .net "and_in0ncom", 0 0, L_0x1bc2760; 1 drivers
v0x1a65bc0_0 .net "and_in1com", 0 0, L_0x1bc2420; 1 drivers
v0x1a65c60_0 .alias "in0", 0 0, v0x1a67ea0_0;
v0x1a65d00_0 .alias "in1", 0 0, v0x1a67a60_0;
v0x1a65d80_0 .net "nand_in0ncom", 0 0, L_0x1bc2610; 1 drivers
v0x1a65e20_0 .net "nand_in1com", 0 0, L_0x1bc22c0; 1 drivers
v0x1a65f00_0 .net "ncom", 0 0, L_0x1bc2550; 1 drivers
v0x1a65fa0_0 .net "nor_wire", 0 0, L_0x1bc2850; 1 drivers
v0x1a66040_0 .alias "result", 0 0, v0x1a6bc40_0;
v0x1a660e0_0 .alias "sel0", 0 0, v0x1a67c90_0;
S_0x1a5edc0 .scope generate, "ALU4[25]" "ALU4[25]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a5d6c8 .param/l "i" 2 107, +C4<011001>;
S_0x1a5eef0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a5edc0;
 .timescale 0 0;
L_0x1bbd6f0/d .functor NOT 1, L_0x1bc3060, C4<0>, C4<0>, C4<0>;
L_0x1bbd6f0 .delay (10,10,10) L_0x1bbd6f0/d;
v0x1a64c40_0 .net "carryin", 0 0, L_0x1bc3100; 1 drivers
v0x1a64ce0_0 .net "carryout", 0 0, L_0x1bc4ae0; 1 drivers
v0x1a64d60_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a64de0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a64e60_0 .net "notB", 0 0, L_0x1bbd6f0; 1 drivers
v0x1a64ee0_0 .net "operandA", 0 0, L_0x1bc2fc0; 1 drivers
v0x1a64f60_0 .net "operandB", 0 0, L_0x1bc3060; 1 drivers
v0x1a65070_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a650f0_0 .net "result", 0 0, L_0x1bc85d0; 1 drivers
v0x1a651c0_0 .net "trueB", 0 0, L_0x1bc3920; 1 drivers
v0x1a652a0_0 .net "wAddSub", 0 0, L_0x1bc4440; 1 drivers
v0x1a653b0_0 .net "wNandAnd", 0 0, L_0x1bc5ba0; 1 drivers
v0x1a65530_0 .net "wNorOr", 0 0, L_0x1bc65e0; 1 drivers
v0x1a65640_0 .net "wXor", 0 0, L_0x1bc5140; 1 drivers
L_0x1bc8700 .part v0x1b19ef0_0, 0, 1;
L_0x1bc87a0 .part v0x1b19ef0_0, 1, 1;
L_0x1bc88d0 .part v0x1b19ef0_0, 2, 1;
S_0x1a644c0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a5eef0;
 .timescale 0 0;
L_0x1bc3390/d .functor NAND 1, L_0x1bbd6f0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bc3390 .delay (20,20,20) L_0x1bc3390/d;
L_0x1bc3430/d .functor NOT 1, L_0x1bc3390, C4<0>, C4<0>, C4<0>;
L_0x1bc3430 .delay (10,10,10) L_0x1bc3430/d;
L_0x1bc3510/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bc3510 .delay (10,10,10) L_0x1bc3510/d;
L_0x1bc35d0/d .functor NAND 1, L_0x1bc3060, L_0x1bc3510, C4<1>, C4<1>;
L_0x1bc35d0 .delay (20,20,20) L_0x1bc35d0/d;
L_0x1bc3690/d .functor NOT 1, L_0x1bc35d0, C4<0>, C4<0>, C4<0>;
L_0x1bc3690 .delay (10,10,10) L_0x1bc3690/d;
L_0x1bc3780/d .functor NOR 1, L_0x1bc3690, L_0x1bc3430, C4<0>, C4<0>;
L_0x1bc3780 .delay (20,20,20) L_0x1bc3780/d;
L_0x1bc3920/d .functor NOT 1, L_0x1bc3780, C4<0>, C4<0>, C4<0>;
L_0x1bc3920 .delay (10,10,10) L_0x1bc3920/d;
v0x1a645b0_0 .net "and_in0ncom", 0 0, L_0x1bc3690; 1 drivers
v0x1a64670_0 .net "and_in1com", 0 0, L_0x1bc3430; 1 drivers
v0x1a64710_0 .alias "in0", 0 0, v0x1a64f60_0;
v0x1a64790_0 .alias "in1", 0 0, v0x1a64e60_0;
v0x1a64810_0 .net "nand_in0ncom", 0 0, L_0x1bc35d0; 1 drivers
v0x1a648b0_0 .net "nand_in1com", 0 0, L_0x1bc3390; 1 drivers
v0x1a64950_0 .net "ncom", 0 0, L_0x1bc3510; 1 drivers
v0x1a649f0_0 .net "nor_wire", 0 0, L_0x1bc3780; 1 drivers
v0x1a64a90_0 .alias "result", 0 0, v0x1a651c0_0;
v0x1a64b60_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a63180 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a5eef0;
 .timescale 0 0;
L_0x1bc4550/d .functor NAND 1, L_0x1bc2fc0, L_0x1bc3920, C4<1>, C4<1>;
L_0x1bc4550 .delay (20,20,20) L_0x1bc4550/d;
L_0x1bc46c0/d .functor NOT 1, L_0x1bc4550, C4<0>, C4<0>, C4<0>;
L_0x1bc46c0 .delay (10,10,10) L_0x1bc46c0/d;
L_0x1bc47d0/d .functor NAND 1, L_0x1bc3100, L_0x1bc3ea0, C4<1>, C4<1>;
L_0x1bc47d0 .delay (20,20,20) L_0x1bc47d0/d;
L_0x1bc4890/d .functor NOT 1, L_0x1bc47d0, C4<0>, C4<0>, C4<0>;
L_0x1bc4890 .delay (10,10,10) L_0x1bc4890/d;
L_0x1bc49a0/d .functor NOR 1, L_0x1bc4890, L_0x1bc46c0, C4<0>, C4<0>;
L_0x1bc49a0 .delay (20,20,20) L_0x1bc49a0/d;
L_0x1bc4ae0/d .functor NOT 1, L_0x1bc49a0, C4<0>, C4<0>, C4<0>;
L_0x1bc4ae0 .delay (10,10,10) L_0x1bc4ae0/d;
v0x1a63d60_0 .net "And_AB", 0 0, L_0x1bc46c0; 1 drivers
v0x1a63e00_0 .net "And_XorAB_C", 0 0, L_0x1bc4890; 1 drivers
v0x1a63ea0_0 .net "Nand_AB", 0 0, L_0x1bc4550; 1 drivers
v0x1a63f40_0 .net "Nand_XorAB_C", 0 0, L_0x1bc47d0; 1 drivers
v0x1a63fc0_0 .net "Xor_AB", 0 0, L_0x1bc3ea0; 1 drivers
v0x1a64090_0 .alias "a", 0 0, v0x1a64ee0_0;
v0x1a641e0_0 .alias "b", 0 0, v0x1a651c0_0;
v0x1a64260_0 .alias "carryin", 0 0, v0x1a64c40_0;
v0x1a642e0_0 .alias "carryout", 0 0, v0x1a64ce0_0;
v0x1a64360_0 .net "nco", 0 0, L_0x1bc49a0; 1 drivers
v0x1a64440_0 .alias "sum", 0 0, v0x1a652a0_0;
S_0x1a63810 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a63180;
 .timescale 0 0;
L_0x1bc3a90/d .functor NAND 1, L_0x1bc2fc0, L_0x1bc3920, C4<1>, C4<1>;
L_0x1bc3a90 .delay (20,20,20) L_0x1bc3a90/d;
L_0x1bc3b50/d .functor NOR 1, L_0x1bc2fc0, L_0x1bc3920, C4<0>, C4<0>;
L_0x1bc3b50 .delay (20,20,20) L_0x1bc3b50/d;
L_0x1bc3c30/d .functor NOT 1, L_0x1bc3b50, C4<0>, C4<0>, C4<0>;
L_0x1bc3c30 .delay (10,10,10) L_0x1bc3c30/d;
L_0x1bc3d40/d .functor NAND 1, L_0x1bc3c30, L_0x1bc3a90, C4<1>, C4<1>;
L_0x1bc3d40 .delay (20,20,20) L_0x1bc3d40/d;
L_0x1bc3ea0/d .functor NOT 1, L_0x1bc3d40, C4<0>, C4<0>, C4<0>;
L_0x1bc3ea0 .delay (10,10,10) L_0x1bc3ea0/d;
v0x1a63900_0 .alias "a", 0 0, v0x1a64ee0_0;
v0x1a639a0_0 .alias "b", 0 0, v0x1a651c0_0;
v0x1a63a40_0 .net "nand_ab", 0 0, L_0x1bc3a90; 1 drivers
v0x1a63ae0_0 .net "nor_ab", 0 0, L_0x1bc3b50; 1 drivers
v0x1a63b60_0 .net "nxor_ab", 0 0, L_0x1bc3d40; 1 drivers
v0x1a63c00_0 .net "or_ab", 0 0, L_0x1bc3c30; 1 drivers
v0x1a63ce0_0 .alias "result", 0 0, v0x1a63fc0_0;
S_0x1a63270 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a63180;
 .timescale 0 0;
L_0x1bc3fb0/d .functor NAND 1, L_0x1bc3ea0, L_0x1bc3100, C4<1>, C4<1>;
L_0x1bc3fb0 .delay (20,20,20) L_0x1bc3fb0/d;
L_0x1bc4100/d .functor NOR 1, L_0x1bc3ea0, L_0x1bc3100, C4<0>, C4<0>;
L_0x1bc4100 .delay (20,20,20) L_0x1bc4100/d;
L_0x1bc4270/d .functor NOT 1, L_0x1bc4100, C4<0>, C4<0>, C4<0>;
L_0x1bc4270 .delay (10,10,10) L_0x1bc4270/d;
L_0x1bc4330/d .functor NAND 1, L_0x1bc4270, L_0x1bc3fb0, C4<1>, C4<1>;
L_0x1bc4330 .delay (20,20,20) L_0x1bc4330/d;
L_0x1bc4440/d .functor NOT 1, L_0x1bc4330, C4<0>, C4<0>, C4<0>;
L_0x1bc4440 .delay (10,10,10) L_0x1bc4440/d;
v0x1a63360_0 .alias "a", 0 0, v0x1a63fc0_0;
v0x1a63400_0 .alias "b", 0 0, v0x1a64c40_0;
v0x1a634a0_0 .net "nand_ab", 0 0, L_0x1bc3fb0; 1 drivers
v0x1a63540_0 .net "nor_ab", 0 0, L_0x1bc4100; 1 drivers
v0x1a635c0_0 .net "nxor_ab", 0 0, L_0x1bc4330; 1 drivers
v0x1a63660_0 .net "or_ab", 0 0, L_0x1bc4270; 1 drivers
v0x1a63740_0 .alias "result", 0 0, v0x1a652a0_0;
S_0x1a62c70 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a5eef0;
 .timescale 0 0;
L_0x1bc4ca0/d .functor NAND 1, L_0x1bc2fc0, L_0x1bc3060, C4<1>, C4<1>;
L_0x1bc4ca0 .delay (20,20,20) L_0x1bc4ca0/d;
L_0x1bc4d60/d .functor NOR 1, L_0x1bc2fc0, L_0x1bc3060, C4<0>, C4<0>;
L_0x1bc4d60 .delay (20,20,20) L_0x1bc4d60/d;
L_0x1bc4ef0/d .functor NOT 1, L_0x1bc4d60, C4<0>, C4<0>, C4<0>;
L_0x1bc4ef0 .delay (10,10,10) L_0x1bc4ef0/d;
L_0x1bc4fe0/d .functor NAND 1, L_0x1bc4ef0, L_0x1bc4ca0, C4<1>, C4<1>;
L_0x1bc4fe0 .delay (20,20,20) L_0x1bc4fe0/d;
L_0x1bc5140/d .functor NOT 1, L_0x1bc4fe0, C4<0>, C4<0>, C4<0>;
L_0x1bc5140 .delay (10,10,10) L_0x1bc5140/d;
v0x1a62d60_0 .alias "a", 0 0, v0x1a64ee0_0;
v0x1a62de0_0 .alias "b", 0 0, v0x1a64f60_0;
v0x1a62eb0_0 .net "nand_ab", 0 0, L_0x1bc4ca0; 1 drivers
v0x1a62f30_0 .net "nor_ab", 0 0, L_0x1bc4d60; 1 drivers
v0x1a62fb0_0 .net "nxor_ab", 0 0, L_0x1bc4fe0; 1 drivers
v0x1a63030_0 .net "or_ab", 0 0, L_0x1bc4ef0; 1 drivers
v0x1a630b0_0 .alias "result", 0 0, v0x1a65640_0;
S_0x1a620b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a5eef0;
 .timescale 0 0;
L_0x1bc5290/d .functor NAND 1, L_0x1bc2fc0, L_0x1bc3060, C4<1>, C4<1>;
L_0x1bc5290 .delay (20,20,20) L_0x1bc5290/d;
L_0x1bc53c0/d .functor NOT 1, L_0x1bc5290, C4<0>, C4<0>, C4<0>;
L_0x1bc53c0 .delay (10,10,10) L_0x1bc53c0/d;
v0x1a628c0_0 .alias "a", 0 0, v0x1a64ee0_0;
v0x1a62960_0 .net "and_ab", 0 0, L_0x1bc53c0; 1 drivers
v0x1a629e0_0 .alias "b", 0 0, v0x1a64f60_0;
v0x1a62a90_0 .net "nand_ab", 0 0, L_0x1bc5290; 1 drivers
v0x1a62b70_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a62bf0_0 .alias "result", 0 0, v0x1a653b0_0;
S_0x1a621a0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a620b0;
 .timescale 0 0;
L_0x1bc5510/d .functor NAND 1, L_0x1bc53c0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bc5510 .delay (20,20,20) L_0x1bc5510/d;
L_0x1bc55d0/d .functor NOT 1, L_0x1bc5510, C4<0>, C4<0>, C4<0>;
L_0x1bc55d0 .delay (10,10,10) L_0x1bc55d0/d;
L_0x1bc5700/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bc5700 .delay (10,10,10) L_0x1bc5700/d;
L_0x1bc57c0/d .functor NAND 1, L_0x1bc5290, L_0x1bc5700, C4<1>, C4<1>;
L_0x1bc57c0 .delay (20,20,20) L_0x1bc57c0/d;
L_0x1bc5910/d .functor NOT 1, L_0x1bc57c0, C4<0>, C4<0>, C4<0>;
L_0x1bc5910 .delay (10,10,10) L_0x1bc5910/d;
L_0x1bc5a00/d .functor NOR 1, L_0x1bc5910, L_0x1bc55d0, C4<0>, C4<0>;
L_0x1bc5a00 .delay (20,20,20) L_0x1bc5a00/d;
L_0x1bc5ba0/d .functor NOT 1, L_0x1bc5a00, C4<0>, C4<0>, C4<0>;
L_0x1bc5ba0 .delay (10,10,10) L_0x1bc5ba0/d;
v0x1a62290_0 .net "and_in0ncom", 0 0, L_0x1bc5910; 1 drivers
v0x1a62310_0 .net "and_in1com", 0 0, L_0x1bc55d0; 1 drivers
v0x1a62390_0 .alias "in0", 0 0, v0x1a62a90_0;
v0x1a62410_0 .alias "in1", 0 0, v0x1a62960_0;
v0x1a62490_0 .net "nand_in0ncom", 0 0, L_0x1bc57c0; 1 drivers
v0x1a62510_0 .net "nand_in1com", 0 0, L_0x1bc5510; 1 drivers
v0x1a625d0_0 .net "ncom", 0 0, L_0x1bc5700; 1 drivers
v0x1a62670_0 .net "nor_wire", 0 0, L_0x1bc5a00; 1 drivers
v0x1a62710_0 .alias "result", 0 0, v0x1a653b0_0;
v0x1a627e0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a615f0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a5eef0;
 .timescale 0 0;
L_0x1bc5cd0/d .functor NOR 1, L_0x1bc2fc0, L_0x1bc3060, C4<0>, C4<0>;
L_0x1bc5cd0 .delay (20,20,20) L_0x1bc5cd0/d;
L_0x1bc5e00/d .functor NOT 1, L_0x1bc5cd0, C4<0>, C4<0>, C4<0>;
L_0x1bc5e00 .delay (10,10,10) L_0x1bc5e00/d;
v0x1a61db0_0 .alias "a", 0 0, v0x1a64ee0_0;
v0x1a61e30_0 .alias "b", 0 0, v0x1a64f60_0;
v0x1a61eb0_0 .net "nor_ab", 0 0, L_0x1bc5cd0; 1 drivers
v0x1a61f30_0 .net "or_ab", 0 0, L_0x1bc5e00; 1 drivers
v0x1a61fb0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a62030_0 .alias "result", 0 0, v0x1a65530_0;
S_0x1a616e0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a615f0;
 .timescale 0 0;
L_0x1bc5f50/d .functor NAND 1, L_0x1bc5e00, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bc5f50 .delay (20,20,20) L_0x1bc5f50/d;
L_0x1bc6010/d .functor NOT 1, L_0x1bc5f50, C4<0>, C4<0>, C4<0>;
L_0x1bc6010 .delay (10,10,10) L_0x1bc6010/d;
L_0x1bc6140/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bc6140 .delay (10,10,10) L_0x1bc6140/d;
L_0x1bc6200/d .functor NAND 1, L_0x1bc5cd0, L_0x1bc6140, C4<1>, C4<1>;
L_0x1bc6200 .delay (20,20,20) L_0x1bc6200/d;
L_0x1bc6350/d .functor NOT 1, L_0x1bc6200, C4<0>, C4<0>, C4<0>;
L_0x1bc6350 .delay (10,10,10) L_0x1bc6350/d;
L_0x1bc6440/d .functor NOR 1, L_0x1bc6350, L_0x1bc6010, C4<0>, C4<0>;
L_0x1bc6440 .delay (20,20,20) L_0x1bc6440/d;
L_0x1bc65e0/d .functor NOT 1, L_0x1bc6440, C4<0>, C4<0>, C4<0>;
L_0x1bc65e0 .delay (10,10,10) L_0x1bc65e0/d;
v0x1a617d0_0 .net "and_in0ncom", 0 0, L_0x1bc6350; 1 drivers
v0x1a61850_0 .net "and_in1com", 0 0, L_0x1bc6010; 1 drivers
v0x1a618d0_0 .alias "in0", 0 0, v0x1a61eb0_0;
v0x1a61950_0 .alias "in1", 0 0, v0x1a61f30_0;
v0x1a619d0_0 .net "nand_in0ncom", 0 0, L_0x1bc6200; 1 drivers
v0x1a61a50_0 .net "nand_in1com", 0 0, L_0x1bc5f50; 1 drivers
v0x1a61b10_0 .net "ncom", 0 0, L_0x1bc6140; 1 drivers
v0x1a61b90_0 .net "nor_wire", 0 0, L_0x1bc6440; 1 drivers
v0x1a61c60_0 .alias "result", 0 0, v0x1a65530_0;
v0x1a61d30_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a5efe0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a5eef0;
 .timescale 0 0;
v0x1a60df0_0 .alias "in0", 0 0, v0x1a652a0_0;
v0x1a60ea0_0 .alias "in1", 0 0, v0x1a65640_0;
v0x1a60f50_0 .alias "in2", 0 0, v0x1a653b0_0;
v0x1a60fd0_0 .alias "in3", 0 0, v0x1a65530_0;
v0x1a61050_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a610d0_0 .alias "result", 0 0, v0x1a650f0_0;
v0x1a61150_0 .net "sel0", 0 0, L_0x1bc8700; 1 drivers
v0x1a611d0_0 .net "sel1", 0 0, L_0x1bc87a0; 1 drivers
v0x1a61250_0 .net "sel2", 0 0, L_0x1bc88d0; 1 drivers
v0x1a61300_0 .net "w0", 0 0, L_0x1bc6da0; 1 drivers
v0x1a613e0_0 .net "w1", 0 0, L_0x1bc7520; 1 drivers
v0x1a614b0_0 .net "w2", 0 0, L_0x1bc7d70; 1 drivers
S_0x1a606a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a5efe0;
 .timescale 0 0;
L_0x1bc6710/d .functor NAND 1, L_0x1bc5140, L_0x1bc8700, C4<1>, C4<1>;
L_0x1bc6710 .delay (20,20,20) L_0x1bc6710/d;
L_0x1bc67d0/d .functor NOT 1, L_0x1bc6710, C4<0>, C4<0>, C4<0>;
L_0x1bc67d0 .delay (10,10,10) L_0x1bc67d0/d;
L_0x1bc6900/d .functor NOT 1, L_0x1bc8700, C4<0>, C4<0>, C4<0>;
L_0x1bc6900 .delay (10,10,10) L_0x1bc6900/d;
L_0x1bc6a50/d .functor NAND 1, L_0x1bc4440, L_0x1bc6900, C4<1>, C4<1>;
L_0x1bc6a50 .delay (20,20,20) L_0x1bc6a50/d;
L_0x1bc6b10/d .functor NOT 1, L_0x1bc6a50, C4<0>, C4<0>, C4<0>;
L_0x1bc6b10 .delay (10,10,10) L_0x1bc6b10/d;
L_0x1bc6c00/d .functor NOR 1, L_0x1bc6b10, L_0x1bc67d0, C4<0>, C4<0>;
L_0x1bc6c00 .delay (20,20,20) L_0x1bc6c00/d;
L_0x1bc6da0/d .functor NOT 1, L_0x1bc6c00, C4<0>, C4<0>, C4<0>;
L_0x1bc6da0 .delay (10,10,10) L_0x1bc6da0/d;
v0x1a60790_0 .net "and_in0ncom", 0 0, L_0x1bc6b10; 1 drivers
v0x1a60850_0 .net "and_in1com", 0 0, L_0x1bc67d0; 1 drivers
v0x1a608f0_0 .alias "in0", 0 0, v0x1a652a0_0;
v0x1a60990_0 .alias "in1", 0 0, v0x1a65640_0;
v0x1a60a10_0 .net "nand_in0ncom", 0 0, L_0x1bc6a50; 1 drivers
v0x1a60ab0_0 .net "nand_in1com", 0 0, L_0x1bc6710; 1 drivers
v0x1a60b50_0 .net "ncom", 0 0, L_0x1bc6900; 1 drivers
v0x1a60bf0_0 .net "nor_wire", 0 0, L_0x1bc6c00; 1 drivers
v0x1a60c90_0 .alias "result", 0 0, v0x1a61300_0;
v0x1a60d10_0 .alias "sel0", 0 0, v0x1a61150_0;
S_0x1a5ff50 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a5efe0;
 .timescale 0 0;
L_0x1bc6ed0/d .functor NAND 1, L_0x1bc65e0, L_0x1bc8700, C4<1>, C4<1>;
L_0x1bc6ed0 .delay (20,20,20) L_0x1bc6ed0/d;
L_0x1bc6f90/d .functor NOT 1, L_0x1bc6ed0, C4<0>, C4<0>, C4<0>;
L_0x1bc6f90 .delay (10,10,10) L_0x1bc6f90/d;
L_0x1bc70c0/d .functor NOT 1, L_0x1bc8700, C4<0>, C4<0>, C4<0>;
L_0x1bc70c0 .delay (10,10,10) L_0x1bc70c0/d;
L_0x1bc7180/d .functor NAND 1, L_0x1bc5ba0, L_0x1bc70c0, C4<1>, C4<1>;
L_0x1bc7180 .delay (20,20,20) L_0x1bc7180/d;
L_0x1bc7290/d .functor NOT 1, L_0x1bc7180, C4<0>, C4<0>, C4<0>;
L_0x1bc7290 .delay (10,10,10) L_0x1bc7290/d;
L_0x1bc7380/d .functor NOR 1, L_0x1bc7290, L_0x1bc6f90, C4<0>, C4<0>;
L_0x1bc7380 .delay (20,20,20) L_0x1bc7380/d;
L_0x1bc7520/d .functor NOT 1, L_0x1bc7380, C4<0>, C4<0>, C4<0>;
L_0x1bc7520 .delay (10,10,10) L_0x1bc7520/d;
v0x1a60040_0 .net "and_in0ncom", 0 0, L_0x1bc7290; 1 drivers
v0x1a60100_0 .net "and_in1com", 0 0, L_0x1bc6f90; 1 drivers
v0x1a601a0_0 .alias "in0", 0 0, v0x1a653b0_0;
v0x1a60240_0 .alias "in1", 0 0, v0x1a65530_0;
v0x1a602c0_0 .net "nand_in0ncom", 0 0, L_0x1bc7180; 1 drivers
v0x1a60360_0 .net "nand_in1com", 0 0, L_0x1bc6ed0; 1 drivers
v0x1a60400_0 .net "ncom", 0 0, L_0x1bc70c0; 1 drivers
v0x1a604a0_0 .net "nor_wire", 0 0, L_0x1bc7380; 1 drivers
v0x1a60540_0 .alias "result", 0 0, v0x1a613e0_0;
v0x1a605c0_0 .alias "sel0", 0 0, v0x1a61150_0;
S_0x1a5f800 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a5efe0;
 .timescale 0 0;
L_0x1bc7650/d .functor NAND 1, L_0x1bc7520, L_0x1bc87a0, C4<1>, C4<1>;
L_0x1bc7650 .delay (20,20,20) L_0x1bc7650/d;
L_0x1bc77a0/d .functor NOT 1, L_0x1bc7650, C4<0>, C4<0>, C4<0>;
L_0x1bc77a0 .delay (10,10,10) L_0x1bc77a0/d;
L_0x1bc78d0/d .functor NOT 1, L_0x1bc87a0, C4<0>, C4<0>, C4<0>;
L_0x1bc78d0 .delay (10,10,10) L_0x1bc78d0/d;
L_0x1bc7990/d .functor NAND 1, L_0x1bc6da0, L_0x1bc78d0, C4<1>, C4<1>;
L_0x1bc7990 .delay (20,20,20) L_0x1bc7990/d;
L_0x1bc7ae0/d .functor NOT 1, L_0x1bc7990, C4<0>, C4<0>, C4<0>;
L_0x1bc7ae0 .delay (10,10,10) L_0x1bc7ae0/d;
L_0x1bc7bd0/d .functor NOR 1, L_0x1bc7ae0, L_0x1bc77a0, C4<0>, C4<0>;
L_0x1bc7bd0 .delay (20,20,20) L_0x1bc7bd0/d;
L_0x1bc7d70/d .functor NOT 1, L_0x1bc7bd0, C4<0>, C4<0>, C4<0>;
L_0x1bc7d70 .delay (10,10,10) L_0x1bc7d70/d;
v0x1a5f8f0_0 .net "and_in0ncom", 0 0, L_0x1bc7ae0; 1 drivers
v0x1a5f9b0_0 .net "and_in1com", 0 0, L_0x1bc77a0; 1 drivers
v0x1a5fa50_0 .alias "in0", 0 0, v0x1a61300_0;
v0x1a5faf0_0 .alias "in1", 0 0, v0x1a613e0_0;
v0x1a5fb70_0 .net "nand_in0ncom", 0 0, L_0x1bc7990; 1 drivers
v0x1a5fc10_0 .net "nand_in1com", 0 0, L_0x1bc7650; 1 drivers
v0x1a5fcb0_0 .net "ncom", 0 0, L_0x1bc78d0; 1 drivers
v0x1a5fd50_0 .net "nor_wire", 0 0, L_0x1bc7bd0; 1 drivers
v0x1a5fdf0_0 .alias "result", 0 0, v0x1a614b0_0;
v0x1a5fe70_0 .alias "sel0", 0 0, v0x1a611d0_0;
S_0x1a5f0d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a5efe0;
 .timescale 0 0;
L_0x1bc7ea0/d .functor NAND 1, C4<0>, L_0x1bc88d0, C4<1>, C4<1>;
L_0x1bc7ea0 .delay (20,20,20) L_0x1bc7ea0/d;
L_0x1bc8000/d .functor NOT 1, L_0x1bc7ea0, C4<0>, C4<0>, C4<0>;
L_0x1bc8000 .delay (10,10,10) L_0x1bc8000/d;
L_0x1bc8130/d .functor NOT 1, L_0x1bc88d0, C4<0>, C4<0>, C4<0>;
L_0x1bc8130 .delay (10,10,10) L_0x1bc8130/d;
L_0x1bc81f0/d .functor NAND 1, L_0x1bc7d70, L_0x1bc8130, C4<1>, C4<1>;
L_0x1bc81f0 .delay (20,20,20) L_0x1bc81f0/d;
L_0x1bc8340/d .functor NOT 1, L_0x1bc81f0, C4<0>, C4<0>, C4<0>;
L_0x1bc8340 .delay (10,10,10) L_0x1bc8340/d;
L_0x1bc8430/d .functor NOR 1, L_0x1bc8340, L_0x1bc8000, C4<0>, C4<0>;
L_0x1bc8430 .delay (20,20,20) L_0x1bc8430/d;
L_0x1bc85d0/d .functor NOT 1, L_0x1bc8430, C4<0>, C4<0>, C4<0>;
L_0x1bc85d0 .delay (10,10,10) L_0x1bc85d0/d;
v0x1a5f1c0_0 .net "and_in0ncom", 0 0, L_0x1bc8340; 1 drivers
v0x1a5f240_0 .net "and_in1com", 0 0, L_0x1bc8000; 1 drivers
v0x1a5f2e0_0 .alias "in0", 0 0, v0x1a614b0_0;
v0x1a5f380_0 .alias "in1", 0 0, v0x1a61050_0;
v0x1a5f400_0 .net "nand_in0ncom", 0 0, L_0x1bc81f0; 1 drivers
v0x1a5f4a0_0 .net "nand_in1com", 0 0, L_0x1bc7ea0; 1 drivers
v0x1a5f580_0 .net "ncom", 0 0, L_0x1bc8130; 1 drivers
v0x1a5f620_0 .net "nor_wire", 0 0, L_0x1bc8430; 1 drivers
v0x1a5f6c0_0 .alias "result", 0 0, v0x1a650f0_0;
v0x1a5f760_0 .alias "sel0", 0 0, v0x1a61250_0;
S_0x1a58370 .scope generate, "ALU4[26]" "ALU4[26]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a56d48 .param/l "i" 2 107, +C4<011010>;
S_0x1a584a0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a58370;
 .timescale 0 0;
L_0x1bc31a0/d .functor NOT 1, L_0x1bc8d50, C4<0>, C4<0>, C4<0>;
L_0x1bc31a0 .delay (10,10,10) L_0x1bc31a0/d;
v0x1a50d80_0 .net "carryin", 0 0, L_0x1bc8df0; 1 drivers
v0x1a5e320_0 .net "carryout", 0 0, L_0x1bca6b0; 1 drivers
v0x1a5e3a0_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a5e420_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a5e530_0 .net "notB", 0 0, L_0x1bc31a0; 1 drivers
v0x1a5e5b0_0 .net "operandA", 0 0, L_0x1bc8cb0; 1 drivers
v0x1a5e630_0 .net "operandB", 0 0, L_0x1bc8d50; 1 drivers
v0x1a5e740_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a5e7c0_0 .net "result", 0 0, L_0x1bcded0; 1 drivers
v0x1a5e840_0 .net "trueB", 0 0, L_0x1bc94f0; 1 drivers
v0x1a5e920_0 .net "wAddSub", 0 0, L_0x1bca010; 1 drivers
v0x1a5ea30_0 .net "wNandAnd", 0 0, L_0x1bcb770; 1 drivers
v0x1a5ebb0_0 .net "wNorOr", 0 0, L_0x1bcc0a0; 1 drivers
v0x1a5ecc0_0 .net "wXor", 0 0, L_0x1bcad10; 1 drivers
L_0x1bce000 .part v0x1b19ef0_0, 0, 1;
L_0x1bce0a0 .part v0x1b19ef0_0, 1, 1;
L_0x1bce1d0 .part v0x1b19ef0_0, 2, 1;
S_0x1a5da70 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a584a0;
 .timescale 0 0;
L_0x1bc32a0/d .functor NAND 1, L_0x1bc31a0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bc32a0 .delay (20,20,20) L_0x1bc32a0/d;
L_0x1bc9000/d .functor NOT 1, L_0x1bc32a0, C4<0>, C4<0>, C4<0>;
L_0x1bc9000 .delay (10,10,10) L_0x1bc9000/d;
L_0x1bc90e0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bc90e0 .delay (10,10,10) L_0x1bc90e0/d;
L_0x1bc91a0/d .functor NAND 1, L_0x1bc8d50, L_0x1bc90e0, C4<1>, C4<1>;
L_0x1bc91a0 .delay (20,20,20) L_0x1bc91a0/d;
L_0x1bc9260/d .functor NOT 1, L_0x1bc91a0, C4<0>, C4<0>, C4<0>;
L_0x1bc9260 .delay (10,10,10) L_0x1bc9260/d;
L_0x1bc9350/d .functor NOR 1, L_0x1bc9260, L_0x1bc9000, C4<0>, C4<0>;
L_0x1bc9350 .delay (20,20,20) L_0x1bc9350/d;
L_0x1bc94f0/d .functor NOT 1, L_0x1bc9350, C4<0>, C4<0>, C4<0>;
L_0x1bc94f0 .delay (10,10,10) L_0x1bc94f0/d;
v0x1a5db60_0 .net "and_in0ncom", 0 0, L_0x1bc9260; 1 drivers
v0x1a5dc20_0 .net "and_in1com", 0 0, L_0x1bc9000; 1 drivers
v0x1a5dcc0_0 .alias "in0", 0 0, v0x1a5e630_0;
v0x1a5dd40_0 .alias "in1", 0 0, v0x1a5e530_0;
v0x1a5ddc0_0 .net "nand_in0ncom", 0 0, L_0x1bc91a0; 1 drivers
v0x1a5de60_0 .net "nand_in1com", 0 0, L_0x1bc32a0; 1 drivers
v0x1a5df00_0 .net "ncom", 0 0, L_0x1bc90e0; 1 drivers
v0x1a5dfa0_0 .net "nor_wire", 0 0, L_0x1bc9350; 1 drivers
v0x1a5e040_0 .alias "result", 0 0, v0x1a5e840_0;
v0x1a5e110_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a5c730 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a584a0;
 .timescale 0 0;
L_0x1bca120/d .functor NAND 1, L_0x1bc8cb0, L_0x1bc94f0, C4<1>, C4<1>;
L_0x1bca120 .delay (20,20,20) L_0x1bca120/d;
L_0x1bca290/d .functor NOT 1, L_0x1bca120, C4<0>, C4<0>, C4<0>;
L_0x1bca290 .delay (10,10,10) L_0x1bca290/d;
L_0x1bca3a0/d .functor NAND 1, L_0x1bc8df0, L_0x1bc9a70, C4<1>, C4<1>;
L_0x1bca3a0 .delay (20,20,20) L_0x1bca3a0/d;
L_0x1bca460/d .functor NOT 1, L_0x1bca3a0, C4<0>, C4<0>, C4<0>;
L_0x1bca460 .delay (10,10,10) L_0x1bca460/d;
L_0x1bca570/d .functor NOR 1, L_0x1bca460, L_0x1bca290, C4<0>, C4<0>;
L_0x1bca570 .delay (20,20,20) L_0x1bca570/d;
L_0x1bca6b0/d .functor NOT 1, L_0x1bca570, C4<0>, C4<0>, C4<0>;
L_0x1bca6b0 .delay (10,10,10) L_0x1bca6b0/d;
v0x1a5d310_0 .net "And_AB", 0 0, L_0x1bca290; 1 drivers
v0x1a5d3b0_0 .net "And_XorAB_C", 0 0, L_0x1bca460; 1 drivers
v0x1a5d450_0 .net "Nand_AB", 0 0, L_0x1bca120; 1 drivers
v0x1a5d4f0_0 .net "Nand_XorAB_C", 0 0, L_0x1bca3a0; 1 drivers
v0x1a5d570_0 .net "Xor_AB", 0 0, L_0x1bc9a70; 1 drivers
v0x1a5d640_0 .alias "a", 0 0, v0x1a5e5b0_0;
v0x1a5d790_0 .alias "b", 0 0, v0x1a5e840_0;
v0x1a5d810_0 .alias "carryin", 0 0, v0x1a50d80_0;
v0x1a5d890_0 .alias "carryout", 0 0, v0x1a5e320_0;
v0x1a5d910_0 .net "nco", 0 0, L_0x1bca570; 1 drivers
v0x1a5d9f0_0 .alias "sum", 0 0, v0x1a5e920_0;
S_0x1a5cdc0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a5c730;
 .timescale 0 0;
L_0x1bc9660/d .functor NAND 1, L_0x1bc8cb0, L_0x1bc94f0, C4<1>, C4<1>;
L_0x1bc9660 .delay (20,20,20) L_0x1bc9660/d;
L_0x1bc9720/d .functor NOR 1, L_0x1bc8cb0, L_0x1bc94f0, C4<0>, C4<0>;
L_0x1bc9720 .delay (20,20,20) L_0x1bc9720/d;
L_0x1bc9800/d .functor NOT 1, L_0x1bc9720, C4<0>, C4<0>, C4<0>;
L_0x1bc9800 .delay (10,10,10) L_0x1bc9800/d;
L_0x1bc9910/d .functor NAND 1, L_0x1bc9800, L_0x1bc9660, C4<1>, C4<1>;
L_0x1bc9910 .delay (20,20,20) L_0x1bc9910/d;
L_0x1bc9a70/d .functor NOT 1, L_0x1bc9910, C4<0>, C4<0>, C4<0>;
L_0x1bc9a70 .delay (10,10,10) L_0x1bc9a70/d;
v0x1a5ceb0_0 .alias "a", 0 0, v0x1a5e5b0_0;
v0x1a5cf50_0 .alias "b", 0 0, v0x1a5e840_0;
v0x1a5cff0_0 .net "nand_ab", 0 0, L_0x1bc9660; 1 drivers
v0x1a5d090_0 .net "nor_ab", 0 0, L_0x1bc9720; 1 drivers
v0x1a5d110_0 .net "nxor_ab", 0 0, L_0x1bc9910; 1 drivers
v0x1a5d1b0_0 .net "or_ab", 0 0, L_0x1bc9800; 1 drivers
v0x1a5d290_0 .alias "result", 0 0, v0x1a5d570_0;
S_0x1a5c820 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a5c730;
 .timescale 0 0;
L_0x1bc9b80/d .functor NAND 1, L_0x1bc9a70, L_0x1bc8df0, C4<1>, C4<1>;
L_0x1bc9b80 .delay (20,20,20) L_0x1bc9b80/d;
L_0x1bc9cd0/d .functor NOR 1, L_0x1bc9a70, L_0x1bc8df0, C4<0>, C4<0>;
L_0x1bc9cd0 .delay (20,20,20) L_0x1bc9cd0/d;
L_0x1bc9e40/d .functor NOT 1, L_0x1bc9cd0, C4<0>, C4<0>, C4<0>;
L_0x1bc9e40 .delay (10,10,10) L_0x1bc9e40/d;
L_0x1bc9f00/d .functor NAND 1, L_0x1bc9e40, L_0x1bc9b80, C4<1>, C4<1>;
L_0x1bc9f00 .delay (20,20,20) L_0x1bc9f00/d;
L_0x1bca010/d .functor NOT 1, L_0x1bc9f00, C4<0>, C4<0>, C4<0>;
L_0x1bca010 .delay (10,10,10) L_0x1bca010/d;
v0x1a5c910_0 .alias "a", 0 0, v0x1a5d570_0;
v0x1a5c9b0_0 .alias "b", 0 0, v0x1a50d80_0;
v0x1a5ca50_0 .net "nand_ab", 0 0, L_0x1bc9b80; 1 drivers
v0x1a5caf0_0 .net "nor_ab", 0 0, L_0x1bc9cd0; 1 drivers
v0x1a5cb70_0 .net "nxor_ab", 0 0, L_0x1bc9f00; 1 drivers
v0x1a5cc10_0 .net "or_ab", 0 0, L_0x1bc9e40; 1 drivers
v0x1a5ccf0_0 .alias "result", 0 0, v0x1a5e920_0;
S_0x1a5c1e0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a584a0;
 .timescale 0 0;
L_0x1bca870/d .functor NAND 1, L_0x1bc8cb0, L_0x1bc8d50, C4<1>, C4<1>;
L_0x1bca870 .delay (20,20,20) L_0x1bca870/d;
L_0x1bca930/d .functor NOR 1, L_0x1bc8cb0, L_0x1bc8d50, C4<0>, C4<0>;
L_0x1bca930 .delay (20,20,20) L_0x1bca930/d;
L_0x1bcaac0/d .functor NOT 1, L_0x1bca930, C4<0>, C4<0>, C4<0>;
L_0x1bcaac0 .delay (10,10,10) L_0x1bcaac0/d;
L_0x1bcabb0/d .functor NAND 1, L_0x1bcaac0, L_0x1bca870, C4<1>, C4<1>;
L_0x1bcabb0 .delay (20,20,20) L_0x1bcabb0/d;
L_0x1bcad10/d .functor NOT 1, L_0x1bcabb0, C4<0>, C4<0>, C4<0>;
L_0x1bcad10 .delay (10,10,10) L_0x1bcad10/d;
v0x1a5c2d0_0 .alias "a", 0 0, v0x1a5e5b0_0;
v0x1a5c350_0 .alias "b", 0 0, v0x1a5e630_0;
v0x1a5c420_0 .net "nand_ab", 0 0, L_0x1bca870; 1 drivers
v0x1a5c4a0_0 .net "nor_ab", 0 0, L_0x1bca930; 1 drivers
v0x1a5c520_0 .net "nxor_ab", 0 0, L_0x1bcabb0; 1 drivers
v0x1a5c5a0_0 .net "or_ab", 0 0, L_0x1bcaac0; 1 drivers
v0x1a5c660_0 .alias "result", 0 0, v0x1a5ecc0_0;
S_0x1a5b5f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a584a0;
 .timescale 0 0;
L_0x1bcae60/d .functor NAND 1, L_0x1bc8cb0, L_0x1bc8d50, C4<1>, C4<1>;
L_0x1bcae60 .delay (20,20,20) L_0x1bcae60/d;
L_0x1bcaf90/d .functor NOT 1, L_0x1bcae60, C4<0>, C4<0>, C4<0>;
L_0x1bcaf90 .delay (10,10,10) L_0x1bcaf90/d;
v0x1a5be60_0 .alias "a", 0 0, v0x1a5e5b0_0;
v0x1a5bf00_0 .net "and_ab", 0 0, L_0x1bcaf90; 1 drivers
v0x1a5bf80_0 .alias "b", 0 0, v0x1a5e630_0;
v0x1a5c000_0 .net "nand_ab", 0 0, L_0x1bcae60; 1 drivers
v0x1a5c0e0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a5c160_0 .alias "result", 0 0, v0x1a5ea30_0;
S_0x1a5b6e0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a5b5f0;
 .timescale 0 0;
L_0x1bcb0e0/d .functor NAND 1, L_0x1bcaf90, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bcb0e0 .delay (20,20,20) L_0x1bcb0e0/d;
L_0x1bcb1a0/d .functor NOT 1, L_0x1bcb0e0, C4<0>, C4<0>, C4<0>;
L_0x1bcb1a0 .delay (10,10,10) L_0x1bcb1a0/d;
L_0x1bcb2d0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bcb2d0 .delay (10,10,10) L_0x1bcb2d0/d;
L_0x1bcb390/d .functor NAND 1, L_0x1bcae60, L_0x1bcb2d0, C4<1>, C4<1>;
L_0x1bcb390 .delay (20,20,20) L_0x1bcb390/d;
L_0x1bcb4e0/d .functor NOT 1, L_0x1bcb390, C4<0>, C4<0>, C4<0>;
L_0x1bcb4e0 .delay (10,10,10) L_0x1bcb4e0/d;
L_0x1bcb5d0/d .functor NOR 1, L_0x1bcb4e0, L_0x1bcb1a0, C4<0>, C4<0>;
L_0x1bcb5d0 .delay (20,20,20) L_0x1bcb5d0/d;
L_0x1bcb770/d .functor NOT 1, L_0x1bcb5d0, C4<0>, C4<0>, C4<0>;
L_0x1bcb770 .delay (10,10,10) L_0x1bcb770/d;
v0x1a5b7d0_0 .net "and_in0ncom", 0 0, L_0x1bcb4e0; 1 drivers
v0x1a5b850_0 .net "and_in1com", 0 0, L_0x1bcb1a0; 1 drivers
v0x1a5b8d0_0 .alias "in0", 0 0, v0x1a5c000_0;
v0x1a5b970_0 .alias "in1", 0 0, v0x1a5bf00_0;
v0x1a5b9f0_0 .net "nand_in0ncom", 0 0, L_0x1bcb390; 1 drivers
v0x1a5ba90_0 .net "nand_in1com", 0 0, L_0x1bcb0e0; 1 drivers
v0x1a5bb70_0 .net "ncom", 0 0, L_0x1bcb2d0; 1 drivers
v0x1a5bc10_0 .net "nor_wire", 0 0, L_0x1bcb5d0; 1 drivers
v0x1a5bcb0_0 .alias "result", 0 0, v0x1a5ea30_0;
v0x1a5bd80_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a5ab50 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a584a0;
 .timescale 0 0;
L_0x1bcb8a0/d .functor NOR 1, L_0x1bc8cb0, L_0x1bc8d50, C4<0>, C4<0>;
L_0x1bcb8a0 .delay (20,20,20) L_0x1bcb8a0/d;
L_0x1bcb9d0/d .functor NOT 1, L_0x1bcb8a0, C4<0>, C4<0>, C4<0>;
L_0x1bcb9d0 .delay (10,10,10) L_0x1bcb9d0/d;
v0x1a5b2d0_0 .alias "a", 0 0, v0x1a5e5b0_0;
v0x1a5b350_0 .alias "b", 0 0, v0x1a5e630_0;
v0x1a5b3f0_0 .net "nor_ab", 0 0, L_0x1bcb8a0; 1 drivers
v0x1a5b470_0 .net "or_ab", 0 0, L_0x1bcb9d0; 1 drivers
v0x1a5b4f0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a5b570_0 .alias "result", 0 0, v0x1a5ebb0_0;
S_0x1a5ac40 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a5ab50;
 .timescale 0 0;
L_0x1bcbb20/d .functor NAND 1, L_0x1bcb9d0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bcbb20 .delay (20,20,20) L_0x1bcbb20/d;
L_0x1bcbbe0/d .functor NOT 1, L_0x1bcbb20, C4<0>, C4<0>, C4<0>;
L_0x1bcbbe0 .delay (10,10,10) L_0x1bcbbe0/d;
L_0x1bcbd10/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bcbd10 .delay (10,10,10) L_0x1bcbd10/d;
L_0x1bcbdd0/d .functor NAND 1, L_0x1bcb8a0, L_0x1bcbd10, C4<1>, C4<1>;
L_0x1bcbdd0 .delay (20,20,20) L_0x1bcbdd0/d;
L_0x1bcbf20/d .functor NOT 1, L_0x1bcbdd0, C4<0>, C4<0>, C4<0>;
L_0x1bcbf20 .delay (10,10,10) L_0x1bcbf20/d;
L_0x1a62b10/d .functor NOR 1, L_0x1bcbf20, L_0x1bcbbe0, C4<0>, C4<0>;
L_0x1a62b10 .delay (20,20,20) L_0x1a62b10/d;
L_0x1bcc0a0/d .functor NOT 1, L_0x1a62b10, C4<0>, C4<0>, C4<0>;
L_0x1bcc0a0 .delay (10,10,10) L_0x1bcc0a0/d;
v0x1a5ad30_0 .net "and_in0ncom", 0 0, L_0x1bcbf20; 1 drivers
v0x1a5adb0_0 .net "and_in1com", 0 0, L_0x1bcbbe0; 1 drivers
v0x1a5ae30_0 .alias "in0", 0 0, v0x1a5b3f0_0;
v0x1a5aeb0_0 .alias "in1", 0 0, v0x1a5b470_0;
v0x1a5af30_0 .net "nand_in0ncom", 0 0, L_0x1bcbdd0; 1 drivers
v0x1a5afb0_0 .net "nand_in1com", 0 0, L_0x1bcbb20; 1 drivers
v0x1a5b030_0 .net "ncom", 0 0, L_0x1bcbd10; 1 drivers
v0x1a5b0b0_0 .net "nor_wire", 0 0, L_0x1a62b10; 1 drivers
v0x1a5b180_0 .alias "result", 0 0, v0x1a5ebb0_0;
v0x1a5b250_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a58590 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a584a0;
 .timescale 0 0;
v0x1a5a3a0_0 .alias "in0", 0 0, v0x1a5e920_0;
v0x1a5a450_0 .alias "in1", 0 0, v0x1a5ecc0_0;
v0x1a5a500_0 .alias "in2", 0 0, v0x1a5ea30_0;
v0x1a5a5b0_0 .alias "in3", 0 0, v0x1a5ebb0_0;
v0x1a5a690_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a5a740_0 .alias "result", 0 0, v0x1a5e7c0_0;
v0x1a5a7c0_0 .net "sel0", 0 0, L_0x1bce000; 1 drivers
v0x1a5a840_0 .net "sel1", 0 0, L_0x1bce0a0; 1 drivers
v0x1a5a8c0_0 .net "sel2", 0 0, L_0x1bce1d0; 1 drivers
v0x1a5a970_0 .net "w0", 0 0, L_0x1bcc760; 1 drivers
v0x1a5aa50_0 .net "w1", 0 0, L_0x1bcce20; 1 drivers
v0x1a5aad0_0 .net "w2", 0 0, L_0x1bcd670; 1 drivers
S_0x1a59c50 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a58590;
 .timescale 0 0;
L_0x1bcc190/d .functor NAND 1, L_0x1bcad10, L_0x1bce000, C4<1>, C4<1>;
L_0x1bcc190 .delay (20,20,20) L_0x1bcc190/d;
L_0x1bcc230/d .functor NOT 1, L_0x1bcc190, C4<0>, C4<0>, C4<0>;
L_0x1bcc230 .delay (10,10,10) L_0x1bcc230/d;
L_0x1bcc320/d .functor NOT 1, L_0x1bce000, C4<0>, C4<0>, C4<0>;
L_0x1bcc320 .delay (10,10,10) L_0x1bcc320/d;
L_0x1bcc450/d .functor NAND 1, L_0x1bca010, L_0x1bcc320, C4<1>, C4<1>;
L_0x1bcc450 .delay (20,20,20) L_0x1bcc450/d;
L_0x1bcc4f0/d .functor NOT 1, L_0x1bcc450, C4<0>, C4<0>, C4<0>;
L_0x1bcc4f0 .delay (10,10,10) L_0x1bcc4f0/d;
L_0x1bcc5e0/d .functor NOR 1, L_0x1bcc4f0, L_0x1bcc230, C4<0>, C4<0>;
L_0x1bcc5e0 .delay (20,20,20) L_0x1bcc5e0/d;
L_0x1bcc760/d .functor NOT 1, L_0x1bcc5e0, C4<0>, C4<0>, C4<0>;
L_0x1bcc760 .delay (10,10,10) L_0x1bcc760/d;
v0x1a59d40_0 .net "and_in0ncom", 0 0, L_0x1bcc4f0; 1 drivers
v0x1a59e00_0 .net "and_in1com", 0 0, L_0x1bcc230; 1 drivers
v0x1a59ea0_0 .alias "in0", 0 0, v0x1a5e920_0;
v0x1a59f40_0 .alias "in1", 0 0, v0x1a5ecc0_0;
v0x1a59fc0_0 .net "nand_in0ncom", 0 0, L_0x1bcc450; 1 drivers
v0x1a5a060_0 .net "nand_in1com", 0 0, L_0x1bcc190; 1 drivers
v0x1a5a100_0 .net "ncom", 0 0, L_0x1bcc320; 1 drivers
v0x1a5a1a0_0 .net "nor_wire", 0 0, L_0x1bcc5e0; 1 drivers
v0x1a5a240_0 .alias "result", 0 0, v0x1a5a970_0;
v0x1a5a2c0_0 .alias "sel0", 0 0, v0x1a5a7c0_0;
S_0x1a59500 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a58590;
 .timescale 0 0;
L_0x1bcc850/d .functor NAND 1, L_0x1bcc0a0, L_0x1bce000, C4<1>, C4<1>;
L_0x1bcc850 .delay (20,20,20) L_0x1bcc850/d;
L_0x1bcc8f0/d .functor NOT 1, L_0x1bcc850, C4<0>, C4<0>, C4<0>;
L_0x1bcc8f0 .delay (10,10,10) L_0x1bcc8f0/d;
L_0x1bcc9e0/d .functor NOT 1, L_0x1bce000, C4<0>, C4<0>, C4<0>;
L_0x1bcc9e0 .delay (10,10,10) L_0x1bcc9e0/d;
L_0x1bcca80/d .functor NAND 1, L_0x1bcb770, L_0x1bcc9e0, C4<1>, C4<1>;
L_0x1bcca80 .delay (20,20,20) L_0x1bcca80/d;
L_0x1bccb90/d .functor NOT 1, L_0x1bcca80, C4<0>, C4<0>, C4<0>;
L_0x1bccb90 .delay (10,10,10) L_0x1bccb90/d;
L_0x1bccc80/d .functor NOR 1, L_0x1bccb90, L_0x1bcc8f0, C4<0>, C4<0>;
L_0x1bccc80 .delay (20,20,20) L_0x1bccc80/d;
L_0x1bcce20/d .functor NOT 1, L_0x1bccc80, C4<0>, C4<0>, C4<0>;
L_0x1bcce20 .delay (10,10,10) L_0x1bcce20/d;
v0x1a595f0_0 .net "and_in0ncom", 0 0, L_0x1bccb90; 1 drivers
v0x1a596b0_0 .net "and_in1com", 0 0, L_0x1bcc8f0; 1 drivers
v0x1a59750_0 .alias "in0", 0 0, v0x1a5ea30_0;
v0x1a597f0_0 .alias "in1", 0 0, v0x1a5ebb0_0;
v0x1a59870_0 .net "nand_in0ncom", 0 0, L_0x1bcca80; 1 drivers
v0x1a59910_0 .net "nand_in1com", 0 0, L_0x1bcc850; 1 drivers
v0x1a599b0_0 .net "ncom", 0 0, L_0x1bcc9e0; 1 drivers
v0x1a59a50_0 .net "nor_wire", 0 0, L_0x1bccc80; 1 drivers
v0x1a59af0_0 .alias "result", 0 0, v0x1a5aa50_0;
v0x1a59b70_0 .alias "sel0", 0 0, v0x1a5a7c0_0;
S_0x1a58db0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a58590;
 .timescale 0 0;
L_0x1bccf50/d .functor NAND 1, L_0x1bcce20, L_0x1bce0a0, C4<1>, C4<1>;
L_0x1bccf50 .delay (20,20,20) L_0x1bccf50/d;
L_0x1bcd0a0/d .functor NOT 1, L_0x1bccf50, C4<0>, C4<0>, C4<0>;
L_0x1bcd0a0 .delay (10,10,10) L_0x1bcd0a0/d;
L_0x1bcd1d0/d .functor NOT 1, L_0x1bce0a0, C4<0>, C4<0>, C4<0>;
L_0x1bcd1d0 .delay (10,10,10) L_0x1bcd1d0/d;
L_0x1bcd290/d .functor NAND 1, L_0x1bcc760, L_0x1bcd1d0, C4<1>, C4<1>;
L_0x1bcd290 .delay (20,20,20) L_0x1bcd290/d;
L_0x1bcd3e0/d .functor NOT 1, L_0x1bcd290, C4<0>, C4<0>, C4<0>;
L_0x1bcd3e0 .delay (10,10,10) L_0x1bcd3e0/d;
L_0x1bcd4d0/d .functor NOR 1, L_0x1bcd3e0, L_0x1bcd0a0, C4<0>, C4<0>;
L_0x1bcd4d0 .delay (20,20,20) L_0x1bcd4d0/d;
L_0x1bcd670/d .functor NOT 1, L_0x1bcd4d0, C4<0>, C4<0>, C4<0>;
L_0x1bcd670 .delay (10,10,10) L_0x1bcd670/d;
v0x1a58ea0_0 .net "and_in0ncom", 0 0, L_0x1bcd3e0; 1 drivers
v0x1a58f60_0 .net "and_in1com", 0 0, L_0x1bcd0a0; 1 drivers
v0x1a59000_0 .alias "in0", 0 0, v0x1a5a970_0;
v0x1a590a0_0 .alias "in1", 0 0, v0x1a5aa50_0;
v0x1a59120_0 .net "nand_in0ncom", 0 0, L_0x1bcd290; 1 drivers
v0x1a591c0_0 .net "nand_in1com", 0 0, L_0x1bccf50; 1 drivers
v0x1a59260_0 .net "ncom", 0 0, L_0x1bcd1d0; 1 drivers
v0x1a59300_0 .net "nor_wire", 0 0, L_0x1bcd4d0; 1 drivers
v0x1a593a0_0 .alias "result", 0 0, v0x1a5aad0_0;
v0x1a59420_0 .alias "sel0", 0 0, v0x1a5a840_0;
S_0x1a58680 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a58590;
 .timescale 0 0;
L_0x1bcd7a0/d .functor NAND 1, C4<0>, L_0x1bce1d0, C4<1>, C4<1>;
L_0x1bcd7a0 .delay (20,20,20) L_0x1bcd7a0/d;
L_0x1bcd900/d .functor NOT 1, L_0x1bcd7a0, C4<0>, C4<0>, C4<0>;
L_0x1bcd900 .delay (10,10,10) L_0x1bcd900/d;
L_0x1bcda30/d .functor NOT 1, L_0x1bce1d0, C4<0>, C4<0>, C4<0>;
L_0x1bcda30 .delay (10,10,10) L_0x1bcda30/d;
L_0x1bcdaf0/d .functor NAND 1, L_0x1bcd670, L_0x1bcda30, C4<1>, C4<1>;
L_0x1bcdaf0 .delay (20,20,20) L_0x1bcdaf0/d;
L_0x1bcdc40/d .functor NOT 1, L_0x1bcdaf0, C4<0>, C4<0>, C4<0>;
L_0x1bcdc40 .delay (10,10,10) L_0x1bcdc40/d;
L_0x1bcdd30/d .functor NOR 1, L_0x1bcdc40, L_0x1bcd900, C4<0>, C4<0>;
L_0x1bcdd30 .delay (20,20,20) L_0x1bcdd30/d;
L_0x1bcded0/d .functor NOT 1, L_0x1bcdd30, C4<0>, C4<0>, C4<0>;
L_0x1bcded0 .delay (10,10,10) L_0x1bcded0/d;
v0x1a58770_0 .net "and_in0ncom", 0 0, L_0x1bcdc40; 1 drivers
v0x1a587f0_0 .net "and_in1com", 0 0, L_0x1bcd900; 1 drivers
v0x1a58890_0 .alias "in0", 0 0, v0x1a5aad0_0;
v0x1a58930_0 .alias "in1", 0 0, v0x1a5a690_0;
v0x1a589b0_0 .net "nand_in0ncom", 0 0, L_0x1bcdaf0; 1 drivers
v0x1a58a50_0 .net "nand_in1com", 0 0, L_0x1bcd7a0; 1 drivers
v0x1a58b30_0 .net "ncom", 0 0, L_0x1bcda30; 1 drivers
v0x1a58bd0_0 .net "nor_wire", 0 0, L_0x1bcdd30; 1 drivers
v0x1a58c70_0 .alias "result", 0 0, v0x1a5e7c0_0;
v0x1a58d10_0 .alias "sel0", 0 0, v0x1a5a8c0_0;
S_0x1a51910 .scope generate, "ALU4[27]" "ALU4[27]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a50258 .param/l "i" 2 107, +C4<011011>;
S_0x1a51a40 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a51910;
 .timescale 0 0;
L_0x1bc8e90/d .functor NOT 1, L_0x1bce550, C4<0>, C4<0>, C4<0>;
L_0x1bc8e90 .delay (10,10,10) L_0x1bc8e90/d;
v0x1a57870_0 .net "carryin", 0 0, L_0x1bce5f0; 1 drivers
v0x1a57910_0 .net "carryout", 0 0, L_0x1bcffb0; 1 drivers
v0x1a57990_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a57a10_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a57a90_0 .net "notB", 0 0, L_0x1bc8e90; 1 drivers
v0x1a57b10_0 .net "operandA", 0 0, L_0x1bce4b0; 1 drivers
v0x1a57b90_0 .net "operandB", 0 0, L_0x1bce550; 1 drivers
v0x1a57ca0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a57d20_0 .net "result", 0 0, L_0x1bd3aa0; 1 drivers
v0x1a57df0_0 .net "trueB", 0 0, L_0x1bced90; 1 drivers
v0x1a57ed0_0 .net "wAddSub", 0 0, L_0x1bcf8b0; 1 drivers
v0x1a57fe0_0 .net "wNandAnd", 0 0, L_0x1bd1070; 1 drivers
v0x1a58160_0 .net "wNorOr", 0 0, L_0x1bd1ab0; 1 drivers
v0x1a58270_0 .net "wXor", 0 0, L_0x1bd0610; 1 drivers
L_0x1bd3bd0 .part v0x1b19ef0_0, 0, 1;
L_0x1bd3c70 .part v0x1b19ef0_0, 1, 1;
L_0x1bd3da0 .part v0x1b19ef0_0, 2, 1;
S_0x1a570f0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a51a40;
 .timescale 0 0;
L_0x1bc8f90/d .functor NAND 1, L_0x1bc8e90, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bc8f90 .delay (20,20,20) L_0x1bc8f90/d;
L_0x1bce8d0/d .functor NOT 1, L_0x1bc8f90, C4<0>, C4<0>, C4<0>;
L_0x1bce8d0 .delay (10,10,10) L_0x1bce8d0/d;
L_0x1bce970/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bce970 .delay (10,10,10) L_0x1bce970/d;
L_0x1bcea10/d .functor NAND 1, L_0x1bce550, L_0x1bce970, C4<1>, C4<1>;
L_0x1bcea10 .delay (20,20,20) L_0x1bcea10/d;
L_0x1bceb00/d .functor NOT 1, L_0x1bcea10, C4<0>, C4<0>, C4<0>;
L_0x1bceb00 .delay (10,10,10) L_0x1bceb00/d;
L_0x1bcebf0/d .functor NOR 1, L_0x1bceb00, L_0x1bce8d0, C4<0>, C4<0>;
L_0x1bcebf0 .delay (20,20,20) L_0x1bcebf0/d;
L_0x1bced90/d .functor NOT 1, L_0x1bcebf0, C4<0>, C4<0>, C4<0>;
L_0x1bced90 .delay (10,10,10) L_0x1bced90/d;
v0x1a571e0_0 .net "and_in0ncom", 0 0, L_0x1bceb00; 1 drivers
v0x1a572a0_0 .net "and_in1com", 0 0, L_0x1bce8d0; 1 drivers
v0x1a57340_0 .alias "in0", 0 0, v0x1a57b90_0;
v0x1a573c0_0 .alias "in1", 0 0, v0x1a57a90_0;
v0x1a57440_0 .net "nand_in0ncom", 0 0, L_0x1bcea10; 1 drivers
v0x1a574e0_0 .net "nand_in1com", 0 0, L_0x1bc8f90; 1 drivers
v0x1a57580_0 .net "ncom", 0 0, L_0x1bce970; 1 drivers
v0x1a57620_0 .net "nor_wire", 0 0, L_0x1bcebf0; 1 drivers
v0x1a576c0_0 .alias "result", 0 0, v0x1a57df0_0;
v0x1a57790_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a55db0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a51a40;
 .timescale 0 0;
L_0x1bcf9c0/d .functor NAND 1, L_0x1bce4b0, L_0x1bced90, C4<1>, C4<1>;
L_0x1bcf9c0 .delay (20,20,20) L_0x1bcf9c0/d;
L_0x1bcfb30/d .functor NOT 1, L_0x1bcf9c0, C4<0>, C4<0>, C4<0>;
L_0x1bcfb30 .delay (10,10,10) L_0x1bcfb30/d;
L_0x1bcfc40/d .functor NAND 1, L_0x1bce5f0, L_0x1bcf310, C4<1>, C4<1>;
L_0x1bcfc40 .delay (20,20,20) L_0x1bcfc40/d;
L_0x1bcfd00/d .functor NOT 1, L_0x1bcfc40, C4<0>, C4<0>, C4<0>;
L_0x1bcfd00 .delay (10,10,10) L_0x1bcfd00/d;
L_0x1bcfe40/d .functor NOR 1, L_0x1bcfd00, L_0x1bcfb30, C4<0>, C4<0>;
L_0x1bcfe40 .delay (20,20,20) L_0x1bcfe40/d;
L_0x1bcffb0/d .functor NOT 1, L_0x1bcfe40, C4<0>, C4<0>, C4<0>;
L_0x1bcffb0 .delay (10,10,10) L_0x1bcffb0/d;
v0x1a56990_0 .net "And_AB", 0 0, L_0x1bcfb30; 1 drivers
v0x1a56a30_0 .net "And_XorAB_C", 0 0, L_0x1bcfd00; 1 drivers
v0x1a56ad0_0 .net "Nand_AB", 0 0, L_0x1bcf9c0; 1 drivers
v0x1a56b70_0 .net "Nand_XorAB_C", 0 0, L_0x1bcfc40; 1 drivers
v0x1a56bf0_0 .net "Xor_AB", 0 0, L_0x1bcf310; 1 drivers
v0x1a56cc0_0 .alias "a", 0 0, v0x1a57b10_0;
v0x1a56e10_0 .alias "b", 0 0, v0x1a57df0_0;
v0x1a56e90_0 .alias "carryin", 0 0, v0x1a57870_0;
v0x1a56f10_0 .alias "carryout", 0 0, v0x1a57910_0;
v0x1a56f90_0 .net "nco", 0 0, L_0x1bcfe40; 1 drivers
v0x1a57070_0 .alias "sum", 0 0, v0x1a57ed0_0;
S_0x1a56440 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a55db0;
 .timescale 0 0;
L_0x1bcef00/d .functor NAND 1, L_0x1bce4b0, L_0x1bced90, C4<1>, C4<1>;
L_0x1bcef00 .delay (20,20,20) L_0x1bcef00/d;
L_0x1bcefc0/d .functor NOR 1, L_0x1bce4b0, L_0x1bced90, C4<0>, C4<0>;
L_0x1bcefc0 .delay (20,20,20) L_0x1bcefc0/d;
L_0x1bcf0a0/d .functor NOT 1, L_0x1bcefc0, C4<0>, C4<0>, C4<0>;
L_0x1bcf0a0 .delay (10,10,10) L_0x1bcf0a0/d;
L_0x1bcf1b0/d .functor NAND 1, L_0x1bcf0a0, L_0x1bcef00, C4<1>, C4<1>;
L_0x1bcf1b0 .delay (20,20,20) L_0x1bcf1b0/d;
L_0x1bcf310/d .functor NOT 1, L_0x1bcf1b0, C4<0>, C4<0>, C4<0>;
L_0x1bcf310 .delay (10,10,10) L_0x1bcf310/d;
v0x1a56530_0 .alias "a", 0 0, v0x1a57b10_0;
v0x1a565d0_0 .alias "b", 0 0, v0x1a57df0_0;
v0x1a56670_0 .net "nand_ab", 0 0, L_0x1bcef00; 1 drivers
v0x1a56710_0 .net "nor_ab", 0 0, L_0x1bcefc0; 1 drivers
v0x1a56790_0 .net "nxor_ab", 0 0, L_0x1bcf1b0; 1 drivers
v0x1a56830_0 .net "or_ab", 0 0, L_0x1bcf0a0; 1 drivers
v0x1a56910_0 .alias "result", 0 0, v0x1a56bf0_0;
S_0x1a55ea0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a55db0;
 .timescale 0 0;
L_0x1bcf420/d .functor NAND 1, L_0x1bcf310, L_0x1bce5f0, C4<1>, C4<1>;
L_0x1bcf420 .delay (20,20,20) L_0x1bcf420/d;
L_0x1bcf570/d .functor NOR 1, L_0x1bcf310, L_0x1bce5f0, C4<0>, C4<0>;
L_0x1bcf570 .delay (20,20,20) L_0x1bcf570/d;
L_0x1bcf6e0/d .functor NOT 1, L_0x1bcf570, C4<0>, C4<0>, C4<0>;
L_0x1bcf6e0 .delay (10,10,10) L_0x1bcf6e0/d;
L_0x1bcf7a0/d .functor NAND 1, L_0x1bcf6e0, L_0x1bcf420, C4<1>, C4<1>;
L_0x1bcf7a0 .delay (20,20,20) L_0x1bcf7a0/d;
L_0x1bcf8b0/d .functor NOT 1, L_0x1bcf7a0, C4<0>, C4<0>, C4<0>;
L_0x1bcf8b0 .delay (10,10,10) L_0x1bcf8b0/d;
v0x1a55f90_0 .alias "a", 0 0, v0x1a56bf0_0;
v0x1a56030_0 .alias "b", 0 0, v0x1a57870_0;
v0x1a560d0_0 .net "nand_ab", 0 0, L_0x1bcf420; 1 drivers
v0x1a56170_0 .net "nor_ab", 0 0, L_0x1bcf570; 1 drivers
v0x1a561f0_0 .net "nxor_ab", 0 0, L_0x1bcf7a0; 1 drivers
v0x1a56290_0 .net "or_ab", 0 0, L_0x1bcf6e0; 1 drivers
v0x1a56370_0 .alias "result", 0 0, v0x1a57ed0_0;
S_0x1a55860 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a51a40;
 .timescale 0 0;
L_0x1bd0170/d .functor NAND 1, L_0x1bce4b0, L_0x1bce550, C4<1>, C4<1>;
L_0x1bd0170 .delay (20,20,20) L_0x1bd0170/d;
L_0x1bd0230/d .functor NOR 1, L_0x1bce4b0, L_0x1bce550, C4<0>, C4<0>;
L_0x1bd0230 .delay (20,20,20) L_0x1bd0230/d;
L_0x1bd03c0/d .functor NOT 1, L_0x1bd0230, C4<0>, C4<0>, C4<0>;
L_0x1bd03c0 .delay (10,10,10) L_0x1bd03c0/d;
L_0x1bd04b0/d .functor NAND 1, L_0x1bd03c0, L_0x1bd0170, C4<1>, C4<1>;
L_0x1bd04b0 .delay (20,20,20) L_0x1bd04b0/d;
L_0x1bd0610/d .functor NOT 1, L_0x1bd04b0, C4<0>, C4<0>, C4<0>;
L_0x1bd0610 .delay (10,10,10) L_0x1bd0610/d;
v0x1a55950_0 .alias "a", 0 0, v0x1a57b10_0;
v0x1a559d0_0 .alias "b", 0 0, v0x1a57b90_0;
v0x1a55aa0_0 .net "nand_ab", 0 0, L_0x1bd0170; 1 drivers
v0x1a55b20_0 .net "nor_ab", 0 0, L_0x1bd0230; 1 drivers
v0x1a55ba0_0 .net "nxor_ab", 0 0, L_0x1bd04b0; 1 drivers
v0x1a55c20_0 .net "or_ab", 0 0, L_0x1bd03c0; 1 drivers
v0x1a55ce0_0 .alias "result", 0 0, v0x1a58270_0;
S_0x1a54cf0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a51a40;
 .timescale 0 0;
L_0x1bd0760/d .functor NAND 1, L_0x1bce4b0, L_0x1bce550, C4<1>, C4<1>;
L_0x1bd0760 .delay (20,20,20) L_0x1bd0760/d;
L_0x1bd0890/d .functor NOT 1, L_0x1bd0760, C4<0>, C4<0>, C4<0>;
L_0x1bd0890 .delay (10,10,10) L_0x1bd0890/d;
v0x1a554e0_0 .alias "a", 0 0, v0x1a57b10_0;
v0x1a55580_0 .net "and_ab", 0 0, L_0x1bd0890; 1 drivers
v0x1a55600_0 .alias "b", 0 0, v0x1a57b90_0;
v0x1a55680_0 .net "nand_ab", 0 0, L_0x1bd0760; 1 drivers
v0x1a55760_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a557e0_0 .alias "result", 0 0, v0x1a57fe0_0;
S_0x1a54de0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a54cf0;
 .timescale 0 0;
L_0x1bd09e0/d .functor NAND 1, L_0x1bd0890, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bd09e0 .delay (20,20,20) L_0x1bd09e0/d;
L_0x1bd0aa0/d .functor NOT 1, L_0x1bd09e0, C4<0>, C4<0>, C4<0>;
L_0x1bd0aa0 .delay (10,10,10) L_0x1bd0aa0/d;
L_0x1bd0bd0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bd0bd0 .delay (10,10,10) L_0x1bd0bd0/d;
L_0x1bd0c90/d .functor NAND 1, L_0x1bd0760, L_0x1bd0bd0, C4<1>, C4<1>;
L_0x1bd0c90 .delay (20,20,20) L_0x1bd0c90/d;
L_0x1bd0de0/d .functor NOT 1, L_0x1bd0c90, C4<0>, C4<0>, C4<0>;
L_0x1bd0de0 .delay (10,10,10) L_0x1bd0de0/d;
L_0x1bd0ed0/d .functor NOR 1, L_0x1bd0de0, L_0x1bd0aa0, C4<0>, C4<0>;
L_0x1bd0ed0 .delay (20,20,20) L_0x1bd0ed0/d;
L_0x1bd1070/d .functor NOT 1, L_0x1bd0ed0, C4<0>, C4<0>, C4<0>;
L_0x1bd1070 .delay (10,10,10) L_0x1bd1070/d;
v0x1a48330_0 .net "and_in0ncom", 0 0, L_0x1bd0de0; 1 drivers
v0x1a54ed0_0 .net "and_in1com", 0 0, L_0x1bd0aa0; 1 drivers
v0x1a54f50_0 .alias "in0", 0 0, v0x1a55680_0;
v0x1a54ff0_0 .alias "in1", 0 0, v0x1a55580_0;
v0x1a55070_0 .net "nand_in0ncom", 0 0, L_0x1bd0c90; 1 drivers
v0x1a55110_0 .net "nand_in1com", 0 0, L_0x1bd09e0; 1 drivers
v0x1a551f0_0 .net "ncom", 0 0, L_0x1bd0bd0; 1 drivers
v0x1a55290_0 .net "nor_wire", 0 0, L_0x1bd0ed0; 1 drivers
v0x1a55330_0 .alias "result", 0 0, v0x1a57fe0_0;
v0x1a55400_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a540c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a51a40;
 .timescale 0 0;
L_0x1bd11a0/d .functor NOR 1, L_0x1bce4b0, L_0x1bce550, C4<0>, C4<0>;
L_0x1bd11a0 .delay (20,20,20) L_0x1bd11a0/d;
L_0x1bd12d0/d .functor NOT 1, L_0x1bd11a0, C4<0>, C4<0>, C4<0>;
L_0x1bd12d0 .delay (10,10,10) L_0x1bd12d0/d;
v0x1a54840_0 .alias "a", 0 0, v0x1a57b10_0;
v0x1a548c0_0 .alias "b", 0 0, v0x1a57b90_0;
v0x1a54960_0 .net "nor_ab", 0 0, L_0x1bd11a0; 1 drivers
v0x1a549e0_0 .net "or_ab", 0 0, L_0x1bd12d0; 1 drivers
v0x1a54a60_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a482b0_0 .alias "result", 0 0, v0x1a58160_0;
S_0x1a541b0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a540c0;
 .timescale 0 0;
L_0x1bd1420/d .functor NAND 1, L_0x1bd12d0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bd1420 .delay (20,20,20) L_0x1bd1420/d;
L_0x1bd14e0/d .functor NOT 1, L_0x1bd1420, C4<0>, C4<0>, C4<0>;
L_0x1bd14e0 .delay (10,10,10) L_0x1bd14e0/d;
L_0x1bd1610/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bd1610 .delay (10,10,10) L_0x1bd1610/d;
L_0x1bd16d0/d .functor NAND 1, L_0x1bd11a0, L_0x1bd1610, C4<1>, C4<1>;
L_0x1bd16d0 .delay (20,20,20) L_0x1bd16d0/d;
L_0x1bd1820/d .functor NOT 1, L_0x1bd16d0, C4<0>, C4<0>, C4<0>;
L_0x1bd1820 .delay (10,10,10) L_0x1bd1820/d;
L_0x1bd1910/d .functor NOR 1, L_0x1bd1820, L_0x1bd14e0, C4<0>, C4<0>;
L_0x1bd1910 .delay (20,20,20) L_0x1bd1910/d;
L_0x1bd1ab0/d .functor NOT 1, L_0x1bd1910, C4<0>, C4<0>, C4<0>;
L_0x1bd1ab0 .delay (10,10,10) L_0x1bd1ab0/d;
v0x1a542a0_0 .net "and_in0ncom", 0 0, L_0x1bd1820; 1 drivers
v0x1a54320_0 .net "and_in1com", 0 0, L_0x1bd14e0; 1 drivers
v0x1a543a0_0 .alias "in0", 0 0, v0x1a54960_0;
v0x1a54420_0 .alias "in1", 0 0, v0x1a549e0_0;
v0x1a544a0_0 .net "nand_in0ncom", 0 0, L_0x1bd16d0; 1 drivers
v0x1a54520_0 .net "nand_in1com", 0 0, L_0x1bd1420; 1 drivers
v0x1a545a0_0 .net "ncom", 0 0, L_0x1bd1610; 1 drivers
v0x1a54620_0 .net "nor_wire", 0 0, L_0x1bd1910; 1 drivers
v0x1a546f0_0 .alias "result", 0 0, v0x1a58160_0;
v0x1a547c0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a51b30 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a51a40;
 .timescale 0 0;
v0x1a53940_0 .alias "in0", 0 0, v0x1a57ed0_0;
v0x1a539c0_0 .alias "in1", 0 0, v0x1a58270_0;
v0x1a53a70_0 .alias "in2", 0 0, v0x1a57fe0_0;
v0x1a53b20_0 .alias "in3", 0 0, v0x1a58160_0;
v0x1a53c00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a53cb0_0 .alias "result", 0 0, v0x1a57d20_0;
v0x1a53d30_0 .net "sel0", 0 0, L_0x1bd3bd0; 1 drivers
v0x1a53db0_0 .net "sel1", 0 0, L_0x1bd3c70; 1 drivers
v0x1a53e30_0 .net "sel2", 0 0, L_0x1bd3da0; 1 drivers
v0x1a53ee0_0 .net "w0", 0 0, L_0x1bd2270; 1 drivers
v0x1a53fc0_0 .net "w1", 0 0, L_0x1bd29f0; 1 drivers
v0x1a54040_0 .net "w2", 0 0, L_0x1bd3240; 1 drivers
S_0x1a531f0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a51b30;
 .timescale 0 0;
L_0x1bd1be0/d .functor NAND 1, L_0x1bd0610, L_0x1bd3bd0, C4<1>, C4<1>;
L_0x1bd1be0 .delay (20,20,20) L_0x1bd1be0/d;
L_0x1bd1ca0/d .functor NOT 1, L_0x1bd1be0, C4<0>, C4<0>, C4<0>;
L_0x1bd1ca0 .delay (10,10,10) L_0x1bd1ca0/d;
L_0x1bd1dd0/d .functor NOT 1, L_0x1bd3bd0, C4<0>, C4<0>, C4<0>;
L_0x1bd1dd0 .delay (10,10,10) L_0x1bd1dd0/d;
L_0x1bd1f20/d .functor NAND 1, L_0x1bcf8b0, L_0x1bd1dd0, C4<1>, C4<1>;
L_0x1bd1f20 .delay (20,20,20) L_0x1bd1f20/d;
L_0x1bd1fe0/d .functor NOT 1, L_0x1bd1f20, C4<0>, C4<0>, C4<0>;
L_0x1bd1fe0 .delay (10,10,10) L_0x1bd1fe0/d;
L_0x1bd20d0/d .functor NOR 1, L_0x1bd1fe0, L_0x1bd1ca0, C4<0>, C4<0>;
L_0x1bd20d0 .delay (20,20,20) L_0x1bd20d0/d;
L_0x1bd2270/d .functor NOT 1, L_0x1bd20d0, C4<0>, C4<0>, C4<0>;
L_0x1bd2270 .delay (10,10,10) L_0x1bd2270/d;
v0x1a532e0_0 .net "and_in0ncom", 0 0, L_0x1bd1fe0; 1 drivers
v0x1a533a0_0 .net "and_in1com", 0 0, L_0x1bd1ca0; 1 drivers
v0x1a53440_0 .alias "in0", 0 0, v0x1a57ed0_0;
v0x1a534e0_0 .alias "in1", 0 0, v0x1a58270_0;
v0x1a53560_0 .net "nand_in0ncom", 0 0, L_0x1bd1f20; 1 drivers
v0x1a53600_0 .net "nand_in1com", 0 0, L_0x1bd1be0; 1 drivers
v0x1a536a0_0 .net "ncom", 0 0, L_0x1bd1dd0; 1 drivers
v0x1a53740_0 .net "nor_wire", 0 0, L_0x1bd20d0; 1 drivers
v0x1a537e0_0 .alias "result", 0 0, v0x1a53ee0_0;
v0x1a53860_0 .alias "sel0", 0 0, v0x1a53d30_0;
S_0x1a52aa0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a51b30;
 .timescale 0 0;
L_0x1bd23a0/d .functor NAND 1, L_0x1bd1ab0, L_0x1bd3bd0, C4<1>, C4<1>;
L_0x1bd23a0 .delay (20,20,20) L_0x1bd23a0/d;
L_0x1bd2460/d .functor NOT 1, L_0x1bd23a0, C4<0>, C4<0>, C4<0>;
L_0x1bd2460 .delay (10,10,10) L_0x1bd2460/d;
L_0x1bd2590/d .functor NOT 1, L_0x1bd3bd0, C4<0>, C4<0>, C4<0>;
L_0x1bd2590 .delay (10,10,10) L_0x1bd2590/d;
L_0x1bd2650/d .functor NAND 1, L_0x1bd1070, L_0x1bd2590, C4<1>, C4<1>;
L_0x1bd2650 .delay (20,20,20) L_0x1bd2650/d;
L_0x1bd2760/d .functor NOT 1, L_0x1bd2650, C4<0>, C4<0>, C4<0>;
L_0x1bd2760 .delay (10,10,10) L_0x1bd2760/d;
L_0x1bd2850/d .functor NOR 1, L_0x1bd2760, L_0x1bd2460, C4<0>, C4<0>;
L_0x1bd2850 .delay (20,20,20) L_0x1bd2850/d;
L_0x1bd29f0/d .functor NOT 1, L_0x1bd2850, C4<0>, C4<0>, C4<0>;
L_0x1bd29f0 .delay (10,10,10) L_0x1bd29f0/d;
v0x1a52b90_0 .net "and_in0ncom", 0 0, L_0x1bd2760; 1 drivers
v0x1a52c50_0 .net "and_in1com", 0 0, L_0x1bd2460; 1 drivers
v0x1a52cf0_0 .alias "in0", 0 0, v0x1a57fe0_0;
v0x1a52d90_0 .alias "in1", 0 0, v0x1a58160_0;
v0x1a52e10_0 .net "nand_in0ncom", 0 0, L_0x1bd2650; 1 drivers
v0x1a52eb0_0 .net "nand_in1com", 0 0, L_0x1bd23a0; 1 drivers
v0x1a52f50_0 .net "ncom", 0 0, L_0x1bd2590; 1 drivers
v0x1a52ff0_0 .net "nor_wire", 0 0, L_0x1bd2850; 1 drivers
v0x1a53090_0 .alias "result", 0 0, v0x1a53fc0_0;
v0x1a53110_0 .alias "sel0", 0 0, v0x1a53d30_0;
S_0x1a52350 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a51b30;
 .timescale 0 0;
L_0x1bd2b20/d .functor NAND 1, L_0x1bd29f0, L_0x1bd3c70, C4<1>, C4<1>;
L_0x1bd2b20 .delay (20,20,20) L_0x1bd2b20/d;
L_0x1bd2c70/d .functor NOT 1, L_0x1bd2b20, C4<0>, C4<0>, C4<0>;
L_0x1bd2c70 .delay (10,10,10) L_0x1bd2c70/d;
L_0x1bd2da0/d .functor NOT 1, L_0x1bd3c70, C4<0>, C4<0>, C4<0>;
L_0x1bd2da0 .delay (10,10,10) L_0x1bd2da0/d;
L_0x1bd2e60/d .functor NAND 1, L_0x1bd2270, L_0x1bd2da0, C4<1>, C4<1>;
L_0x1bd2e60 .delay (20,20,20) L_0x1bd2e60/d;
L_0x1bd2fb0/d .functor NOT 1, L_0x1bd2e60, C4<0>, C4<0>, C4<0>;
L_0x1bd2fb0 .delay (10,10,10) L_0x1bd2fb0/d;
L_0x1bd30a0/d .functor NOR 1, L_0x1bd2fb0, L_0x1bd2c70, C4<0>, C4<0>;
L_0x1bd30a0 .delay (20,20,20) L_0x1bd30a0/d;
L_0x1bd3240/d .functor NOT 1, L_0x1bd30a0, C4<0>, C4<0>, C4<0>;
L_0x1bd3240 .delay (10,10,10) L_0x1bd3240/d;
v0x1a52440_0 .net "and_in0ncom", 0 0, L_0x1bd2fb0; 1 drivers
v0x1a52500_0 .net "and_in1com", 0 0, L_0x1bd2c70; 1 drivers
v0x1a525a0_0 .alias "in0", 0 0, v0x1a53ee0_0;
v0x1a52640_0 .alias "in1", 0 0, v0x1a53fc0_0;
v0x1a526c0_0 .net "nand_in0ncom", 0 0, L_0x1bd2e60; 1 drivers
v0x1a52760_0 .net "nand_in1com", 0 0, L_0x1bd2b20; 1 drivers
v0x1a52800_0 .net "ncom", 0 0, L_0x1bd2da0; 1 drivers
v0x1a528a0_0 .net "nor_wire", 0 0, L_0x1bd30a0; 1 drivers
v0x1a52940_0 .alias "result", 0 0, v0x1a54040_0;
v0x1a529c0_0 .alias "sel0", 0 0, v0x1a53db0_0;
S_0x1a51c20 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a51b30;
 .timescale 0 0;
L_0x1bd3370/d .functor NAND 1, C4<0>, L_0x1bd3da0, C4<1>, C4<1>;
L_0x1bd3370 .delay (20,20,20) L_0x1bd3370/d;
L_0x1bd34d0/d .functor NOT 1, L_0x1bd3370, C4<0>, C4<0>, C4<0>;
L_0x1bd34d0 .delay (10,10,10) L_0x1bd34d0/d;
L_0x1bd3600/d .functor NOT 1, L_0x1bd3da0, C4<0>, C4<0>, C4<0>;
L_0x1bd3600 .delay (10,10,10) L_0x1bd3600/d;
L_0x1bd36c0/d .functor NAND 1, L_0x1bd3240, L_0x1bd3600, C4<1>, C4<1>;
L_0x1bd36c0 .delay (20,20,20) L_0x1bd36c0/d;
L_0x1bd3810/d .functor NOT 1, L_0x1bd36c0, C4<0>, C4<0>, C4<0>;
L_0x1bd3810 .delay (10,10,10) L_0x1bd3810/d;
L_0x1bd3900/d .functor NOR 1, L_0x1bd3810, L_0x1bd34d0, C4<0>, C4<0>;
L_0x1bd3900 .delay (20,20,20) L_0x1bd3900/d;
L_0x1bd3aa0/d .functor NOT 1, L_0x1bd3900, C4<0>, C4<0>, C4<0>;
L_0x1bd3aa0 .delay (10,10,10) L_0x1bd3aa0/d;
v0x1a51d10_0 .net "and_in0ncom", 0 0, L_0x1bd3810; 1 drivers
v0x1a51d90_0 .net "and_in1com", 0 0, L_0x1bd34d0; 1 drivers
v0x1a51e30_0 .alias "in0", 0 0, v0x1a54040_0;
v0x1a51ed0_0 .alias "in1", 0 0, v0x1a53c00_0;
v0x1a51f50_0 .net "nand_in0ncom", 0 0, L_0x1bd36c0; 1 drivers
v0x1a51ff0_0 .net "nand_in1com", 0 0, L_0x1bd3370; 1 drivers
v0x1a520d0_0 .net "ncom", 0 0, L_0x1bd3600; 1 drivers
v0x1a52170_0 .net "nor_wire", 0 0, L_0x1bd3900; 1 drivers
v0x1a52210_0 .alias "result", 0 0, v0x1a57d20_0;
v0x1a522b0_0 .alias "sel0", 0 0, v0x1a53e30_0;
S_0x1a4af20 .scope generate, "ALU4[28]" "ALU4[28]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a498a8 .param/l "i" 2 107, +C4<011100>;
S_0x1a4b050 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a4af20;
 .timescale 0 0;
L_0x1bce690/d .functor NOT 1, L_0x1bd4220, C4<0>, C4<0>, C4<0>;
L_0x1bce690 .delay (10,10,10) L_0x1bce690/d;
v0x1a50e10_0 .net "carryin", 0 0, L_0x1bd42c0; 1 drivers
v0x1a50eb0_0 .net "carryout", 0 0, L_0x1bd5ad0; 1 drivers
v0x1a50f30_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a50fb0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a51030_0 .net "notB", 0 0, L_0x1bce690; 1 drivers
v0x1a510b0_0 .net "operandA", 0 0, L_0x1bd4180; 1 drivers
v0x1a51130_0 .net "operandB", 0 0, L_0x1bd4220; 1 drivers
v0x1a51240_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a512c0_0 .net "result", 0 0, L_0x1bd95c0; 1 drivers
v0x1a51390_0 .net "trueB", 0 0, L_0x1bd4920; 1 drivers
v0x1a51470_0 .net "wAddSub", 0 0, L_0x1bd5400; 1 drivers
v0x1a51580_0 .net "wNandAnd", 0 0, L_0x1bd6b90; 1 drivers
v0x1a51700_0 .net "wNorOr", 0 0, L_0x1bd75d0; 1 drivers
v0x1a51810_0 .net "wXor", 0 0, L_0x1bd6130; 1 drivers
L_0x1bd96f0 .part v0x1b19ef0_0, 0, 1;
L_0x1bd9790 .part v0x1b19ef0_0, 1, 1;
L_0x1bd98c0 .part v0x1b19ef0_0, 2, 1;
S_0x1a50600 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a4b050;
 .timescale 0 0;
L_0x1bce790/d .functor NAND 1, L_0x1bce690, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bce790 .delay (20,20,20) L_0x1bce790/d;
L_0x1bce870/d .functor NOT 1, L_0x1bce790, C4<0>, C4<0>, C4<0>;
L_0x1bce870 .delay (10,10,10) L_0x1bce870/d;
L_0x1bd4520/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bd4520 .delay (10,10,10) L_0x1bd4520/d;
L_0x1bd45c0/d .functor NAND 1, L_0x1bd4220, L_0x1bd4520, C4<1>, C4<1>;
L_0x1bd45c0 .delay (20,20,20) L_0x1bd45c0/d;
L_0x1bd46b0/d .functor NOT 1, L_0x1bd45c0, C4<0>, C4<0>, C4<0>;
L_0x1bd46b0 .delay (10,10,10) L_0x1bd46b0/d;
L_0x1bd47a0/d .functor NOR 1, L_0x1bd46b0, L_0x1bce870, C4<0>, C4<0>;
L_0x1bd47a0 .delay (20,20,20) L_0x1bd47a0/d;
L_0x1bd4920/d .functor NOT 1, L_0x1bd47a0, C4<0>, C4<0>, C4<0>;
L_0x1bd4920 .delay (10,10,10) L_0x1bd4920/d;
v0x1a506f0_0 .net "and_in0ncom", 0 0, L_0x1bd46b0; 1 drivers
v0x1a507b0_0 .net "and_in1com", 0 0, L_0x1bce870; 1 drivers
v0x1a50850_0 .alias "in0", 0 0, v0x1a51130_0;
v0x1a508d0_0 .alias "in1", 0 0, v0x1a51030_0;
v0x1a50950_0 .net "nand_in0ncom", 0 0, L_0x1bd45c0; 1 drivers
v0x1a509f0_0 .net "nand_in1com", 0 0, L_0x1bce790; 1 drivers
v0x1a50a90_0 .net "ncom", 0 0, L_0x1bd4520; 1 drivers
v0x1a50b30_0 .net "nor_wire", 0 0, L_0x1bd47a0; 1 drivers
v0x1a50bd0_0 .alias "result", 0 0, v0x1a51390_0;
v0x1a50ca0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a4f2c0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a4b050;
 .timescale 0 0;
L_0x1bd5510/d .functor NAND 1, L_0x1bd4180, L_0x1bd4920, C4<1>, C4<1>;
L_0x1bd5510 .delay (20,20,20) L_0x1bd5510/d;
L_0x1bd5680/d .functor NOT 1, L_0x1bd5510, C4<0>, C4<0>, C4<0>;
L_0x1bd5680 .delay (10,10,10) L_0x1bd5680/d;
L_0x1bd5790/d .functor NAND 1, L_0x1bd42c0, L_0x1bd4e60, C4<1>, C4<1>;
L_0x1bd5790 .delay (20,20,20) L_0x1bd5790/d;
L_0x1bd5850/d .functor NOT 1, L_0x1bd5790, C4<0>, C4<0>, C4<0>;
L_0x1bd5850 .delay (10,10,10) L_0x1bd5850/d;
L_0x1bd5960/d .functor NOR 1, L_0x1bd5850, L_0x1bd5680, C4<0>, C4<0>;
L_0x1bd5960 .delay (20,20,20) L_0x1bd5960/d;
L_0x1bd5ad0/d .functor NOT 1, L_0x1bd5960, C4<0>, C4<0>, C4<0>;
L_0x1bd5ad0 .delay (10,10,10) L_0x1bd5ad0/d;
v0x1a4fea0_0 .net "And_AB", 0 0, L_0x1bd5680; 1 drivers
v0x1a4ff40_0 .net "And_XorAB_C", 0 0, L_0x1bd5850; 1 drivers
v0x1a4ffe0_0 .net "Nand_AB", 0 0, L_0x1bd5510; 1 drivers
v0x1a50080_0 .net "Nand_XorAB_C", 0 0, L_0x1bd5790; 1 drivers
v0x1a50100_0 .net "Xor_AB", 0 0, L_0x1bd4e60; 1 drivers
v0x1a501d0_0 .alias "a", 0 0, v0x1a510b0_0;
v0x1a50320_0 .alias "b", 0 0, v0x1a51390_0;
v0x1a503a0_0 .alias "carryin", 0 0, v0x1a50e10_0;
v0x1a50420_0 .alias "carryout", 0 0, v0x1a50eb0_0;
v0x1a504a0_0 .net "nco", 0 0, L_0x1bd5960; 1 drivers
v0x1a50580_0 .alias "sum", 0 0, v0x1a51470_0;
S_0x1a4f950 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a4f2c0;
 .timescale 0 0;
L_0x1bd4a50/d .functor NAND 1, L_0x1bd4180, L_0x1bd4920, C4<1>, C4<1>;
L_0x1bd4a50 .delay (20,20,20) L_0x1bd4a50/d;
L_0x1bd4b10/d .functor NOR 1, L_0x1bd4180, L_0x1bd4920, C4<0>, C4<0>;
L_0x1bd4b10 .delay (20,20,20) L_0x1bd4b10/d;
L_0x1bd4bf0/d .functor NOT 1, L_0x1bd4b10, C4<0>, C4<0>, C4<0>;
L_0x1bd4bf0 .delay (10,10,10) L_0x1bd4bf0/d;
L_0x1bd4d00/d .functor NAND 1, L_0x1bd4bf0, L_0x1bd4a50, C4<1>, C4<1>;
L_0x1bd4d00 .delay (20,20,20) L_0x1bd4d00/d;
L_0x1bd4e60/d .functor NOT 1, L_0x1bd4d00, C4<0>, C4<0>, C4<0>;
L_0x1bd4e60 .delay (10,10,10) L_0x1bd4e60/d;
v0x1a4fa40_0 .alias "a", 0 0, v0x1a510b0_0;
v0x1a4fae0_0 .alias "b", 0 0, v0x1a51390_0;
v0x1a4fb80_0 .net "nand_ab", 0 0, L_0x1bd4a50; 1 drivers
v0x1a4fc20_0 .net "nor_ab", 0 0, L_0x1bd4b10; 1 drivers
v0x1a4fca0_0 .net "nxor_ab", 0 0, L_0x1bd4d00; 1 drivers
v0x1a4fd40_0 .net "or_ab", 0 0, L_0x1bd4bf0; 1 drivers
v0x1a4fe20_0 .alias "result", 0 0, v0x1a50100_0;
S_0x1a4f3b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a4f2c0;
 .timescale 0 0;
L_0x1bd4f70/d .functor NAND 1, L_0x1bd4e60, L_0x1bd42c0, C4<1>, C4<1>;
L_0x1bd4f70 .delay (20,20,20) L_0x1bd4f70/d;
L_0x1bd50c0/d .functor NOR 1, L_0x1bd4e60, L_0x1bd42c0, C4<0>, C4<0>;
L_0x1bd50c0 .delay (20,20,20) L_0x1bd50c0/d;
L_0x1bd5230/d .functor NOT 1, L_0x1bd50c0, C4<0>, C4<0>, C4<0>;
L_0x1bd5230 .delay (10,10,10) L_0x1bd5230/d;
L_0x1bd52f0/d .functor NAND 1, L_0x1bd5230, L_0x1bd4f70, C4<1>, C4<1>;
L_0x1bd52f0 .delay (20,20,20) L_0x1bd52f0/d;
L_0x1bd5400/d .functor NOT 1, L_0x1bd52f0, C4<0>, C4<0>, C4<0>;
L_0x1bd5400 .delay (10,10,10) L_0x1bd5400/d;
v0x1a4f4a0_0 .alias "a", 0 0, v0x1a50100_0;
v0x1a4f540_0 .alias "b", 0 0, v0x1a50e10_0;
v0x1a4f5e0_0 .net "nand_ab", 0 0, L_0x1bd4f70; 1 drivers
v0x1a4f680_0 .net "nor_ab", 0 0, L_0x1bd50c0; 1 drivers
v0x1a4f700_0 .net "nxor_ab", 0 0, L_0x1bd52f0; 1 drivers
v0x1a4f7a0_0 .net "or_ab", 0 0, L_0x1bd5230; 1 drivers
v0x1a4f880_0 .alias "result", 0 0, v0x1a51470_0;
S_0x1a4ed70 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a4b050;
 .timescale 0 0;
L_0x1bd5c90/d .functor NAND 1, L_0x1bd4180, L_0x1bd4220, C4<1>, C4<1>;
L_0x1bd5c90 .delay (20,20,20) L_0x1bd5c90/d;
L_0x1bd5d50/d .functor NOR 1, L_0x1bd4180, L_0x1bd4220, C4<0>, C4<0>;
L_0x1bd5d50 .delay (20,20,20) L_0x1bd5d50/d;
L_0x1bd5ee0/d .functor NOT 1, L_0x1bd5d50, C4<0>, C4<0>, C4<0>;
L_0x1bd5ee0 .delay (10,10,10) L_0x1bd5ee0/d;
L_0x1bd5fd0/d .functor NAND 1, L_0x1bd5ee0, L_0x1bd5c90, C4<1>, C4<1>;
L_0x1bd5fd0 .delay (20,20,20) L_0x1bd5fd0/d;
L_0x1bd6130/d .functor NOT 1, L_0x1bd5fd0, C4<0>, C4<0>, C4<0>;
L_0x1bd6130 .delay (10,10,10) L_0x1bd6130/d;
v0x1a4ee60_0 .alias "a", 0 0, v0x1a510b0_0;
v0x1a4eee0_0 .alias "b", 0 0, v0x1a51130_0;
v0x1a4efb0_0 .net "nand_ab", 0 0, L_0x1bd5c90; 1 drivers
v0x1a4f030_0 .net "nor_ab", 0 0, L_0x1bd5d50; 1 drivers
v0x1a4f0b0_0 .net "nxor_ab", 0 0, L_0x1bd5fd0; 1 drivers
v0x1a4f130_0 .net "or_ab", 0 0, L_0x1bd5ee0; 1 drivers
v0x1a4f1f0_0 .alias "result", 0 0, v0x1a51810_0;
S_0x1a4e180 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a4b050;
 .timescale 0 0;
L_0x1bd6280/d .functor NAND 1, L_0x1bd4180, L_0x1bd4220, C4<1>, C4<1>;
L_0x1bd6280 .delay (20,20,20) L_0x1bd6280/d;
L_0x1bd63b0/d .functor NOT 1, L_0x1bd6280, C4<0>, C4<0>, C4<0>;
L_0x1bd63b0 .delay (10,10,10) L_0x1bd63b0/d;
v0x1a4e9f0_0 .alias "a", 0 0, v0x1a510b0_0;
v0x1a4ea90_0 .net "and_ab", 0 0, L_0x1bd63b0; 1 drivers
v0x1a4eb10_0 .alias "b", 0 0, v0x1a51130_0;
v0x1a4eb90_0 .net "nand_ab", 0 0, L_0x1bd6280; 1 drivers
v0x1a4ec70_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a4ecf0_0 .alias "result", 0 0, v0x1a51580_0;
S_0x1a4e270 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a4e180;
 .timescale 0 0;
L_0x1bd6500/d .functor NAND 1, L_0x1bd63b0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bd6500 .delay (20,20,20) L_0x1bd6500/d;
L_0x1bd65c0/d .functor NOT 1, L_0x1bd6500, C4<0>, C4<0>, C4<0>;
L_0x1bd65c0 .delay (10,10,10) L_0x1bd65c0/d;
L_0x1bd66f0/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bd66f0 .delay (10,10,10) L_0x1bd66f0/d;
L_0x1bd67b0/d .functor NAND 1, L_0x1bd6280, L_0x1bd66f0, C4<1>, C4<1>;
L_0x1bd67b0 .delay (20,20,20) L_0x1bd67b0/d;
L_0x1bd6900/d .functor NOT 1, L_0x1bd67b0, C4<0>, C4<0>, C4<0>;
L_0x1bd6900 .delay (10,10,10) L_0x1bd6900/d;
L_0x1bd69f0/d .functor NOR 1, L_0x1bd6900, L_0x1bd65c0, C4<0>, C4<0>;
L_0x1bd69f0 .delay (20,20,20) L_0x1bd69f0/d;
L_0x1bd6b90/d .functor NOT 1, L_0x1bd69f0, C4<0>, C4<0>, C4<0>;
L_0x1bd6b90 .delay (10,10,10) L_0x1bd6b90/d;
v0x1a4e360_0 .net "and_in0ncom", 0 0, L_0x1bd6900; 1 drivers
v0x1a4e3e0_0 .net "and_in1com", 0 0, L_0x1bd65c0; 1 drivers
v0x1a4e460_0 .alias "in0", 0 0, v0x1a4eb90_0;
v0x1a4e500_0 .alias "in1", 0 0, v0x1a4ea90_0;
v0x1a4e580_0 .net "nand_in0ncom", 0 0, L_0x1bd67b0; 1 drivers
v0x1a4e620_0 .net "nand_in1com", 0 0, L_0x1bd6500; 1 drivers
v0x1a4e700_0 .net "ncom", 0 0, L_0x1bd66f0; 1 drivers
v0x1a4e7a0_0 .net "nor_wire", 0 0, L_0x1bd69f0; 1 drivers
v0x1a4e840_0 .alias "result", 0 0, v0x1a51580_0;
v0x1a4e910_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a4d6e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a4b050;
 .timescale 0 0;
L_0x1bd6cc0/d .functor NOR 1, L_0x1bd4180, L_0x1bd4220, C4<0>, C4<0>;
L_0x1bd6cc0 .delay (20,20,20) L_0x1bd6cc0/d;
L_0x1bd6df0/d .functor NOT 1, L_0x1bd6cc0, C4<0>, C4<0>, C4<0>;
L_0x1bd6df0 .delay (10,10,10) L_0x1bd6df0/d;
v0x1a4de60_0 .alias "a", 0 0, v0x1a510b0_0;
v0x1a4dee0_0 .alias "b", 0 0, v0x1a51130_0;
v0x1a4df80_0 .net "nor_ab", 0 0, L_0x1bd6cc0; 1 drivers
v0x1a4e000_0 .net "or_ab", 0 0, L_0x1bd6df0; 1 drivers
v0x1a4e080_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a4e100_0 .alias "result", 0 0, v0x1a51700_0;
S_0x1a4d7d0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a4d6e0;
 .timescale 0 0;
L_0x1bd6f40/d .functor NAND 1, L_0x1bd6df0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bd6f40 .delay (20,20,20) L_0x1bd6f40/d;
L_0x1bd7000/d .functor NOT 1, L_0x1bd6f40, C4<0>, C4<0>, C4<0>;
L_0x1bd7000 .delay (10,10,10) L_0x1bd7000/d;
L_0x1bd7130/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bd7130 .delay (10,10,10) L_0x1bd7130/d;
L_0x1bd71f0/d .functor NAND 1, L_0x1bd6cc0, L_0x1bd7130, C4<1>, C4<1>;
L_0x1bd71f0 .delay (20,20,20) L_0x1bd71f0/d;
L_0x1bd7340/d .functor NOT 1, L_0x1bd71f0, C4<0>, C4<0>, C4<0>;
L_0x1bd7340 .delay (10,10,10) L_0x1bd7340/d;
L_0x1bd7430/d .functor NOR 1, L_0x1bd7340, L_0x1bd7000, C4<0>, C4<0>;
L_0x1bd7430 .delay (20,20,20) L_0x1bd7430/d;
L_0x1bd75d0/d .functor NOT 1, L_0x1bd7430, C4<0>, C4<0>, C4<0>;
L_0x1bd75d0 .delay (10,10,10) L_0x1bd75d0/d;
v0x1a4d8c0_0 .net "and_in0ncom", 0 0, L_0x1bd7340; 1 drivers
v0x1a4d940_0 .net "and_in1com", 0 0, L_0x1bd7000; 1 drivers
v0x1a4d9c0_0 .alias "in0", 0 0, v0x1a4df80_0;
v0x1a4da40_0 .alias "in1", 0 0, v0x1a4e000_0;
v0x1a4dac0_0 .net "nand_in0ncom", 0 0, L_0x1bd71f0; 1 drivers
v0x1a4db40_0 .net "nand_in1com", 0 0, L_0x1bd6f40; 1 drivers
v0x1a4dbc0_0 .net "ncom", 0 0, L_0x1bd7130; 1 drivers
v0x1a4dc40_0 .net "nor_wire", 0 0, L_0x1bd7430; 1 drivers
v0x1a4dd10_0 .alias "result", 0 0, v0x1a51700_0;
v0x1a4dde0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a4b140 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a4b050;
 .timescale 0 0;
v0x1a4cf30_0 .alias "in0", 0 0, v0x1a51470_0;
v0x1a4cfe0_0 .alias "in1", 0 0, v0x1a51810_0;
v0x1a4d090_0 .alias "in2", 0 0, v0x1a51580_0;
v0x1a4d140_0 .alias "in3", 0 0, v0x1a51700_0;
v0x1a4d220_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a4d2d0_0 .alias "result", 0 0, v0x1a512c0_0;
v0x1a4d350_0 .net "sel0", 0 0, L_0x1bd96f0; 1 drivers
v0x1a4d3d0_0 .net "sel1", 0 0, L_0x1bd9790; 1 drivers
v0x1a4d450_0 .net "sel2", 0 0, L_0x1bd98c0; 1 drivers
v0x1a4d500_0 .net "w0", 0 0, L_0x1bd7d90; 1 drivers
v0x1a4d5e0_0 .net "w1", 0 0, L_0x1bd8510; 1 drivers
v0x1a4d660_0 .net "w2", 0 0, L_0x1bd8d60; 1 drivers
S_0x1a4c7e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a4b140;
 .timescale 0 0;
L_0x1bd7700/d .functor NAND 1, L_0x1bd6130, L_0x1bd96f0, C4<1>, C4<1>;
L_0x1bd7700 .delay (20,20,20) L_0x1bd7700/d;
L_0x1bd77c0/d .functor NOT 1, L_0x1bd7700, C4<0>, C4<0>, C4<0>;
L_0x1bd77c0 .delay (10,10,10) L_0x1bd77c0/d;
L_0x1bd78f0/d .functor NOT 1, L_0x1bd96f0, C4<0>, C4<0>, C4<0>;
L_0x1bd78f0 .delay (10,10,10) L_0x1bd78f0/d;
L_0x1bd7a40/d .functor NAND 1, L_0x1bd5400, L_0x1bd78f0, C4<1>, C4<1>;
L_0x1bd7a40 .delay (20,20,20) L_0x1bd7a40/d;
L_0x1bd7b00/d .functor NOT 1, L_0x1bd7a40, C4<0>, C4<0>, C4<0>;
L_0x1bd7b00 .delay (10,10,10) L_0x1bd7b00/d;
L_0x1bd7bf0/d .functor NOR 1, L_0x1bd7b00, L_0x1bd77c0, C4<0>, C4<0>;
L_0x1bd7bf0 .delay (20,20,20) L_0x1bd7bf0/d;
L_0x1bd7d90/d .functor NOT 1, L_0x1bd7bf0, C4<0>, C4<0>, C4<0>;
L_0x1bd7d90 .delay (10,10,10) L_0x1bd7d90/d;
v0x1a4c8d0_0 .net "and_in0ncom", 0 0, L_0x1bd7b00; 1 drivers
v0x1a4c990_0 .net "and_in1com", 0 0, L_0x1bd77c0; 1 drivers
v0x1a4ca30_0 .alias "in0", 0 0, v0x1a51470_0;
v0x1a4cad0_0 .alias "in1", 0 0, v0x1a51810_0;
v0x1a4cb50_0 .net "nand_in0ncom", 0 0, L_0x1bd7a40; 1 drivers
v0x1a4cbf0_0 .net "nand_in1com", 0 0, L_0x1bd7700; 1 drivers
v0x1a4cc90_0 .net "ncom", 0 0, L_0x1bd78f0; 1 drivers
v0x1a4cd30_0 .net "nor_wire", 0 0, L_0x1bd7bf0; 1 drivers
v0x1a4cdd0_0 .alias "result", 0 0, v0x1a4d500_0;
v0x1a4ce50_0 .alias "sel0", 0 0, v0x1a4d350_0;
S_0x1a4c090 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a4b140;
 .timescale 0 0;
L_0x1bd7ec0/d .functor NAND 1, L_0x1bd75d0, L_0x1bd96f0, C4<1>, C4<1>;
L_0x1bd7ec0 .delay (20,20,20) L_0x1bd7ec0/d;
L_0x1bd7f80/d .functor NOT 1, L_0x1bd7ec0, C4<0>, C4<0>, C4<0>;
L_0x1bd7f80 .delay (10,10,10) L_0x1bd7f80/d;
L_0x1bd80b0/d .functor NOT 1, L_0x1bd96f0, C4<0>, C4<0>, C4<0>;
L_0x1bd80b0 .delay (10,10,10) L_0x1bd80b0/d;
L_0x1bd8170/d .functor NAND 1, L_0x1bd6b90, L_0x1bd80b0, C4<1>, C4<1>;
L_0x1bd8170 .delay (20,20,20) L_0x1bd8170/d;
L_0x1bd8280/d .functor NOT 1, L_0x1bd8170, C4<0>, C4<0>, C4<0>;
L_0x1bd8280 .delay (10,10,10) L_0x1bd8280/d;
L_0x1bd8370/d .functor NOR 1, L_0x1bd8280, L_0x1bd7f80, C4<0>, C4<0>;
L_0x1bd8370 .delay (20,20,20) L_0x1bd8370/d;
L_0x1bd8510/d .functor NOT 1, L_0x1bd8370, C4<0>, C4<0>, C4<0>;
L_0x1bd8510 .delay (10,10,10) L_0x1bd8510/d;
v0x1a4c180_0 .net "and_in0ncom", 0 0, L_0x1bd8280; 1 drivers
v0x1a4c240_0 .net "and_in1com", 0 0, L_0x1bd7f80; 1 drivers
v0x1a4c2e0_0 .alias "in0", 0 0, v0x1a51580_0;
v0x1a4c380_0 .alias "in1", 0 0, v0x1a51700_0;
v0x1a4c400_0 .net "nand_in0ncom", 0 0, L_0x1bd8170; 1 drivers
v0x1a4c4a0_0 .net "nand_in1com", 0 0, L_0x1bd7ec0; 1 drivers
v0x1a4c540_0 .net "ncom", 0 0, L_0x1bd80b0; 1 drivers
v0x1a4c5e0_0 .net "nor_wire", 0 0, L_0x1bd8370; 1 drivers
v0x1a4c680_0 .alias "result", 0 0, v0x1a4d5e0_0;
v0x1a4c700_0 .alias "sel0", 0 0, v0x1a4d350_0;
S_0x1a4b940 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a4b140;
 .timescale 0 0;
L_0x1bd8640/d .functor NAND 1, L_0x1bd8510, L_0x1bd9790, C4<1>, C4<1>;
L_0x1bd8640 .delay (20,20,20) L_0x1bd8640/d;
L_0x1bd8790/d .functor NOT 1, L_0x1bd8640, C4<0>, C4<0>, C4<0>;
L_0x1bd8790 .delay (10,10,10) L_0x1bd8790/d;
L_0x1bd88c0/d .functor NOT 1, L_0x1bd9790, C4<0>, C4<0>, C4<0>;
L_0x1bd88c0 .delay (10,10,10) L_0x1bd88c0/d;
L_0x1bd8980/d .functor NAND 1, L_0x1bd7d90, L_0x1bd88c0, C4<1>, C4<1>;
L_0x1bd8980 .delay (20,20,20) L_0x1bd8980/d;
L_0x1bd8ad0/d .functor NOT 1, L_0x1bd8980, C4<0>, C4<0>, C4<0>;
L_0x1bd8ad0 .delay (10,10,10) L_0x1bd8ad0/d;
L_0x1bd8bc0/d .functor NOR 1, L_0x1bd8ad0, L_0x1bd8790, C4<0>, C4<0>;
L_0x1bd8bc0 .delay (20,20,20) L_0x1bd8bc0/d;
L_0x1bd8d60/d .functor NOT 1, L_0x1bd8bc0, C4<0>, C4<0>, C4<0>;
L_0x1bd8d60 .delay (10,10,10) L_0x1bd8d60/d;
v0x1a4ba30_0 .net "and_in0ncom", 0 0, L_0x1bd8ad0; 1 drivers
v0x1a4baf0_0 .net "and_in1com", 0 0, L_0x1bd8790; 1 drivers
v0x1a4bb90_0 .alias "in0", 0 0, v0x1a4d500_0;
v0x1a4bc30_0 .alias "in1", 0 0, v0x1a4d5e0_0;
v0x1a4bcb0_0 .net "nand_in0ncom", 0 0, L_0x1bd8980; 1 drivers
v0x1a4bd50_0 .net "nand_in1com", 0 0, L_0x1bd8640; 1 drivers
v0x1a4bdf0_0 .net "ncom", 0 0, L_0x1bd88c0; 1 drivers
v0x1a4be90_0 .net "nor_wire", 0 0, L_0x1bd8bc0; 1 drivers
v0x1a4bf30_0 .alias "result", 0 0, v0x1a4d660_0;
v0x1a4bfb0_0 .alias "sel0", 0 0, v0x1a4d3d0_0;
S_0x1a4b230 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a4b140;
 .timescale 0 0;
L_0x1bd8e90/d .functor NAND 1, C4<0>, L_0x1bd98c0, C4<1>, C4<1>;
L_0x1bd8e90 .delay (20,20,20) L_0x1bd8e90/d;
L_0x1bd8ff0/d .functor NOT 1, L_0x1bd8e90, C4<0>, C4<0>, C4<0>;
L_0x1bd8ff0 .delay (10,10,10) L_0x1bd8ff0/d;
L_0x1bd9120/d .functor NOT 1, L_0x1bd98c0, C4<0>, C4<0>, C4<0>;
L_0x1bd9120 .delay (10,10,10) L_0x1bd9120/d;
L_0x1bd91e0/d .functor NAND 1, L_0x1bd8d60, L_0x1bd9120, C4<1>, C4<1>;
L_0x1bd91e0 .delay (20,20,20) L_0x1bd91e0/d;
L_0x1bd9330/d .functor NOT 1, L_0x1bd91e0, C4<0>, C4<0>, C4<0>;
L_0x1bd9330 .delay (10,10,10) L_0x1bd9330/d;
L_0x1bd9420/d .functor NOR 1, L_0x1bd9330, L_0x1bd8ff0, C4<0>, C4<0>;
L_0x1bd9420 .delay (20,20,20) L_0x1bd9420/d;
L_0x1bd95c0/d .functor NOT 1, L_0x1bd9420, C4<0>, C4<0>, C4<0>;
L_0x1bd95c0 .delay (10,10,10) L_0x1bd95c0/d;
v0x1a4b320_0 .net "and_in0ncom", 0 0, L_0x1bd9330; 1 drivers
v0x1a4b3a0_0 .net "and_in1com", 0 0, L_0x1bd8ff0; 1 drivers
v0x1a4b420_0 .alias "in0", 0 0, v0x1a4d660_0;
v0x1a4b4c0_0 .alias "in1", 0 0, v0x1a4d220_0;
v0x1a4b540_0 .net "nand_in0ncom", 0 0, L_0x1bd91e0; 1 drivers
v0x1a4b5e0_0 .net "nand_in1com", 0 0, L_0x1bd8e90; 1 drivers
v0x1a4b6c0_0 .net "ncom", 0 0, L_0x1bd9120; 1 drivers
v0x1a4b760_0 .net "nor_wire", 0 0, L_0x1bd9420; 1 drivers
v0x1a4b800_0 .alias "result", 0 0, v0x1a512c0_0;
v0x1a4b8a0_0 .alias "sel0", 0 0, v0x1a4d450_0;
S_0x1a44490 .scope generate, "ALU4[29]" "ALU4[29]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x1a42e08 .param/l "i" 2 107, +C4<011101>;
S_0x1a445c0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a44490;
 .timescale 0 0;
L_0x1a4d1c0/d .functor NOT 1, L_0x1bd9c50, C4<0>, C4<0>, C4<0>;
L_0x1a4d1c0 .delay (10,10,10) L_0x1a4d1c0/d;
v0x1a4a3d0_0 .net "carryin", 0 0, L_0x1bd9cf0; 1 drivers
v0x1a4a4c0_0 .net "carryout", 0 0, L_0x1bdb5f0; 1 drivers
v0x1a4a540_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a4a5c0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a4a640_0 .net "notB", 0 0, L_0x1a4d1c0; 1 drivers
v0x1a4a6c0_0 .net "operandA", 0 0, L_0x1bd9bb0; 1 drivers
v0x1a4a740_0 .net "operandB", 0 0, L_0x1bd9c50; 1 drivers
v0x1a4a850_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a4a8d0_0 .net "result", 0 0, L_0x1bdf0e0; 1 drivers
v0x1a4a9a0_0 .net "trueB", 0 0, L_0x1bda420; 1 drivers
v0x1a4aa80_0 .net "wAddSub", 0 0, L_0x1bdaf20; 1 drivers
v0x1a4ab90_0 .net "wNandAnd", 0 0, L_0x1bdc6b0; 1 drivers
v0x1a4ad10_0 .net "wNorOr", 0 0, L_0x1bdd0f0; 1 drivers
v0x1a4ae20_0 .net "wXor", 0 0, L_0x1bdbc50; 1 drivers
L_0x1bdf210 .part v0x1b19ef0_0, 0, 1;
L_0x1bdf2b0 .part v0x1b19ef0_0, 1, 1;
L_0x1bdf3e0 .part v0x1b19ef0_0, 2, 1;
S_0x1a49c50 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a445c0;
 .timescale 0 0;
L_0x1bd43c0/d .functor NAND 1, L_0x1a4d1c0, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bd43c0 .delay (20,20,20) L_0x1bd43c0/d;
L_0x1bd44a0/d .functor NOT 1, L_0x1bd43c0, C4<0>, C4<0>, C4<0>;
L_0x1bd44a0 .delay (10,10,10) L_0x1bd44a0/d;
L_0x1bda020/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bda020 .delay (10,10,10) L_0x1bda020/d;
L_0x1bda0c0/d .functor NAND 1, L_0x1bd9c50, L_0x1bda020, C4<1>, C4<1>;
L_0x1bda0c0 .delay (20,20,20) L_0x1bda0c0/d;
L_0x1bda1b0/d .functor NOT 1, L_0x1bda0c0, C4<0>, C4<0>, C4<0>;
L_0x1bda1b0 .delay (10,10,10) L_0x1bda1b0/d;
L_0x1bda2a0/d .functor NOR 1, L_0x1bda1b0, L_0x1bd44a0, C4<0>, C4<0>;
L_0x1bda2a0 .delay (20,20,20) L_0x1bda2a0/d;
L_0x1bda420/d .functor NOT 1, L_0x1bda2a0, C4<0>, C4<0>, C4<0>;
L_0x1bda420 .delay (10,10,10) L_0x1bda420/d;
v0x1a49d40_0 .net "and_in0ncom", 0 0, L_0x1bda1b0; 1 drivers
v0x1a49e00_0 .net "and_in1com", 0 0, L_0x1bd44a0; 1 drivers
v0x1a49ea0_0 .alias "in0", 0 0, v0x1a4a740_0;
v0x1a49f20_0 .alias "in1", 0 0, v0x1a4a640_0;
v0x1a49fa0_0 .net "nand_in0ncom", 0 0, L_0x1bda0c0; 1 drivers
v0x1a4a040_0 .net "nand_in1com", 0 0, L_0x1bd43c0; 1 drivers
v0x1a4a0e0_0 .net "ncom", 0 0, L_0x1bda020; 1 drivers
v0x1a4a180_0 .net "nor_wire", 0 0, L_0x1bda2a0; 1 drivers
v0x1a4a220_0 .alias "result", 0 0, v0x1a4a9a0_0;
v0x1a4a2f0_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a48910 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a445c0;
 .timescale 0 0;
L_0x1bdb030/d .functor NAND 1, L_0x1bd9bb0, L_0x1bda420, C4<1>, C4<1>;
L_0x1bdb030 .delay (20,20,20) L_0x1bdb030/d;
L_0x1bdb1a0/d .functor NOT 1, L_0x1bdb030, C4<0>, C4<0>, C4<0>;
L_0x1bdb1a0 .delay (10,10,10) L_0x1bdb1a0/d;
L_0x1bdb2b0/d .functor NAND 1, L_0x1bd9cf0, L_0x1bda980, C4<1>, C4<1>;
L_0x1bdb2b0 .delay (20,20,20) L_0x1bdb2b0/d;
L_0x1bdb370/d .functor NOT 1, L_0x1bdb2b0, C4<0>, C4<0>, C4<0>;
L_0x1bdb370 .delay (10,10,10) L_0x1bdb370/d;
L_0x1bdb480/d .functor NOR 1, L_0x1bdb370, L_0x1bdb1a0, C4<0>, C4<0>;
L_0x1bdb480 .delay (20,20,20) L_0x1bdb480/d;
L_0x1bdb5f0/d .functor NOT 1, L_0x1bdb480, C4<0>, C4<0>, C4<0>;
L_0x1bdb5f0 .delay (10,10,10) L_0x1bdb5f0/d;
v0x1a494f0_0 .net "And_AB", 0 0, L_0x1bdb1a0; 1 drivers
v0x1a49590_0 .net "And_XorAB_C", 0 0, L_0x1bdb370; 1 drivers
v0x1a49630_0 .net "Nand_AB", 0 0, L_0x1bdb030; 1 drivers
v0x1a496d0_0 .net "Nand_XorAB_C", 0 0, L_0x1bdb2b0; 1 drivers
v0x1a49750_0 .net "Xor_AB", 0 0, L_0x1bda980; 1 drivers
v0x1a49820_0 .alias "a", 0 0, v0x1a4a6c0_0;
v0x1a49970_0 .alias "b", 0 0, v0x1a4a9a0_0;
v0x1a499f0_0 .alias "carryin", 0 0, v0x1a4a3d0_0;
v0x1a49a70_0 .alias "carryout", 0 0, v0x1a4a4c0_0;
v0x1a49af0_0 .net "nco", 0 0, L_0x1bdb480; 1 drivers
v0x1a49bd0_0 .alias "sum", 0 0, v0x1a4aa80_0;
S_0x1a48fa0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a48910;
 .timescale 0 0;
L_0x1bda550/d .functor NAND 1, L_0x1bd9bb0, L_0x1bda420, C4<1>, C4<1>;
L_0x1bda550 .delay (20,20,20) L_0x1bda550/d;
L_0x1bda630/d .functor NOR 1, L_0x1bd9bb0, L_0x1bda420, C4<0>, C4<0>;
L_0x1bda630 .delay (20,20,20) L_0x1bda630/d;
L_0x1bda710/d .functor NOT 1, L_0x1bda630, C4<0>, C4<0>, C4<0>;
L_0x1bda710 .delay (10,10,10) L_0x1bda710/d;
L_0x1bda820/d .functor NAND 1, L_0x1bda710, L_0x1bda550, C4<1>, C4<1>;
L_0x1bda820 .delay (20,20,20) L_0x1bda820/d;
L_0x1bda980/d .functor NOT 1, L_0x1bda820, C4<0>, C4<0>, C4<0>;
L_0x1bda980 .delay (10,10,10) L_0x1bda980/d;
v0x1a49090_0 .alias "a", 0 0, v0x1a4a6c0_0;
v0x1a49130_0 .alias "b", 0 0, v0x1a4a9a0_0;
v0x1a491d0_0 .net "nand_ab", 0 0, L_0x1bda550; 1 drivers
v0x1a49270_0 .net "nor_ab", 0 0, L_0x1bda630; 1 drivers
v0x1a492f0_0 .net "nxor_ab", 0 0, L_0x1bda820; 1 drivers
v0x1a49390_0 .net "or_ab", 0 0, L_0x1bda710; 1 drivers
v0x1a49470_0 .alias "result", 0 0, v0x1a49750_0;
S_0x1a48a00 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a48910;
 .timescale 0 0;
L_0x1bdaa90/d .functor NAND 1, L_0x1bda980, L_0x1bd9cf0, C4<1>, C4<1>;
L_0x1bdaa90 .delay (20,20,20) L_0x1bdaa90/d;
L_0x1bdabe0/d .functor NOR 1, L_0x1bda980, L_0x1bd9cf0, C4<0>, C4<0>;
L_0x1bdabe0 .delay (20,20,20) L_0x1bdabe0/d;
L_0x1bdad50/d .functor NOT 1, L_0x1bdabe0, C4<0>, C4<0>, C4<0>;
L_0x1bdad50 .delay (10,10,10) L_0x1bdad50/d;
L_0x1bdae10/d .functor NAND 1, L_0x1bdad50, L_0x1bdaa90, C4<1>, C4<1>;
L_0x1bdae10 .delay (20,20,20) L_0x1bdae10/d;
L_0x1bdaf20/d .functor NOT 1, L_0x1bdae10, C4<0>, C4<0>, C4<0>;
L_0x1bdaf20 .delay (10,10,10) L_0x1bdaf20/d;
v0x1a48af0_0 .alias "a", 0 0, v0x1a49750_0;
v0x1a48b90_0 .alias "b", 0 0, v0x1a4a3d0_0;
v0x1a48c30_0 .net "nand_ab", 0 0, L_0x1bdaa90; 1 drivers
v0x1a48cd0_0 .net "nor_ab", 0 0, L_0x1bdabe0; 1 drivers
v0x1a48d50_0 .net "nxor_ab", 0 0, L_0x1bdae10; 1 drivers
v0x1a48df0_0 .net "or_ab", 0 0, L_0x1bdad50; 1 drivers
v0x1a48ed0_0 .alias "result", 0 0, v0x1a4aa80_0;
S_0x1a483c0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a445c0;
 .timescale 0 0;
L_0x1bdb7b0/d .functor NAND 1, L_0x1bd9bb0, L_0x1bd9c50, C4<1>, C4<1>;
L_0x1bdb7b0 .delay (20,20,20) L_0x1bdb7b0/d;
L_0x1bdb870/d .functor NOR 1, L_0x1bd9bb0, L_0x1bd9c50, C4<0>, C4<0>;
L_0x1bdb870 .delay (20,20,20) L_0x1bdb870/d;
L_0x1bdba00/d .functor NOT 1, L_0x1bdb870, C4<0>, C4<0>, C4<0>;
L_0x1bdba00 .delay (10,10,10) L_0x1bdba00/d;
L_0x1bdbaf0/d .functor NAND 1, L_0x1bdba00, L_0x1bdb7b0, C4<1>, C4<1>;
L_0x1bdbaf0 .delay (20,20,20) L_0x1bdbaf0/d;
L_0x1bdbc50/d .functor NOT 1, L_0x1bdbaf0, C4<0>, C4<0>, C4<0>;
L_0x1bdbc50 .delay (10,10,10) L_0x1bdbc50/d;
v0x1a484b0_0 .alias "a", 0 0, v0x1a4a6c0_0;
v0x1a48530_0 .alias "b", 0 0, v0x1a4a740_0;
v0x1a48600_0 .net "nand_ab", 0 0, L_0x1bdb7b0; 1 drivers
v0x1a48680_0 .net "nor_ab", 0 0, L_0x1bdb870; 1 drivers
v0x1a48700_0 .net "nxor_ab", 0 0, L_0x1bdbaf0; 1 drivers
v0x1a48780_0 .net "or_ab", 0 0, L_0x1bdba00; 1 drivers
v0x1a48840_0 .alias "result", 0 0, v0x1a4ae20_0;
S_0x1a47740 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a445c0;
 .timescale 0 0;
L_0x1bdbda0/d .functor NAND 1, L_0x1bd9bb0, L_0x1bd9c50, C4<1>, C4<1>;
L_0x1bdbda0 .delay (20,20,20) L_0x1bdbda0/d;
L_0x1bdbed0/d .functor NOT 1, L_0x1bdbda0, C4<0>, C4<0>, C4<0>;
L_0x1bdbed0 .delay (10,10,10) L_0x1bdbed0/d;
v0x1a47fb0_0 .alias "a", 0 0, v0x1a4a6c0_0;
v0x1a48050_0 .net "and_ab", 0 0, L_0x1bdbed0; 1 drivers
v0x1a480d0_0 .alias "b", 0 0, v0x1a4a740_0;
v0x1a48150_0 .net "nand_ab", 0 0, L_0x1bdbda0; 1 drivers
v0x1a48230_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a43e00_0 .alias "result", 0 0, v0x1a4ab90_0;
S_0x1a47830 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a47740;
 .timescale 0 0;
L_0x1bdc020/d .functor NAND 1, L_0x1bdbed0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bdc020 .delay (20,20,20) L_0x1bdc020/d;
L_0x1bdc0e0/d .functor NOT 1, L_0x1bdc020, C4<0>, C4<0>, C4<0>;
L_0x1bdc0e0 .delay (10,10,10) L_0x1bdc0e0/d;
L_0x1bdc210/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bdc210 .delay (10,10,10) L_0x1bdc210/d;
L_0x1bdc2d0/d .functor NAND 1, L_0x1bdbda0, L_0x1bdc210, C4<1>, C4<1>;
L_0x1bdc2d0 .delay (20,20,20) L_0x1bdc2d0/d;
L_0x1bdc420/d .functor NOT 1, L_0x1bdc2d0, C4<0>, C4<0>, C4<0>;
L_0x1bdc420 .delay (10,10,10) L_0x1bdc420/d;
L_0x1bdc510/d .functor NOR 1, L_0x1bdc420, L_0x1bdc0e0, C4<0>, C4<0>;
L_0x1bdc510 .delay (20,20,20) L_0x1bdc510/d;
L_0x1bdc6b0/d .functor NOT 1, L_0x1bdc510, C4<0>, C4<0>, C4<0>;
L_0x1bdc6b0 .delay (10,10,10) L_0x1bdc6b0/d;
v0x1a47920_0 .net "and_in0ncom", 0 0, L_0x1bdc420; 1 drivers
v0x1a479a0_0 .net "and_in1com", 0 0, L_0x1bdc0e0; 1 drivers
v0x1a47a20_0 .alias "in0", 0 0, v0x1a48150_0;
v0x1a47ac0_0 .alias "in1", 0 0, v0x1a48050_0;
v0x1a47b40_0 .net "nand_in0ncom", 0 0, L_0x1bdc2d0; 1 drivers
v0x1a47be0_0 .net "nand_in1com", 0 0, L_0x1bdc020; 1 drivers
v0x1a47cc0_0 .net "ncom", 0 0, L_0x1bdc210; 1 drivers
v0x1a47d60_0 .net "nor_wire", 0 0, L_0x1bdc510; 1 drivers
v0x1a47e00_0 .alias "result", 0 0, v0x1a4ab90_0;
v0x1a47ed0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a46ca0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a445c0;
 .timescale 0 0;
L_0x1bdc7e0/d .functor NOR 1, L_0x1bd9bb0, L_0x1bd9c50, C4<0>, C4<0>;
L_0x1bdc7e0 .delay (20,20,20) L_0x1bdc7e0/d;
L_0x1bdc910/d .functor NOT 1, L_0x1bdc7e0, C4<0>, C4<0>, C4<0>;
L_0x1bdc910 .delay (10,10,10) L_0x1bdc910/d;
v0x1a47420_0 .alias "a", 0 0, v0x1a4a6c0_0;
v0x1a474a0_0 .alias "b", 0 0, v0x1a4a740_0;
v0x1a47540_0 .net "nor_ab", 0 0, L_0x1bdc7e0; 1 drivers
v0x1a475c0_0 .net "or_ab", 0 0, L_0x1bdc910; 1 drivers
v0x1a47640_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a476c0_0 .alias "result", 0 0, v0x1a4ad10_0;
S_0x1a46d90 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a46ca0;
 .timescale 0 0;
L_0x1bdca60/d .functor NAND 1, L_0x1bdc910, v0x1aae130_0, C4<1>, C4<1>;
L_0x1bdca60 .delay (20,20,20) L_0x1bdca60/d;
L_0x1bdcb20/d .functor NOT 1, L_0x1bdca60, C4<0>, C4<0>, C4<0>;
L_0x1bdcb20 .delay (10,10,10) L_0x1bdcb20/d;
L_0x1bdcc50/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1bdcc50 .delay (10,10,10) L_0x1bdcc50/d;
L_0x1bdcd10/d .functor NAND 1, L_0x1bdc7e0, L_0x1bdcc50, C4<1>, C4<1>;
L_0x1bdcd10 .delay (20,20,20) L_0x1bdcd10/d;
L_0x1bdce60/d .functor NOT 1, L_0x1bdcd10, C4<0>, C4<0>, C4<0>;
L_0x1bdce60 .delay (10,10,10) L_0x1bdce60/d;
L_0x1bdcf50/d .functor NOR 1, L_0x1bdce60, L_0x1bdcb20, C4<0>, C4<0>;
L_0x1bdcf50 .delay (20,20,20) L_0x1bdcf50/d;
L_0x1bdd0f0/d .functor NOT 1, L_0x1bdcf50, C4<0>, C4<0>, C4<0>;
L_0x1bdd0f0 .delay (10,10,10) L_0x1bdd0f0/d;
v0x1a46e80_0 .net "and_in0ncom", 0 0, L_0x1bdce60; 1 drivers
v0x1a46f00_0 .net "and_in1com", 0 0, L_0x1bdcb20; 1 drivers
v0x1a46f80_0 .alias "in0", 0 0, v0x1a47540_0;
v0x1a47000_0 .alias "in1", 0 0, v0x1a475c0_0;
v0x1a47080_0 .net "nand_in0ncom", 0 0, L_0x1bdcd10; 1 drivers
v0x1a47100_0 .net "nand_in1com", 0 0, L_0x1bdca60; 1 drivers
v0x1a47180_0 .net "ncom", 0 0, L_0x1bdcc50; 1 drivers
v0x1a47200_0 .net "nor_wire", 0 0, L_0x1bdcf50; 1 drivers
v0x1a472d0_0 .alias "result", 0 0, v0x1a4ad10_0;
v0x1a473a0_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a446b0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a445c0;
 .timescale 0 0;
v0x1a464f0_0 .alias "in0", 0 0, v0x1a4aa80_0;
v0x1a465a0_0 .alias "in1", 0 0, v0x1a4ae20_0;
v0x1a46650_0 .alias "in2", 0 0, v0x1a4ab90_0;
v0x1a46700_0 .alias "in3", 0 0, v0x1a4ad10_0;
v0x1a467e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a46890_0 .alias "result", 0 0, v0x1a4a8d0_0;
v0x1a46910_0 .net "sel0", 0 0, L_0x1bdf210; 1 drivers
v0x1a46990_0 .net "sel1", 0 0, L_0x1bdf2b0; 1 drivers
v0x1a46a10_0 .net "sel2", 0 0, L_0x1bdf3e0; 1 drivers
v0x1a46ac0_0 .net "w0", 0 0, L_0x1bdd8b0; 1 drivers
v0x1a46ba0_0 .net "w1", 0 0, L_0x1bde030; 1 drivers
v0x1a46c20_0 .net "w2", 0 0, L_0x1bde880; 1 drivers
S_0x1a45d70 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a446b0;
 .timescale 0 0;
L_0x1bdd220/d .functor NAND 1, L_0x1bdbc50, L_0x1bdf210, C4<1>, C4<1>;
L_0x1bdd220 .delay (20,20,20) L_0x1bdd220/d;
L_0x1bdd2e0/d .functor NOT 1, L_0x1bdd220, C4<0>, C4<0>, C4<0>;
L_0x1bdd2e0 .delay (10,10,10) L_0x1bdd2e0/d;
L_0x1bdd410/d .functor NOT 1, L_0x1bdf210, C4<0>, C4<0>, C4<0>;
L_0x1bdd410 .delay (10,10,10) L_0x1bdd410/d;
L_0x1bdd560/d .functor NAND 1, L_0x1bdaf20, L_0x1bdd410, C4<1>, C4<1>;
L_0x1bdd560 .delay (20,20,20) L_0x1bdd560/d;
L_0x1bdd620/d .functor NOT 1, L_0x1bdd560, C4<0>, C4<0>, C4<0>;
L_0x1bdd620 .delay (10,10,10) L_0x1bdd620/d;
L_0x1bdd710/d .functor NOR 1, L_0x1bdd620, L_0x1bdd2e0, C4<0>, C4<0>;
L_0x1bdd710 .delay (20,20,20) L_0x1bdd710/d;
L_0x1bdd8b0/d .functor NOT 1, L_0x1bdd710, C4<0>, C4<0>, C4<0>;
L_0x1bdd8b0 .delay (10,10,10) L_0x1bdd8b0/d;
v0x1a45e60_0 .net "and_in0ncom", 0 0, L_0x1bdd620; 1 drivers
v0x1a45f20_0 .net "and_in1com", 0 0, L_0x1bdd2e0; 1 drivers
v0x1a45fc0_0 .alias "in0", 0 0, v0x1a4aa80_0;
v0x1a46060_0 .alias "in1", 0 0, v0x1a4ae20_0;
v0x1a460e0_0 .net "nand_in0ncom", 0 0, L_0x1bdd560; 1 drivers
v0x1a46180_0 .net "nand_in1com", 0 0, L_0x1bdd220; 1 drivers
v0x1a46220_0 .net "ncom", 0 0, L_0x1bdd410; 1 drivers
v0x1a462c0_0 .net "nor_wire", 0 0, L_0x1bdd710; 1 drivers
v0x1a46360_0 .alias "result", 0 0, v0x1a46ac0_0;
v0x1a463e0_0 .alias "sel0", 0 0, v0x1a46910_0;
S_0x1a45620 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a446b0;
 .timescale 0 0;
L_0x1bdd9e0/d .functor NAND 1, L_0x1bdd0f0, L_0x1bdf210, C4<1>, C4<1>;
L_0x1bdd9e0 .delay (20,20,20) L_0x1bdd9e0/d;
L_0x1bddaa0/d .functor NOT 1, L_0x1bdd9e0, C4<0>, C4<0>, C4<0>;
L_0x1bddaa0 .delay (10,10,10) L_0x1bddaa0/d;
L_0x1bddbd0/d .functor NOT 1, L_0x1bdf210, C4<0>, C4<0>, C4<0>;
L_0x1bddbd0 .delay (10,10,10) L_0x1bddbd0/d;
L_0x1bddc90/d .functor NAND 1, L_0x1bdc6b0, L_0x1bddbd0, C4<1>, C4<1>;
L_0x1bddc90 .delay (20,20,20) L_0x1bddc90/d;
L_0x1bddda0/d .functor NOT 1, L_0x1bddc90, C4<0>, C4<0>, C4<0>;
L_0x1bddda0 .delay (10,10,10) L_0x1bddda0/d;
L_0x1bdde90/d .functor NOR 1, L_0x1bddda0, L_0x1bddaa0, C4<0>, C4<0>;
L_0x1bdde90 .delay (20,20,20) L_0x1bdde90/d;
L_0x1bde030/d .functor NOT 1, L_0x1bdde90, C4<0>, C4<0>, C4<0>;
L_0x1bde030 .delay (10,10,10) L_0x1bde030/d;
v0x1a45710_0 .net "and_in0ncom", 0 0, L_0x1bddda0; 1 drivers
v0x1a457d0_0 .net "and_in1com", 0 0, L_0x1bddaa0; 1 drivers
v0x1a45870_0 .alias "in0", 0 0, v0x1a4ab90_0;
v0x1a45910_0 .alias "in1", 0 0, v0x1a4ad10_0;
v0x1a45990_0 .net "nand_in0ncom", 0 0, L_0x1bddc90; 1 drivers
v0x1a45a30_0 .net "nand_in1com", 0 0, L_0x1bdd9e0; 1 drivers
v0x1a45ad0_0 .net "ncom", 0 0, L_0x1bddbd0; 1 drivers
v0x1a45b70_0 .net "nor_wire", 0 0, L_0x1bdde90; 1 drivers
v0x1a45c10_0 .alias "result", 0 0, v0x1a46ba0_0;
v0x1a45c90_0 .alias "sel0", 0 0, v0x1a46910_0;
S_0x1a44ed0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a446b0;
 .timescale 0 0;
L_0x1bde160/d .functor NAND 1, L_0x1bde030, L_0x1bdf2b0, C4<1>, C4<1>;
L_0x1bde160 .delay (20,20,20) L_0x1bde160/d;
L_0x1bde2b0/d .functor NOT 1, L_0x1bde160, C4<0>, C4<0>, C4<0>;
L_0x1bde2b0 .delay (10,10,10) L_0x1bde2b0/d;
L_0x1bde3e0/d .functor NOT 1, L_0x1bdf2b0, C4<0>, C4<0>, C4<0>;
L_0x1bde3e0 .delay (10,10,10) L_0x1bde3e0/d;
L_0x1bde4a0/d .functor NAND 1, L_0x1bdd8b0, L_0x1bde3e0, C4<1>, C4<1>;
L_0x1bde4a0 .delay (20,20,20) L_0x1bde4a0/d;
L_0x1bde5f0/d .functor NOT 1, L_0x1bde4a0, C4<0>, C4<0>, C4<0>;
L_0x1bde5f0 .delay (10,10,10) L_0x1bde5f0/d;
L_0x1bde6e0/d .functor NOR 1, L_0x1bde5f0, L_0x1bde2b0, C4<0>, C4<0>;
L_0x1bde6e0 .delay (20,20,20) L_0x1bde6e0/d;
L_0x1bde880/d .functor NOT 1, L_0x1bde6e0, C4<0>, C4<0>, C4<0>;
L_0x1bde880 .delay (10,10,10) L_0x1bde880/d;
v0x1a44fc0_0 .net "and_in0ncom", 0 0, L_0x1bde5f0; 1 drivers
v0x1a45080_0 .net "and_in1com", 0 0, L_0x1bde2b0; 1 drivers
v0x1a45120_0 .alias "in0", 0 0, v0x1a46ac0_0;
v0x1a451c0_0 .alias "in1", 0 0, v0x1a46ba0_0;
v0x1a45240_0 .net "nand_in0ncom", 0 0, L_0x1bde4a0; 1 drivers
v0x1a452e0_0 .net "nand_in1com", 0 0, L_0x1bde160; 1 drivers
v0x1a45380_0 .net "ncom", 0 0, L_0x1bde3e0; 1 drivers
v0x1a45420_0 .net "nor_wire", 0 0, L_0x1bde6e0; 1 drivers
v0x1a454c0_0 .alias "result", 0 0, v0x1a46c20_0;
v0x1a45540_0 .alias "sel0", 0 0, v0x1a46990_0;
S_0x1a447a0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a446b0;
 .timescale 0 0;
L_0x1bde9b0/d .functor NAND 1, C4<0>, L_0x1bdf3e0, C4<1>, C4<1>;
L_0x1bde9b0 .delay (20,20,20) L_0x1bde9b0/d;
L_0x1bdeb10/d .functor NOT 1, L_0x1bde9b0, C4<0>, C4<0>, C4<0>;
L_0x1bdeb10 .delay (10,10,10) L_0x1bdeb10/d;
L_0x1bdec40/d .functor NOT 1, L_0x1bdf3e0, C4<0>, C4<0>, C4<0>;
L_0x1bdec40 .delay (10,10,10) L_0x1bdec40/d;
L_0x1bded00/d .functor NAND 1, L_0x1bde880, L_0x1bdec40, C4<1>, C4<1>;
L_0x1bded00 .delay (20,20,20) L_0x1bded00/d;
L_0x1bdee50/d .functor NOT 1, L_0x1bded00, C4<0>, C4<0>, C4<0>;
L_0x1bdee50 .delay (10,10,10) L_0x1bdee50/d;
L_0x1bdef40/d .functor NOR 1, L_0x1bdee50, L_0x1bdeb10, C4<0>, C4<0>;
L_0x1bdef40 .delay (20,20,20) L_0x1bdef40/d;
L_0x1bdf0e0/d .functor NOT 1, L_0x1bdef40, C4<0>, C4<0>, C4<0>;
L_0x1bdf0e0 .delay (10,10,10) L_0x1bdf0e0/d;
v0x1a44890_0 .net "and_in0ncom", 0 0, L_0x1bdee50; 1 drivers
v0x1a44910_0 .net "and_in1com", 0 0, L_0x1bdeb10; 1 drivers
v0x1a449b0_0 .alias "in0", 0 0, v0x1a46c20_0;
v0x1a44a50_0 .alias "in1", 0 0, v0x1a467e0_0;
v0x1a44ad0_0 .net "nand_in0ncom", 0 0, L_0x1bded00; 1 drivers
v0x1a44b70_0 .net "nand_in1com", 0 0, L_0x1bde9b0; 1 drivers
v0x1a44c50_0 .net "ncom", 0 0, L_0x1bdec40; 1 drivers
v0x1a44cf0_0 .net "nor_wire", 0 0, L_0x1bdef40; 1 drivers
v0x1a44d90_0 .alias "result", 0 0, v0x1a4a8d0_0;
v0x1a44e30_0 .alias "sel0", 0 0, v0x1a46a10_0;
S_0x1a18130 .scope generate, "ALU4[30]" "ALU4[30]" 2 107, 2 107, S_0x1898e50;
 .timescale 0 0;
P_0x169c078 .param/l "i" 2 107, +C4<011110>;
S_0x1a17ec0 .scope module, "_alu" "ALU_1bit" 2 108, 2 16, S_0x1a18130;
 .timescale 0 0;
L_0x1a46780/d .functor NOT 1, L_0x1bdf860, C4<0>, C4<0>, C4<0>;
L_0x1a46780 .delay (10,10,10) L_0x1a46780/d;
v0x1a43950_0 .net "carryin", 0 0, L_0x1bdf900; 1 drivers
v0x1a439f0_0 .net "carryout", 0 0, L_0x1be1910; 1 drivers
v0x1a43a70_0 .alias "invertB", 0 0, v0x1b1a400_0;
v0x1a43af0_0 .alias "muxIndex", 2 0, v0x1b1a480_0;
v0x1a43b70_0 .net "notB", 0 0, L_0x1a46780; 1 drivers
v0x1a43bf0_0 .net "operandA", 0 0, L_0x1bdf7c0; 1 drivers
v0x1a43c70_0 .net "operandB", 0 0, L_0x1bdf860; 1 drivers
v0x1a43d80_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a43e90_0 .net "result", 0 0, L_0x1be5400; 1 drivers
v0x1a43f10_0 .net "trueB", 0 0, L_0x1b19250; 1 drivers
v0x1a43ff0_0 .net "wAddSub", 0 0, L_0x1be1210; 1 drivers
v0x1a44100_0 .net "wNandAnd", 0 0, L_0x1be29d0; 1 drivers
v0x1a44280_0 .net "wNorOr", 0 0, L_0x1be3410; 1 drivers
v0x1a44390_0 .net "wXor", 0 0, L_0x1be1f70; 1 drivers
L_0x1be5530 .part v0x1b19ef0_0, 0, 1;
L_0x1be55d0 .part v0x1b19ef0_0, 1, 1;
L_0x1be5700 .part v0x1b19ef0_0, 2, 1;
S_0x1a431b0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1a17ec0;
 .timescale 0 0;
L_0x1bd9e30/d .functor NAND 1, L_0x1a46780, v0x1b19e70_0, C4<1>, C4<1>;
L_0x1bd9e30 .delay (20,20,20) L_0x1bd9e30/d;
L_0x1bd9f10/d .functor NOT 1, L_0x1bd9e30, C4<0>, C4<0>, C4<0>;
L_0x1bd9f10 .delay (10,10,10) L_0x1bd9f10/d;
L_0x1bdfbb0/d .functor NOT 1, v0x1b19e70_0, C4<0>, C4<0>, C4<0>;
L_0x1bdfbb0 .delay (10,10,10) L_0x1bdfbb0/d;
L_0x1b18eb0/d .functor NAND 1, L_0x1bdf860, L_0x1bdfbb0, C4<1>, C4<1>;
L_0x1b18eb0 .delay (20,20,20) L_0x1b18eb0/d;
L_0x1b18fc0/d .functor NOT 1, L_0x1b18eb0, C4<0>, C4<0>, C4<0>;
L_0x1b18fc0 .delay (10,10,10) L_0x1b18fc0/d;
L_0x1b190b0/d .functor NOR 1, L_0x1b18fc0, L_0x1bd9f10, C4<0>, C4<0>;
L_0x1b190b0 .delay (20,20,20) L_0x1b190b0/d;
L_0x1b19250/d .functor NOT 1, L_0x1b190b0, C4<0>, C4<0>, C4<0>;
L_0x1b19250 .delay (10,10,10) L_0x1b19250/d;
v0x1a432a0_0 .net "and_in0ncom", 0 0, L_0x1b18fc0; 1 drivers
v0x1a43360_0 .net "and_in1com", 0 0, L_0x1bd9f10; 1 drivers
v0x1a43400_0 .alias "in0", 0 0, v0x1a43c70_0;
v0x1a43480_0 .alias "in1", 0 0, v0x1a43b70_0;
v0x1a43500_0 .net "nand_in0ncom", 0 0, L_0x1b18eb0; 1 drivers
v0x1a435a0_0 .net "nand_in1com", 0 0, L_0x1bd9e30; 1 drivers
v0x1a43640_0 .net "ncom", 0 0, L_0x1bdfbb0; 1 drivers
v0x1a436e0_0 .net "nor_wire", 0 0, L_0x1b190b0; 1 drivers
v0x1a43780_0 .alias "result", 0 0, v0x1a43f10_0;
v0x1a43850_0 .alias "sel0", 0 0, v0x1b1a400_0;
S_0x1a41e70 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1a17ec0;
 .timescale 0 0;
L_0x1be1320/d .functor NAND 1, L_0x1bdf7c0, L_0x1b19250, C4<1>, C4<1>;
L_0x1be1320 .delay (20,20,20) L_0x1be1320/d;
L_0x1be1490/d .functor NOT 1, L_0x1be1320, C4<0>, C4<0>, C4<0>;
L_0x1be1490 .delay (10,10,10) L_0x1be1490/d;
L_0x1be15a0/d .functor NAND 1, L_0x1bdf900, L_0x1be0d10, C4<1>, C4<1>;
L_0x1be15a0 .delay (20,20,20) L_0x1be15a0/d;
L_0x1be1660/d .functor NOT 1, L_0x1be15a0, C4<0>, C4<0>, C4<0>;
L_0x1be1660 .delay (10,10,10) L_0x1be1660/d;
L_0x1be17a0/d .functor NOR 1, L_0x1be1660, L_0x1be1490, C4<0>, C4<0>;
L_0x1be17a0 .delay (20,20,20) L_0x1be17a0/d;
L_0x1be1910/d .functor NOT 1, L_0x1be17a0, C4<0>, C4<0>, C4<0>;
L_0x1be1910 .delay (10,10,10) L_0x1be1910/d;
v0x1a42a50_0 .net "And_AB", 0 0, L_0x1be1490; 1 drivers
v0x1a42af0_0 .net "And_XorAB_C", 0 0, L_0x1be1660; 1 drivers
v0x1a42b90_0 .net "Nand_AB", 0 0, L_0x1be1320; 1 drivers
v0x1a42c30_0 .net "Nand_XorAB_C", 0 0, L_0x1be15a0; 1 drivers
v0x1a42cb0_0 .net "Xor_AB", 0 0, L_0x1be0d10; 1 drivers
v0x1a42d80_0 .alias "a", 0 0, v0x1a43bf0_0;
v0x1a42ed0_0 .alias "b", 0 0, v0x1a43f10_0;
v0x1a42f50_0 .alias "carryin", 0 0, v0x1a43950_0;
v0x1a42fd0_0 .alias "carryout", 0 0, v0x1a439f0_0;
v0x1a43050_0 .net "nco", 0 0, L_0x1be17a0; 1 drivers
v0x1a43130_0 .alias "sum", 0 0, v0x1a43ff0_0;
S_0x1a42500 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1a41e70;
 .timescale 0 0;
L_0x1b193c0/d .functor NAND 1, L_0x1bdf7c0, L_0x1b19250, C4<1>, C4<1>;
L_0x1b193c0 .delay (20,20,20) L_0x1b193c0/d;
L_0x1b19480/d .functor NOR 1, L_0x1bdf7c0, L_0x1b19250, C4<0>, C4<0>;
L_0x1b19480 .delay (20,20,20) L_0x1b19480/d;
L_0x1b19560/d .functor NOT 1, L_0x1b19480, C4<0>, C4<0>, C4<0>;
L_0x1b19560 .delay (10,10,10) L_0x1b19560/d;
L_0x1be0c20/d .functor NAND 1, L_0x1b19560, L_0x1b193c0, C4<1>, C4<1>;
L_0x1be0c20 .delay (20,20,20) L_0x1be0c20/d;
L_0x1be0d10/d .functor NOT 1, L_0x1be0c20, C4<0>, C4<0>, C4<0>;
L_0x1be0d10 .delay (10,10,10) L_0x1be0d10/d;
v0x1a425f0_0 .alias "a", 0 0, v0x1a43bf0_0;
v0x1a42690_0 .alias "b", 0 0, v0x1a43f10_0;
v0x1a42730_0 .net "nand_ab", 0 0, L_0x1b193c0; 1 drivers
v0x1a427d0_0 .net "nor_ab", 0 0, L_0x1b19480; 1 drivers
v0x1a42850_0 .net "nxor_ab", 0 0, L_0x1be0c20; 1 drivers
v0x1a428f0_0 .net "or_ab", 0 0, L_0x1b19560; 1 drivers
v0x1a429d0_0 .alias "result", 0 0, v0x1a42cb0_0;
S_0x1a41f60 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1a41e70;
 .timescale 0 0;
L_0x1be0e00/d .functor NAND 1, L_0x1be0d10, L_0x1bdf900, C4<1>, C4<1>;
L_0x1be0e00 .delay (20,20,20) L_0x1be0e00/d;
L_0x1be0f30/d .functor NOR 1, L_0x1be0d10, L_0x1bdf900, C4<0>, C4<0>;
L_0x1be0f30 .delay (20,20,20) L_0x1be0f30/d;
L_0x1be1060/d .functor NOT 1, L_0x1be0f30, C4<0>, C4<0>, C4<0>;
L_0x1be1060 .delay (10,10,10) L_0x1be1060/d;
L_0x1be1100/d .functor NAND 1, L_0x1be1060, L_0x1be0e00, C4<1>, C4<1>;
L_0x1be1100 .delay (20,20,20) L_0x1be1100/d;
L_0x1be1210/d .functor NOT 1, L_0x1be1100, C4<0>, C4<0>, C4<0>;
L_0x1be1210 .delay (10,10,10) L_0x1be1210/d;
v0x1a42050_0 .alias "a", 0 0, v0x1a42cb0_0;
v0x1a420f0_0 .alias "b", 0 0, v0x1a43950_0;
v0x1a42190_0 .net "nand_ab", 0 0, L_0x1be0e00; 1 drivers
v0x1a42230_0 .net "nor_ab", 0 0, L_0x1be0f30; 1 drivers
v0x1a422b0_0 .net "nxor_ab", 0 0, L_0x1be1100; 1 drivers
v0x1a42350_0 .net "or_ab", 0 0, L_0x1be1060; 1 drivers
v0x1a42430_0 .alias "result", 0 0, v0x1a43ff0_0;
S_0x1a418d0 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1a17ec0;
 .timescale 0 0;
L_0x1be1ad0/d .functor NAND 1, L_0x1bdf7c0, L_0x1bdf860, C4<1>, C4<1>;
L_0x1be1ad0 .delay (20,20,20) L_0x1be1ad0/d;
L_0x1be1b90/d .functor NOR 1, L_0x1bdf7c0, L_0x1bdf860, C4<0>, C4<0>;
L_0x1be1b90 .delay (20,20,20) L_0x1be1b90/d;
L_0x1be1d20/d .functor NOT 1, L_0x1be1b90, C4<0>, C4<0>, C4<0>;
L_0x1be1d20 .delay (10,10,10) L_0x1be1d20/d;
L_0x1be1e10/d .functor NAND 1, L_0x1be1d20, L_0x1be1ad0, C4<1>, C4<1>;
L_0x1be1e10 .delay (20,20,20) L_0x1be1e10/d;
L_0x1be1f70/d .functor NOT 1, L_0x1be1e10, C4<0>, C4<0>, C4<0>;
L_0x1be1f70 .delay (10,10,10) L_0x1be1f70/d;
v0x1a419c0_0 .alias "a", 0 0, v0x1a43bf0_0;
v0x1a41a90_0 .alias "b", 0 0, v0x1a43c70_0;
v0x1a41b60_0 .net "nand_ab", 0 0, L_0x1be1ad0; 1 drivers
v0x1a41be0_0 .net "nor_ab", 0 0, L_0x1be1b90; 1 drivers
v0x1a41c60_0 .net "nxor_ab", 0 0, L_0x1be1e10; 1 drivers
v0x1a41ce0_0 .net "or_ab", 0 0, L_0x1be1d20; 1 drivers
v0x1a41da0_0 .alias "result", 0 0, v0x1a44390_0;
S_0x1a40d00 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1a17ec0;
 .timescale 0 0;
L_0x1be20c0/d .functor NAND 1, L_0x1bdf7c0, L_0x1bdf860, C4<1>, C4<1>;
L_0x1be20c0 .delay (20,20,20) L_0x1be20c0/d;
L_0x1be21f0/d .functor NOT 1, L_0x1be20c0, C4<0>, C4<0>, C4<0>;
L_0x1be21f0 .delay (10,10,10) L_0x1be21f0/d;
v0x1a41550_0 .alias "a", 0 0, v0x1a43bf0_0;
v0x1a415f0_0 .net "and_ab", 0 0, L_0x1be21f0; 1 drivers
v0x1a41670_0 .alias "b", 0 0, v0x1a43c70_0;
v0x1a416f0_0 .net "nand_ab", 0 0, L_0x1be20c0; 1 drivers
v0x1a417d0_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a41850_0 .alias "result", 0 0, v0x1a44100_0;
S_0x1a40df0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1a40d00;
 .timescale 0 0;
L_0x1be2340/d .functor NAND 1, L_0x1be21f0, v0x1aae130_0, C4<1>, C4<1>;
L_0x1be2340 .delay (20,20,20) L_0x1be2340/d;
L_0x1be2400/d .functor NOT 1, L_0x1be2340, C4<0>, C4<0>, C4<0>;
L_0x1be2400 .delay (10,10,10) L_0x1be2400/d;
L_0x1be2530/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1be2530 .delay (10,10,10) L_0x1be2530/d;
L_0x1be25f0/d .functor NAND 1, L_0x1be20c0, L_0x1be2530, C4<1>, C4<1>;
L_0x1be25f0 .delay (20,20,20) L_0x1be25f0/d;
L_0x1be2740/d .functor NOT 1, L_0x1be25f0, C4<0>, C4<0>, C4<0>;
L_0x1be2740 .delay (10,10,10) L_0x1be2740/d;
L_0x1be2830/d .functor NOR 1, L_0x1be2740, L_0x1be2400, C4<0>, C4<0>;
L_0x1be2830 .delay (20,20,20) L_0x1be2830/d;
L_0x1be29d0/d .functor NOT 1, L_0x1be2830, C4<0>, C4<0>, C4<0>;
L_0x1be29d0 .delay (10,10,10) L_0x1be29d0/d;
v0x1a40ee0_0 .net "and_in0ncom", 0 0, L_0x1be2740; 1 drivers
v0x1a40f60_0 .net "and_in1com", 0 0, L_0x1be2400; 1 drivers
v0x1a40fe0_0 .alias "in0", 0 0, v0x1a416f0_0;
v0x1a41060_0 .alias "in1", 0 0, v0x1a415f0_0;
v0x1a410e0_0 .net "nand_in0ncom", 0 0, L_0x1be25f0; 1 drivers
v0x1a41180_0 .net "nand_in1com", 0 0, L_0x1be2340; 1 drivers
v0x1a41260_0 .net "ncom", 0 0, L_0x1be2530; 1 drivers
v0x1a41300_0 .net "nor_wire", 0 0, L_0x1be2830; 1 drivers
v0x1a413a0_0 .alias "result", 0 0, v0x1a44100_0;
v0x1a41470_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a40240 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1a17ec0;
 .timescale 0 0;
L_0x1be2b00/d .functor NOR 1, L_0x1bdf7c0, L_0x1bdf860, C4<0>, C4<0>;
L_0x1be2b00 .delay (20,20,20) L_0x1be2b00/d;
L_0x1be2c30/d .functor NOT 1, L_0x1be2b00, C4<0>, C4<0>, C4<0>;
L_0x1be2c30 .delay (10,10,10) L_0x1be2c30/d;
v0x1a409c0_0 .alias "a", 0 0, v0x1a43bf0_0;
v0x1a40a60_0 .alias "b", 0 0, v0x1a43c70_0;
v0x1a40b00_0 .net "nor_ab", 0 0, L_0x1be2b00; 1 drivers
v0x1a40b80_0 .net "or_ab", 0 0, L_0x1be2c30; 1 drivers
v0x1a40c00_0 .alias "othercontrolsignal", 0 0, v0x1b1a600_0;
v0x1a40c80_0 .alias "result", 0 0, v0x1a44280_0;
S_0x1a40330 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1a40240;
 .timescale 0 0;
L_0x1be2d80/d .functor NAND 1, L_0x1be2c30, v0x1aae130_0, C4<1>, C4<1>;
L_0x1be2d80 .delay (20,20,20) L_0x1be2d80/d;
L_0x1be2e40/d .functor NOT 1, L_0x1be2d80, C4<0>, C4<0>, C4<0>;
L_0x1be2e40 .delay (10,10,10) L_0x1be2e40/d;
L_0x1be2f70/d .functor NOT 1, v0x1aae130_0, C4<0>, C4<0>, C4<0>;
L_0x1be2f70 .delay (10,10,10) L_0x1be2f70/d;
L_0x1be3030/d .functor NAND 1, L_0x1be2b00, L_0x1be2f70, C4<1>, C4<1>;
L_0x1be3030 .delay (20,20,20) L_0x1be3030/d;
L_0x1be3180/d .functor NOT 1, L_0x1be3030, C4<0>, C4<0>, C4<0>;
L_0x1be3180 .delay (10,10,10) L_0x1be3180/d;
L_0x1be3270/d .functor NOR 1, L_0x1be3180, L_0x1be2e40, C4<0>, C4<0>;
L_0x1be3270 .delay (20,20,20) L_0x1be3270/d;
L_0x1be3410/d .functor NOT 1, L_0x1be3270, C4<0>, C4<0>, C4<0>;
L_0x1be3410 .delay (10,10,10) L_0x1be3410/d;
v0x1a40420_0 .net "and_in0ncom", 0 0, L_0x1be3180; 1 drivers
v0x1a404a0_0 .net "and_in1com", 0 0, L_0x1be2e40; 1 drivers
v0x1a40520_0 .alias "in0", 0 0, v0x1a40b00_0;
v0x1a405a0_0 .alias "in1", 0 0, v0x1a40b80_0;
v0x1a40620_0 .net "nand_in0ncom", 0 0, L_0x1be3030; 1 drivers
v0x1a406a0_0 .net "nand_in1com", 0 0, L_0x1be2d80; 1 drivers
v0x1a40720_0 .net "ncom", 0 0, L_0x1be2f70; 1 drivers
v0x1a407a0_0 .net "nor_wire", 0 0, L_0x1be3270; 1 drivers
v0x1a40870_0 .alias "result", 0 0, v0x1a44280_0;
v0x1a40940_0 .alias "sel0", 0 0, v0x1b1a600_0;
S_0x1a15f00 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1a17ec0;
 .timescale 0 0;
v0x1a3f930_0 .alias "in0", 0 0, v0x1a43ff0_0;
v0x1a3f9e0_0 .alias "in1", 0 0, v0x1a44390_0;
v0x1a3fa90_0 .alias "in2", 0 0, v0x1a44100_0;
v0x1a3fb40_0 .alias "in3", 0 0, v0x1a44280_0;
v0x1a3fc20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a3fcd0_0 .alias "result", 0 0, v0x1a43e90_0;
v0x1a3fd50_0 .net "sel0", 0 0, L_0x1be5530; 1 drivers
v0x1a3fdd0_0 .net "sel1", 0 0, L_0x1be55d0; 1 drivers
v0x1a3fea0_0 .net "sel2", 0 0, L_0x1be5700; 1 drivers
v0x1a3ff50_0 .net "w0", 0 0, L_0x1be3bd0; 1 drivers
v0x1a40030_0 .net "w1", 0 0, L_0x1be4350; 1 drivers
v0x1a40100_0 .net "w2", 0 0, L_0x1be4ba0; 1 drivers
S_0x1a3f180 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1a15f00;
 .timescale 0 0;
L_0x1be3540/d .functor NAND 1, L_0x1be1f70, L_0x1be5530, C4<1>, C4<1>;
L_0x1be3540 .delay (20,20,20) L_0x1be3540/d;
L_0x1be3600/d .functor NOT 1, L_0x1be3540, C4<0>, C4<0>, C4<0>;
L_0x1be3600 .delay (10,10,10) L_0x1be3600/d;
L_0x1be3730/d .functor NOT 1, L_0x1be5530, C4<0>, C4<0>, C4<0>;
L_0x1be3730 .delay (10,10,10) L_0x1be3730/d;
L_0x1be3880/d .functor NAND 1, L_0x1be1210, L_0x1be3730, C4<1>, C4<1>;
L_0x1be3880 .delay (20,20,20) L_0x1be3880/d;
L_0x1be3940/d .functor NOT 1, L_0x1be3880, C4<0>, C4<0>, C4<0>;
L_0x1be3940 .delay (10,10,10) L_0x1be3940/d;
L_0x1be3a30/d .functor NOR 1, L_0x1be3940, L_0x1be3600, C4<0>, C4<0>;
L_0x1be3a30 .delay (20,20,20) L_0x1be3a30/d;
L_0x1be3bd0/d .functor NOT 1, L_0x1be3a30, C4<0>, C4<0>, C4<0>;
L_0x1be3bd0 .delay (10,10,10) L_0x1be3bd0/d;
v0x1a3f270_0 .net "and_in0ncom", 0 0, L_0x1be3940; 1 drivers
v0x1a3f330_0 .net "and_in1com", 0 0, L_0x1be3600; 1 drivers
v0x1a3f3d0_0 .alias "in0", 0 0, v0x1a43ff0_0;
v0x1a3f470_0 .alias "in1", 0 0, v0x1a44390_0;
v0x1a3f520_0 .net "nand_in0ncom", 0 0, L_0x1be3880; 1 drivers
v0x1a3f5c0_0 .net "nand_in1com", 0 0, L_0x1be3540; 1 drivers
v0x1a3f660_0 .net "ncom", 0 0, L_0x1be3730; 1 drivers
v0x1a3f700_0 .net "nor_wire", 0 0, L_0x1be3a30; 1 drivers
v0x1a3f7a0_0 .alias "result", 0 0, v0x1a3ff50_0;
v0x1a3f820_0 .alias "sel0", 0 0, v0x1a3fd50_0;
S_0x1a3ea00 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1a15f00;
 .timescale 0 0;
L_0x1be3d00/d .functor NAND 1, L_0x1be3410, L_0x1be5530, C4<1>, C4<1>;
L_0x1be3d00 .delay (20,20,20) L_0x1be3d00/d;
L_0x1be3dc0/d .functor NOT 1, L_0x1be3d00, C4<0>, C4<0>, C4<0>;
L_0x1be3dc0 .delay (10,10,10) L_0x1be3dc0/d;
L_0x1be3ef0/d .functor NOT 1, L_0x1be5530, C4<0>, C4<0>, C4<0>;
L_0x1be3ef0 .delay (10,10,10) L_0x1be3ef0/d;
L_0x1be3fb0/d .functor NAND 1, L_0x1be29d0, L_0x1be3ef0, C4<1>, C4<1>;
L_0x1be3fb0 .delay (20,20,20) L_0x1be3fb0/d;
L_0x1be40c0/d .functor NOT 1, L_0x1be3fb0, C4<0>, C4<0>, C4<0>;
L_0x1be40c0 .delay (10,10,10) L_0x1be40c0/d;
L_0x1be41b0/d .functor NOR 1, L_0x1be40c0, L_0x1be3dc0, C4<0>, C4<0>;
L_0x1be41b0 .delay (20,20,20) L_0x1be41b0/d;
L_0x1be4350/d .functor NOT 1, L_0x1be41b0, C4<0>, C4<0>, C4<0>;
L_0x1be4350 .delay (10,10,10) L_0x1be4350/d;
v0x1a3eaf0_0 .net "and_in0ncom", 0 0, L_0x1be40c0; 1 drivers
v0x1a3ebb0_0 .net "and_in1com", 0 0, L_0x1be3dc0; 1 drivers
v0x1a3ec50_0 .alias "in0", 0 0, v0x1a44100_0;
v0x1a3ecf0_0 .alias "in1", 0 0, v0x1a44280_0;
v0x1a3eda0_0 .net "nand_in0ncom", 0 0, L_0x1be3fb0; 1 drivers
v0x1a3ee40_0 .net "nand_in1com", 0 0, L_0x1be3d00; 1 drivers
v0x1a3eee0_0 .net "ncom", 0 0, L_0x1be3ef0; 1 drivers
v0x1a3ef80_0 .net "nor_wire", 0 0, L_0x1be41b0; 1 drivers
v0x1a3f020_0 .alias "result", 0 0, v0x1a40030_0;
v0x1a3f0a0_0 .alias "sel0", 0 0, v0x1a3fd50_0;
S_0x1a3e2b0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1a15f00;
 .timescale 0 0;
L_0x1be4480/d .functor NAND 1, L_0x1be4350, L_0x1be55d0, C4<1>, C4<1>;
L_0x1be4480 .delay (20,20,20) L_0x1be4480/d;
L_0x1be45d0/d .functor NOT 1, L_0x1be4480, C4<0>, C4<0>, C4<0>;
L_0x1be45d0 .delay (10,10,10) L_0x1be45d0/d;
L_0x1be4700/d .functor NOT 1, L_0x1be55d0, C4<0>, C4<0>, C4<0>;
L_0x1be4700 .delay (10,10,10) L_0x1be4700/d;
L_0x1be47c0/d .functor NAND 1, L_0x1be3bd0, L_0x1be4700, C4<1>, C4<1>;
L_0x1be47c0 .delay (20,20,20) L_0x1be47c0/d;
L_0x1be4910/d .functor NOT 1, L_0x1be47c0, C4<0>, C4<0>, C4<0>;
L_0x1be4910 .delay (10,10,10) L_0x1be4910/d;
L_0x1be4a00/d .functor NOR 1, L_0x1be4910, L_0x1be45d0, C4<0>, C4<0>;
L_0x1be4a00 .delay (20,20,20) L_0x1be4a00/d;
L_0x1be4ba0/d .functor NOT 1, L_0x1be4a00, C4<0>, C4<0>, C4<0>;
L_0x1be4ba0 .delay (10,10,10) L_0x1be4ba0/d;
v0x1a3e3a0_0 .net "and_in0ncom", 0 0, L_0x1be4910; 1 drivers
v0x1a3e460_0 .net "and_in1com", 0 0, L_0x1be45d0; 1 drivers
v0x1a3e500_0 .alias "in0", 0 0, v0x1a3ff50_0;
v0x1a3e5a0_0 .alias "in1", 0 0, v0x1a40030_0;
v0x1a3e620_0 .net "nand_in0ncom", 0 0, L_0x1be47c0; 1 drivers
v0x1a3e6c0_0 .net "nand_in1com", 0 0, L_0x1be4480; 1 drivers
v0x1a3e760_0 .net "ncom", 0 0, L_0x1be4700; 1 drivers
v0x1a3e800_0 .net "nor_wire", 0 0, L_0x1be4a00; 1 drivers
v0x1a3e8a0_0 .alias "result", 0 0, v0x1a40100_0;
v0x1a3e920_0 .alias "sel0", 0 0, v0x1a3fdd0_0;
S_0x1a15c90 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1a15f00;
 .timescale 0 0;
L_0x1be4cd0/d .functor NAND 1, C4<0>, L_0x1be5700, C4<1>, C4<1>;
L_0x1be4cd0 .delay (20,20,20) L_0x1be4cd0/d;
L_0x1be4e30/d .functor NOT 1, L_0x1be4cd0, C4<0>, C4<0>, C4<0>;
L_0x1be4e30 .delay (10,10,10) L_0x1be4e30/d;
L_0x1be4f60/d .functor NOT 1, L_0x1be5700, C4<0>, C4<0>, C4<0>;
L_0x1be4f60 .delay (10,10,10) L_0x1be4f60/d;
L_0x1be5020/d .functor NAND 1, L_0x1be4ba0, L_0x1be4f60, C4<1>, C4<1>;
L_0x1be5020 .delay (20,20,20) L_0x1be5020/d;
L_0x1be5170/d .functor NOT 1, L_0x1be5020, C4<0>, C4<0>, C4<0>;
L_0x1be5170 .delay (10,10,10) L_0x1be5170/d;
L_0x1be5260/d .functor NOR 1, L_0x1be5170, L_0x1be4e30, C4<0>, C4<0>;
L_0x1be5260 .delay (20,20,20) L_0x1be5260/d;
L_0x1be5400/d .functor NOT 1, L_0x1be5260, C4<0>, C4<0>, C4<0>;
L_0x1be5400 .delay (10,10,10) L_0x1be5400/d;
v0x16a2c30_0 .net "and_in0ncom", 0 0, L_0x1be5170; 1 drivers
v0x1a3dc10_0 .net "and_in1com", 0 0, L_0x1be4e30; 1 drivers
v0x1a3dcb0_0 .alias "in0", 0 0, v0x1a40100_0;
v0x1a3dd50_0 .alias "in1", 0 0, v0x1a3fc20_0;
v0x1a3de00_0 .net "nand_in0ncom", 0 0, L_0x1be5020; 1 drivers
v0x1a3dea0_0 .net "nand_in1com", 0 0, L_0x1be4cd0; 1 drivers
v0x1a3df80_0 .net "ncom", 0 0, L_0x1be4f60; 1 drivers
v0x1a3e020_0 .net "nor_wire", 0 0, L_0x1be5260; 1 drivers
v0x1a3e110_0 .alias "result", 0 0, v0x1a43e90_0;
v0x1a3e1b0_0 .alias "sel0", 0 0, v0x1a3fea0_0;
S_0x1a1a450 .scope module, "test_alu_4bit" "test_alu_4bit" 6 7;
 .timescale 0 0;
v0x1b386e0_0 .net "carryout", 0 0, L_0x1c0bfa0; 1 drivers
v0x1b38810_0 .var "command", 2 0;
v0x1b38890_0 .var "operandA", 3 0;
v0x1b38910_0 .var "operandB", 3 0;
v0x1b38990_0 .net "overflow", 0 0, L_0x1c11c90; 1 drivers
RS_0x7fe35e1436a8 .resolv tri, L_0x1bf1cb0, L_0x1c048a0, L_0x1c0ff20, L_0x1c12c00;
v0x1b38a10_0 .net8 "result", 3 0, RS_0x7fe35e1436a8; 4 drivers
v0x1b38a90_0 .net "zero", 0 0, C4<z>; 0 drivers
S_0x1b1ab20 .scope module, "test" "ALU_4bit" 6 13, 2 127, S_0x1a1a450;
 .timescale 0 0;
L_0x1c103d0 .functor NOT 1, L_0x1c10430, C4<0>, C4<0>, C4<0>;
v0x1b37c80_0 .net *"_s29", 0 0, L_0x1c10430; 1 drivers
v0x1b37d20_0 .alias "carryout", 0 0, v0x1b386e0_0;
v0x1b37da0_0 .net "carryout_s", 0 0, L_0x1c11540; 1 drivers
v0x1b37e20_0 .net "command", 2 0, v0x1b38810_0; 1 drivers
RS_0x7fe35e143618 .resolv tri, L_0x1bfeca0, L_0x1c04a10, L_0x1bfeae0, C4<zzz>;
v0x1b37f00_0 .net8 "int_carryout", 2 0, RS_0x7fe35e143618; 3 drivers
v0x1b37f80_0 .net "invertB", 0 0, v0x1b37a70_0; 1 drivers
v0x1b38000_0 .net "muxIndex", 2 0, v0x1b37af0_0; 1 drivers
v0x1b38080_0 .net "operandA", 3 0, v0x1b38890_0; 1 drivers
v0x1b38100_0 .net "operandB", 3 0, v0x1b38910_0; 1 drivers
v0x1b38180_0 .net "othercontrolsignal", 0 0, v0x1b37c00_0; 1 drivers
v0x1b38200_0 .alias "overflow", 0 0, v0x1b38990_0;
v0x1b38280_0 .alias "result", 3 0, v0x1b38a10_0;
v0x1b38320_0 .net "resultFirst", 0 0, L_0x1c09fd0; 1 drivers
v0x1b38430_0 .net "sltValue", 0 0, L_0x1c12320; 1 drivers
v0x1b38530_0 .net "sub_b", 0 0, L_0x1c103d0; 1 drivers
v0x1b385b0_0 .net "sub_sumleft", 0 0, L_0x1c10e70; 1 drivers
v0x1b384b0_0 .alias "zero", 0 0, v0x1b38a90_0;
L_0x1bf1cb0 .part/pv L_0x1bfe5a0, 1, 1, 4;
L_0x1bfeca0 .part/pv L_0x1bfaab0, 1, 1, 3;
L_0x1bfed40 .part v0x1b38890_0, 1, 1;
L_0x1bfede0 .part v0x1b38910_0, 1, 1;
L_0x1bfee80 .part RS_0x7fe35e143618, 0, 1;
L_0x1c048a0 .part/pv L_0x1c04430, 2, 1, 4;
L_0x1c04a10 .part/pv L_0x1c00940, 2, 1, 3;
L_0x1c04ab0 .part v0x1b38890_0, 2, 1;
L_0x1c04b50 .part v0x1b38910_0, 2, 1;
L_0x1c04bf0 .part RS_0x7fe35e143618, 1, 1;
L_0x1bfeae0 .part/pv L_0x1c06540, 0, 1, 3;
L_0x1c0a580 .part v0x1b38890_0, 0, 1;
L_0x1c0a690 .part v0x1b38910_0, 0, 1;
L_0x1c0ff20 .part/pv L_0x1c0f980, 3, 1, 4;
L_0x1c10160 .part v0x1b38890_0, 3, 1;
L_0x1c10200 .part v0x1b38910_0, 3, 1;
L_0x1c10330 .part RS_0x7fe35e143618, 2, 1;
L_0x1c10430 .part v0x1b38910_0, 3, 1;
L_0x1c11700 .part v0x1b38890_0, 3, 1;
L_0x1c117a0 .part RS_0x7fe35e143618, 2, 1;
L_0x1c11de0 .part RS_0x7fe35e143618, 2, 1;
L_0x1c12c00 .part/pv L_0x1c12af0, 0, 1, 4;
L_0x1c11840 .part v0x1b37af0_0, 2, 1;
S_0x1b378e0 .scope module, "controlLUT" "ALUcontrolLUT" 2 141, 2 175, S_0x1b1ab20;
 .timescale 0 0;
v0x1b379d0_0 .alias "ALUcommand", 2 0, v0x1b37e20_0;
v0x1b37a70_0 .var "invertB", 0 0;
v0x1b37af0_0 .var "muxindex", 2 0;
v0x1b37c00_0 .var "othercontrolsignal", 0 0;
E_0x1b2e2d0 .event edge, v0x1b379d0_0;
S_0x1b30fe0 .scope module, "aluFirst" "ALU_1bit" 2 146, 2 16, S_0x1b1ab20;
 .timescale 0 0;
L_0x1c04d80/d .functor NOT 1, L_0x1c0a690, C4<0>, C4<0>, C4<0>;
L_0x1c04d80 .delay (10,10,10) L_0x1c04d80/d;
v0x1b30400_0 .alias "carryin", 0 0, v0x1b37f80_0;
v0x1b36ed0_0 .net "carryout", 0 0, L_0x1c06540; 1 drivers
v0x1b36f50_0 .alias "invertB", 0 0, v0x1b37f80_0;
v0x1b36fd0_0 .alias "muxIndex", 2 0, v0x1b38000_0;
v0x1b37050_0 .net "notB", 0 0, L_0x1c04d80; 1 drivers
v0x1b370d0_0 .net "operandA", 0 0, L_0x1c0a580; 1 drivers
v0x1b37150_0 .net "operandB", 0 0, L_0x1c0a690; 1 drivers
v0x1b37260_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b372e0_0 .alias "result", 0 0, v0x1b38320_0;
v0x1b37360_0 .net "trueB", 0 0, L_0x1c053c0; 1 drivers
v0x1b37440_0 .net "wAddSub", 0 0, L_0x1c05ea0; 1 drivers
v0x1b37550_0 .net "wNandAnd", 0 0, L_0x1c07600; 1 drivers
v0x1b376d0_0 .net "wNorOr", 0 0, L_0x1c08180; 1 drivers
v0x1b377e0_0 .net "wXor", 0 0, L_0x1c06ba0; 1 drivers
L_0x1c0a100 .part v0x1b37af0_0, 0, 1;
L_0x1c0a1a0 .part v0x1b37af0_0, 1, 1;
L_0x1c0a2d0 .part v0x1b37af0_0, 2, 1;
S_0x1b36620 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b30fe0;
 .timescale 0 0;
L_0x1c04e40/d .functor NAND 1, L_0x1c04d80, v0x1b37a70_0, C4<1>, C4<1>;
L_0x1c04e40 .delay (20,20,20) L_0x1c04e40/d;
L_0x1c04f20/d .functor NOT 1, L_0x1c04e40, C4<0>, C4<0>, C4<0>;
L_0x1c04f20 .delay (10,10,10) L_0x1c04f20/d;
L_0x1c05000/d .functor NOT 1, v0x1b37a70_0, C4<0>, C4<0>, C4<0>;
L_0x1c05000 .delay (10,10,10) L_0x1c05000/d;
L_0x1c050c0/d .functor NAND 1, L_0x1c0a690, L_0x1c05000, C4<1>, C4<1>;
L_0x1c050c0 .delay (20,20,20) L_0x1c050c0/d;
L_0x1c05180/d .functor NOT 1, L_0x1c050c0, C4<0>, C4<0>, C4<0>;
L_0x1c05180 .delay (10,10,10) L_0x1c05180/d;
L_0x1c05220/d .functor NOR 1, L_0x1c05180, L_0x1c04f20, C4<0>, C4<0>;
L_0x1c05220 .delay (20,20,20) L_0x1c05220/d;
L_0x1c053c0/d .functor NOT 1, L_0x1c05220, C4<0>, C4<0>, C4<0>;
L_0x1c053c0 .delay (10,10,10) L_0x1c053c0/d;
v0x1b36710_0 .net "and_in0ncom", 0 0, L_0x1c05180; 1 drivers
v0x1b367d0_0 .net "and_in1com", 0 0, L_0x1c04f20; 1 drivers
v0x1b36870_0 .alias "in0", 0 0, v0x1b37150_0;
v0x1b368f0_0 .alias "in1", 0 0, v0x1b37050_0;
v0x1b36970_0 .net "nand_in0ncom", 0 0, L_0x1c050c0; 1 drivers
v0x1b36a10_0 .net "nand_in1com", 0 0, L_0x1c04e40; 1 drivers
v0x1b36ab0_0 .net "ncom", 0 0, L_0x1c05000; 1 drivers
v0x1b36b50_0 .net "nor_wire", 0 0, L_0x1c05220; 1 drivers
v0x1b36bf0_0 .alias "result", 0 0, v0x1b37360_0;
v0x1b36cc0_0 .alias "sel0", 0 0, v0x1b37f80_0;
S_0x1b352e0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b30fe0;
 .timescale 0 0;
L_0x1c05fb0/d .functor NAND 1, L_0x1c0a580, L_0x1c053c0, C4<1>, C4<1>;
L_0x1c05fb0 .delay (20,20,20) L_0x1c05fb0/d;
L_0x1c06120/d .functor NOT 1, L_0x1c05fb0, C4<0>, C4<0>, C4<0>;
L_0x1c06120 .delay (10,10,10) L_0x1c06120/d;
L_0x1c06230/d .functor NAND 1, v0x1b37a70_0, L_0x1c05940, C4<1>, C4<1>;
L_0x1c06230 .delay (20,20,20) L_0x1c06230/d;
L_0x1c062f0/d .functor NOT 1, L_0x1c06230, C4<0>, C4<0>, C4<0>;
L_0x1c062f0 .delay (10,10,10) L_0x1c062f0/d;
L_0x1c06400/d .functor NOR 1, L_0x1c062f0, L_0x1c06120, C4<0>, C4<0>;
L_0x1c06400 .delay (20,20,20) L_0x1c06400/d;
L_0x1c06540/d .functor NOT 1, L_0x1c06400, C4<0>, C4<0>, C4<0>;
L_0x1c06540 .delay (10,10,10) L_0x1c06540/d;
v0x1b35ea0_0 .net "And_AB", 0 0, L_0x1c06120; 1 drivers
v0x1b35f40_0 .net "And_XorAB_C", 0 0, L_0x1c062f0; 1 drivers
v0x1b35fe0_0 .net "Nand_AB", 0 0, L_0x1c05fb0; 1 drivers
v0x1b36080_0 .net "Nand_XorAB_C", 0 0, L_0x1c06230; 1 drivers
v0x1b36100_0 .net "Xor_AB", 0 0, L_0x1c05940; 1 drivers
v0x1b361d0_0 .alias "a", 0 0, v0x1b370d0_0;
v0x1b36320_0 .alias "b", 0 0, v0x1b37360_0;
v0x1b363a0_0 .alias "carryin", 0 0, v0x1b37f80_0;
v0x1b36420_0 .alias "carryout", 0 0, v0x1b36ed0_0;
v0x1b364a0_0 .net "nco", 0 0, L_0x1c06400; 1 drivers
v0x1b365a0_0 .alias "sum", 0 0, v0x1b37440_0;
S_0x1b35950 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b352e0;
 .timescale 0 0;
L_0x1c05530/d .functor NAND 1, L_0x1c0a580, L_0x1c053c0, C4<1>, C4<1>;
L_0x1c05530 .delay (20,20,20) L_0x1c05530/d;
L_0x1c055f0/d .functor NOR 1, L_0x1c0a580, L_0x1c053c0, C4<0>, C4<0>;
L_0x1c055f0 .delay (20,20,20) L_0x1c055f0/d;
L_0x1c056d0/d .functor NOT 1, L_0x1c055f0, C4<0>, C4<0>, C4<0>;
L_0x1c056d0 .delay (10,10,10) L_0x1c056d0/d;
L_0x1c057e0/d .functor NAND 1, L_0x1c056d0, L_0x1c05530, C4<1>, C4<1>;
L_0x1c057e0 .delay (20,20,20) L_0x1c057e0/d;
L_0x1c05940/d .functor NOT 1, L_0x1c057e0, C4<0>, C4<0>, C4<0>;
L_0x1c05940 .delay (10,10,10) L_0x1c05940/d;
v0x1b35a40_0 .alias "a", 0 0, v0x1b370d0_0;
v0x1b35ae0_0 .alias "b", 0 0, v0x1b37360_0;
v0x1b35b80_0 .net "nand_ab", 0 0, L_0x1c05530; 1 drivers
v0x1b35c20_0 .net "nor_ab", 0 0, L_0x1c055f0; 1 drivers
v0x1b35ca0_0 .net "nxor_ab", 0 0, L_0x1c057e0; 1 drivers
v0x1b35d40_0 .net "or_ab", 0 0, L_0x1c056d0; 1 drivers
v0x1b35e20_0 .alias "result", 0 0, v0x1b36100_0;
S_0x1b353d0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b352e0;
 .timescale 0 0;
L_0x1c05a50/d .functor NAND 1, L_0x1c05940, v0x1b37a70_0, C4<1>, C4<1>;
L_0x1c05a50 .delay (20,20,20) L_0x1c05a50/d;
L_0x1c05ba0/d .functor NOR 1, L_0x1c05940, v0x1b37a70_0, C4<0>, C4<0>;
L_0x1c05ba0 .delay (20,20,20) L_0x1c05ba0/d;
L_0x1c05c80/d .functor NOT 1, L_0x1c05ba0, C4<0>, C4<0>, C4<0>;
L_0x1c05c80 .delay (10,10,10) L_0x1c05c80/d;
L_0x1c05d40/d .functor NAND 1, L_0x1c05c80, L_0x1c05a50, C4<1>, C4<1>;
L_0x1c05d40 .delay (20,20,20) L_0x1c05d40/d;
L_0x1c05ea0/d .functor NOT 1, L_0x1c05d40, C4<0>, C4<0>, C4<0>;
L_0x1c05ea0 .delay (10,10,10) L_0x1c05ea0/d;
v0x1b354c0_0 .alias "a", 0 0, v0x1b36100_0;
v0x1b35560_0 .alias "b", 0 0, v0x1b37f80_0;
v0x1b355e0_0 .net "nand_ab", 0 0, L_0x1c05a50; 1 drivers
v0x1b35680_0 .net "nor_ab", 0 0, L_0x1c05ba0; 1 drivers
v0x1b35700_0 .net "nxor_ab", 0 0, L_0x1c05d40; 1 drivers
v0x1b357a0_0 .net "or_ab", 0 0, L_0x1c05c80; 1 drivers
v0x1b35880_0 .alias "result", 0 0, v0x1b37440_0;
S_0x1b34d90 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b30fe0;
 .timescale 0 0;
L_0x1c06700/d .functor NAND 1, L_0x1c0a580, L_0x1c0a690, C4<1>, C4<1>;
L_0x1c06700 .delay (20,20,20) L_0x1c06700/d;
L_0x1c067c0/d .functor NOR 1, L_0x1c0a580, L_0x1c0a690, C4<0>, C4<0>;
L_0x1c067c0 .delay (20,20,20) L_0x1c067c0/d;
L_0x1c06950/d .functor NOT 1, L_0x1c067c0, C4<0>, C4<0>, C4<0>;
L_0x1c06950 .delay (10,10,10) L_0x1c06950/d;
L_0x1c06a40/d .functor NAND 1, L_0x1c06950, L_0x1c06700, C4<1>, C4<1>;
L_0x1c06a40 .delay (20,20,20) L_0x1c06a40/d;
L_0x1c06ba0/d .functor NOT 1, L_0x1c06a40, C4<0>, C4<0>, C4<0>;
L_0x1c06ba0 .delay (10,10,10) L_0x1c06ba0/d;
v0x1b34e80_0 .alias "a", 0 0, v0x1b370d0_0;
v0x1b34f00_0 .alias "b", 0 0, v0x1b37150_0;
v0x1b34fd0_0 .net "nand_ab", 0 0, L_0x1c06700; 1 drivers
v0x1b35050_0 .net "nor_ab", 0 0, L_0x1c067c0; 1 drivers
v0x1b350d0_0 .net "nxor_ab", 0 0, L_0x1c06a40; 1 drivers
v0x1b35150_0 .net "or_ab", 0 0, L_0x1c06950; 1 drivers
v0x1b35210_0 .alias "result", 0 0, v0x1b377e0_0;
S_0x1b34250 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b30fe0;
 .timescale 0 0;
L_0x1c06cf0/d .functor NAND 1, L_0x1c0a580, L_0x1c0a690, C4<1>, C4<1>;
L_0x1c06cf0 .delay (20,20,20) L_0x1c06cf0/d;
L_0x1c06e20/d .functor NOT 1, L_0x1c06cf0, C4<0>, C4<0>, C4<0>;
L_0x1c06e20 .delay (10,10,10) L_0x1c06e20/d;
v0x1b34a40_0 .alias "a", 0 0, v0x1b370d0_0;
v0x1b34ae0_0 .net "and_ab", 0 0, L_0x1c06e20; 1 drivers
v0x1b34b60_0 .alias "b", 0 0, v0x1b37150_0;
v0x1b34be0_0 .net "nand_ab", 0 0, L_0x1c06cf0; 1 drivers
v0x1b34c90_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b34d10_0 .alias "result", 0 0, v0x1b37550_0;
S_0x1b34340 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b34250;
 .timescale 0 0;
L_0x1c06f70/d .functor NAND 1, L_0x1c06e20, v0x1b37c00_0, C4<1>, C4<1>;
L_0x1c06f70 .delay (20,20,20) L_0x1c06f70/d;
L_0x1c07030/d .functor NOT 1, L_0x1c06f70, C4<0>, C4<0>, C4<0>;
L_0x1c07030 .delay (10,10,10) L_0x1c07030/d;
L_0x1c07160/d .functor NOT 1, v0x1b37c00_0, C4<0>, C4<0>, C4<0>;
L_0x1c07160 .delay (10,10,10) L_0x1c07160/d;
L_0x1c07220/d .functor NAND 1, L_0x1c06cf0, L_0x1c07160, C4<1>, C4<1>;
L_0x1c07220 .delay (20,20,20) L_0x1c07220/d;
L_0x1c07370/d .functor NOT 1, L_0x1c07220, C4<0>, C4<0>, C4<0>;
L_0x1c07370 .delay (10,10,10) L_0x1c07370/d;
L_0x1c07460/d .functor NOR 1, L_0x1c07370, L_0x1c07030, C4<0>, C4<0>;
L_0x1c07460 .delay (20,20,20) L_0x1c07460/d;
L_0x1c07600/d .functor NOT 1, L_0x1c07460, C4<0>, C4<0>, C4<0>;
L_0x1c07600 .delay (10,10,10) L_0x1c07600/d;
v0x1b255d0_0 .net "and_in0ncom", 0 0, L_0x1c07370; 1 drivers
v0x1b34430_0 .net "and_in1com", 0 0, L_0x1c07030; 1 drivers
v0x1b344b0_0 .alias "in0", 0 0, v0x1b34be0_0;
v0x1b34550_0 .alias "in1", 0 0, v0x1b34ae0_0;
v0x1b345d0_0 .net "nand_in0ncom", 0 0, L_0x1c07220; 1 drivers
v0x1b34670_0 .net "nand_in1com", 0 0, L_0x1c06f70; 1 drivers
v0x1b34750_0 .net "ncom", 0 0, L_0x1c07160; 1 drivers
v0x1b347f0_0 .net "nor_wire", 0 0, L_0x1c07460; 1 drivers
v0x1b34890_0 .alias "result", 0 0, v0x1b37550_0;
v0x1b34960_0 .alias "sel0", 0 0, v0x1b38180_0;
S_0x1b33600 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b30fe0;
 .timescale 0 0;
L_0x1c07730/d .functor NOR 1, L_0x1c0a580, L_0x1c0a690, C4<0>, C4<0>;
L_0x1c07730 .delay (20,20,20) L_0x1c07730/d;
L_0x1c07860/d .functor NOT 1, L_0x1c07730, C4<0>, C4<0>, C4<0>;
L_0x1c07860 .delay (10,10,10) L_0x1c07860/d;
v0x1b33d80_0 .alias "a", 0 0, v0x1b370d0_0;
v0x1b33e20_0 .alias "b", 0 0, v0x1b37150_0;
v0x1b33ec0_0 .net "nor_ab", 0 0, L_0x1c07730; 1 drivers
v0x1b33f40_0 .net "or_ab", 0 0, L_0x1c07860; 1 drivers
v0x1b33fc0_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b25550_0 .alias "result", 0 0, v0x1b376d0_0;
S_0x1b336f0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b33600;
 .timescale 0 0;
L_0x1c079b0/d .functor NAND 1, L_0x1c07860, v0x1b37c00_0, C4<1>, C4<1>;
L_0x1c079b0 .delay (20,20,20) L_0x1c079b0/d;
L_0x1b34040/d .functor NOT 1, L_0x1c079b0, C4<0>, C4<0>, C4<0>;
L_0x1b34040 .delay (10,10,10) L_0x1b34040/d;
L_0x1b34170/d .functor NOT 1, v0x1b37c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b34170 .delay (10,10,10) L_0x1b34170/d;
L_0x1c07e20/d .functor NAND 1, L_0x1c07730, L_0x1b34170, C4<1>, C4<1>;
L_0x1c07e20 .delay (20,20,20) L_0x1c07e20/d;
L_0x1c07f10/d .functor NOT 1, L_0x1c07e20, C4<0>, C4<0>, C4<0>;
L_0x1c07f10 .delay (10,10,10) L_0x1c07f10/d;
L_0x1c08000/d .functor NOR 1, L_0x1c07f10, L_0x1b34040, C4<0>, C4<0>;
L_0x1c08000 .delay (20,20,20) L_0x1c08000/d;
L_0x1c08180/d .functor NOT 1, L_0x1c08000, C4<0>, C4<0>, C4<0>;
L_0x1c08180 .delay (10,10,10) L_0x1c08180/d;
v0x1b337e0_0 .net "and_in0ncom", 0 0, L_0x1c07f10; 1 drivers
v0x1b33860_0 .net "and_in1com", 0 0, L_0x1b34040; 1 drivers
v0x1b338e0_0 .alias "in0", 0 0, v0x1b33ec0_0;
v0x1b33960_0 .alias "in1", 0 0, v0x1b33f40_0;
v0x1b339e0_0 .net "nand_in0ncom", 0 0, L_0x1c07e20; 1 drivers
v0x1b33a60_0 .net "nand_in1com", 0 0, L_0x1c079b0; 1 drivers
v0x1b33ae0_0 .net "ncom", 0 0, L_0x1b34170; 1 drivers
v0x1b33b60_0 .net "nor_wire", 0 0, L_0x1c08000; 1 drivers
v0x1b33c30_0 .alias "result", 0 0, v0x1b376d0_0;
v0x1b33d00_0 .alias "sel0", 0 0, v0x1b38180_0;
S_0x1b310d0 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b30fe0;
 .timescale 0 0;
v0x1b32e60_0 .alias "in0", 0 0, v0x1b37440_0;
v0x1b32ee0_0 .alias "in1", 0 0, v0x1b377e0_0;
v0x1b32f90_0 .alias "in2", 0 0, v0x1b37550_0;
v0x1b33040_0 .alias "in3", 0 0, v0x1b376d0_0;
v0x1b33120_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b331d0_0 .alias "result", 0 0, v0x1b38320_0;
v0x1b33250_0 .net "sel0", 0 0, L_0x1c0a100; 1 drivers
v0x1b332d0_0 .net "sel1", 0 0, L_0x1c0a1a0; 1 drivers
v0x1b33350_0 .net "sel2", 0 0, L_0x1c0a2d0; 1 drivers
v0x1b333d0_0 .net "w0", 0 0, L_0x1c08840; 1 drivers
v0x1b334b0_0 .net "w1", 0 0, L_0x1c08f20; 1 drivers
v0x1b33530_0 .net "w2", 0 0, L_0x1c09770; 1 drivers
S_0x1b32710 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b310d0;
 .timescale 0 0;
L_0x1c08270/d .functor NAND 1, L_0x1c06ba0, L_0x1c0a100, C4<1>, C4<1>;
L_0x1c08270 .delay (20,20,20) L_0x1c08270/d;
L_0x1c08310/d .functor NOT 1, L_0x1c08270, C4<0>, C4<0>, C4<0>;
L_0x1c08310 .delay (10,10,10) L_0x1c08310/d;
L_0x1c08400/d .functor NOT 1, L_0x1c0a100, C4<0>, C4<0>, C4<0>;
L_0x1c08400 .delay (10,10,10) L_0x1c08400/d;
L_0x1c08530/d .functor NAND 1, L_0x1c05ea0, L_0x1c08400, C4<1>, C4<1>;
L_0x1c08530 .delay (20,20,20) L_0x1c08530/d;
L_0x1c085d0/d .functor NOT 1, L_0x1c08530, C4<0>, C4<0>, C4<0>;
L_0x1c085d0 .delay (10,10,10) L_0x1c085d0/d;
L_0x1c086c0/d .functor NOR 1, L_0x1c085d0, L_0x1c08310, C4<0>, C4<0>;
L_0x1c086c0 .delay (20,20,20) L_0x1c086c0/d;
L_0x1c08840/d .functor NOT 1, L_0x1c086c0, C4<0>, C4<0>, C4<0>;
L_0x1c08840 .delay (10,10,10) L_0x1c08840/d;
v0x1b32800_0 .net "and_in0ncom", 0 0, L_0x1c085d0; 1 drivers
v0x1b328c0_0 .net "and_in1com", 0 0, L_0x1c08310; 1 drivers
v0x1b32960_0 .alias "in0", 0 0, v0x1b37440_0;
v0x1b32a00_0 .alias "in1", 0 0, v0x1b377e0_0;
v0x1b32a80_0 .net "nand_in0ncom", 0 0, L_0x1c08530; 1 drivers
v0x1b32b20_0 .net "nand_in1com", 0 0, L_0x1c08270; 1 drivers
v0x1b32bc0_0 .net "ncom", 0 0, L_0x1c08400; 1 drivers
v0x1b32c60_0 .net "nor_wire", 0 0, L_0x1c086c0; 1 drivers
v0x1b32d00_0 .alias "result", 0 0, v0x1b333d0_0;
v0x1b32d80_0 .alias "sel0", 0 0, v0x1b33250_0;
S_0x1b31fc0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b310d0;
 .timescale 0 0;
L_0x1c08930/d .functor NAND 1, L_0x1c08180, L_0x1c0a100, C4<1>, C4<1>;
L_0x1c08930 .delay (20,20,20) L_0x1c08930/d;
L_0x1c089d0/d .functor NOT 1, L_0x1c08930, C4<0>, C4<0>, C4<0>;
L_0x1c089d0 .delay (10,10,10) L_0x1c089d0/d;
L_0x1c08ac0/d .functor NOT 1, L_0x1c0a100, C4<0>, C4<0>, C4<0>;
L_0x1c08ac0 .delay (10,10,10) L_0x1c08ac0/d;
L_0x1c08b80/d .functor NAND 1, L_0x1c07600, L_0x1c08ac0, C4<1>, C4<1>;
L_0x1c08b80 .delay (20,20,20) L_0x1c08b80/d;
L_0x1c08c90/d .functor NOT 1, L_0x1c08b80, C4<0>, C4<0>, C4<0>;
L_0x1c08c90 .delay (10,10,10) L_0x1c08c90/d;
L_0x1c08d80/d .functor NOR 1, L_0x1c08c90, L_0x1c089d0, C4<0>, C4<0>;
L_0x1c08d80 .delay (20,20,20) L_0x1c08d80/d;
L_0x1c08f20/d .functor NOT 1, L_0x1c08d80, C4<0>, C4<0>, C4<0>;
L_0x1c08f20 .delay (10,10,10) L_0x1c08f20/d;
v0x1b320b0_0 .net "and_in0ncom", 0 0, L_0x1c08c90; 1 drivers
v0x1b32170_0 .net "and_in1com", 0 0, L_0x1c089d0; 1 drivers
v0x1b32210_0 .alias "in0", 0 0, v0x1b37550_0;
v0x1b322b0_0 .alias "in1", 0 0, v0x1b376d0_0;
v0x1b32330_0 .net "nand_in0ncom", 0 0, L_0x1c08b80; 1 drivers
v0x1b323d0_0 .net "nand_in1com", 0 0, L_0x1c08930; 1 drivers
v0x1b32470_0 .net "ncom", 0 0, L_0x1c08ac0; 1 drivers
v0x1b32510_0 .net "nor_wire", 0 0, L_0x1c08d80; 1 drivers
v0x1b325b0_0 .alias "result", 0 0, v0x1b334b0_0;
v0x1b32630_0 .alias "sel0", 0 0, v0x1b33250_0;
S_0x1b31870 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b310d0;
 .timescale 0 0;
L_0x1c09050/d .functor NAND 1, L_0x1c08f20, L_0x1c0a1a0, C4<1>, C4<1>;
L_0x1c09050 .delay (20,20,20) L_0x1c09050/d;
L_0x1c091a0/d .functor NOT 1, L_0x1c09050, C4<0>, C4<0>, C4<0>;
L_0x1c091a0 .delay (10,10,10) L_0x1c091a0/d;
L_0x1c092d0/d .functor NOT 1, L_0x1c0a1a0, C4<0>, C4<0>, C4<0>;
L_0x1c092d0 .delay (10,10,10) L_0x1c092d0/d;
L_0x1c09390/d .functor NAND 1, L_0x1c08840, L_0x1c092d0, C4<1>, C4<1>;
L_0x1c09390 .delay (20,20,20) L_0x1c09390/d;
L_0x1c094e0/d .functor NOT 1, L_0x1c09390, C4<0>, C4<0>, C4<0>;
L_0x1c094e0 .delay (10,10,10) L_0x1c094e0/d;
L_0x1c095d0/d .functor NOR 1, L_0x1c094e0, L_0x1c091a0, C4<0>, C4<0>;
L_0x1c095d0 .delay (20,20,20) L_0x1c095d0/d;
L_0x1c09770/d .functor NOT 1, L_0x1c095d0, C4<0>, C4<0>, C4<0>;
L_0x1c09770 .delay (10,10,10) L_0x1c09770/d;
v0x1b31960_0 .net "and_in0ncom", 0 0, L_0x1c094e0; 1 drivers
v0x1b31a20_0 .net "and_in1com", 0 0, L_0x1c091a0; 1 drivers
v0x1b31ac0_0 .alias "in0", 0 0, v0x1b333d0_0;
v0x1b31b60_0 .alias "in1", 0 0, v0x1b334b0_0;
v0x1b31be0_0 .net "nand_in0ncom", 0 0, L_0x1c09390; 1 drivers
v0x1b31c80_0 .net "nand_in1com", 0 0, L_0x1c09050; 1 drivers
v0x1b31d20_0 .net "ncom", 0 0, L_0x1c092d0; 1 drivers
v0x1b31dc0_0 .net "nor_wire", 0 0, L_0x1c095d0; 1 drivers
v0x1b31e60_0 .alias "result", 0 0, v0x1b33530_0;
v0x1b31ee0_0 .alias "sel0", 0 0, v0x1b332d0_0;
S_0x1b311c0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b310d0;
 .timescale 0 0;
L_0x1c098a0/d .functor NAND 1, C4<0>, L_0x1c0a2d0, C4<1>, C4<1>;
L_0x1c098a0 .delay (20,20,20) L_0x1c098a0/d;
L_0x1c09a00/d .functor NOT 1, L_0x1c098a0, C4<0>, C4<0>, C4<0>;
L_0x1c09a00 .delay (10,10,10) L_0x1c09a00/d;
L_0x1c09b30/d .functor NOT 1, L_0x1c0a2d0, C4<0>, C4<0>, C4<0>;
L_0x1c09b30 .delay (10,10,10) L_0x1c09b30/d;
L_0x1c09bf0/d .functor NAND 1, L_0x1c09770, L_0x1c09b30, C4<1>, C4<1>;
L_0x1c09bf0 .delay (20,20,20) L_0x1c09bf0/d;
L_0x1c09d40/d .functor NOT 1, L_0x1c09bf0, C4<0>, C4<0>, C4<0>;
L_0x1c09d40 .delay (10,10,10) L_0x1c09d40/d;
L_0x1c09e30/d .functor NOR 1, L_0x1c09d40, L_0x1c09a00, C4<0>, C4<0>;
L_0x1c09e30 .delay (20,20,20) L_0x1c09e30/d;
L_0x1c09fd0/d .functor NOT 1, L_0x1c09e30, C4<0>, C4<0>, C4<0>;
L_0x1c09fd0 .delay (10,10,10) L_0x1c09fd0/d;
v0x1b312b0_0 .net "and_in0ncom", 0 0, L_0x1c09d40; 1 drivers
v0x1b31330_0 .net "and_in1com", 0 0, L_0x1c09a00; 1 drivers
v0x1b313d0_0 .alias "in0", 0 0, v0x1b33530_0;
v0x1b31470_0 .alias "in1", 0 0, v0x1b33120_0;
v0x1b314f0_0 .net "nand_in0ncom", 0 0, L_0x1c09bf0; 1 drivers
v0x1b31590_0 .net "nand_in1com", 0 0, L_0x1c098a0; 1 drivers
v0x1b31630_0 .net "ncom", 0 0, L_0x1c09b30; 1 drivers
v0x1b316d0_0 .net "nor_wire", 0 0, L_0x1c09e30; 1 drivers
v0x1b31770_0 .alias "result", 0 0, v0x1b38320_0;
v0x1b317f0_0 .alias "sel0", 0 0, v0x1b33350_0;
S_0x1b2a580 .scope module, "aluLast" "ALU_1bit" 2 158, 2 16, S_0x1b1ab20;
 .timescale 0 0;
L_0x1c04d20/d .functor NOT 1, L_0x1c10200, C4<0>, C4<0>, C4<0>;
L_0x1c04d20 .delay (10,10,10) L_0x1c04d20/d;
v0x1b30490_0 .net "carryin", 0 0, L_0x1c10330; 1 drivers
v0x1b30530_0 .alias "carryout", 0 0, v0x1b386e0_0;
v0x1b305b0_0 .alias "invertB", 0 0, v0x1b37f80_0;
v0x1b30630_0 .alias "muxIndex", 2 0, v0x1b38000_0;
v0x1b30700_0 .net "notB", 0 0, L_0x1c04d20; 1 drivers
v0x1b30780_0 .net "operandA", 0 0, L_0x1c10160; 1 drivers
v0x1b30800_0 .net "operandB", 0 0, L_0x1c10200; 1 drivers
v0x1b30910_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b30990_0 .net "result", 0 0, L_0x1c0f980; 1 drivers
v0x1b30a60_0 .net "trueB", 0 0, L_0x1c0ade0; 1 drivers
v0x1b30b40_0 .net "wAddSub", 0 0, L_0x1c0b900; 1 drivers
v0x1b30c50_0 .net "wNandAnd", 0 0, L_0x1c0d010; 1 drivers
v0x1b30dd0_0 .net "wNorOr", 0 0, L_0x1c0da50; 1 drivers
v0x1b30ee0_0 .net "wXor", 0 0, L_0x1c0c5b0; 1 drivers
L_0x1c0fab0 .part v0x1b37af0_0, 0, 1;
L_0x1c0fb50 .part v0x1b37af0_0, 1, 1;
L_0x1bfe9d0 .part v0x1b37af0_0, 2, 1;
S_0x1b2fcc0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b2a580;
 .timescale 0 0;
L_0x1c0a860/d .functor NAND 1, L_0x1c04d20, v0x1b37a70_0, C4<1>, C4<1>;
L_0x1c0a860 .delay (20,20,20) L_0x1c0a860/d;
L_0x1c0a940/d .functor NOT 1, L_0x1c0a860, C4<0>, C4<0>, C4<0>;
L_0x1c0a940 .delay (10,10,10) L_0x1c0a940/d;
L_0x1c0aa20/d .functor NOT 1, v0x1b37a70_0, C4<0>, C4<0>, C4<0>;
L_0x1c0aa20 .delay (10,10,10) L_0x1c0aa20/d;
L_0x1c0aae0/d .functor NAND 1, L_0x1c10200, L_0x1c0aa20, C4<1>, C4<1>;
L_0x1c0aae0 .delay (20,20,20) L_0x1c0aae0/d;
L_0x1c0aba0/d .functor NOT 1, L_0x1c0aae0, C4<0>, C4<0>, C4<0>;
L_0x1c0aba0 .delay (10,10,10) L_0x1c0aba0/d;
L_0x1c0ac40/d .functor NOR 1, L_0x1c0aba0, L_0x1c0a940, C4<0>, C4<0>;
L_0x1c0ac40 .delay (20,20,20) L_0x1c0ac40/d;
L_0x1c0ade0/d .functor NOT 1, L_0x1c0ac40, C4<0>, C4<0>, C4<0>;
L_0x1c0ade0 .delay (10,10,10) L_0x1c0ade0/d;
v0x1b2fdb0_0 .net "and_in0ncom", 0 0, L_0x1c0aba0; 1 drivers
v0x1b2fe30_0 .net "and_in1com", 0 0, L_0x1c0a940; 1 drivers
v0x1b2fed0_0 .alias "in0", 0 0, v0x1b30800_0;
v0x1b2ff50_0 .alias "in1", 0 0, v0x1b30700_0;
v0x1b2ffd0_0 .net "nand_in0ncom", 0 0, L_0x1c0aae0; 1 drivers
v0x1b30070_0 .net "nand_in1com", 0 0, L_0x1c0a860; 1 drivers
v0x1b30110_0 .net "ncom", 0 0, L_0x1c0aa20; 1 drivers
v0x1b301b0_0 .net "nor_wire", 0 0, L_0x1c0ac40; 1 drivers
v0x1b30250_0 .alias "result", 0 0, v0x1b30a60_0;
v0x1b30320_0 .alias "sel0", 0 0, v0x1b37f80_0;
S_0x1b2e980 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b2a580;
 .timescale 0 0;
L_0x1c0ba10/d .functor NAND 1, L_0x1c10160, L_0x1c0ade0, C4<1>, C4<1>;
L_0x1c0ba10 .delay (20,20,20) L_0x1c0ba10/d;
L_0x1c0bb80/d .functor NOT 1, L_0x1c0ba10, C4<0>, C4<0>, C4<0>;
L_0x1c0bb80 .delay (10,10,10) L_0x1c0bb80/d;
L_0x1c0bc90/d .functor NAND 1, L_0x1c10330, L_0x1c0b360, C4<1>, C4<1>;
L_0x1c0bc90 .delay (20,20,20) L_0x1c0bc90/d;
L_0x1c0bd50/d .functor NOT 1, L_0x1c0bc90, C4<0>, C4<0>, C4<0>;
L_0x1c0bd50 .delay (10,10,10) L_0x1c0bd50/d;
L_0x1c0be60/d .functor NOR 1, L_0x1c0bd50, L_0x1c0bb80, C4<0>, C4<0>;
L_0x1c0be60 .delay (20,20,20) L_0x1c0be60/d;
L_0x1c0bfa0/d .functor NOT 1, L_0x1c0be60, C4<0>, C4<0>, C4<0>;
L_0x1c0bfa0 .delay (10,10,10) L_0x1c0bfa0/d;
v0x1b2f560_0 .net "And_AB", 0 0, L_0x1c0bb80; 1 drivers
v0x1b2f600_0 .net "And_XorAB_C", 0 0, L_0x1c0bd50; 1 drivers
v0x1b2f6a0_0 .net "Nand_AB", 0 0, L_0x1c0ba10; 1 drivers
v0x1b2f740_0 .net "Nand_XorAB_C", 0 0, L_0x1c0bc90; 1 drivers
v0x1b2f7c0_0 .net "Xor_AB", 0 0, L_0x1c0b360; 1 drivers
v0x1b2f890_0 .alias "a", 0 0, v0x1b30780_0;
v0x1b2f9e0_0 .alias "b", 0 0, v0x1b30a60_0;
v0x1b2fa60_0 .alias "carryin", 0 0, v0x1b30490_0;
v0x1b2fae0_0 .alias "carryout", 0 0, v0x1b386e0_0;
v0x1b2fb60_0 .net "nco", 0 0, L_0x1c0be60; 1 drivers
v0x1b2fc40_0 .alias "sum", 0 0, v0x1b30b40_0;
S_0x1b2f010 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b2e980;
 .timescale 0 0;
L_0x1c0af50/d .functor NAND 1, L_0x1c10160, L_0x1c0ade0, C4<1>, C4<1>;
L_0x1c0af50 .delay (20,20,20) L_0x1c0af50/d;
L_0x1c0b010/d .functor NOR 1, L_0x1c10160, L_0x1c0ade0, C4<0>, C4<0>;
L_0x1c0b010 .delay (20,20,20) L_0x1c0b010/d;
L_0x1c0b0f0/d .functor NOT 1, L_0x1c0b010, C4<0>, C4<0>, C4<0>;
L_0x1c0b0f0 .delay (10,10,10) L_0x1c0b0f0/d;
L_0x1c0b200/d .functor NAND 1, L_0x1c0b0f0, L_0x1c0af50, C4<1>, C4<1>;
L_0x1c0b200 .delay (20,20,20) L_0x1c0b200/d;
L_0x1c0b360/d .functor NOT 1, L_0x1c0b200, C4<0>, C4<0>, C4<0>;
L_0x1c0b360 .delay (10,10,10) L_0x1c0b360/d;
v0x1b2f100_0 .alias "a", 0 0, v0x1b30780_0;
v0x1b2f1a0_0 .alias "b", 0 0, v0x1b30a60_0;
v0x1b2f240_0 .net "nand_ab", 0 0, L_0x1c0af50; 1 drivers
v0x1b2f2e0_0 .net "nor_ab", 0 0, L_0x1c0b010; 1 drivers
v0x1b2f360_0 .net "nxor_ab", 0 0, L_0x1c0b200; 1 drivers
v0x1b2f400_0 .net "or_ab", 0 0, L_0x1c0b0f0; 1 drivers
v0x1b2f4e0_0 .alias "result", 0 0, v0x1b2f7c0_0;
S_0x1b2ea70 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b2e980;
 .timescale 0 0;
L_0x1c0b470/d .functor NAND 1, L_0x1c0b360, L_0x1c10330, C4<1>, C4<1>;
L_0x1c0b470 .delay (20,20,20) L_0x1c0b470/d;
L_0x1c0b5c0/d .functor NOR 1, L_0x1c0b360, L_0x1c10330, C4<0>, C4<0>;
L_0x1c0b5c0 .delay (20,20,20) L_0x1c0b5c0/d;
L_0x1c0b730/d .functor NOT 1, L_0x1c0b5c0, C4<0>, C4<0>, C4<0>;
L_0x1c0b730 .delay (10,10,10) L_0x1c0b730/d;
L_0x1c0b7f0/d .functor NAND 1, L_0x1c0b730, L_0x1c0b470, C4<1>, C4<1>;
L_0x1c0b7f0 .delay (20,20,20) L_0x1c0b7f0/d;
L_0x1c0b900/d .functor NOT 1, L_0x1c0b7f0, C4<0>, C4<0>, C4<0>;
L_0x1c0b900 .delay (10,10,10) L_0x1c0b900/d;
v0x1b2eb60_0 .alias "a", 0 0, v0x1b2f7c0_0;
v0x1b2ec00_0 .alias "b", 0 0, v0x1b30490_0;
v0x1b2eca0_0 .net "nand_ab", 0 0, L_0x1c0b470; 1 drivers
v0x1b2ed40_0 .net "nor_ab", 0 0, L_0x1c0b5c0; 1 drivers
v0x1b2edc0_0 .net "nxor_ab", 0 0, L_0x1c0b7f0; 1 drivers
v0x1b2ee60_0 .net "or_ab", 0 0, L_0x1c0b730; 1 drivers
v0x1b2ef40_0 .alias "result", 0 0, v0x1b30b40_0;
S_0x1b2e430 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b2a580;
 .timescale 0 0;
L_0x1c0c110/d .functor NAND 1, L_0x1c10160, L_0x1c10200, C4<1>, C4<1>;
L_0x1c0c110 .delay (20,20,20) L_0x1c0c110/d;
L_0x1c0c1d0/d .functor NOR 1, L_0x1c10160, L_0x1c10200, C4<0>, C4<0>;
L_0x1c0c1d0 .delay (20,20,20) L_0x1c0c1d0/d;
L_0x1c0c360/d .functor NOT 1, L_0x1c0c1d0, C4<0>, C4<0>, C4<0>;
L_0x1c0c360 .delay (10,10,10) L_0x1c0c360/d;
L_0x1c0c450/d .functor NAND 1, L_0x1c0c360, L_0x1c0c110, C4<1>, C4<1>;
L_0x1c0c450 .delay (20,20,20) L_0x1c0c450/d;
L_0x1c0c5b0/d .functor NOT 1, L_0x1c0c450, C4<0>, C4<0>, C4<0>;
L_0x1c0c5b0 .delay (10,10,10) L_0x1c0c5b0/d;
v0x1b2e520_0 .alias "a", 0 0, v0x1b30780_0;
v0x1b2e5a0_0 .alias "b", 0 0, v0x1b30800_0;
v0x1b2e670_0 .net "nand_ab", 0 0, L_0x1c0c110; 1 drivers
v0x1b2e6f0_0 .net "nor_ab", 0 0, L_0x1c0c1d0; 1 drivers
v0x1b2e770_0 .net "nxor_ab", 0 0, L_0x1c0c450; 1 drivers
v0x1b2e7f0_0 .net "or_ab", 0 0, L_0x1c0c360; 1 drivers
v0x1b2e8b0_0 .alias "result", 0 0, v0x1b30ee0_0;
S_0x1b2d840 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b2a580;
 .timescale 0 0;
L_0x1c0c700/d .functor NAND 1, L_0x1c10160, L_0x1c10200, C4<1>, C4<1>;
L_0x1c0c700 .delay (20,20,20) L_0x1c0c700/d;
L_0x1c0c830/d .functor NOT 1, L_0x1c0c700, C4<0>, C4<0>, C4<0>;
L_0x1c0c830 .delay (10,10,10) L_0x1c0c830/d;
v0x1b2e0b0_0 .alias "a", 0 0, v0x1b30780_0;
v0x1b2e150_0 .net "and_ab", 0 0, L_0x1c0c830; 1 drivers
v0x1b2e1d0_0 .alias "b", 0 0, v0x1b30800_0;
v0x1b2e250_0 .net "nand_ab", 0 0, L_0x1c0c700; 1 drivers
v0x1b2e330_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b2e3b0_0 .alias "result", 0 0, v0x1b30c50_0;
S_0x1b2d930 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b2d840;
 .timescale 0 0;
L_0x1c0c980/d .functor NAND 1, L_0x1c0c830, v0x1b37c00_0, C4<1>, C4<1>;
L_0x1c0c980 .delay (20,20,20) L_0x1c0c980/d;
L_0x1c0ca40/d .functor NOT 1, L_0x1c0c980, C4<0>, C4<0>, C4<0>;
L_0x1c0ca40 .delay (10,10,10) L_0x1c0ca40/d;
L_0x1c0cb70/d .functor NOT 1, v0x1b37c00_0, C4<0>, C4<0>, C4<0>;
L_0x1c0cb70 .delay (10,10,10) L_0x1c0cb70/d;
L_0x1c0cc30/d .functor NAND 1, L_0x1c0c700, L_0x1c0cb70, C4<1>, C4<1>;
L_0x1c0cc30 .delay (20,20,20) L_0x1c0cc30/d;
L_0x1c0cd80/d .functor NOT 1, L_0x1c0cc30, C4<0>, C4<0>, C4<0>;
L_0x1c0cd80 .delay (10,10,10) L_0x1c0cd80/d;
L_0x1c0ce70/d .functor NOR 1, L_0x1c0cd80, L_0x1c0ca40, C4<0>, C4<0>;
L_0x1c0ce70 .delay (20,20,20) L_0x1c0ce70/d;
L_0x1c0d010/d .functor NOT 1, L_0x1c0ce70, C4<0>, C4<0>, C4<0>;
L_0x1c0d010 .delay (10,10,10) L_0x1c0d010/d;
v0x1b2da20_0 .net "and_in0ncom", 0 0, L_0x1c0cd80; 1 drivers
v0x1b2daa0_0 .net "and_in1com", 0 0, L_0x1c0ca40; 1 drivers
v0x1b2db20_0 .alias "in0", 0 0, v0x1b2e250_0;
v0x1b2dbc0_0 .alias "in1", 0 0, v0x1b2e150_0;
v0x1b2dc40_0 .net "nand_in0ncom", 0 0, L_0x1c0cc30; 1 drivers
v0x1b2dce0_0 .net "nand_in1com", 0 0, L_0x1c0c980; 1 drivers
v0x1b2ddc0_0 .net "ncom", 0 0, L_0x1c0cb70; 1 drivers
v0x1b2de60_0 .net "nor_wire", 0 0, L_0x1c0ce70; 1 drivers
v0x1b2df00_0 .alias "result", 0 0, v0x1b30c50_0;
v0x1b2dfd0_0 .alias "sel0", 0 0, v0x1b38180_0;
S_0x1b2cda0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b2a580;
 .timescale 0 0;
L_0x1c0d140/d .functor NOR 1, L_0x1c10160, L_0x1c10200, C4<0>, C4<0>;
L_0x1c0d140 .delay (20,20,20) L_0x1c0d140/d;
L_0x1c0d270/d .functor NOT 1, L_0x1c0d140, C4<0>, C4<0>, C4<0>;
L_0x1c0d270 .delay (10,10,10) L_0x1c0d270/d;
v0x1b2d520_0 .alias "a", 0 0, v0x1b30780_0;
v0x1b2d5a0_0 .alias "b", 0 0, v0x1b30800_0;
v0x1b2d640_0 .net "nor_ab", 0 0, L_0x1c0d140; 1 drivers
v0x1b2d6c0_0 .net "or_ab", 0 0, L_0x1c0d270; 1 drivers
v0x1b2d740_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b2d7c0_0 .alias "result", 0 0, v0x1b30dd0_0;
S_0x1b2ce90 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b2cda0;
 .timescale 0 0;
L_0x1c0d3c0/d .functor NAND 1, L_0x1c0d270, v0x1b37c00_0, C4<1>, C4<1>;
L_0x1c0d3c0 .delay (20,20,20) L_0x1c0d3c0/d;
L_0x1c0d480/d .functor NOT 1, L_0x1c0d3c0, C4<0>, C4<0>, C4<0>;
L_0x1c0d480 .delay (10,10,10) L_0x1c0d480/d;
L_0x1c0d5b0/d .functor NOT 1, v0x1b37c00_0, C4<0>, C4<0>, C4<0>;
L_0x1c0d5b0 .delay (10,10,10) L_0x1c0d5b0/d;
L_0x1c0d670/d .functor NAND 1, L_0x1c0d140, L_0x1c0d5b0, C4<1>, C4<1>;
L_0x1c0d670 .delay (20,20,20) L_0x1c0d670/d;
L_0x1c0d7c0/d .functor NOT 1, L_0x1c0d670, C4<0>, C4<0>, C4<0>;
L_0x1c0d7c0 .delay (10,10,10) L_0x1c0d7c0/d;
L_0x1c0d8b0/d .functor NOR 1, L_0x1c0d7c0, L_0x1c0d480, C4<0>, C4<0>;
L_0x1c0d8b0 .delay (20,20,20) L_0x1c0d8b0/d;
L_0x1c0da50/d .functor NOT 1, L_0x1c0d8b0, C4<0>, C4<0>, C4<0>;
L_0x1c0da50 .delay (10,10,10) L_0x1c0da50/d;
v0x1b2cf80_0 .net "and_in0ncom", 0 0, L_0x1c0d7c0; 1 drivers
v0x1b2d000_0 .net "and_in1com", 0 0, L_0x1c0d480; 1 drivers
v0x1b2d080_0 .alias "in0", 0 0, v0x1b2d640_0;
v0x1b2d100_0 .alias "in1", 0 0, v0x1b2d6c0_0;
v0x1b2d180_0 .net "nand_in0ncom", 0 0, L_0x1c0d670; 1 drivers
v0x1b2d200_0 .net "nand_in1com", 0 0, L_0x1c0d3c0; 1 drivers
v0x1b2d280_0 .net "ncom", 0 0, L_0x1c0d5b0; 1 drivers
v0x1b2d300_0 .net "nor_wire", 0 0, L_0x1c0d8b0; 1 drivers
v0x1b2d3d0_0 .alias "result", 0 0, v0x1b30dd0_0;
v0x1b2d4a0_0 .alias "sel0", 0 0, v0x1b38180_0;
S_0x1b2a670 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b2a580;
 .timescale 0 0;
v0x1b2c550_0 .alias "in0", 0 0, v0x1b30b40_0;
v0x1b2c600_0 .alias "in1", 0 0, v0x1b30ee0_0;
v0x1b2c6b0_0 .alias "in2", 0 0, v0x1b30c50_0;
v0x1b2c760_0 .alias "in3", 0 0, v0x1b30dd0_0;
v0x1b2c840_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b2c8f0_0 .alias "result", 0 0, v0x1b30990_0;
v0x1b2c970_0 .net "sel0", 0 0, L_0x1c0fab0; 1 drivers
v0x1b2c9f0_0 .net "sel1", 0 0, L_0x1c0fb50; 1 drivers
v0x1b2ca70_0 .net "sel2", 0 0, L_0x1bfe9d0; 1 drivers
v0x1b2cb20_0 .net "w0", 0 0, L_0x1c0e1f0; 1 drivers
v0x1b2cc00_0 .net "w1", 0 0, L_0x1c0e8d0; 1 drivers
v0x1b2ccd0_0 .net "w2", 0 0, L_0x1c0f120; 1 drivers
S_0x1b2bda0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b2a670;
 .timescale 0 0;
L_0x1c0db80/d .functor NAND 1, L_0x1c0c5b0, L_0x1c0fab0, C4<1>, C4<1>;
L_0x1c0db80 .delay (20,20,20) L_0x1c0db80/d;
L_0x1c0dc40/d .functor NOT 1, L_0x1c0db80, C4<0>, C4<0>, C4<0>;
L_0x1c0dc40 .delay (10,10,10) L_0x1c0dc40/d;
L_0x1c0dd70/d .functor NOT 1, L_0x1c0fab0, C4<0>, C4<0>, C4<0>;
L_0x1c0dd70 .delay (10,10,10) L_0x1c0dd70/d;
L_0x1c0dec0/d .functor NAND 1, L_0x1c0b900, L_0x1c0dd70, C4<1>, C4<1>;
L_0x1c0dec0 .delay (20,20,20) L_0x1c0dec0/d;
L_0x1c0df80/d .functor NOT 1, L_0x1c0dec0, C4<0>, C4<0>, C4<0>;
L_0x1c0df80 .delay (10,10,10) L_0x1c0df80/d;
L_0x1c0e070/d .functor NOR 1, L_0x1c0df80, L_0x1c0dc40, C4<0>, C4<0>;
L_0x1c0e070 .delay (20,20,20) L_0x1c0e070/d;
L_0x1c0e1f0/d .functor NOT 1, L_0x1c0e070, C4<0>, C4<0>, C4<0>;
L_0x1c0e1f0 .delay (10,10,10) L_0x1c0e1f0/d;
v0x1b2be90_0 .net "and_in0ncom", 0 0, L_0x1c0df80; 1 drivers
v0x1b2bf50_0 .net "and_in1com", 0 0, L_0x1c0dc40; 1 drivers
v0x1b2bff0_0 .alias "in0", 0 0, v0x1b30b40_0;
v0x1b2c090_0 .alias "in1", 0 0, v0x1b30ee0_0;
v0x1b2c140_0 .net "nand_in0ncom", 0 0, L_0x1c0dec0; 1 drivers
v0x1b2c1e0_0 .net "nand_in1com", 0 0, L_0x1c0db80; 1 drivers
v0x1b2c280_0 .net "ncom", 0 0, L_0x1c0dd70; 1 drivers
v0x1b2c320_0 .net "nor_wire", 0 0, L_0x1c0e070; 1 drivers
v0x1b2c3c0_0 .alias "result", 0 0, v0x1b2cb20_0;
v0x1b2c440_0 .alias "sel0", 0 0, v0x1b2c970_0;
S_0x1b2b620 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b2a670;
 .timescale 0 0;
L_0x1c0e2e0/d .functor NAND 1, L_0x1c0da50, L_0x1c0fab0, C4<1>, C4<1>;
L_0x1c0e2e0 .delay (20,20,20) L_0x1c0e2e0/d;
L_0x1c0e380/d .functor NOT 1, L_0x1c0e2e0, C4<0>, C4<0>, C4<0>;
L_0x1c0e380 .delay (10,10,10) L_0x1c0e380/d;
L_0x1c0e470/d .functor NOT 1, L_0x1c0fab0, C4<0>, C4<0>, C4<0>;
L_0x1c0e470 .delay (10,10,10) L_0x1c0e470/d;
L_0x1c0e530/d .functor NAND 1, L_0x1c0d010, L_0x1c0e470, C4<1>, C4<1>;
L_0x1c0e530 .delay (20,20,20) L_0x1c0e530/d;
L_0x1c0e640/d .functor NOT 1, L_0x1c0e530, C4<0>, C4<0>, C4<0>;
L_0x1c0e640 .delay (10,10,10) L_0x1c0e640/d;
L_0x1c0e730/d .functor NOR 1, L_0x1c0e640, L_0x1c0e380, C4<0>, C4<0>;
L_0x1c0e730 .delay (20,20,20) L_0x1c0e730/d;
L_0x1c0e8d0/d .functor NOT 1, L_0x1c0e730, C4<0>, C4<0>, C4<0>;
L_0x1c0e8d0 .delay (10,10,10) L_0x1c0e8d0/d;
v0x1b2b710_0 .net "and_in0ncom", 0 0, L_0x1c0e640; 1 drivers
v0x1b2b7d0_0 .net "and_in1com", 0 0, L_0x1c0e380; 1 drivers
v0x1b2b870_0 .alias "in0", 0 0, v0x1b30c50_0;
v0x1b2b910_0 .alias "in1", 0 0, v0x1b30dd0_0;
v0x1b2b9c0_0 .net "nand_in0ncom", 0 0, L_0x1c0e530; 1 drivers
v0x1b2ba60_0 .net "nand_in1com", 0 0, L_0x1c0e2e0; 1 drivers
v0x1b2bb00_0 .net "ncom", 0 0, L_0x1c0e470; 1 drivers
v0x1b2bba0_0 .net "nor_wire", 0 0, L_0x1c0e730; 1 drivers
v0x1b2bc40_0 .alias "result", 0 0, v0x1b2cc00_0;
v0x1b2bcc0_0 .alias "sel0", 0 0, v0x1b2c970_0;
S_0x1b2aed0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b2a670;
 .timescale 0 0;
L_0x1c0ea00/d .functor NAND 1, L_0x1c0e8d0, L_0x1c0fb50, C4<1>, C4<1>;
L_0x1c0ea00 .delay (20,20,20) L_0x1c0ea00/d;
L_0x1c0eb50/d .functor NOT 1, L_0x1c0ea00, C4<0>, C4<0>, C4<0>;
L_0x1c0eb50 .delay (10,10,10) L_0x1c0eb50/d;
L_0x1c0ec80/d .functor NOT 1, L_0x1c0fb50, C4<0>, C4<0>, C4<0>;
L_0x1c0ec80 .delay (10,10,10) L_0x1c0ec80/d;
L_0x1c0ed40/d .functor NAND 1, L_0x1c0e1f0, L_0x1c0ec80, C4<1>, C4<1>;
L_0x1c0ed40 .delay (20,20,20) L_0x1c0ed40/d;
L_0x1c0ee90/d .functor NOT 1, L_0x1c0ed40, C4<0>, C4<0>, C4<0>;
L_0x1c0ee90 .delay (10,10,10) L_0x1c0ee90/d;
L_0x1c0ef80/d .functor NOR 1, L_0x1c0ee90, L_0x1c0eb50, C4<0>, C4<0>;
L_0x1c0ef80 .delay (20,20,20) L_0x1c0ef80/d;
L_0x1c0f120/d .functor NOT 1, L_0x1c0ef80, C4<0>, C4<0>, C4<0>;
L_0x1c0f120 .delay (10,10,10) L_0x1c0f120/d;
v0x1b2afc0_0 .net "and_in0ncom", 0 0, L_0x1c0ee90; 1 drivers
v0x1b2b080_0 .net "and_in1com", 0 0, L_0x1c0eb50; 1 drivers
v0x1b2b120_0 .alias "in0", 0 0, v0x1b2cb20_0;
v0x1b2b1c0_0 .alias "in1", 0 0, v0x1b2cc00_0;
v0x1b2b240_0 .net "nand_in0ncom", 0 0, L_0x1c0ed40; 1 drivers
v0x1b2b2e0_0 .net "nand_in1com", 0 0, L_0x1c0ea00; 1 drivers
v0x1b2b380_0 .net "ncom", 0 0, L_0x1c0ec80; 1 drivers
v0x1b2b420_0 .net "nor_wire", 0 0, L_0x1c0ef80; 1 drivers
v0x1b2b4c0_0 .alias "result", 0 0, v0x1b2ccd0_0;
v0x1b2b540_0 .alias "sel0", 0 0, v0x1b2c9f0_0;
S_0x1b2a760 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b2a670;
 .timescale 0 0;
L_0x1c0f250/d .functor NAND 1, C4<0>, L_0x1bfe9d0, C4<1>, C4<1>;
L_0x1c0f250 .delay (20,20,20) L_0x1c0f250/d;
L_0x1c0f3b0/d .functor NOT 1, L_0x1c0f250, C4<0>, C4<0>, C4<0>;
L_0x1c0f3b0 .delay (10,10,10) L_0x1c0f3b0/d;
L_0x1c0f4e0/d .functor NOT 1, L_0x1bfe9d0, C4<0>, C4<0>, C4<0>;
L_0x1c0f4e0 .delay (10,10,10) L_0x1c0f4e0/d;
L_0x1c0f5a0/d .functor NAND 1, L_0x1c0f120, L_0x1c0f4e0, C4<1>, C4<1>;
L_0x1c0f5a0 .delay (20,20,20) L_0x1c0f5a0/d;
L_0x1c0f6f0/d .functor NOT 1, L_0x1c0f5a0, C4<0>, C4<0>, C4<0>;
L_0x1c0f6f0 .delay (10,10,10) L_0x1c0f6f0/d;
L_0x1c0f7e0/d .functor NOR 1, L_0x1c0f6f0, L_0x1c0f3b0, C4<0>, C4<0>;
L_0x1c0f7e0 .delay (20,20,20) L_0x1c0f7e0/d;
L_0x1c0f980/d .functor NOT 1, L_0x1c0f7e0, C4<0>, C4<0>, C4<0>;
L_0x1c0f980 .delay (10,10,10) L_0x1c0f980/d;
v0x1b2a850_0 .net "and_in0ncom", 0 0, L_0x1c0f6f0; 1 drivers
v0x1b2a8f0_0 .net "and_in1com", 0 0, L_0x1c0f3b0; 1 drivers
v0x1b2a990_0 .alias "in0", 0 0, v0x1b2ccd0_0;
v0x1b2aa30_0 .alias "in1", 0 0, v0x1b2c840_0;
v0x1b2aab0_0 .net "nand_in0ncom", 0 0, L_0x1c0f5a0; 1 drivers
v0x1b2ab50_0 .net "nand_in1com", 0 0, L_0x1c0f250; 1 drivers
v0x1b2abf0_0 .net "ncom", 0 0, L_0x1c0f4e0; 1 drivers
v0x1b2ac90_0 .net "nor_wire", 0 0, L_0x1c0f7e0; 1 drivers
v0x1b2ad30_0 .alias "result", 0 0, v0x1b30990_0;
v0x1b2add0_0 .alias "sel0", 0 0, v0x1b2ca70_0;
S_0x1b292b0 .scope module, "aluSub" "adder_1bit" 2 163, 4 2, S_0x1b1ab20;
 .timescale 0 0;
L_0x1c10fc0/d .functor NAND 1, L_0x1c11700, L_0x1c103d0, C4<1>, C4<1>;
L_0x1c10fc0 .delay (20,20,20) L_0x1c10fc0/d;
L_0x1c11110/d .functor NOT 1, L_0x1c10fc0, C4<0>, C4<0>, C4<0>;
L_0x1c11110 .delay (10,10,10) L_0x1c11110/d;
L_0x1c111f0/d .functor NAND 1, L_0x1c117a0, L_0x1c108c0, C4<1>, C4<1>;
L_0x1c111f0 .delay (20,20,20) L_0x1c111f0/d;
L_0x1c11340/d .functor NOT 1, L_0x1c111f0, C4<0>, C4<0>, C4<0>;
L_0x1c11340 .delay (10,10,10) L_0x1c11340/d;
L_0x1c11400/d .functor NOR 1, L_0x1c11340, L_0x1c11110, C4<0>, C4<0>;
L_0x1c11400 .delay (20,20,20) L_0x1c11400/d;
L_0x1c11540/d .functor NOT 1, L_0x1c11400, C4<0>, C4<0>, C4<0>;
L_0x1c11540 .delay (10,10,10) L_0x1c11540/d;
v0x1b29ea0_0 .net "And_AB", 0 0, L_0x1c11110; 1 drivers
v0x1b29f40_0 .net "And_XorAB_C", 0 0, L_0x1c11340; 1 drivers
v0x1b29fe0_0 .net "Nand_AB", 0 0, L_0x1c10fc0; 1 drivers
v0x1b2a080_0 .net "Nand_XorAB_C", 0 0, L_0x1c111f0; 1 drivers
v0x1b2a130_0 .net "Xor_AB", 0 0, L_0x1c108c0; 1 drivers
v0x1b2a1b0_0 .net "a", 0 0, L_0x1c11700; 1 drivers
v0x1b2a270_0 .alias "b", 0 0, v0x1b38530_0;
v0x1b2a2f0_0 .net "carryin", 0 0, L_0x1c117a0; 1 drivers
v0x1b2a3a0_0 .alias "carryout", 0 0, v0x1b37da0_0;
v0x1b2a420_0 .net "nco", 0 0, L_0x1c11400; 1 drivers
v0x1b2a500_0 .alias "sum", 0 0, v0x1b385b0_0;
S_0x1b29920 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b292b0;
 .timescale 0 0;
L_0x1c102a0/d .functor NAND 1, L_0x1c11700, L_0x1c103d0, C4<1>, C4<1>;
L_0x1c102a0 .delay (20,20,20) L_0x1c102a0/d;
L_0x1c10660/d .functor NOR 1, L_0x1c11700, L_0x1c103d0, C4<0>, C4<0>;
L_0x1c10660 .delay (20,20,20) L_0x1c10660/d;
L_0x1c10740/d .functor NOT 1, L_0x1c10660, C4<0>, C4<0>, C4<0>;
L_0x1c10740 .delay (10,10,10) L_0x1c10740/d;
L_0x1c10800/d .functor NAND 1, L_0x1c10740, L_0x1c102a0, C4<1>, C4<1>;
L_0x1c10800 .delay (20,20,20) L_0x1c10800/d;
L_0x1c108c0/d .functor NOT 1, L_0x1c10800, C4<0>, C4<0>, C4<0>;
L_0x1c108c0 .delay (10,10,10) L_0x1c108c0/d;
v0x1b29a10_0 .alias "a", 0 0, v0x1b2a1b0_0;
v0x1b29ab0_0 .alias "b", 0 0, v0x1b38530_0;
v0x1b29b50_0 .net "nand_ab", 0 0, L_0x1c102a0; 1 drivers
v0x1b29bf0_0 .net "nor_ab", 0 0, L_0x1c10660; 1 drivers
v0x1b29ca0_0 .net "nxor_ab", 0 0, L_0x1c10800; 1 drivers
v0x1b29d40_0 .net "or_ab", 0 0, L_0x1c10740; 1 drivers
v0x1b29e20_0 .alias "result", 0 0, v0x1b2a130_0;
S_0x1b293a0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b292b0;
 .timescale 0 0;
L_0x1c109d0/d .functor NAND 1, L_0x1c108c0, L_0x1c117a0, C4<1>, C4<1>;
L_0x1c109d0 .delay (20,20,20) L_0x1c109d0/d;
L_0x1c10b20/d .functor NOR 1, L_0x1c108c0, L_0x1c117a0, C4<0>, C4<0>;
L_0x1c10b20 .delay (20,20,20) L_0x1c10b20/d;
L_0x1c10c00/d .functor NOT 1, L_0x1c10b20, C4<0>, C4<0>, C4<0>;
L_0x1c10c00 .delay (10,10,10) L_0x1c10c00/d;
L_0x1c10d10/d .functor NAND 1, L_0x1c10c00, L_0x1c109d0, C4<1>, C4<1>;
L_0x1c10d10 .delay (20,20,20) L_0x1c10d10/d;
L_0x1c10e70/d .functor NOT 1, L_0x1c10d10, C4<0>, C4<0>, C4<0>;
L_0x1c10e70 .delay (10,10,10) L_0x1c10e70/d;
v0x1b29490_0 .alias "a", 0 0, v0x1b2a130_0;
v0x1b29530_0 .alias "b", 0 0, v0x1b2a2f0_0;
v0x1b295d0_0 .net "nand_ab", 0 0, L_0x1c109d0; 1 drivers
v0x1b29670_0 .net "nor_ab", 0 0, L_0x1c10b20; 1 drivers
v0x1b29720_0 .net "nxor_ab", 0 0, L_0x1c10d10; 1 drivers
v0x1b297c0_0 .net "or_ab", 0 0, L_0x1c10c00; 1 drivers
v0x1b298a0_0 .alias "result", 0 0, v0x1b385b0_0;
S_0x1b28d60 .scope module, "xor_overflow" "xor_1bit" 2 166, 5 34, S_0x1b1ab20;
 .timescale 0 0;
L_0x1c104d0/d .functor NAND 1, L_0x1c11de0, L_0x1c0bfa0, C4<1>, C4<1>;
L_0x1c104d0 .delay (20,20,20) L_0x1c104d0/d;
L_0x1c118f0/d .functor NOR 1, L_0x1c11de0, L_0x1c0bfa0, C4<0>, C4<0>;
L_0x1c118f0 .delay (20,20,20) L_0x1c118f0/d;
L_0x1c11a20/d .functor NOT 1, L_0x1c118f0, C4<0>, C4<0>, C4<0>;
L_0x1c11a20 .delay (10,10,10) L_0x1c11a20/d;
L_0x1c11b30/d .functor NAND 1, L_0x1c11a20, L_0x1c104d0, C4<1>, C4<1>;
L_0x1c11b30 .delay (20,20,20) L_0x1c11b30/d;
L_0x1c11c90/d .functor NOT 1, L_0x1c11b30, C4<0>, C4<0>, C4<0>;
L_0x1c11c90 .delay (10,10,10) L_0x1c11c90/d;
v0x1b28e50_0 .net "a", 0 0, L_0x1c11de0; 1 drivers
v0x1b28ef0_0 .alias "b", 0 0, v0x1b386e0_0;
v0x1b28f90_0 .net "nand_ab", 0 0, L_0x1c104d0; 1 drivers
v0x1b29030_0 .net "nor_ab", 0 0, L_0x1c118f0; 1 drivers
v0x1b290b0_0 .net "nxor_ab", 0 0, L_0x1c11b30; 1 drivers
v0x1b29150_0 .net "or_ab", 0 0, L_0x1c11a20; 1 drivers
v0x1b29230_0 .alias "result", 0 0, v0x1b38990_0;
S_0x1b28830 .scope module, "xor_slt" "xor_1bit" 2 171, 5 34, S_0x1b1ab20;
 .timescale 0 0;
L_0x1c04c90/d .functor NAND 1, L_0x1c10e70, L_0x1c11c90, C4<1>, C4<1>;
L_0x1c04c90 .delay (20,20,20) L_0x1c04c90/d;
L_0x1c11fd0/d .functor NOR 1, L_0x1c10e70, L_0x1c11c90, C4<0>, C4<0>;
L_0x1c11fd0 .delay (20,20,20) L_0x1c11fd0/d;
L_0x1c120b0/d .functor NOT 1, L_0x1c11fd0, C4<0>, C4<0>, C4<0>;
L_0x1c120b0 .delay (10,10,10) L_0x1c120b0/d;
L_0x1c121c0/d .functor NAND 1, L_0x1c120b0, L_0x1c04c90, C4<1>, C4<1>;
L_0x1c121c0 .delay (20,20,20) L_0x1c121c0/d;
L_0x1c12320/d .functor NOT 1, L_0x1c121c0, C4<0>, C4<0>, C4<0>;
L_0x1c12320 .delay (10,10,10) L_0x1c12320/d;
v0x1b28920_0 .alias "a", 0 0, v0x1b385b0_0;
v0x1b289e0_0 .alias "b", 0 0, v0x1b38990_0;
v0x1b28a80_0 .net "nand_ab", 0 0, L_0x1c04c90; 1 drivers
v0x1b28b20_0 .net "nor_ab", 0 0, L_0x1c11fd0; 1 drivers
v0x1b28ba0_0 .net "nxor_ab", 0 0, L_0x1c121c0; 1 drivers
v0x1b28c40_0 .net "or_ab", 0 0, L_0x1c120b0; 1 drivers
v0x1b28ce0_0 .alias "result", 0 0, v0x1b38430_0;
S_0x1b28180 .scope module, "sltOut" "mux_1bit" 2 172, 3 2, S_0x1b1ab20;
 .timescale 0 0;
L_0x1c12430/d .functor NAND 1, L_0x1c12320, L_0x1c11840, C4<1>, C4<1>;
L_0x1c12430 .delay (20,20,20) L_0x1c12430/d;
L_0x1c12560/d .functor NOT 1, L_0x1c12430, C4<0>, C4<0>, C4<0>;
L_0x1c12560 .delay (10,10,10) L_0x1c12560/d;
L_0x1c12640/d .functor NOT 1, L_0x1c11840, C4<0>, C4<0>, C4<0>;
L_0x1c12640 .delay (10,10,10) L_0x1c12640/d;
L_0x1c12750/d .functor NAND 1, L_0x1c09fd0, L_0x1c12640, C4<1>, C4<1>;
L_0x1c12750 .delay (20,20,20) L_0x1c12750/d;
L_0x1c12860/d .functor NOT 1, L_0x1c12750, C4<0>, C4<0>, C4<0>;
L_0x1c12860 .delay (10,10,10) L_0x1c12860/d;
L_0x1c12950/d .functor NOR 1, L_0x1c12860, L_0x1c12560, C4<0>, C4<0>;
L_0x1c12950 .delay (20,20,20) L_0x1c12950/d;
L_0x1c12af0/d .functor NOT 1, L_0x1c12950, C4<0>, C4<0>, C4<0>;
L_0x1c12af0 .delay (10,10,10) L_0x1c12af0/d;
v0x1b28270_0 .net "and_in0ncom", 0 0, L_0x1c12860; 1 drivers
v0x1b282f0_0 .net "and_in1com", 0 0, L_0x1c12560; 1 drivers
v0x1b28370_0 .alias "in0", 0 0, v0x1b38320_0;
v0x1b283f0_0 .alias "in1", 0 0, v0x1b38430_0;
v0x1b28470_0 .net "nand_in0ncom", 0 0, L_0x1c12750; 1 drivers
v0x1b28510_0 .net "nand_in1com", 0 0, L_0x1c12430; 1 drivers
v0x1b285b0_0 .net "ncom", 0 0, L_0x1c12640; 1 drivers
v0x1b28650_0 .net "nor_wire", 0 0, L_0x1c12950; 1 drivers
v0x1b286f0_0 .net "result", 0 0, L_0x1c12af0; 1 drivers
v0x1b28790_0 .net "sel0", 0 0, L_0x1c11840; 1 drivers
S_0x1b21730 .scope generate, "ALU4[1]" "ALU4[1]" 2 150, 2 150, S_0x1b1ab20;
 .timescale 0 0;
P_0x1b200a8 .param/l "i" 2 150, +C4<01>;
S_0x1b21860 .scope module, "_alu" "ALU_1bit" 2 151, 2 16, S_0x1b21730;
 .timescale 0 0;
L_0x1b94320/d .functor NOT 1, L_0x1bfede0, C4<0>, C4<0>, C4<0>;
L_0x1b94320 .delay (10,10,10) L_0x1b94320/d;
v0x1b275f0_0 .net "carryin", 0 0, L_0x1bfee80; 1 drivers
v0x1b276e0_0 .net "carryout", 0 0, L_0x1bfaab0; 1 drivers
v0x1b27760_0 .alias "invertB", 0 0, v0x1b37f80_0;
v0x1b277e0_0 .alias "muxIndex", 2 0, v0x1b38000_0;
v0x1b27860_0 .net "notB", 0 0, L_0x1b94320; 1 drivers
v0x1b278e0_0 .net "operandA", 0 0, L_0x1bfed40; 1 drivers
v0x1b279a0_0 .net "operandB", 0 0, L_0x1bfede0; 1 drivers
v0x1b27ab0_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b27b30_0 .net "result", 0 0, L_0x1bfe5a0; 1 drivers
v0x1b27c00_0 .net "trueB", 0 0, L_0x1bf98c0; 1 drivers
v0x1b27ce0_0 .net "wAddSub", 0 0, L_0x1bfa3e0; 1 drivers
v0x1b27df0_0 .net "wNandAnd", 0 0, L_0x1bfbb70; 1 drivers
v0x1b27f70_0 .net "wNorOr", 0 0, L_0x1bfc5b0; 1 drivers
v0x1b28080_0 .net "wXor", 0 0, L_0x1bfb110; 1 drivers
L_0x1bfe6d0 .part v0x1b37af0_0, 0, 1;
L_0x1bfe770 .part v0x1b37af0_0, 1, 1;
L_0x1bfe8a0 .part v0x1b37af0_0, 2, 1;
S_0x1b26ef0 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b21860;
 .timescale 0 0;
L_0x1bf7480/d .functor NAND 1, L_0x1b94320, v0x1b37a70_0, C4<1>, C4<1>;
L_0x1bf7480 .delay (20,20,20) L_0x1bf7480/d;
L_0x1bf7560/d .functor NOT 1, L_0x1bf7480, C4<0>, C4<0>, C4<0>;
L_0x1bf7560 .delay (10,10,10) L_0x1bf7560/d;
L_0x1bf76b0/d .functor NOT 1, v0x1b37a70_0, C4<0>, C4<0>, C4<0>;
L_0x1bf76b0 .delay (10,10,10) L_0x1bf76b0/d;
L_0x1bf7770/d .functor NAND 1, L_0x1bfede0, L_0x1bf76b0, C4<1>, C4<1>;
L_0x1bf7770 .delay (20,20,20) L_0x1bf7770/d;
L_0x1bf7880/d .functor NOT 1, L_0x1bf7770, C4<0>, C4<0>, C4<0>;
L_0x1bf7880 .delay (10,10,10) L_0x1bf7880/d;
L_0x1bf9740/d .functor NOR 1, L_0x1bf7880, L_0x1bf7560, C4<0>, C4<0>;
L_0x1bf9740 .delay (20,20,20) L_0x1bf9740/d;
L_0x1bf98c0/d .functor NOT 1, L_0x1bf9740, C4<0>, C4<0>, C4<0>;
L_0x1bf98c0 .delay (10,10,10) L_0x1bf98c0/d;
v0x1b26fe0_0 .net "and_in0ncom", 0 0, L_0x1bf7880; 1 drivers
v0x1b27060_0 .net "and_in1com", 0 0, L_0x1bf7560; 1 drivers
v0x1b270e0_0 .alias "in0", 0 0, v0x1b279a0_0;
v0x1b27160_0 .alias "in1", 0 0, v0x1b27860_0;
v0x1b271e0_0 .net "nand_in0ncom", 0 0, L_0x1bf7770; 1 drivers
v0x1b27260_0 .net "nand_in1com", 0 0, L_0x1bf7480; 1 drivers
v0x1b27300_0 .net "ncom", 0 0, L_0x1bf76b0; 1 drivers
v0x1b273a0_0 .net "nor_wire", 0 0, L_0x1bf9740; 1 drivers
v0x1b27440_0 .alias "result", 0 0, v0x1b27c00_0;
v0x1b27510_0 .alias "sel0", 0 0, v0x1b37f80_0;
S_0x1b25bb0 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b21860;
 .timescale 0 0;
L_0x1bfa4f0/d .functor NAND 1, L_0x1bfed40, L_0x1bf98c0, C4<1>, C4<1>;
L_0x1bfa4f0 .delay (20,20,20) L_0x1bfa4f0/d;
L_0x1bfa660/d .functor NOT 1, L_0x1bfa4f0, C4<0>, C4<0>, C4<0>;
L_0x1bfa660 .delay (10,10,10) L_0x1bfa660/d;
L_0x1bfa770/d .functor NAND 1, L_0x1bfee80, L_0x1bf9e40, C4<1>, C4<1>;
L_0x1bfa770 .delay (20,20,20) L_0x1bfa770/d;
L_0x1bfa830/d .functor NOT 1, L_0x1bfa770, C4<0>, C4<0>, C4<0>;
L_0x1bfa830 .delay (10,10,10) L_0x1bfa830/d;
L_0x1bfa940/d .functor NOR 1, L_0x1bfa830, L_0x1bfa660, C4<0>, C4<0>;
L_0x1bfa940 .delay (20,20,20) L_0x1bfa940/d;
L_0x1bfaab0/d .functor NOT 1, L_0x1bfa940, C4<0>, C4<0>, C4<0>;
L_0x1bfaab0 .delay (10,10,10) L_0x1bfaab0/d;
v0x1b26790_0 .net "And_AB", 0 0, L_0x1bfa660; 1 drivers
v0x1b26830_0 .net "And_XorAB_C", 0 0, L_0x1bfa830; 1 drivers
v0x1b268d0_0 .net "Nand_AB", 0 0, L_0x1bfa4f0; 1 drivers
v0x1b26970_0 .net "Nand_XorAB_C", 0 0, L_0x1bfa770; 1 drivers
v0x1b269f0_0 .net "Xor_AB", 0 0, L_0x1bf9e40; 1 drivers
v0x1b26ac0_0 .alias "a", 0 0, v0x1b278e0_0;
v0x1b26c10_0 .alias "b", 0 0, v0x1b27c00_0;
v0x1b26c90_0 .alias "carryin", 0 0, v0x1b275f0_0;
v0x1b26d10_0 .alias "carryout", 0 0, v0x1b276e0_0;
v0x1b26d90_0 .net "nco", 0 0, L_0x1bfa940; 1 drivers
v0x1b26e70_0 .alias "sum", 0 0, v0x1b27ce0_0;
S_0x1b26240 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b25bb0;
 .timescale 0 0;
L_0x1bf9a30/d .functor NAND 1, L_0x1bfed40, L_0x1bf98c0, C4<1>, C4<1>;
L_0x1bf9a30 .delay (20,20,20) L_0x1bf9a30/d;
L_0x1bf9af0/d .functor NOR 1, L_0x1bfed40, L_0x1bf98c0, C4<0>, C4<0>;
L_0x1bf9af0 .delay (20,20,20) L_0x1bf9af0/d;
L_0x1bf9bd0/d .functor NOT 1, L_0x1bf9af0, C4<0>, C4<0>, C4<0>;
L_0x1bf9bd0 .delay (10,10,10) L_0x1bf9bd0/d;
L_0x1bf9ce0/d .functor NAND 1, L_0x1bf9bd0, L_0x1bf9a30, C4<1>, C4<1>;
L_0x1bf9ce0 .delay (20,20,20) L_0x1bf9ce0/d;
L_0x1bf9e40/d .functor NOT 1, L_0x1bf9ce0, C4<0>, C4<0>, C4<0>;
L_0x1bf9e40 .delay (10,10,10) L_0x1bf9e40/d;
v0x1b26330_0 .alias "a", 0 0, v0x1b278e0_0;
v0x1b263d0_0 .alias "b", 0 0, v0x1b27c00_0;
v0x1b26470_0 .net "nand_ab", 0 0, L_0x1bf9a30; 1 drivers
v0x1b26510_0 .net "nor_ab", 0 0, L_0x1bf9af0; 1 drivers
v0x1b26590_0 .net "nxor_ab", 0 0, L_0x1bf9ce0; 1 drivers
v0x1b26630_0 .net "or_ab", 0 0, L_0x1bf9bd0; 1 drivers
v0x1b26710_0 .alias "result", 0 0, v0x1b269f0_0;
S_0x1b25ca0 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b25bb0;
 .timescale 0 0;
L_0x1bf9f50/d .functor NAND 1, L_0x1bf9e40, L_0x1bfee80, C4<1>, C4<1>;
L_0x1bf9f50 .delay (20,20,20) L_0x1bf9f50/d;
L_0x1bfa0a0/d .functor NOR 1, L_0x1bf9e40, L_0x1bfee80, C4<0>, C4<0>;
L_0x1bfa0a0 .delay (20,20,20) L_0x1bfa0a0/d;
L_0x1bfa210/d .functor NOT 1, L_0x1bfa0a0, C4<0>, C4<0>, C4<0>;
L_0x1bfa210 .delay (10,10,10) L_0x1bfa210/d;
L_0x1bfa2d0/d .functor NAND 1, L_0x1bfa210, L_0x1bf9f50, C4<1>, C4<1>;
L_0x1bfa2d0 .delay (20,20,20) L_0x1bfa2d0/d;
L_0x1bfa3e0/d .functor NOT 1, L_0x1bfa2d0, C4<0>, C4<0>, C4<0>;
L_0x1bfa3e0 .delay (10,10,10) L_0x1bfa3e0/d;
v0x1b25d90_0 .alias "a", 0 0, v0x1b269f0_0;
v0x1b25e30_0 .alias "b", 0 0, v0x1b275f0_0;
v0x1b25ed0_0 .net "nand_ab", 0 0, L_0x1bf9f50; 1 drivers
v0x1b25f70_0 .net "nor_ab", 0 0, L_0x1bfa0a0; 1 drivers
v0x1b25ff0_0 .net "nxor_ab", 0 0, L_0x1bfa2d0; 1 drivers
v0x1b26090_0 .net "or_ab", 0 0, L_0x1bfa210; 1 drivers
v0x1b26170_0 .alias "result", 0 0, v0x1b27ce0_0;
S_0x1b25660 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b21860;
 .timescale 0 0;
L_0x1bfac70/d .functor NAND 1, L_0x1bfed40, L_0x1bfede0, C4<1>, C4<1>;
L_0x1bfac70 .delay (20,20,20) L_0x1bfac70/d;
L_0x1bfad30/d .functor NOR 1, L_0x1bfed40, L_0x1bfede0, C4<0>, C4<0>;
L_0x1bfad30 .delay (20,20,20) L_0x1bfad30/d;
L_0x1bfaec0/d .functor NOT 1, L_0x1bfad30, C4<0>, C4<0>, C4<0>;
L_0x1bfaec0 .delay (10,10,10) L_0x1bfaec0/d;
L_0x1bfafb0/d .functor NAND 1, L_0x1bfaec0, L_0x1bfac70, C4<1>, C4<1>;
L_0x1bfafb0 .delay (20,20,20) L_0x1bfafb0/d;
L_0x1bfb110/d .functor NOT 1, L_0x1bfafb0, C4<0>, C4<0>, C4<0>;
L_0x1bfb110 .delay (10,10,10) L_0x1bfb110/d;
v0x1b25750_0 .alias "a", 0 0, v0x1b278e0_0;
v0x1b257d0_0 .alias "b", 0 0, v0x1b279a0_0;
v0x1b258a0_0 .net "nand_ab", 0 0, L_0x1bfac70; 1 drivers
v0x1b25920_0 .net "nor_ab", 0 0, L_0x1bfad30; 1 drivers
v0x1b259a0_0 .net "nxor_ab", 0 0, L_0x1bfafb0; 1 drivers
v0x1b25a20_0 .net "or_ab", 0 0, L_0x1bfaec0; 1 drivers
v0x1b25ae0_0 .alias "result", 0 0, v0x1b28080_0;
S_0x1b249e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b21860;
 .timescale 0 0;
L_0x1bfb260/d .functor NAND 1, L_0x1bfed40, L_0x1bfede0, C4<1>, C4<1>;
L_0x1bfb260 .delay (20,20,20) L_0x1bfb260/d;
L_0x1bfb390/d .functor NOT 1, L_0x1bfb260, C4<0>, C4<0>, C4<0>;
L_0x1bfb390 .delay (10,10,10) L_0x1bfb390/d;
v0x1b25250_0 .alias "a", 0 0, v0x1b278e0_0;
v0x1b252f0_0 .net "and_ab", 0 0, L_0x1bfb390; 1 drivers
v0x1b25370_0 .alias "b", 0 0, v0x1b279a0_0;
v0x1b253f0_0 .net "nand_ab", 0 0, L_0x1bfb260; 1 drivers
v0x1b254d0_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b210a0_0 .alias "result", 0 0, v0x1b27df0_0;
S_0x1b24ad0 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b249e0;
 .timescale 0 0;
L_0x1bfb4e0/d .functor NAND 1, L_0x1bfb390, v0x1b37c00_0, C4<1>, C4<1>;
L_0x1bfb4e0 .delay (20,20,20) L_0x1bfb4e0/d;
L_0x1bfb5a0/d .functor NOT 1, L_0x1bfb4e0, C4<0>, C4<0>, C4<0>;
L_0x1bfb5a0 .delay (10,10,10) L_0x1bfb5a0/d;
L_0x1bfb6d0/d .functor NOT 1, v0x1b37c00_0, C4<0>, C4<0>, C4<0>;
L_0x1bfb6d0 .delay (10,10,10) L_0x1bfb6d0/d;
L_0x1bfb790/d .functor NAND 1, L_0x1bfb260, L_0x1bfb6d0, C4<1>, C4<1>;
L_0x1bfb790 .delay (20,20,20) L_0x1bfb790/d;
L_0x1bfb8e0/d .functor NOT 1, L_0x1bfb790, C4<0>, C4<0>, C4<0>;
L_0x1bfb8e0 .delay (10,10,10) L_0x1bfb8e0/d;
L_0x1bfb9d0/d .functor NOR 1, L_0x1bfb8e0, L_0x1bfb5a0, C4<0>, C4<0>;
L_0x1bfb9d0 .delay (20,20,20) L_0x1bfb9d0/d;
L_0x1bfbb70/d .functor NOT 1, L_0x1bfb9d0, C4<0>, C4<0>, C4<0>;
L_0x1bfbb70 .delay (10,10,10) L_0x1bfbb70/d;
v0x1b24bc0_0 .net "and_in0ncom", 0 0, L_0x1bfb8e0; 1 drivers
v0x1b24c40_0 .net "and_in1com", 0 0, L_0x1bfb5a0; 1 drivers
v0x1b24cc0_0 .alias "in0", 0 0, v0x1b253f0_0;
v0x1b24d60_0 .alias "in1", 0 0, v0x1b252f0_0;
v0x1b24de0_0 .net "nand_in0ncom", 0 0, L_0x1bfb790; 1 drivers
v0x1b24e80_0 .net "nand_in1com", 0 0, L_0x1bfb4e0; 1 drivers
v0x1b24f60_0 .net "ncom", 0 0, L_0x1bfb6d0; 1 drivers
v0x1b25000_0 .net "nor_wire", 0 0, L_0x1bfb9d0; 1 drivers
v0x1b250a0_0 .alias "result", 0 0, v0x1b27df0_0;
v0x1b25170_0 .alias "sel0", 0 0, v0x1b38180_0;
S_0x1b23f40 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b21860;
 .timescale 0 0;
L_0x1bfbca0/d .functor NOR 1, L_0x1bfed40, L_0x1bfede0, C4<0>, C4<0>;
L_0x1bfbca0 .delay (20,20,20) L_0x1bfbca0/d;
L_0x1bfbdd0/d .functor NOT 1, L_0x1bfbca0, C4<0>, C4<0>, C4<0>;
L_0x1bfbdd0 .delay (10,10,10) L_0x1bfbdd0/d;
v0x1b246c0_0 .alias "a", 0 0, v0x1b278e0_0;
v0x1b24740_0 .alias "b", 0 0, v0x1b279a0_0;
v0x1b247e0_0 .net "nor_ab", 0 0, L_0x1bfbca0; 1 drivers
v0x1b24860_0 .net "or_ab", 0 0, L_0x1bfbdd0; 1 drivers
v0x1b248e0_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b24960_0 .alias "result", 0 0, v0x1b27f70_0;
S_0x1b24030 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b23f40;
 .timescale 0 0;
L_0x1bfbf20/d .functor NAND 1, L_0x1bfbdd0, v0x1b37c00_0, C4<1>, C4<1>;
L_0x1bfbf20 .delay (20,20,20) L_0x1bfbf20/d;
L_0x1bfbfe0/d .functor NOT 1, L_0x1bfbf20, C4<0>, C4<0>, C4<0>;
L_0x1bfbfe0 .delay (10,10,10) L_0x1bfbfe0/d;
L_0x1bfc110/d .functor NOT 1, v0x1b37c00_0, C4<0>, C4<0>, C4<0>;
L_0x1bfc110 .delay (10,10,10) L_0x1bfc110/d;
L_0x1bfc1d0/d .functor NAND 1, L_0x1bfbca0, L_0x1bfc110, C4<1>, C4<1>;
L_0x1bfc1d0 .delay (20,20,20) L_0x1bfc1d0/d;
L_0x1bfc320/d .functor NOT 1, L_0x1bfc1d0, C4<0>, C4<0>, C4<0>;
L_0x1bfc320 .delay (10,10,10) L_0x1bfc320/d;
L_0x1bfc410/d .functor NOR 1, L_0x1bfc320, L_0x1bfbfe0, C4<0>, C4<0>;
L_0x1bfc410 .delay (20,20,20) L_0x1bfc410/d;
L_0x1bfc5b0/d .functor NOT 1, L_0x1bfc410, C4<0>, C4<0>, C4<0>;
L_0x1bfc5b0 .delay (10,10,10) L_0x1bfc5b0/d;
v0x1b24120_0 .net "and_in0ncom", 0 0, L_0x1bfc320; 1 drivers
v0x1b241a0_0 .net "and_in1com", 0 0, L_0x1bfbfe0; 1 drivers
v0x1b24220_0 .alias "in0", 0 0, v0x1b247e0_0;
v0x1b242a0_0 .alias "in1", 0 0, v0x1b24860_0;
v0x1b24320_0 .net "nand_in0ncom", 0 0, L_0x1bfc1d0; 1 drivers
v0x1b243a0_0 .net "nand_in1com", 0 0, L_0x1bfbf20; 1 drivers
v0x1b24420_0 .net "ncom", 0 0, L_0x1bfc110; 1 drivers
v0x1b244a0_0 .net "nor_wire", 0 0, L_0x1bfc410; 1 drivers
v0x1b24570_0 .alias "result", 0 0, v0x1b27f70_0;
v0x1b24640_0 .alias "sel0", 0 0, v0x1b38180_0;
S_0x1b21950 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b21860;
 .timescale 0 0;
v0x1b23790_0 .alias "in0", 0 0, v0x1b27ce0_0;
v0x1b23840_0 .alias "in1", 0 0, v0x1b28080_0;
v0x1b238f0_0 .alias "in2", 0 0, v0x1b27df0_0;
v0x1b239a0_0 .alias "in3", 0 0, v0x1b27f70_0;
v0x1b23a80_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b23b30_0 .alias "result", 0 0, v0x1b27b30_0;
v0x1b23bb0_0 .net "sel0", 0 0, L_0x1bfe6d0; 1 drivers
v0x1b23c30_0 .net "sel1", 0 0, L_0x1bfe770; 1 drivers
v0x1b23cb0_0 .net "sel2", 0 0, L_0x1bfe8a0; 1 drivers
v0x1b23d60_0 .net "w0", 0 0, L_0x1bfcd70; 1 drivers
v0x1b23e40_0 .net "w1", 0 0, L_0x1bfd4f0; 1 drivers
v0x1b23ec0_0 .net "w2", 0 0, L_0x1bfdd40; 1 drivers
S_0x1b23010 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b21950;
 .timescale 0 0;
L_0x1bfc6e0/d .functor NAND 1, L_0x1bfb110, L_0x1bfe6d0, C4<1>, C4<1>;
L_0x1bfc6e0 .delay (20,20,20) L_0x1bfc6e0/d;
L_0x1bfc7a0/d .functor NOT 1, L_0x1bfc6e0, C4<0>, C4<0>, C4<0>;
L_0x1bfc7a0 .delay (10,10,10) L_0x1bfc7a0/d;
L_0x1bfc8d0/d .functor NOT 1, L_0x1bfe6d0, C4<0>, C4<0>, C4<0>;
L_0x1bfc8d0 .delay (10,10,10) L_0x1bfc8d0/d;
L_0x1bfca20/d .functor NAND 1, L_0x1bfa3e0, L_0x1bfc8d0, C4<1>, C4<1>;
L_0x1bfca20 .delay (20,20,20) L_0x1bfca20/d;
L_0x1bfcae0/d .functor NOT 1, L_0x1bfca20, C4<0>, C4<0>, C4<0>;
L_0x1bfcae0 .delay (10,10,10) L_0x1bfcae0/d;
L_0x1bfcbd0/d .functor NOR 1, L_0x1bfcae0, L_0x1bfc7a0, C4<0>, C4<0>;
L_0x1bfcbd0 .delay (20,20,20) L_0x1bfcbd0/d;
L_0x1bfcd70/d .functor NOT 1, L_0x1bfcbd0, C4<0>, C4<0>, C4<0>;
L_0x1bfcd70 .delay (10,10,10) L_0x1bfcd70/d;
v0x1b23100_0 .net "and_in0ncom", 0 0, L_0x1bfcae0; 1 drivers
v0x1b231c0_0 .net "and_in1com", 0 0, L_0x1bfc7a0; 1 drivers
v0x1b23260_0 .alias "in0", 0 0, v0x1b27ce0_0;
v0x1b23300_0 .alias "in1", 0 0, v0x1b28080_0;
v0x1b23380_0 .net "nand_in0ncom", 0 0, L_0x1bfca20; 1 drivers
v0x1b23420_0 .net "nand_in1com", 0 0, L_0x1bfc6e0; 1 drivers
v0x1b234c0_0 .net "ncom", 0 0, L_0x1bfc8d0; 1 drivers
v0x1b23560_0 .net "nor_wire", 0 0, L_0x1bfcbd0; 1 drivers
v0x1b23600_0 .alias "result", 0 0, v0x1b23d60_0;
v0x1b23680_0 .alias "sel0", 0 0, v0x1b23bb0_0;
S_0x1b228c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b21950;
 .timescale 0 0;
L_0x1bfcea0/d .functor NAND 1, L_0x1bfc5b0, L_0x1bfe6d0, C4<1>, C4<1>;
L_0x1bfcea0 .delay (20,20,20) L_0x1bfcea0/d;
L_0x1bfcf60/d .functor NOT 1, L_0x1bfcea0, C4<0>, C4<0>, C4<0>;
L_0x1bfcf60 .delay (10,10,10) L_0x1bfcf60/d;
L_0x1bfd090/d .functor NOT 1, L_0x1bfe6d0, C4<0>, C4<0>, C4<0>;
L_0x1bfd090 .delay (10,10,10) L_0x1bfd090/d;
L_0x1bfd150/d .functor NAND 1, L_0x1bfbb70, L_0x1bfd090, C4<1>, C4<1>;
L_0x1bfd150 .delay (20,20,20) L_0x1bfd150/d;
L_0x1bfd260/d .functor NOT 1, L_0x1bfd150, C4<0>, C4<0>, C4<0>;
L_0x1bfd260 .delay (10,10,10) L_0x1bfd260/d;
L_0x1bfd350/d .functor NOR 1, L_0x1bfd260, L_0x1bfcf60, C4<0>, C4<0>;
L_0x1bfd350 .delay (20,20,20) L_0x1bfd350/d;
L_0x1bfd4f0/d .functor NOT 1, L_0x1bfd350, C4<0>, C4<0>, C4<0>;
L_0x1bfd4f0 .delay (10,10,10) L_0x1bfd4f0/d;
v0x1b229b0_0 .net "and_in0ncom", 0 0, L_0x1bfd260; 1 drivers
v0x1b22a70_0 .net "and_in1com", 0 0, L_0x1bfcf60; 1 drivers
v0x1b22b10_0 .alias "in0", 0 0, v0x1b27df0_0;
v0x1b22bb0_0 .alias "in1", 0 0, v0x1b27f70_0;
v0x1b22c30_0 .net "nand_in0ncom", 0 0, L_0x1bfd150; 1 drivers
v0x1b22cd0_0 .net "nand_in1com", 0 0, L_0x1bfcea0; 1 drivers
v0x1b22d70_0 .net "ncom", 0 0, L_0x1bfd090; 1 drivers
v0x1b22e10_0 .net "nor_wire", 0 0, L_0x1bfd350; 1 drivers
v0x1b22eb0_0 .alias "result", 0 0, v0x1b23e40_0;
v0x1b22f30_0 .alias "sel0", 0 0, v0x1b23bb0_0;
S_0x1b22170 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b21950;
 .timescale 0 0;
L_0x1bfd620/d .functor NAND 1, L_0x1bfd4f0, L_0x1bfe770, C4<1>, C4<1>;
L_0x1bfd620 .delay (20,20,20) L_0x1bfd620/d;
L_0x1bfd770/d .functor NOT 1, L_0x1bfd620, C4<0>, C4<0>, C4<0>;
L_0x1bfd770 .delay (10,10,10) L_0x1bfd770/d;
L_0x1bfd8a0/d .functor NOT 1, L_0x1bfe770, C4<0>, C4<0>, C4<0>;
L_0x1bfd8a0 .delay (10,10,10) L_0x1bfd8a0/d;
L_0x1bfd960/d .functor NAND 1, L_0x1bfcd70, L_0x1bfd8a0, C4<1>, C4<1>;
L_0x1bfd960 .delay (20,20,20) L_0x1bfd960/d;
L_0x1bfdab0/d .functor NOT 1, L_0x1bfd960, C4<0>, C4<0>, C4<0>;
L_0x1bfdab0 .delay (10,10,10) L_0x1bfdab0/d;
L_0x1bfdba0/d .functor NOR 1, L_0x1bfdab0, L_0x1bfd770, C4<0>, C4<0>;
L_0x1bfdba0 .delay (20,20,20) L_0x1bfdba0/d;
L_0x1bfdd40/d .functor NOT 1, L_0x1bfdba0, C4<0>, C4<0>, C4<0>;
L_0x1bfdd40 .delay (10,10,10) L_0x1bfdd40/d;
v0x1b22260_0 .net "and_in0ncom", 0 0, L_0x1bfdab0; 1 drivers
v0x1b22320_0 .net "and_in1com", 0 0, L_0x1bfd770; 1 drivers
v0x1b223c0_0 .alias "in0", 0 0, v0x1b23d60_0;
v0x1b22460_0 .alias "in1", 0 0, v0x1b23e40_0;
v0x1b224e0_0 .net "nand_in0ncom", 0 0, L_0x1bfd960; 1 drivers
v0x1b22580_0 .net "nand_in1com", 0 0, L_0x1bfd620; 1 drivers
v0x1b22620_0 .net "ncom", 0 0, L_0x1bfd8a0; 1 drivers
v0x1b226c0_0 .net "nor_wire", 0 0, L_0x1bfdba0; 1 drivers
v0x1b22760_0 .alias "result", 0 0, v0x1b23ec0_0;
v0x1b227e0_0 .alias "sel0", 0 0, v0x1b23c30_0;
S_0x1b21a40 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b21950;
 .timescale 0 0;
L_0x1bfde70/d .functor NAND 1, C4<0>, L_0x1bfe8a0, C4<1>, C4<1>;
L_0x1bfde70 .delay (20,20,20) L_0x1bfde70/d;
L_0x1bfdfd0/d .functor NOT 1, L_0x1bfde70, C4<0>, C4<0>, C4<0>;
L_0x1bfdfd0 .delay (10,10,10) L_0x1bfdfd0/d;
L_0x1bfe100/d .functor NOT 1, L_0x1bfe8a0, C4<0>, C4<0>, C4<0>;
L_0x1bfe100 .delay (10,10,10) L_0x1bfe100/d;
L_0x1bfe1c0/d .functor NAND 1, L_0x1bfdd40, L_0x1bfe100, C4<1>, C4<1>;
L_0x1bfe1c0 .delay (20,20,20) L_0x1bfe1c0/d;
L_0x1bfe310/d .functor NOT 1, L_0x1bfe1c0, C4<0>, C4<0>, C4<0>;
L_0x1bfe310 .delay (10,10,10) L_0x1bfe310/d;
L_0x1bfe400/d .functor NOR 1, L_0x1bfe310, L_0x1bfdfd0, C4<0>, C4<0>;
L_0x1bfe400 .delay (20,20,20) L_0x1bfe400/d;
L_0x1bfe5a0/d .functor NOT 1, L_0x1bfe400, C4<0>, C4<0>, C4<0>;
L_0x1bfe5a0 .delay (10,10,10) L_0x1bfe5a0/d;
v0x1b21b30_0 .net "and_in0ncom", 0 0, L_0x1bfe310; 1 drivers
v0x1b21bb0_0 .net "and_in1com", 0 0, L_0x1bfdfd0; 1 drivers
v0x1b21c50_0 .alias "in0", 0 0, v0x1b23ec0_0;
v0x1b21cf0_0 .alias "in1", 0 0, v0x1b23a80_0;
v0x1b21d70_0 .net "nand_in0ncom", 0 0, L_0x1bfe1c0; 1 drivers
v0x1b21e10_0 .net "nand_in1com", 0 0, L_0x1bfde70; 1 drivers
v0x1b21ef0_0 .net "ncom", 0 0, L_0x1bfe100; 1 drivers
v0x1b21f90_0 .net "nor_wire", 0 0, L_0x1bfe400; 1 drivers
v0x1b22030_0 .alias "result", 0 0, v0x1b27b30_0;
v0x1b220d0_0 .alias "sel0", 0 0, v0x1b23cb0_0;
S_0x1b1ac10 .scope generate, "ALU4[2]" "ALU4[2]" 2 150, 2 150, S_0x1b1ab20;
 .timescale 0 0;
P_0x1b17a18 .param/l "i" 2 150, +C4<010>;
S_0x1b1ad40 .scope module, "_alu" "ALU_1bit" 2 151, 2 16, S_0x1b1ac10;
 .timescale 0 0;
L_0x1bfef20/d .functor NOT 1, L_0x1c04b50, C4<0>, C4<0>, C4<0>;
L_0x1bfef20 .delay (10,10,10) L_0x1bfef20/d;
v0x1b20bf0_0 .net "carryin", 0 0, L_0x1c04bf0; 1 drivers
v0x1b20c90_0 .net "carryout", 0 0, L_0x1c00940; 1 drivers
v0x1b20d10_0 .alias "invertB", 0 0, v0x1b37f80_0;
v0x1b20d90_0 .alias "muxIndex", 2 0, v0x1b38000_0;
v0x1b20e10_0 .net "notB", 0 0, L_0x1bfef20; 1 drivers
v0x1b20e90_0 .net "operandA", 0 0, L_0x1c04ab0; 1 drivers
v0x1b20f10_0 .net "operandB", 0 0, L_0x1c04b50; 1 drivers
v0x1b21020_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b21130_0 .net "result", 0 0, L_0x1c04430; 1 drivers
v0x1b211b0_0 .net "trueB", 0 0, L_0x1bff780; 1 drivers
v0x1b21290_0 .net "wAddSub", 0 0, L_0x1c002a0; 1 drivers
v0x1b213a0_0 .net "wNandAnd", 0 0, L_0x1c01a00; 1 drivers
v0x1b21520_0 .net "wNorOr", 0 0, L_0x1c02440; 1 drivers
v0x1b21630_0 .net "wXor", 0 0, L_0x1c00fa0; 1 drivers
L_0x1c04560 .part v0x1b37af0_0, 0, 1;
L_0x1c04600 .part v0x1b37af0_0, 1, 1;
L_0x1c04730 .part v0x1b37af0_0, 2, 1;
S_0x1b20450 .scope module, "mux_invertB" "mux_1bit" 2 31, 3 2, S_0x1b1ad40;
 .timescale 0 0;
L_0x1bff010/d .functor NAND 1, L_0x1bfef20, v0x1b37a70_0, C4<1>, C4<1>;
L_0x1bff010 .delay (20,20,20) L_0x1bff010/d;
L_0x1bff0f0/d .functor NOT 1, L_0x1bff010, C4<0>, C4<0>, C4<0>;
L_0x1bff0f0 .delay (10,10,10) L_0x1bff0f0/d;
L_0x1bff220/d .functor NOT 1, v0x1b37a70_0, C4<0>, C4<0>, C4<0>;
L_0x1bff220 .delay (10,10,10) L_0x1bff220/d;
L_0x1b36e00/d .functor NAND 1, L_0x1c04b50, L_0x1bff220, C4<1>, C4<1>;
L_0x1b36e00 .delay (20,20,20) L_0x1b36e00/d;
L_0x1bff4f0/d .functor NOT 1, L_0x1b36e00, C4<0>, C4<0>, C4<0>;
L_0x1bff4f0 .delay (10,10,10) L_0x1bff4f0/d;
L_0x1bff5e0/d .functor NOR 1, L_0x1bff4f0, L_0x1bff0f0, C4<0>, C4<0>;
L_0x1bff5e0 .delay (20,20,20) L_0x1bff5e0/d;
L_0x1bff780/d .functor NOT 1, L_0x1bff5e0, C4<0>, C4<0>, C4<0>;
L_0x1bff780 .delay (10,10,10) L_0x1bff780/d;
v0x1b20540_0 .net "and_in0ncom", 0 0, L_0x1bff4f0; 1 drivers
v0x1b20600_0 .net "and_in1com", 0 0, L_0x1bff0f0; 1 drivers
v0x1b206a0_0 .alias "in0", 0 0, v0x1b20f10_0;
v0x1b20720_0 .alias "in1", 0 0, v0x1b20e10_0;
v0x1b207a0_0 .net "nand_in0ncom", 0 0, L_0x1b36e00; 1 drivers
v0x1b20840_0 .net "nand_in1com", 0 0, L_0x1bff010; 1 drivers
v0x1b208e0_0 .net "ncom", 0 0, L_0x1bff220; 1 drivers
v0x1b20980_0 .net "nor_wire", 0 0, L_0x1bff5e0; 1 drivers
v0x1b20a20_0 .alias "result", 0 0, v0x1b211b0_0;
v0x1b20af0_0 .alias "sel0", 0 0, v0x1b37f80_0;
S_0x1b1f110 .scope module, "adder" "adder_1bit" 2 34, 4 2, S_0x1b1ad40;
 .timescale 0 0;
L_0x1c003b0/d .functor NAND 1, L_0x1c04ab0, L_0x1bff780, C4<1>, C4<1>;
L_0x1c003b0 .delay (20,20,20) L_0x1c003b0/d;
L_0x1c00520/d .functor NOT 1, L_0x1c003b0, C4<0>, C4<0>, C4<0>;
L_0x1c00520 .delay (10,10,10) L_0x1c00520/d;
L_0x1c00630/d .functor NAND 1, L_0x1c04bf0, L_0x1bffd00, C4<1>, C4<1>;
L_0x1c00630 .delay (20,20,20) L_0x1c00630/d;
L_0x1c006f0/d .functor NOT 1, L_0x1c00630, C4<0>, C4<0>, C4<0>;
L_0x1c006f0 .delay (10,10,10) L_0x1c006f0/d;
L_0x1c00800/d .functor NOR 1, L_0x1c006f0, L_0x1c00520, C4<0>, C4<0>;
L_0x1c00800 .delay (20,20,20) L_0x1c00800/d;
L_0x1c00940/d .functor NOT 1, L_0x1c00800, C4<0>, C4<0>, C4<0>;
L_0x1c00940 .delay (10,10,10) L_0x1c00940/d;
v0x1b1fcf0_0 .net "And_AB", 0 0, L_0x1c00520; 1 drivers
v0x1b1fd90_0 .net "And_XorAB_C", 0 0, L_0x1c006f0; 1 drivers
v0x1b1fe30_0 .net "Nand_AB", 0 0, L_0x1c003b0; 1 drivers
v0x1b1fed0_0 .net "Nand_XorAB_C", 0 0, L_0x1c00630; 1 drivers
v0x1b1ff50_0 .net "Xor_AB", 0 0, L_0x1bffd00; 1 drivers
v0x1b20020_0 .alias "a", 0 0, v0x1b20e90_0;
v0x1b20170_0 .alias "b", 0 0, v0x1b211b0_0;
v0x1b201f0_0 .alias "carryin", 0 0, v0x1b20bf0_0;
v0x1b20270_0 .alias "carryout", 0 0, v0x1b20c90_0;
v0x1b202f0_0 .net "nco", 0 0, L_0x1c00800; 1 drivers
v0x1b203d0_0 .alias "sum", 0 0, v0x1b21290_0;
S_0x1b1f7a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 34, S_0x1b1f110;
 .timescale 0 0;
L_0x1bff8f0/d .functor NAND 1, L_0x1c04ab0, L_0x1bff780, C4<1>, C4<1>;
L_0x1bff8f0 .delay (20,20,20) L_0x1bff8f0/d;
L_0x1bff9b0/d .functor NOR 1, L_0x1c04ab0, L_0x1bff780, C4<0>, C4<0>;
L_0x1bff9b0 .delay (20,20,20) L_0x1bff9b0/d;
L_0x1bffa90/d .functor NOT 1, L_0x1bff9b0, C4<0>, C4<0>, C4<0>;
L_0x1bffa90 .delay (10,10,10) L_0x1bffa90/d;
L_0x1bffba0/d .functor NAND 1, L_0x1bffa90, L_0x1bff8f0, C4<1>, C4<1>;
L_0x1bffba0 .delay (20,20,20) L_0x1bffba0/d;
L_0x1bffd00/d .functor NOT 1, L_0x1bffba0, C4<0>, C4<0>, C4<0>;
L_0x1bffd00 .delay (10,10,10) L_0x1bffd00/d;
v0x1b1f890_0 .alias "a", 0 0, v0x1b20e90_0;
v0x1b1f930_0 .alias "b", 0 0, v0x1b211b0_0;
v0x1b1f9d0_0 .net "nand_ab", 0 0, L_0x1bff8f0; 1 drivers
v0x1b1fa70_0 .net "nor_ab", 0 0, L_0x1bff9b0; 1 drivers
v0x1b1faf0_0 .net "nxor_ab", 0 0, L_0x1bffba0; 1 drivers
v0x1b1fb90_0 .net "or_ab", 0 0, L_0x1bffa90; 1 drivers
v0x1b1fc70_0 .alias "result", 0 0, v0x1b1ff50_0;
S_0x1b1f200 .scope module, "xor_2" "xor_1bit" 4 14, 5 34, S_0x1b1f110;
 .timescale 0 0;
L_0x1bffe10/d .functor NAND 1, L_0x1bffd00, L_0x1c04bf0, C4<1>, C4<1>;
L_0x1bffe10 .delay (20,20,20) L_0x1bffe10/d;
L_0x1bfff60/d .functor NOR 1, L_0x1bffd00, L_0x1c04bf0, C4<0>, C4<0>;
L_0x1bfff60 .delay (20,20,20) L_0x1bfff60/d;
L_0x1c000d0/d .functor NOT 1, L_0x1bfff60, C4<0>, C4<0>, C4<0>;
L_0x1c000d0 .delay (10,10,10) L_0x1c000d0/d;
L_0x1c00190/d .functor NAND 1, L_0x1c000d0, L_0x1bffe10, C4<1>, C4<1>;
L_0x1c00190 .delay (20,20,20) L_0x1c00190/d;
L_0x1c002a0/d .functor NOT 1, L_0x1c00190, C4<0>, C4<0>, C4<0>;
L_0x1c002a0 .delay (10,10,10) L_0x1c002a0/d;
v0x1b1f2f0_0 .alias "a", 0 0, v0x1b1ff50_0;
v0x1b1f390_0 .alias "b", 0 0, v0x1b20bf0_0;
v0x1b1f430_0 .net "nand_ab", 0 0, L_0x1bffe10; 1 drivers
v0x1b1f4d0_0 .net "nor_ab", 0 0, L_0x1bfff60; 1 drivers
v0x1b1f550_0 .net "nxor_ab", 0 0, L_0x1c00190; 1 drivers
v0x1b1f5f0_0 .net "or_ab", 0 0, L_0x1c000d0; 1 drivers
v0x1b1f6d0_0 .alias "result", 0 0, v0x1b21290_0;
S_0x1b1eb70 .scope module, "xor_gate" "xor_1bit" 2 35, 5 34, S_0x1b1ad40;
 .timescale 0 0;
L_0x1c00b00/d .functor NAND 1, L_0x1c04ab0, L_0x1c04b50, C4<1>, C4<1>;
L_0x1c00b00 .delay (20,20,20) L_0x1c00b00/d;
L_0x1c00bc0/d .functor NOR 1, L_0x1c04ab0, L_0x1c04b50, C4<0>, C4<0>;
L_0x1c00bc0 .delay (20,20,20) L_0x1c00bc0/d;
L_0x1c00d50/d .functor NOT 1, L_0x1c00bc0, C4<0>, C4<0>, C4<0>;
L_0x1c00d50 .delay (10,10,10) L_0x1c00d50/d;
L_0x1c00e40/d .functor NAND 1, L_0x1c00d50, L_0x1c00b00, C4<1>, C4<1>;
L_0x1c00e40 .delay (20,20,20) L_0x1c00e40/d;
L_0x1c00fa0/d .functor NOT 1, L_0x1c00e40, C4<0>, C4<0>, C4<0>;
L_0x1c00fa0 .delay (10,10,10) L_0x1c00fa0/d;
v0x1b1ec60_0 .alias "a", 0 0, v0x1b20e90_0;
v0x1b1ed30_0 .alias "b", 0 0, v0x1b20f10_0;
v0x1b1ee00_0 .net "nand_ab", 0 0, L_0x1c00b00; 1 drivers
v0x1b1ee80_0 .net "nor_ab", 0 0, L_0x1c00bc0; 1 drivers
v0x1b1ef00_0 .net "nxor_ab", 0 0, L_0x1c00e40; 1 drivers
v0x1b1ef80_0 .net "or_ab", 0 0, L_0x1c00d50; 1 drivers
v0x1b1f040_0 .alias "result", 0 0, v0x1b21630_0;
S_0x1b1dfa0 .scope module, "nand_and_gate" "nand_and_1bit" 2 36, 5 18, S_0x1b1ad40;
 .timescale 0 0;
L_0x1c010f0/d .functor NAND 1, L_0x1c04ab0, L_0x1c04b50, C4<1>, C4<1>;
L_0x1c010f0 .delay (20,20,20) L_0x1c010f0/d;
L_0x1c01220/d .functor NOT 1, L_0x1c010f0, C4<0>, C4<0>, C4<0>;
L_0x1c01220 .delay (10,10,10) L_0x1c01220/d;
v0x1b1e7f0_0 .alias "a", 0 0, v0x1b20e90_0;
v0x1b1e890_0 .net "and_ab", 0 0, L_0x1c01220; 1 drivers
v0x1b1e910_0 .alias "b", 0 0, v0x1b20f10_0;
v0x1b1e990_0 .net "nand_ab", 0 0, L_0x1c010f0; 1 drivers
v0x1b1ea70_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b1eaf0_0 .alias "result", 0 0, v0x1b213a0_0;
S_0x1b1e090 .scope module, "mux_1" "mux_1bit" 5 30, 3 2, S_0x1b1dfa0;
 .timescale 0 0;
L_0x1c01370/d .functor NAND 1, L_0x1c01220, v0x1b37c00_0, C4<1>, C4<1>;
L_0x1c01370 .delay (20,20,20) L_0x1c01370/d;
L_0x1c01430/d .functor NOT 1, L_0x1c01370, C4<0>, C4<0>, C4<0>;
L_0x1c01430 .delay (10,10,10) L_0x1c01430/d;
L_0x1c01560/d .functor NOT 1, v0x1b37c00_0, C4<0>, C4<0>, C4<0>;
L_0x1c01560 .delay (10,10,10) L_0x1c01560/d;
L_0x1c01620/d .functor NAND 1, L_0x1c010f0, L_0x1c01560, C4<1>, C4<1>;
L_0x1c01620 .delay (20,20,20) L_0x1c01620/d;
L_0x1c01770/d .functor NOT 1, L_0x1c01620, C4<0>, C4<0>, C4<0>;
L_0x1c01770 .delay (10,10,10) L_0x1c01770/d;
L_0x1c01860/d .functor NOR 1, L_0x1c01770, L_0x1c01430, C4<0>, C4<0>;
L_0x1c01860 .delay (20,20,20) L_0x1c01860/d;
L_0x1c01a00/d .functor NOT 1, L_0x1c01860, C4<0>, C4<0>, C4<0>;
L_0x1c01a00 .delay (10,10,10) L_0x1c01a00/d;
v0x1b1e180_0 .net "and_in0ncom", 0 0, L_0x1c01770; 1 drivers
v0x1b1e200_0 .net "and_in1com", 0 0, L_0x1c01430; 1 drivers
v0x1b1e280_0 .alias "in0", 0 0, v0x1b1e990_0;
v0x1b1e300_0 .alias "in1", 0 0, v0x1b1e890_0;
v0x1b1e380_0 .net "nand_in0ncom", 0 0, L_0x1c01620; 1 drivers
v0x1b1e420_0 .net "nand_in1com", 0 0, L_0x1c01370; 1 drivers
v0x1b1e500_0 .net "ncom", 0 0, L_0x1c01560; 1 drivers
v0x1b1e5a0_0 .net "nor_wire", 0 0, L_0x1c01860; 1 drivers
v0x1b1e640_0 .alias "result", 0 0, v0x1b213a0_0;
v0x1b1e710_0 .alias "sel0", 0 0, v0x1b38180_0;
S_0x1b1d4e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 37, 5 2, S_0x1b1ad40;
 .timescale 0 0;
L_0x1c01b30/d .functor NOR 1, L_0x1c04ab0, L_0x1c04b50, C4<0>, C4<0>;
L_0x1c01b30 .delay (20,20,20) L_0x1c01b30/d;
L_0x1c01c60/d .functor NOT 1, L_0x1c01b30, C4<0>, C4<0>, C4<0>;
L_0x1c01c60 .delay (10,10,10) L_0x1c01c60/d;
v0x1b1dc60_0 .alias "a", 0 0, v0x1b20e90_0;
v0x1b1dd00_0 .alias "b", 0 0, v0x1b20f10_0;
v0x1b1dda0_0 .net "nor_ab", 0 0, L_0x1c01b30; 1 drivers
v0x1b1de20_0 .net "or_ab", 0 0, L_0x1c01c60; 1 drivers
v0x1b1dea0_0 .alias "othercontrolsignal", 0 0, v0x1b38180_0;
v0x1b1df20_0 .alias "result", 0 0, v0x1b21520_0;
S_0x1b1d5d0 .scope module, "mux_1" "mux_1bit" 5 14, 3 2, S_0x1b1d4e0;
 .timescale 0 0;
L_0x1c01db0/d .functor NAND 1, L_0x1c01c60, v0x1b37c00_0, C4<1>, C4<1>;
L_0x1c01db0 .delay (20,20,20) L_0x1c01db0/d;
L_0x1c01e70/d .functor NOT 1, L_0x1c01db0, C4<0>, C4<0>, C4<0>;
L_0x1c01e70 .delay (10,10,10) L_0x1c01e70/d;
L_0x1c01fa0/d .functor NOT 1, v0x1b37c00_0, C4<0>, C4<0>, C4<0>;
L_0x1c01fa0 .delay (10,10,10) L_0x1c01fa0/d;
L_0x1c02060/d .functor NAND 1, L_0x1c01b30, L_0x1c01fa0, C4<1>, C4<1>;
L_0x1c02060 .delay (20,20,20) L_0x1c02060/d;
L_0x1c021b0/d .functor NOT 1, L_0x1c02060, C4<0>, C4<0>, C4<0>;
L_0x1c021b0 .delay (10,10,10) L_0x1c021b0/d;
L_0x1c022a0/d .functor NOR 1, L_0x1c021b0, L_0x1c01e70, C4<0>, C4<0>;
L_0x1c022a0 .delay (20,20,20) L_0x1c022a0/d;
L_0x1c02440/d .functor NOT 1, L_0x1c022a0, C4<0>, C4<0>, C4<0>;
L_0x1c02440 .delay (10,10,10) L_0x1c02440/d;
v0x1b1d6c0_0 .net "and_in0ncom", 0 0, L_0x1c021b0; 1 drivers
v0x1b1d740_0 .net "and_in1com", 0 0, L_0x1c01e70; 1 drivers
v0x1b1d7c0_0 .alias "in0", 0 0, v0x1b1dda0_0;
v0x1b1d840_0 .alias "in1", 0 0, v0x1b1de20_0;
v0x1b1d8c0_0 .net "nand_in0ncom", 0 0, L_0x1c02060; 1 drivers
v0x1b1d940_0 .net "nand_in1com", 0 0, L_0x1c01db0; 1 drivers
v0x1b1d9c0_0 .net "ncom", 0 0, L_0x1c01fa0; 1 drivers
v0x1b1da40_0 .net "nor_wire", 0 0, L_0x1c022a0; 1 drivers
v0x1b1db10_0 .alias "result", 0 0, v0x1b21520_0;
v0x1b1dbe0_0 .alias "sel0", 0 0, v0x1b38180_0;
S_0x1b1ae30 .scope module, "mainMux" "mux_alu" 2 39, 3 22, S_0x1b1ad40;
 .timescale 0 0;
v0x1b1cc90_0 .alias "in0", 0 0, v0x1b21290_0;
v0x1b1cd40_0 .alias "in1", 0 0, v0x1b21630_0;
v0x1b1cdf0_0 .alias "in2", 0 0, v0x1b213a0_0;
v0x1b1cea0_0 .alias "in3", 0 0, v0x1b21520_0;
v0x1b1cf80_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1b1d030_0 .alias "result", 0 0, v0x1b21130_0;
v0x1b1d0b0_0 .net "sel0", 0 0, L_0x1c04560; 1 drivers
v0x1b1d130_0 .net "sel1", 0 0, L_0x1c04600; 1 drivers
v0x1b1d1b0_0 .net "sel2", 0 0, L_0x1c04730; 1 drivers
v0x1b1d260_0 .net "w0", 0 0, L_0x1c02c00; 1 drivers
v0x1b1d340_0 .net "w1", 0 0, L_0x1c03380; 1 drivers
v0x1b1d410_0 .net "w2", 0 0, L_0x1c03bd0; 1 drivers
S_0x1b1c510 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1b1ae30;
 .timescale 0 0;
L_0x1c02570/d .functor NAND 1, L_0x1c00fa0, L_0x1c04560, C4<1>, C4<1>;
L_0x1c02570 .delay (20,20,20) L_0x1c02570/d;
L_0x1c02630/d .functor NOT 1, L_0x1c02570, C4<0>, C4<0>, C4<0>;
L_0x1c02630 .delay (10,10,10) L_0x1c02630/d;
L_0x1c02760/d .functor NOT 1, L_0x1c04560, C4<0>, C4<0>, C4<0>;
L_0x1c02760 .delay (10,10,10) L_0x1c02760/d;
L_0x1c028b0/d .functor NAND 1, L_0x1c002a0, L_0x1c02760, C4<1>, C4<1>;
L_0x1c028b0 .delay (20,20,20) L_0x1c028b0/d;
L_0x1c02970/d .functor NOT 1, L_0x1c028b0, C4<0>, C4<0>, C4<0>;
L_0x1c02970 .delay (10,10,10) L_0x1c02970/d;
L_0x1c02a60/d .functor NOR 1, L_0x1c02970, L_0x1c02630, C4<0>, C4<0>;
L_0x1c02a60 .delay (20,20,20) L_0x1c02a60/d;
L_0x1c02c00/d .functor NOT 1, L_0x1c02a60, C4<0>, C4<0>, C4<0>;
L_0x1c02c00 .delay (10,10,10) L_0x1c02c00/d;
v0x1b1c600_0 .net "and_in0ncom", 0 0, L_0x1c02970; 1 drivers
v0x1b1c6c0_0 .net "and_in1com", 0 0, L_0x1c02630; 1 drivers
v0x1b1c760_0 .alias "in0", 0 0, v0x1b21290_0;
v0x1b1c800_0 .alias "in1", 0 0, v0x1b21630_0;
v0x1b1c880_0 .net "nand_in0ncom", 0 0, L_0x1c028b0; 1 drivers
v0x1b1c920_0 .net "nand_in1com", 0 0, L_0x1c02570; 1 drivers
v0x1b1c9c0_0 .net "ncom", 0 0, L_0x1c02760; 1 drivers
v0x1b1ca60_0 .net "nor_wire", 0 0, L_0x1c02a60; 1 drivers
v0x1b1cb00_0 .alias "result", 0 0, v0x1b1d260_0;
v0x1b1cb80_0 .alias "sel0", 0 0, v0x1b1d0b0_0;
S_0x1b1bdc0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1b1ae30;
 .timescale 0 0;
L_0x1c02d30/d .functor NAND 1, L_0x1c02440, L_0x1c04560, C4<1>, C4<1>;
L_0x1c02d30 .delay (20,20,20) L_0x1c02d30/d;
L_0x1c02df0/d .functor NOT 1, L_0x1c02d30, C4<0>, C4<0>, C4<0>;
L_0x1c02df0 .delay (10,10,10) L_0x1c02df0/d;
L_0x1c02f20/d .functor NOT 1, L_0x1c04560, C4<0>, C4<0>, C4<0>;
L_0x1c02f20 .delay (10,10,10) L_0x1c02f20/d;
L_0x1c02fe0/d .functor NAND 1, L_0x1c01a00, L_0x1c02f20, C4<1>, C4<1>;
L_0x1c02fe0 .delay (20,20,20) L_0x1c02fe0/d;
L_0x1c030f0/d .functor NOT 1, L_0x1c02fe0, C4<0>, C4<0>, C4<0>;
L_0x1c030f0 .delay (10,10,10) L_0x1c030f0/d;
L_0x1c031e0/d .functor NOR 1, L_0x1c030f0, L_0x1c02df0, C4<0>, C4<0>;
L_0x1c031e0 .delay (20,20,20) L_0x1c031e0/d;
L_0x1c03380/d .functor NOT 1, L_0x1c031e0, C4<0>, C4<0>, C4<0>;
L_0x1c03380 .delay (10,10,10) L_0x1c03380/d;
v0x1b1beb0_0 .net "and_in0ncom", 0 0, L_0x1c030f0; 1 drivers
v0x1b1bf70_0 .net "and_in1com", 0 0, L_0x1c02df0; 1 drivers
v0x1b1c010_0 .alias "in0", 0 0, v0x1b213a0_0;
v0x1b1c0b0_0 .alias "in1", 0 0, v0x1b21520_0;
v0x1b1c130_0 .net "nand_in0ncom", 0 0, L_0x1c02fe0; 1 drivers
v0x1b1c1d0_0 .net "nand_in1com", 0 0, L_0x1c02d30; 1 drivers
v0x1b1c270_0 .net "ncom", 0 0, L_0x1c02f20; 1 drivers
v0x1b1c310_0 .net "nor_wire", 0 0, L_0x1c031e0; 1 drivers
v0x1b1c3b0_0 .alias "result", 0 0, v0x1b1d340_0;
v0x1b1c430_0 .alias "sel0", 0 0, v0x1b1d0b0_0;
S_0x1b1b670 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1b1ae30;
 .timescale 0 0;
L_0x1c034b0/d .functor NAND 1, L_0x1c03380, L_0x1c04600, C4<1>, C4<1>;
L_0x1c034b0 .delay (20,20,20) L_0x1c034b0/d;
L_0x1c03600/d .functor NOT 1, L_0x1c034b0, C4<0>, C4<0>, C4<0>;
L_0x1c03600 .delay (10,10,10) L_0x1c03600/d;
L_0x1c03730/d .functor NOT 1, L_0x1c04600, C4<0>, C4<0>, C4<0>;
L_0x1c03730 .delay (10,10,10) L_0x1c03730/d;
L_0x1c037f0/d .functor NAND 1, L_0x1c02c00, L_0x1c03730, C4<1>, C4<1>;
L_0x1c037f0 .delay (20,20,20) L_0x1c037f0/d;
L_0x1c03940/d .functor NOT 1, L_0x1c037f0, C4<0>, C4<0>, C4<0>;
L_0x1c03940 .delay (10,10,10) L_0x1c03940/d;
L_0x1c03a30/d .functor NOR 1, L_0x1c03940, L_0x1c03600, C4<0>, C4<0>;
L_0x1c03a30 .delay (20,20,20) L_0x1c03a30/d;
L_0x1c03bd0/d .functor NOT 1, L_0x1c03a30, C4<0>, C4<0>, C4<0>;
L_0x1c03bd0 .delay (10,10,10) L_0x1c03bd0/d;
v0x1b1b760_0 .net "and_in0ncom", 0 0, L_0x1c03940; 1 drivers
v0x1b1b820_0 .net "and_in1com", 0 0, L_0x1c03600; 1 drivers
v0x1b1b8c0_0 .alias "in0", 0 0, v0x1b1d260_0;
v0x1b1b960_0 .alias "in1", 0 0, v0x1b1d340_0;
v0x1b1b9e0_0 .net "nand_in0ncom", 0 0, L_0x1c037f0; 1 drivers
v0x1b1ba80_0 .net "nand_in1com", 0 0, L_0x1c034b0; 1 drivers
v0x1b1bb20_0 .net "ncom", 0 0, L_0x1c03730; 1 drivers
v0x1b1bbc0_0 .net "nor_wire", 0 0, L_0x1c03a30; 1 drivers
v0x1b1bc60_0 .alias "result", 0 0, v0x1b1d410_0;
v0x1b1bce0_0 .alias "sel0", 0 0, v0x1b1d130_0;
S_0x1b1af20 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1b1ae30;
 .timescale 0 0;
L_0x1c03d00/d .functor NAND 1, C4<0>, L_0x1c04730, C4<1>, C4<1>;
L_0x1c03d00 .delay (20,20,20) L_0x1c03d00/d;
L_0x1c03e60/d .functor NOT 1, L_0x1c03d00, C4<0>, C4<0>, C4<0>;
L_0x1c03e60 .delay (10,10,10) L_0x1c03e60/d;
L_0x1c03f90/d .functor NOT 1, L_0x1c04730, C4<0>, C4<0>, C4<0>;
L_0x1c03f90 .delay (10,10,10) L_0x1c03f90/d;
L_0x1c04050/d .functor NAND 1, L_0x1c03bd0, L_0x1c03f90, C4<1>, C4<1>;
L_0x1c04050 .delay (20,20,20) L_0x1c04050/d;
L_0x1c041a0/d .functor NOT 1, L_0x1c04050, C4<0>, C4<0>, C4<0>;
L_0x1c041a0 .delay (10,10,10) L_0x1c041a0/d;
L_0x1c04290/d .functor NOR 1, L_0x1c041a0, L_0x1c03e60, C4<0>, C4<0>;
L_0x1c04290 .delay (20,20,20) L_0x1c04290/d;
L_0x1c04430/d .functor NOT 1, L_0x1c04290, C4<0>, C4<0>, C4<0>;
L_0x1c04430 .delay (10,10,10) L_0x1c04430/d;
v0x1b1b010_0 .net "and_in0ncom", 0 0, L_0x1c041a0; 1 drivers
v0x1b1b0b0_0 .net "and_in1com", 0 0, L_0x1c03e60; 1 drivers
v0x1b1b150_0 .alias "in0", 0 0, v0x1b1d410_0;
v0x1b1b1f0_0 .alias "in1", 0 0, v0x1b1cf80_0;
v0x1b1b270_0 .net "nand_in0ncom", 0 0, L_0x1c04050; 1 drivers
v0x1b1b310_0 .net "nand_in1com", 0 0, L_0x1c03d00; 1 drivers
v0x1b1b3f0_0 .net "ncom", 0 0, L_0x1c03f90; 1 drivers
v0x1b1b490_0 .net "nor_wire", 0 0, L_0x1c04290; 1 drivers
v0x1b1b530_0 .alias "result", 0 0, v0x1b21130_0;
v0x1b1b5d0_0 .alias "sel0", 0 0, v0x1b1d1b0_0;
    .scope S_0x1b19d00;
T_0 ;
    %wait E_0x1b150d0;
    %load/v 8, v0x1b19df0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %set/v v0x1b19ef0_0, 0, 3;
    %set/v v0x1b19e70_0, 0, 1;
    %set/v v0x1aae130_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %set/v v0x1b19ef0_0, 0, 3;
    %set/v v0x1b19e70_0, 1, 1;
    %set/v v0x1aae130_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %movi 8, 1, 3;
    %set/v v0x1b19ef0_0, 8, 3;
    %set/v v0x1b19e70_0, 0, 1;
    %set/v v0x1aae130_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %movi 8, 2, 3;
    %set/v v0x1b19ef0_0, 8, 3;
    %set/v v0x1b19e70_0, 0, 1;
    %set/v v0x1aae130_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %movi 8, 2, 3;
    %set/v v0x1b19ef0_0, 8, 3;
    %set/v v0x1b19e70_0, 0, 1;
    %set/v v0x1aae130_0, 1, 1;
    %jmp T_0.8;
T_0.5 ;
    %movi 8, 3, 3;
    %set/v v0x1b19ef0_0, 8, 3;
    %set/v v0x1b19e70_0, 0, 1;
    %set/v v0x1aae130_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %movi 8, 3, 3;
    %set/v v0x1b19ef0_0, 8, 3;
    %set/v v0x1b19e70_0, 0, 1;
    %set/v v0x1aae130_0, 1, 1;
    %jmp T_0.8;
T_0.7 ;
    %movi 8, 4, 3;
    %set/v v0x1b19ef0_0, 8, 3;
    %set/v v0x1b19e70_0, 1, 1;
    %set/v v0x1aae130_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1b378e0;
T_1 ;
    %wait E_0x1b2e2d0;
    %load/v 8, v0x1b379d0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %set/v v0x1b37af0_0, 0, 3;
    %set/v v0x1b37a70_0, 0, 1;
    %set/v v0x1b37c00_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %set/v v0x1b37af0_0, 0, 3;
    %set/v v0x1b37a70_0, 1, 1;
    %set/v v0x1b37c00_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %movi 8, 1, 3;
    %set/v v0x1b37af0_0, 8, 3;
    %set/v v0x1b37a70_0, 0, 1;
    %set/v v0x1b37c00_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %movi 8, 2, 3;
    %set/v v0x1b37af0_0, 8, 3;
    %set/v v0x1b37a70_0, 0, 1;
    %set/v v0x1b37c00_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %movi 8, 2, 3;
    %set/v v0x1b37af0_0, 8, 3;
    %set/v v0x1b37a70_0, 0, 1;
    %set/v v0x1b37c00_0, 1, 1;
    %jmp T_1.8;
T_1.5 ;
    %movi 8, 3, 3;
    %set/v v0x1b37af0_0, 8, 3;
    %set/v v0x1b37a70_0, 0, 1;
    %set/v v0x1b37c00_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %movi 8, 3, 3;
    %set/v v0x1b37af0_0, 8, 3;
    %set/v v0x1b37a70_0, 0, 1;
    %set/v v0x1b37c00_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %movi 8, 4, 3;
    %set/v v0x1b37af0_0, 8, 3;
    %set/v v0x1b37a70_0, 1, 1;
    %set/v v0x1b37c00_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1a1a450;
T_2 ;
    %vpi_call 6 16 "$dumpfile", "alu_4bit.vcd";
    %vpi_call 6 17 "$dumpvars";
    %vpi_call 6 20 "$display", " Cm  |    A     B |  Out | Cout  OF | Case";
    %vpi_call 6 23 "$display", "----------------------------------------------------";
    %movi 8, 10, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 5, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 25 "$display", " %b | %b  %b | %b |    %b   %b | NAND", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 10, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 4, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 27 "$display", " %b | %b  %b | %b |    %b   %b | AND", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 10, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 6, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 29 "$display", " %b | %b  %b | %b |    %b   %b | NOR", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 10, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 1, 3;
    %delay 1000, 0;
    %vpi_call 6 31 "$display", " %b | %b  %b | %b |    %b   %b | OR", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 10, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 2, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 33 "$display", " %b | %b  %b | %b |    %b   %b | XOR", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %vpi_call 6 35 "$display", "------------------------------------------------------------------------";
    %vpi_call 6 36 "$display", " Cm  |    A     B |  Out | Cout  OF | Case";
    %set/v v0x1b38890_0, 1, 4;
    %set/v v0x1b38910_0, 1, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 38 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 11, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 11, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 40 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 14, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 42 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 1, 4;
    %movi 8, 8, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 44 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 3, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 46 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 5, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 48 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 1, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 50 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 7, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 52 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 1, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 8, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 54 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 1, 4;
    %set/v v0x1b38890_0, 8, 4;
    %set/v v0x1b38910_0, 1, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 56 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 7, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 9, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 58 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 0, 4;
    %set/v v0x1b38910_0, 0, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 60 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 0, 4;
    %set/v v0x1b38910_0, 1, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 62 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 0, 4;
    %movi 8, 7, 4;
    %set/v v0x1b38910_0, 8, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 64 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 1, 4;
    %set/v v0x1b38910_0, 0, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 66 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 7, 4;
    %set/v v0x1b38890_0, 8, 4;
    %set/v v0x1b38910_0, 0, 4;
    %set/v v0x1b38810_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 6 68 "$display", " %b | %b  %b | %b |    %b   %b | ADD", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %vpi_call 6 71 "$display", "------------------------------------------------------------------------";
    %vpi_call 6 72 "$display", " Cm  |    A     B |  Out | Cout  OF | Case";
    %set/v v0x1b38890_0, 1, 4;
    %movi 8, 1, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 74 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 11, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 76 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 14, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 4, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 78 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 1, 4;
    %movi 8, 8, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 80 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 3, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 13, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 82 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 5, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 11, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 84 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 1, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 14, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 86 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 7, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 14, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 88 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 1, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 8, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 90 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 1, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 1, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 92 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 7, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 7, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 94 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 0, 4;
    %set/v v0x1b38910_0, 0, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 96 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 0, 4;
    %movi 8, 1, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 98 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 0, 4;
    %movi 8, 9, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 100 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 1, 4;
    %set/v v0x1b38910_0, 0, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 102 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 7, 4;
    %set/v v0x1b38890_0, 8, 4;
    %set/v v0x1b38910_0, 0, 4;
    %movi 8, 1, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 104 "$display", " %b | %b  %b | %b |    %b   %b | SUB", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %vpi_call 6 107 "$display", " Cm  |    A     B |  Out | Cout  OF | Case";
    %movi 8, 1, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 109 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 11, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 111 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 12, 4;
    %set/v v0x1b38890_0, 8, 4;
    %set/v v0x1b38910_0, 1, 4;
    %movi 8, 3, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 113 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 5, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 115 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 2, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 13, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 117 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %set/v v0x1b38890_0, 1, 4;
    %movi 8, 10, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 119 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 12, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 121 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %movi 8, 5, 4;
    %set/v v0x1b38890_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x1b38910_0, 8, 4;
    %movi 8, 3, 3;
    %set/v v0x1b38810_0, 8, 3;
    %delay 1000, 0;
    %vpi_call 6 123 "$display", " %b | %b  %b | %b |    %b   %b | SLT", v0x1b38810_0, v0x1b38890_0, v0x1b38910_0, v0x1b38a10_0, v0x1b386e0_0, v0x1b38990_0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./alu.v";
    "./mux.v";
    "./adder.v";
    "./gates.v";
    "alu.t.v";
