{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718394663469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718394663473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 16:51:03 2024 " "Processing started: Fri Jun 14 16:51:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718394663473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394663473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394663473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718394663827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718394663827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbmasterfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbmasterfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmasterfpga " "Found entity 1: ahbmasterfpga" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/displaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahbmaster.v(83) " "Verilog HDL information at ahbmaster.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718394669308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmaster " "Found entity 1: ahbmaster" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/decoder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669311 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "idecoder.v(17) " "Verilog HDL information at idecoder.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718394669314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file idecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 idecoder " "Found entity 1: idecoder" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorialeitura.v 1 1 " "Found 1 design units, including 1 entities, in source file memorialeitura.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorialeitura " "Found entity 1: memorialeitura" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394669324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hresetnou ahbmasterfpga.v(83) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(83): created implicit net for \"hresetnou\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hready ahbmasterfpga.v(104) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(104): created implicit net for \"hready\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data ahbmasterfpga.v(119) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(119): created implicit net for \"data\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsize ahbmasterfpga.v(124) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(124): created implicit net for \"hsize\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hprot ahbmasterfpga.v(126) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(126): created implicit net for \"hprot\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hmastlock ahbmasterfpga.v(129) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(129): created implicit net for \"hmastlock\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem ahbmasterfpga.v(165) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(165): created implicit net for \"mem\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos10 ahbmasterfpga.v(184) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(184): created implicit net for \"memos10\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ahbmasterfpga " "Elaborating entity \"ahbmasterfpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718394669344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hresetnou ahbmasterfpga.v(83) " "Verilog HDL or VHDL warning at ahbmasterfpga.v(83): object \"hresetnou\" assigned a value but never read" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718394669344 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ahbmasterfpga.v(97) " "Verilog HDL assignment warning at ahbmasterfpga.v(97): truncated value with size 11 to match size of target (10)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718394669344 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(184) " "Verilog HDL assignment warning at ahbmasterfpga.v(184): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718394669345 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hresetnout ahbmasterfpga.v(73) " "Output port \"hresetnout\" at ahbmasterfpga.v(73) has no driver" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718394669345 "|ahbmasterfpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idecoder idecoder:U1 " "Elaborating entity \"idecoder\" for hierarchy \"idecoder:U1\"" {  } { { "ahbmasterfpga.v" "U1" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 idecoder.v(22) " "Verilog HDL assignment warning at idecoder.v(22): truncated value with size 32 to match size of target (10)" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718394669353 "|ahbmasterfpga|idecoder:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory idecoder:U1\|instructionmemory:U1 " "Elaborating entity \"instructionmemory\" for hierarchy \"idecoder:U1\|instructionmemory:U1\"" {  } { { "idecoder.v" "U1" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669354 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 instructionmemory.v(7) " "Net \"memoria.data_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718394669372 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 instructionmemory.v(7) " "Net \"memoria.waddr_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718394669373 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 instructionmemory.v(7) " "Net \"memoria.we_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718394669373 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahbmaster ahbmaster:master " "Elaborating entity \"ahbmaster\" for hierarchy \"ahbmaster:master\"" {  } { { "ahbmasterfpga.v" "master" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669378 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hsize ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hsize\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718394669379 "|ahbmasterfpga|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hprot ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hprot\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718394669379 "|ahbmasterfpga|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hmastlock ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hmastlock\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hmastlock ahbmaster.v(83) " "Inferred latch for \"hmastlock\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[0\] ahbmaster.v(83) " "Inferred latch for \"hprot\[0\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[1\] ahbmaster.v(83) " "Inferred latch for \"hprot\[1\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[2\] ahbmaster.v(83) " "Inferred latch for \"hprot\[2\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[3\] ahbmaster.v(83) " "Inferred latch for \"hprot\[3\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[0\] ahbmaster.v(83) " "Inferred latch for \"hsize\[0\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[1\] ahbmaster.v(83) " "Inferred latch for \"hsize\[1\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[2\] ahbmaster.v(83) " "Inferred latch for \"hsize\[2\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669380 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"decoder:deco\"" {  } { { "ahbmasterfpga.v" "deco" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor multiplexor:multip " "Elaborating entity \"multiplexor\" for hierarchy \"multiplexor:multip\"" {  } { { "ahbmasterfpga.v" "multip" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorialeitura memorialeitura:memory " "Elaborating entity \"memorialeitura\" for hierarchy \"memorialeitura:memory\"" {  } { { "ahbmasterfpga.v" "memory" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669384 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i memorialeitura.v(14) " "Verilog HDL Always Construct warning at memorialeitura.v(14): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718394669385 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i memorialeitura.v(15) " "Verilog HDL Always Construct warning at memorialeitura.v(15): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718394669385 "|ahbmasterfpga|memorialeitura:memory"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[31\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[31\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "memorialeitura.v(19) " "Constant driver at memorialeitura.v(19)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 19 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[30\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[30\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[29\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[29\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[28\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[28\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[27\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[27\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[26\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[26\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[25\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[25\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[24\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[24\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[23\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[23\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[22\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[22\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[21\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[21\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669386 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[20\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[20\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669387 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[19\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[19\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669387 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[18\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[18\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669387 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[17\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[17\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669387 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[16\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[16\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669387 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[15\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[15\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669387 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[14\] memorialeitura.v(15) " "Can't resolve multiple constant drivers for net \"i\[14\]\" at memorialeitura.v(15)" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669387 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "memorialeitura:memory " "Can't elaborate user hierarchy \"memorialeitura:memory\"" {  } { { "ahbmasterfpga.v" "memory" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 166 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394669387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/output_files/ahbmasterfpga.map.smsg " "Generated suppressed messages file C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/output_files/ahbmasterfpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718394669425 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 14 16:51:09 2024 " "Processing ended: Fri Jun 14 16:51:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718394669425 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718394669425 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718394669425 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669425 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394669990 ""}
