
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v' to AST representation.
Generating RTLIL representation for module `\c_matrix_vec_mult_core_18_10_16_2_1'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_sub_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_mult_core_18_1810_9_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\dft_16_top_18'.
Generating RTLIL representation for module `\codeBlock89324_18'.
Generating RTLIL representation for module `\codeBlock88206_18'.
Generating RTLIL representation for module `\shift_register_group_18_910'.
Generating RTLIL representation for module `\shift_register_unit_18_10'.
Generating RTLIL representation for module `\addfxp_18_1'.
Generating RTLIL representation for module `\multfix_alt_dsp_18'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_36_0'.
Generating RTLIL representation for module `\shiftRegFIFO_2_1'.
Generating RTLIL representation for module `\shiftRegFIFO_5_1'.
Generating RTLIL representation for module `\subfxp_18_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: subfxp_18_1         
root of   0 design levels: shiftRegFIFO_5_1    
root of   0 design levels: shiftRegFIFO_2_1    
root of   0 design levels: dsp_signed_mult_18x18_unit_18_36_0
root of   1 design levels: multfix_alt_dsp_18  
root of   0 design levels: addfxp_18_1         
root of   0 design levels: shift_register_unit_18_10
root of   1 design levels: shift_register_group_18_910
root of   2 design levels: codeBlock88206_18   
root of   1 design levels: codeBlock89324_18   
root of   3 design levels: dft_16_top_18       
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   0 design levels: fp_rounding_unit_1_37_10
root of   1 design levels: elementwise_mult_core_18_1810_9_1
root of   0 design levels: elementwise_sub_core_18_18_9
root of   0 design levels: elementwise_add_core_18_18_9
root of   4 design levels: c_matrix_vec_mult_core_18_10_16_2_1
Automatically selected c_matrix_vec_mult_core_18_10_16_2_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \c_matrix_vec_mult_core_18_10_16_2_1
Used module:     \elementwise_add_core_18_18_9
Used module:     \elementwise_sub_core_18_18_9
Used module:     \elementwise_mult_core_18_1810_9_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Used module:     \dft_16_top_18
Used module:         \codeBlock89324_18
Used module:             \addfxp_18_1
Used module:             \subfxp_18_1
Used module:             \shiftRegFIFO_2_1
Used module:         \codeBlock88206_18
Used module:             \multfix_alt_dsp_18
Used module:                 \dsp_signed_mult_18x18_unit_18_36_0
Used module:             \shiftRegFIFO_5_1
Used module:     \shift_register_group_18_910
Used module:         \shift_register_unit_18_10

2.3. Analyzing design hierarchy..
Top module:  \c_matrix_vec_mult_core_18_10_16_2_1
Used module:     \elementwise_add_core_18_18_9
Used module:     \elementwise_sub_core_18_18_9
Used module:     \elementwise_mult_core_18_1810_9_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Used module:     \dft_16_top_18
Used module:         \codeBlock89324_18
Used module:             \addfxp_18_1
Used module:             \subfxp_18_1
Used module:             \shiftRegFIFO_2_1
Used module:         \codeBlock88206_18
Used module:             \multfix_alt_dsp_18
Used module:                 \dsp_signed_mult_18x18_unit_18_36_0
Used module:             \shiftRegFIFO_5_1
Used module:     \shift_register_group_18_910
Used module:         \shift_register_unit_18_10
Removed 0 unused modules.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X31 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X29 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X27 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X25 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X23 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X21 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X19 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X17 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X15 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X13 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X11 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X9 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X7 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X5 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X3 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_2_1.dft_16_top_18_inst.X1 from 32 bits to 18 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97 in module shiftRegFIFO_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3762$96 in module shiftRegFIFO_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3736$95 in module dsp_signed_mult_18x18_unit_18_36_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89 in module shift_register_unit_18_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84 in module codeBlock88206_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73 in module codeBlock89324_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2193$72 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2123$64 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62 in module elementwise_mult_core_18_1810_9_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51 in module elementwise_sub_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40 in module elementwise_add_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21 in module c_matrix_vec_mult_core_18_10_16_2_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 5 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3816$98'.
Creating decoders for process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97'.
     1/5: $0\mem_4[0:0]
     2/5: $0\mem_3[0:0]
     3/5: $0\mem_2[0:0]
     4/5: $0\mem_1[0:0]
     5/5: $0\mem_0[0:0]
Creating decoders for process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3762$96'.
     1/2: $0\mem_1[0:0]
     2/2: $0\mem_0[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3736$95'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3729$92'.
Creating decoders for process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3672$90'.
Creating decoders for process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
     1/10: $0\shift_registers_9[17:0]
     2/10: $0\shift_registers_8[17:0]
     3/10: $0\shift_registers_7[17:0]
     4/10: $0\shift_registers_6[17:0]
     5/10: $0\shift_registers_5[17:0]
     6/10: $0\shift_registers_4[17:0]
     7/10: $0\shift_registers_3[17:0]
     8/10: $0\shift_registers_2[17:0]
     9/10: $0\shift_registers_1[17:0]
    10/10: $0\shift_registers_0[17:0]
Creating decoders for process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2193$72'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2123$64'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
     1/19: $0\valid_A_B[0:0]
     2/19: $0\reg_B_8[17:0]
     3/19: $0\reg_A_8[17:0]
     4/19: $0\reg_B_7[17:0]
     5/19: $0\reg_A_7[17:0]
     6/19: $0\reg_B_6[17:0]
     7/19: $0\reg_A_6[17:0]
     8/19: $0\reg_B_5[17:0]
     9/19: $0\reg_A_5[17:0]
    10/19: $0\reg_B_4[17:0]
    11/19: $0\reg_A_4[17:0]
    12/19: $0\reg_B_3[17:0]
    13/19: $0\reg_A_3[17:0]
    14/19: $0\reg_B_2[17:0]
    15/19: $0\reg_A_2[17:0]
    16/19: $0\reg_B_1[17:0]
    17/19: $0\reg_A_1[17:0]
    18/19: $0\reg_B_0[17:0]
    19/19: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
     1/136: $0\reg_o_ready[0:0]
     2/136: $0\fft_valid[0:0]
     3/136: $0\reg_o_valid[0:0]
     4/136: $0\reg_Y_imag_1_15[17:0]
     5/136: $0\reg_Y_real_1_15[17:0]
     6/136: $0\reg_Y_imag_1_14[17:0]
     7/136: $0\reg_Y_real_1_14[17:0]
     8/136: $0\reg_Y_imag_1_13[17:0]
     9/136: $0\reg_Y_real_1_13[17:0]
    10/136: $0\reg_Y_imag_1_12[17:0]
    11/136: $0\reg_Y_real_1_12[17:0]
    12/136: $0\reg_Y_imag_1_11[17:0]
    13/136: $0\reg_Y_real_1_11[17:0]
    14/136: $0\reg_Y_imag_1_10[17:0]
    15/136: $0\reg_Y_real_1_10[17:0]
    16/136: $0\reg_Y_imag_1_9[17:0]
    17/136: $0\reg_Y_real_1_9[17:0]
    18/136: $0\reg_Y_imag_1_8[17:0]
    19/136: $0\reg_Y_real_1_8[17:0]
    20/136: $0\reg_Y_imag_1_7[17:0]
    21/136: $0\reg_Y_real_1_7[17:0]
    22/136: $0\reg_Y_imag_1_6[17:0]
    23/136: $0\reg_Y_real_1_6[17:0]
    24/136: $0\reg_Y_imag_1_5[17:0]
    25/136: $0\reg_Y_real_1_5[17:0]
    26/136: $0\reg_Y_imag_1_4[17:0]
    27/136: $0\reg_Y_real_1_4[17:0]
    28/136: $0\reg_Y_imag_1_3[17:0]
    29/136: $0\reg_Y_real_1_3[17:0]
    30/136: $0\reg_Y_imag_1_2[17:0]
    31/136: $0\reg_Y_real_1_2[17:0]
    32/136: $0\reg_Y_imag_1_1[17:0]
    33/136: $0\reg_Y_real_1_1[17:0]
    34/136: $0\reg_Y_imag_1_0[17:0]
    35/136: $0\reg_Y_real_1_0[17:0]
    36/136: $0\reg_Y_imag_0_15[17:0]
    37/136: $0\reg_Y_real_0_15[17:0]
    38/136: $0\reg_Y_imag_0_14[17:0]
    39/136: $0\reg_Y_real_0_14[17:0]
    40/136: $0\reg_Y_imag_0_13[17:0]
    41/136: $0\reg_Y_real_0_13[17:0]
    42/136: $0\reg_Y_imag_0_12[17:0]
    43/136: $0\reg_Y_real_0_12[17:0]
    44/136: $0\reg_Y_imag_0_11[17:0]
    45/136: $0\reg_Y_real_0_11[17:0]
    46/136: $0\reg_Y_imag_0_10[17:0]
    47/136: $0\reg_Y_real_0_10[17:0]
    48/136: $0\reg_Y_imag_0_9[17:0]
    49/136: $0\reg_Y_real_0_9[17:0]
    50/136: $0\reg_Y_imag_0_8[17:0]
    51/136: $0\reg_Y_real_0_8[17:0]
    52/136: $0\reg_Y_imag_0_7[17:0]
    53/136: $0\reg_Y_real_0_7[17:0]
    54/136: $0\reg_Y_imag_0_6[17:0]
    55/136: $0\reg_Y_real_0_6[17:0]
    56/136: $0\reg_Y_imag_0_5[17:0]
    57/136: $0\reg_Y_real_0_5[17:0]
    58/136: $0\reg_Y_imag_0_4[17:0]
    59/136: $0\reg_Y_real_0_4[17:0]
    60/136: $0\reg_Y_imag_0_3[17:0]
    61/136: $0\reg_Y_real_0_3[17:0]
    62/136: $0\reg_Y_imag_0_2[17:0]
    63/136: $0\reg_Y_real_0_2[17:0]
    64/136: $0\reg_Y_imag_0_1[17:0]
    65/136: $0\reg_Y_real_0_1[17:0]
    66/136: $0\reg_Y_imag_0_0[17:0]
    67/136: $0\reg_Y_real_0_0[17:0]
    68/136: $0\reg_i_valid[0:0]
    69/136: $0\reg_W_imag_1_8[17:0]
    70/136: $0\reg_W_real_1_8[17:0]
    71/136: $0\reg_W_imag_1_7[17:0]
    72/136: $0\reg_W_real_1_7[17:0]
    73/136: $0\reg_W_imag_1_6[17:0]
    74/136: $0\reg_W_real_1_6[17:0]
    75/136: $0\reg_W_imag_1_5[17:0]
    76/136: $0\reg_W_real_1_5[17:0]
    77/136: $0\reg_W_imag_1_4[17:0]
    78/136: $0\reg_W_real_1_4[17:0]
    79/136: $0\reg_W_imag_1_3[17:0]
    80/136: $0\reg_W_real_1_3[17:0]
    81/136: $0\reg_W_imag_1_2[17:0]
    82/136: $0\reg_W_real_1_2[17:0]
    83/136: $0\reg_W_imag_1_1[17:0]
    84/136: $0\reg_W_real_1_1[17:0]
    85/136: $0\reg_W_imag_1_0[17:0]
    86/136: $0\reg_W_real_1_0[17:0]
    87/136: $0\reg_W_imag_0_8[17:0]
    88/136: $0\reg_W_real_0_8[17:0]
    89/136: $0\reg_W_imag_0_7[17:0]
    90/136: $0\reg_W_real_0_7[17:0]
    91/136: $0\reg_W_imag_0_6[17:0]
    92/136: $0\reg_W_real_0_6[17:0]
    93/136: $0\reg_W_imag_0_5[17:0]
    94/136: $0\reg_W_real_0_5[17:0]
    95/136: $0\reg_W_imag_0_4[17:0]
    96/136: $0\reg_W_real_0_4[17:0]
    97/136: $0\reg_W_imag_0_3[17:0]
    98/136: $0\reg_W_real_0_3[17:0]
    99/136: $0\reg_W_imag_0_2[17:0]
   100/136: $0\reg_W_real_0_2[17:0]
   101/136: $0\reg_W_imag_0_1[17:0]
   102/136: $0\reg_W_real_0_1[17:0]
   103/136: $0\reg_W_imag_0_0[17:0]
   104/136: $0\reg_W_real_0_0[17:0]
   105/136: $0\reg_X_2_15[17:0]
   106/136: $0\reg_X_15[17:0]
   107/136: $0\reg_X_2_14[17:0]
   108/136: $0\reg_X_14[17:0]
   109/136: $0\reg_X_2_13[17:0]
   110/136: $0\reg_X_13[17:0]
   111/136: $0\reg_X_2_12[17:0]
   112/136: $0\reg_X_12[17:0]
   113/136: $0\reg_X_2_11[17:0]
   114/136: $0\reg_X_11[17:0]
   115/136: $0\reg_X_2_10[17:0]
   116/136: $0\reg_X_10[17:0]
   117/136: $0\reg_X_2_9[17:0]
   118/136: $0\reg_X_9[17:0]
   119/136: $0\reg_X_2_8[17:0]
   120/136: $0\reg_X_8[17:0]
   121/136: $0\reg_X_2_7[17:0]
   122/136: $0\reg_X_7[17:0]
   123/136: $0\reg_X_2_6[17:0]
   124/136: $0\reg_X_6[17:0]
   125/136: $0\reg_X_2_5[17:0]
   126/136: $0\reg_X_5[17:0]
   127/136: $0\reg_X_2_4[17:0]
   128/136: $0\reg_X_4[17:0]
   129/136: $0\reg_X_2_3[17:0]
   130/136: $0\reg_X_3[17:0]
   131/136: $0\reg_X_2_2[17:0]
   132/136: $0\reg_X_2[17:0]
   133/136: $0\reg_X_2_1[17:0]
   134/136: $0\reg_X_1[17:0]
   135/136: $0\reg_X_2_0[17:0]
   136/136: $0\reg_X_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2123$64'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\subfxp_18_1.\res_0' using process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3816$98'.
  created $dff cell `$procdff$1671' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_0' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97'.
  created $dff cell `$procdff$1672' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_1' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97'.
  created $dff cell `$procdff$1673' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_2' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97'.
  created $dff cell `$procdff$1674' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_3' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97'.
  created $dff cell `$procdff$1675' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_4' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97'.
  created $dff cell `$procdff$1676' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_0' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3762$96'.
  created $dff cell `$procdff$1677' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_1' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3762$96'.
  created $dff cell `$procdff$1678' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3736$95'.
  created $dff cell `$procdff$1679' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3736$95'.
  created $dff cell `$procdff$1680' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3736$95'.
  created $dff cell `$procdff$1681' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3729$92'.
  created $dff cell `$procdff$1682' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3729$92'.
  created $dff cell `$procdff$1683' with positive edge clock.
Creating register for signal `\addfxp_18_1.\res_0' using process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3672$90'.
  created $dff cell `$procdff$1684' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_0' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1685' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_1' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1686' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_2' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1687' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_3' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1688' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_4' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1689' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_5' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1690' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_6' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1691' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_7' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1692' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_8' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1693' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_9' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
  created $dff cell `$procdff$1694' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\next' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1695' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X0' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1696' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X1' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1697' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X2' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1698' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X3' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1699' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X4' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1700' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X5' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1701' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X6' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X7' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X8' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1704' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X9' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1705' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X10' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1706' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X11' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1707' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X12' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X13' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X14' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X15' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X16' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X17' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X18' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X19' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X20' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X21' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X22' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X23' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm33' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm36' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm39' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm42' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm45' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm48' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm51' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm54' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm57' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm60' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm63' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm66' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm69' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm34' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm37' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm40' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm43' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm46' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm49' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm52' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm55' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm58' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm61' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm64' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm67' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm70' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm32' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm35' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm38' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm41' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm44' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm47' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm50' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm53' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm56' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm59' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm62' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm65' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm68' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm71' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\next' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X0' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X1' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X2' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X3' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X4' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X5' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X6' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X7' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X8' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X9' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X10' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X11' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X12' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X13' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X14' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X15' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X16' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X17' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X18' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X19' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X20' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X21' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X22' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X23' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X24' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X25' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X26' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X27' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X28' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X29' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1806' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X30' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1807' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X31' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2193$72'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2193$72'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2193$72'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
  created $dff cell `$procdff$1813' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
  created $dff cell `$procdff$1814' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
  created $dff cell `$procdff$1815' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
  created $dff cell `$procdff$1816' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
  created $dff cell `$procdff$1817' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
  created $dff cell `$procdff$1818' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
  created $dff cell `$procdff$1819' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
  created $dff cell `$procdff$1820' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
  created $dff cell `$procdff$1821' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
  created $dff cell `$procdff$1822' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
  created $dff cell `$procdff$1823' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1833' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1835' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1840' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1841' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\valid_A_B' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
  created $dff cell `$procdff$1842' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1843' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1844' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1845' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1846' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1847' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1857' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1858' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1859' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1860' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1861' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1862' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1863' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1864' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1865' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1868' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1869' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_A_B' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1870' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_C' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
  created $dff cell `$procdff$1871' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1872' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1873' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1874' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1875' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1876' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1877' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1878' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1879' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1880' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1881' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1882' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1883' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1884' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1885' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1886' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1887' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1888' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1889' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1890' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1891' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1892' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1893' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1894' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1895' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1896' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1897' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1898' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_A_B' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1899' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_C' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
  created $dff cell `$procdff$1900' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1901' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1902' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1903' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1904' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1905' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1906' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1907' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1908' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1909' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1910' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1911' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1912' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1913' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1914' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1916' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1917' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1918' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_9' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1919' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_9' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1920' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_10' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1921' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_10' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1922' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_11' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1923' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_11' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1924' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_12' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1925' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_12' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1926' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_13' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1927' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_13' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1928' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_14' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1929' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_14' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1930' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_15' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1931' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_X_2_15' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1932' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1933' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1934' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1936' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1937' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1941' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1942' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1943' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1944' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1945' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1946' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1947' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1948' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1952' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1953' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1954' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1955' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1956' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1957' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1958' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1959' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1960' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1961' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1962' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1963' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1964' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1965' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1966' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_real_1_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1967' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_W_imag_1_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1968' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_i_valid' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1969' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1970' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1971' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1972' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_9' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_9' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_10' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_10' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1991' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_11' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1992' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_11' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1993' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_12' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1994' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_12' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1995' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_13' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1996' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_13' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1997' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_14' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1998' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_14' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$1999' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_0_15' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2000' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_0_15' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2001' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2002' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_0' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2003' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2004' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_1' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2005' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2006' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_2' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2007' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2008' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_3' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2009' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2010' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_4' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2011' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2012' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_5' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2013' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2014' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_6' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2015' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2016' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_7' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2017' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2018' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_8' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2019' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_9' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2020' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_9' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2021' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_10' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2022' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_10' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2023' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_11' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2024' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_11' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2025' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_12' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2026' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_12' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2027' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_13' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2028' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_13' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2029' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_14' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2030' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_14' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2031' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_real_1_15' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2032' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_Y_imag_1_15' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2033' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_o_valid' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2034' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\fft_valid' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2035' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_2_1.\reg_o_ready' using process `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
  created $dff cell `$procdff$2036' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3816$98'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97'.
Removing empty process `shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3788$97'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3762$96'.
Removing empty process `shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3762$96'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3736$95'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3736$95'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3729$92'.
Removing empty process `addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3672$90'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
Removing empty process `shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3632$89'.
Found and cleaned up 1 empty switch in `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
Removing empty process `codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3428$84'.
Found and cleaned up 1 empty switch in `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
Removing empty process `codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2925$73'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2193$72'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2193$72'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2172$69'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2133$65'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2123$64'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2123$64'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
Removing empty process `elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2049$62'.
Found and cleaned up 2 empty switches in `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
Removing empty process `elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1706$51'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
Removing empty process `elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1561$40'.
Found and cleaned up 2 empty switches in `\c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
Removing empty process `c_matrix_vec_mult_core_18_10_16_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1147$21'.
Cleaned up 23 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module subfxp_18_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shiftRegFIFO_2_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module addfxp_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
<suppressed ~1 debug messages>
Optimizing module codeBlock89324_18.
<suppressed ~1 debug messages>
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_2_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module subfxp_18_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shiftRegFIFO_2_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module addfxp_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_2_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_2_1'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~362 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_2_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_2_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1672 ($dff) from module shiftRegFIFO_5_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$1673 ($dff) from module shiftRegFIFO_5_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$1674 ($dff) from module shiftRegFIFO_5_1 (D = \mem_1, Q = \mem_2, rval = 1'0).
Adding SRST signal on $procdff$1675 ($dff) from module shiftRegFIFO_5_1 (D = \mem_2, Q = \mem_3, rval = 1'0).
Adding SRST signal on $procdff$1676 ($dff) from module shiftRegFIFO_5_1 (D = \mem_3, Q = \mem_4, rval = 1'0).
Adding SRST signal on $procdff$1677 ($dff) from module shiftRegFIFO_2_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$1678 ($dff) from module shiftRegFIFO_2_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$1679 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$131_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2044 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1680 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$126_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2046 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1681 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$121_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2048 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1685 ($dff) from module shift_register_unit_18_10 (D = $procmux$181_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2050 ($sdff) from module shift_register_unit_18_10 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1686 ($dff) from module shift_register_unit_18_10 (D = $procmux$176_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2052 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1687 ($dff) from module shift_register_unit_18_10 (D = $procmux$171_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2054 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1688 ($dff) from module shift_register_unit_18_10 (D = $procmux$166_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2056 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$1689 ($dff) from module shift_register_unit_18_10 (D = $procmux$161_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2058 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$1690 ($dff) from module shift_register_unit_18_10 (D = $procmux$156_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2060 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$1691 ($dff) from module shift_register_unit_18_10 (D = $procmux$151_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2062 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$1692 ($dff) from module shift_register_unit_18_10 (D = $procmux$146_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2064 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$1693 ($dff) from module shift_register_unit_18_10 (D = $procmux$141_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2066 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$1694 ($dff) from module shift_register_unit_18_10 (D = $procmux$136_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2068 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_8, Q = \shift_registers_9).
Adding EN signal on $procdff$1775 ($dff) from module codeBlock88206_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$1695 ($dff) from module codeBlock88206_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$1696 ($dff) from module codeBlock88206_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$1697 ($dff) from module codeBlock88206_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$1698 ($dff) from module codeBlock88206_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$1699 ($dff) from module codeBlock88206_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$1700 ($dff) from module codeBlock88206_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$1701 ($dff) from module codeBlock88206_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$1702 ($dff) from module codeBlock88206_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$1703 ($dff) from module codeBlock88206_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$1704 ($dff) from module codeBlock88206_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$1705 ($dff) from module codeBlock88206_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$1706 ($dff) from module codeBlock88206_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$1707 ($dff) from module codeBlock88206_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$1708 ($dff) from module codeBlock88206_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$1709 ($dff) from module codeBlock88206_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$1710 ($dff) from module codeBlock88206_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$1711 ($dff) from module codeBlock88206_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$1712 ($dff) from module codeBlock88206_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$1713 ($dff) from module codeBlock88206_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$1714 ($dff) from module codeBlock88206_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$1715 ($dff) from module codeBlock88206_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$1716 ($dff) from module codeBlock88206_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$1717 ($dff) from module codeBlock88206_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$1718 ($dff) from module codeBlock88206_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$1719 ($dff) from module codeBlock88206_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$1720 ($dff) from module codeBlock88206_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$1721 ($dff) from module codeBlock88206_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$1722 ($dff) from module codeBlock88206_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$1723 ($dff) from module codeBlock88206_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$1724 ($dff) from module codeBlock88206_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$1725 ($dff) from module codeBlock88206_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$1726 ($dff) from module codeBlock88206_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$1727 ($dff) from module codeBlock88206_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$1728 ($dff) from module codeBlock88206_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$1729 ($dff) from module codeBlock88206_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$1730 ($dff) from module codeBlock88206_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$1731 ($dff) from module codeBlock88206_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$1732 ($dff) from module codeBlock88206_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$1733 ($dff) from module codeBlock88206_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$1734 ($dff) from module codeBlock88206_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$1735 ($dff) from module codeBlock88206_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$1736 ($dff) from module codeBlock88206_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$1737 ($dff) from module codeBlock88206_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$1738 ($dff) from module codeBlock88206_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$1739 ($dff) from module codeBlock88206_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$1740 ($dff) from module codeBlock88206_18 (D = \t963, Q = \tm60).
Adding EN signal on $procdff$1741 ($dff) from module codeBlock88206_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:3478$88_Y [17:0], Q = \tm63).
Adding EN signal on $procdff$1742 ($dff) from module codeBlock88206_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$1743 ($dff) from module codeBlock88206_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$1744 ($dff) from module codeBlock88206_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$1745 ($dff) from module codeBlock88206_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$1746 ($dff) from module codeBlock88206_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$1747 ($dff) from module codeBlock88206_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$1748 ($dff) from module codeBlock88206_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$1749 ($dff) from module codeBlock88206_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$1750 ($dff) from module codeBlock88206_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$1751 ($dff) from module codeBlock88206_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$1752 ($dff) from module codeBlock88206_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$1753 ($dff) from module codeBlock88206_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$1754 ($dff) from module codeBlock88206_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$1755 ($dff) from module codeBlock88206_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$1756 ($dff) from module codeBlock88206_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$1757 ($dff) from module codeBlock88206_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$1758 ($dff) from module codeBlock88206_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$1759 ($dff) from module codeBlock88206_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$1760 ($dff) from module codeBlock88206_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$1761 ($dff) from module codeBlock88206_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$1762 ($dff) from module codeBlock88206_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$1763 ($dff) from module codeBlock88206_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$1764 ($dff) from module codeBlock88206_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$1765 ($dff) from module codeBlock88206_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$1766 ($dff) from module codeBlock88206_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$1767 ($dff) from module codeBlock88206_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$1768 ($dff) from module codeBlock88206_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$1769 ($dff) from module codeBlock88206_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$1770 ($dff) from module codeBlock88206_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$1771 ($dff) from module codeBlock88206_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$1772 ($dff) from module codeBlock88206_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$1773 ($dff) from module codeBlock88206_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$1774 ($dff) from module codeBlock88206_18 (D = \tm67, Q = \tm68).
Adding EN signal on $procdff$1808 ($dff) from module codeBlock89324_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$1776 ($dff) from module codeBlock89324_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$1777 ($dff) from module codeBlock89324_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$1778 ($dff) from module codeBlock89324_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$1779 ($dff) from module codeBlock89324_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$1780 ($dff) from module codeBlock89324_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$1781 ($dff) from module codeBlock89324_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$1782 ($dff) from module codeBlock89324_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$1783 ($dff) from module codeBlock89324_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$1784 ($dff) from module codeBlock89324_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$1785 ($dff) from module codeBlock89324_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$1786 ($dff) from module codeBlock89324_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$1787 ($dff) from module codeBlock89324_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$1788 ($dff) from module codeBlock89324_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$1789 ($dff) from module codeBlock89324_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$1790 ($dff) from module codeBlock89324_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$1791 ($dff) from module codeBlock89324_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$1792 ($dff) from module codeBlock89324_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$1793 ($dff) from module codeBlock89324_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$1794 ($dff) from module codeBlock89324_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$1795 ($dff) from module codeBlock89324_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$1796 ($dff) from module codeBlock89324_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$1797 ($dff) from module codeBlock89324_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$1798 ($dff) from module codeBlock89324_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$1799 ($dff) from module codeBlock89324_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$1800 ($dff) from module codeBlock89324_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$1801 ($dff) from module codeBlock89324_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$1802 ($dff) from module codeBlock89324_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$1803 ($dff) from module codeBlock89324_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$1804 ($dff) from module codeBlock89324_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$1805 ($dff) from module codeBlock89324_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$1806 ($dff) from module codeBlock89324_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$1807 ($dff) from module codeBlock89324_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$1809 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$538_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2184 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1810 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$533_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2186 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1811 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$528_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2188 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1812 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$568_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2190 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$1813 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$563_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2192 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$1814 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$558_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2194 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$1815 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$553_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2196 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$1816 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$548_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2198 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2185$70_Y, Q = \reg_resa).
Adding SRST signal on $procdff$1817 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$543_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2200 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2186$71_Y, Q = \reg_resb).
Adding SRST signal on $procdff$1823 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$573_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2202 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$604_Y, Q = \out_reg).
Adding SRST signal on $procdff$1822 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$578_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2204 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1818 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$598_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2206 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$2207 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$1819 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$593_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2209 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:2144$68_Y, Q = \ceil).
Adding SRST signal on $procdff$1820 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$588_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2211 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$1821 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$583_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2213 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1824 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$696_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2215 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1825 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$691_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2217 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1826 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$686_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2219 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1827 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$681_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2221 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1828 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$676_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2223 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1829 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$671_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2225 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1830 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$666_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2227 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1831 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$661_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2229 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1832 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$656_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2231 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1833 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$651_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2233 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1834 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$646_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2235 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1835 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$641_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2237 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1836 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$636_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2239 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1837 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$631_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2241 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1838 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$626_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2243 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1839 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$621_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2245 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1840 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$616_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2247 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1841 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$611_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2249 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1842 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$606_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2251 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1843 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$841_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2253 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1844 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$836_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2255 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1845 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$831_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2257 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1740$52_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$1846 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$826_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2259 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1847 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$821_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2261 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1848 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$816_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2263 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1743$53_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$1849 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$811_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2265 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1850 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$806_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2267 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1851 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$801_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2269 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1746$54_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$1852 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$796_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2271 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1853 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$791_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2273 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1854 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$786_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2275 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1749$55_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$1855 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$781_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2277 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1856 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$776_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2279 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1857 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$771_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2281 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1752$56_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$1858 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$766_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2283 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1859 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$761_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2285 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1860 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$756_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2287 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1755$57_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$1861 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$751_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2289 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1862 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$746_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2291 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1863 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$741_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2293 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1758$58_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$1864 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$736_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2295 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1865 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$731_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2297 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1866 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$726_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2299 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1761$59_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$1867 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$721_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2301 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1868 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$716_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2303 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1869 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$711_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2305 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1764$60_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$1870 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$706_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2307 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1871 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$701_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2309 ($sdff) from module elementwise_sub_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$1872 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$986_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2311 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1873 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$981_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2313 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1874 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$976_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2315 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1595$41_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$1875 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$971_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2317 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1876 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$966_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2319 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1877 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$961_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2321 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1598$42_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$1878 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$956_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2323 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1879 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$951_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2325 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1880 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$946_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2327 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1601$43_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$1881 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$941_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2329 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1882 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$936_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2331 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1883 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$931_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2333 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1604$44_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$1884 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$926_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2335 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1885 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$921_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2337 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1886 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$916_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2339 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1607$45_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$1887 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$911_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2341 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1888 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$906_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2343 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1889 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$901_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2345 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1610$46_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$1890 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$896_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2347 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1891 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$891_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2349 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1892 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$886_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2351 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1613$47_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$1893 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$881_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2353 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1894 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$876_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2355 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1895 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$871_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2357 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1616$48_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$1896 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$866_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2359 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1897 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$861_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2361 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1898 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$856_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2363 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1619$49_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$1899 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$851_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2365 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1900 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$846_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2367 ($sdff) from module elementwise_add_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$1901 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1666_Y, Q = \reg_X_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2369 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_0, Q = \reg_X_0).
Adding SRST signal on $procdff$1902 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1661_Y, Q = \reg_X_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2371 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_0, Q = \reg_X_2_0).
Adding SRST signal on $procdff$1903 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1656_Y, Q = \reg_X_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2373 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_1, Q = \reg_X_1).
Adding SRST signal on $procdff$1904 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1651_Y, Q = \reg_X_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2375 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_1, Q = \reg_X_2_1).
Adding SRST signal on $procdff$1905 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1646_Y, Q = \reg_X_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2377 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_2, Q = \reg_X_2).
Adding SRST signal on $procdff$1906 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1641_Y, Q = \reg_X_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2379 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_2, Q = \reg_X_2_2).
Adding SRST signal on $procdff$1907 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1636_Y, Q = \reg_X_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2381 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_3, Q = \reg_X_3).
Adding SRST signal on $procdff$1908 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1631_Y, Q = \reg_X_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2383 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_3, Q = \reg_X_2_3).
Adding SRST signal on $procdff$1909 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1626_Y, Q = \reg_X_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2385 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_4, Q = \reg_X_4).
Adding SRST signal on $procdff$1910 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1621_Y, Q = \reg_X_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2387 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_4, Q = \reg_X_2_4).
Adding SRST signal on $procdff$1911 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1616_Y, Q = \reg_X_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2389 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_5, Q = \reg_X_5).
Adding SRST signal on $procdff$1912 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1611_Y, Q = \reg_X_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2391 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_5, Q = \reg_X_2_5).
Adding SRST signal on $procdff$1913 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1606_Y, Q = \reg_X_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2393 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_6, Q = \reg_X_6).
Adding SRST signal on $procdff$1914 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1601_Y, Q = \reg_X_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2395 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_6, Q = \reg_X_2_6).
Adding SRST signal on $procdff$1915 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1596_Y, Q = \reg_X_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2397 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_7, Q = \reg_X_7).
Adding SRST signal on $procdff$1916 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1591_Y, Q = \reg_X_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2399 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_7, Q = \reg_X_2_7).
Adding SRST signal on $procdff$1917 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1586_Y, Q = \reg_X_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2401 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_8, Q = \reg_X_8).
Adding SRST signal on $procdff$1918 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1581_Y, Q = \reg_X_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2403 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_8, Q = \reg_X_2_8).
Adding SRST signal on $procdff$1919 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1576_Y, Q = \reg_X_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2405 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_9, Q = \reg_X_9).
Adding SRST signal on $procdff$1920 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1571_Y, Q = \reg_X_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2407 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_9, Q = \reg_X_2_9).
Adding SRST signal on $procdff$1921 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1566_Y, Q = \reg_X_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2409 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_10, Q = \reg_X_10).
Adding SRST signal on $procdff$1922 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1561_Y, Q = \reg_X_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2411 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_10, Q = \reg_X_2_10).
Adding SRST signal on $procdff$1923 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1556_Y, Q = \reg_X_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2413 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_11, Q = \reg_X_11).
Adding SRST signal on $procdff$1924 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1551_Y, Q = \reg_X_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2415 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_11, Q = \reg_X_2_11).
Adding SRST signal on $procdff$1925 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1546_Y, Q = \reg_X_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2417 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_12, Q = \reg_X_12).
Adding SRST signal on $procdff$1926 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1541_Y, Q = \reg_X_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2419 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_12, Q = \reg_X_2_12).
Adding SRST signal on $procdff$1927 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1536_Y, Q = \reg_X_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2421 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_13, Q = \reg_X_13).
Adding SRST signal on $procdff$1928 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1531_Y, Q = \reg_X_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2423 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_13, Q = \reg_X_2_13).
Adding SRST signal on $procdff$1929 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1526_Y, Q = \reg_X_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2425 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_14, Q = \reg_X_14).
Adding SRST signal on $procdff$1930 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1521_Y, Q = \reg_X_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2427 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_14, Q = \reg_X_2_14).
Adding SRST signal on $procdff$1931 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1516_Y, Q = \reg_X_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2429 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_X_15, Q = \reg_X_15).
Adding SRST signal on $procdff$1932 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1511_Y, Q = \reg_X_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2431 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \reg_X_15, Q = \reg_X_2_15).
Adding SRST signal on $procdff$1933 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1506_Y, Q = \reg_W_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2433 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_0, Q = \reg_W_real_0_0).
Adding SRST signal on $procdff$1934 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1501_Y, Q = \reg_W_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2435 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_0, Q = \reg_W_imag_0_0).
Adding SRST signal on $procdff$1935 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1496_Y, Q = \reg_W_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2437 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_1, Q = \reg_W_real_0_1).
Adding SRST signal on $procdff$1936 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1491_Y, Q = \reg_W_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2439 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_1, Q = \reg_W_imag_0_1).
Adding SRST signal on $procdff$1937 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1486_Y, Q = \reg_W_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2441 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_2, Q = \reg_W_real_0_2).
Adding SRST signal on $procdff$1938 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1481_Y, Q = \reg_W_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2443 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_2, Q = \reg_W_imag_0_2).
Adding SRST signal on $procdff$1939 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1476_Y, Q = \reg_W_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2445 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_3, Q = \reg_W_real_0_3).
Adding SRST signal on $procdff$1940 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1471_Y, Q = \reg_W_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2447 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_3, Q = \reg_W_imag_0_3).
Adding SRST signal on $procdff$1941 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1466_Y, Q = \reg_W_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2449 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_4, Q = \reg_W_real_0_4).
Adding SRST signal on $procdff$1942 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1461_Y, Q = \reg_W_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2451 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_4, Q = \reg_W_imag_0_4).
Adding SRST signal on $procdff$1943 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1456_Y, Q = \reg_W_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2453 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_5, Q = \reg_W_real_0_5).
Adding SRST signal on $procdff$1944 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1451_Y, Q = \reg_W_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2455 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_5, Q = \reg_W_imag_0_5).
Adding SRST signal on $procdff$1945 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1446_Y, Q = \reg_W_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2457 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_6, Q = \reg_W_real_0_6).
Adding SRST signal on $procdff$1946 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1441_Y, Q = \reg_W_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2459 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_6, Q = \reg_W_imag_0_6).
Adding SRST signal on $procdff$1947 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1436_Y, Q = \reg_W_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2461 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_7, Q = \reg_W_real_0_7).
Adding SRST signal on $procdff$1948 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1431_Y, Q = \reg_W_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2463 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_7, Q = \reg_W_imag_0_7).
Adding SRST signal on $procdff$1949 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1426_Y, Q = \reg_W_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2465 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_0_8, Q = \reg_W_real_0_8).
Adding SRST signal on $procdff$1950 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1421_Y, Q = \reg_W_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2467 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_0_8, Q = \reg_W_imag_0_8).
Adding SRST signal on $procdff$1951 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1416_Y, Q = \reg_W_real_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2469 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_0, Q = \reg_W_real_1_0).
Adding SRST signal on $procdff$1952 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1411_Y, Q = \reg_W_imag_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2471 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_0, Q = \reg_W_imag_1_0).
Adding SRST signal on $procdff$1953 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1406_Y, Q = \reg_W_real_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2473 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_1, Q = \reg_W_real_1_1).
Adding SRST signal on $procdff$1954 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1401_Y, Q = \reg_W_imag_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2475 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_1, Q = \reg_W_imag_1_1).
Adding SRST signal on $procdff$1955 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1396_Y, Q = \reg_W_real_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2477 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_2, Q = \reg_W_real_1_2).
Adding SRST signal on $procdff$1956 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1391_Y, Q = \reg_W_imag_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2479 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_2, Q = \reg_W_imag_1_2).
Adding SRST signal on $procdff$1957 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1386_Y, Q = \reg_W_real_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2481 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_3, Q = \reg_W_real_1_3).
Adding SRST signal on $procdff$1958 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1381_Y, Q = \reg_W_imag_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2483 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_3, Q = \reg_W_imag_1_3).
Adding SRST signal on $procdff$1959 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1376_Y, Q = \reg_W_real_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2485 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_4, Q = \reg_W_real_1_4).
Adding SRST signal on $procdff$1960 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1371_Y, Q = \reg_W_imag_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2487 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_4, Q = \reg_W_imag_1_4).
Adding SRST signal on $procdff$1961 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1366_Y, Q = \reg_W_real_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2489 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_5, Q = \reg_W_real_1_5).
Adding SRST signal on $procdff$1962 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1361_Y, Q = \reg_W_imag_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2491 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_5, Q = \reg_W_imag_1_5).
Adding SRST signal on $procdff$1963 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1356_Y, Q = \reg_W_real_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2493 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_6, Q = \reg_W_real_1_6).
Adding SRST signal on $procdff$1964 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1351_Y, Q = \reg_W_imag_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2495 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_6, Q = \reg_W_imag_1_6).
Adding SRST signal on $procdff$1965 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1346_Y, Q = \reg_W_real_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2497 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_7, Q = \reg_W_real_1_7).
Adding SRST signal on $procdff$1966 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1341_Y, Q = \reg_W_imag_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2499 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_7, Q = \reg_W_imag_1_7).
Adding SRST signal on $procdff$1967 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1336_Y, Q = \reg_W_real_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2501 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_real_1_8, Q = \reg_W_real_1_8).
Adding SRST signal on $procdff$1968 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1331_Y, Q = \reg_W_imag_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2503 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_W_imag_1_8, Q = \reg_W_imag_1_8).
Adding SRST signal on $procdff$1969 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1326_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2505 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$1970 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1321_Y, Q = \reg_Y_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2507 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_0, Q = \reg_Y_real_0_0).
Adding SRST signal on $procdff$1971 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1316_Y, Q = \reg_Y_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2509 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_0, Q = \reg_Y_imag_0_0).
Adding SRST signal on $procdff$1972 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1311_Y, Q = \reg_Y_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2511 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_1).
Adding SRST signal on $procdff$1973 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1306_Y, Q = \reg_Y_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2513 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_1, Q = \reg_Y_imag_0_1).
Adding SRST signal on $procdff$1974 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1301_Y, Q = \reg_Y_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2515 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_2).
Adding SRST signal on $procdff$1975 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1296_Y, Q = \reg_Y_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2517 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_2, Q = \reg_Y_imag_0_2).
Adding SRST signal on $procdff$1976 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1291_Y, Q = \reg_Y_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2519 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_3).
Adding SRST signal on $procdff$1977 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1286_Y, Q = \reg_Y_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2521 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_3, Q = \reg_Y_imag_0_3).
Adding SRST signal on $procdff$1978 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1281_Y, Q = \reg_Y_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2523 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_4).
Adding SRST signal on $procdff$1979 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1276_Y, Q = \reg_Y_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2525 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_4, Q = \reg_Y_imag_0_4).
Adding SRST signal on $procdff$1980 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1271_Y, Q = \reg_Y_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2527 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_5).
Adding SRST signal on $procdff$1981 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1266_Y, Q = \reg_Y_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2529 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_5, Q = \reg_Y_imag_0_5).
Adding SRST signal on $procdff$1982 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1261_Y, Q = \reg_Y_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2531 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_6).
Adding SRST signal on $procdff$1983 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1256_Y, Q = \reg_Y_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2533 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_6, Q = \reg_Y_imag_0_6).
Adding SRST signal on $procdff$1984 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1251_Y, Q = \reg_Y_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2535 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_7).
Adding SRST signal on $procdff$1985 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1246_Y, Q = \reg_Y_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2537 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_7, Q = \reg_Y_imag_0_7).
Adding SRST signal on $procdff$1986 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1241_Y, Q = \reg_Y_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2539 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_8, Q = \reg_Y_real_0_8).
Adding SRST signal on $procdff$1987 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1236_Y, Q = \reg_Y_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2541 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_0_8, Q = \reg_Y_imag_0_8).
Adding SRST signal on $procdff$1988 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1231_Y, Q = \reg_Y_real_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2543 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_9).
Adding SRST signal on $procdff$1989 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1226_Y, Q = \reg_Y_imag_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2545 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1377$25_Y, Q = \reg_Y_imag_0_9).
Adding SRST signal on $procdff$1990 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1221_Y, Q = \reg_Y_real_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2547 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_10).
Adding SRST signal on $procdff$1991 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1216_Y, Q = \reg_Y_imag_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2549 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1379$26_Y, Q = \reg_Y_imag_0_10).
Adding SRST signal on $procdff$1992 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1211_Y, Q = \reg_Y_real_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2551 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_11).
Adding SRST signal on $procdff$1993 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1206_Y, Q = \reg_Y_imag_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2553 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1381$27_Y, Q = \reg_Y_imag_0_11).
Adding SRST signal on $procdff$1994 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1201_Y, Q = \reg_Y_real_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2555 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_12).
Adding SRST signal on $procdff$1995 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1196_Y, Q = \reg_Y_imag_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2557 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1383$28_Y, Q = \reg_Y_imag_0_12).
Adding SRST signal on $procdff$1996 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1191_Y, Q = \reg_Y_real_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2559 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_13).
Adding SRST signal on $procdff$1997 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1186_Y, Q = \reg_Y_imag_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2561 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1385$29_Y, Q = \reg_Y_imag_0_13).
Adding SRST signal on $procdff$1998 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1181_Y, Q = \reg_Y_real_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2563 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_14).
Adding SRST signal on $procdff$1999 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1176_Y, Q = \reg_Y_imag_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2565 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1387$30_Y, Q = \reg_Y_imag_0_14).
Adding SRST signal on $procdff$2000 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1171_Y, Q = \reg_Y_real_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2567 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_15).
Adding SRST signal on $procdff$2001 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1166_Y, Q = \reg_Y_imag_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2569 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1389$31_Y, Q = \reg_Y_imag_0_15).
Adding SRST signal on $procdff$2002 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1161_Y, Q = \reg_Y_real_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2571 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_0, Q = \reg_Y_real_1_0).
Adding SRST signal on $procdff$2003 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1156_Y, Q = \reg_Y_imag_1_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2573 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_0, Q = \reg_Y_imag_1_0).
Adding SRST signal on $procdff$2004 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1151_Y, Q = \reg_Y_real_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2575 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_1, Q = \reg_Y_real_1_1).
Adding SRST signal on $procdff$2005 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1146_Y, Q = \reg_Y_imag_1_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2577 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_1, Q = \reg_Y_imag_1_1).
Adding SRST signal on $procdff$2006 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1141_Y, Q = \reg_Y_real_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2579 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_2, Q = \reg_Y_real_1_2).
Adding SRST signal on $procdff$2007 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1136_Y, Q = \reg_Y_imag_1_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2581 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_2, Q = \reg_Y_imag_1_2).
Adding SRST signal on $procdff$2008 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1131_Y, Q = \reg_Y_real_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2583 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_3, Q = \reg_Y_real_1_3).
Adding SRST signal on $procdff$2009 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1126_Y, Q = \reg_Y_imag_1_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2585 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_3, Q = \reg_Y_imag_1_3).
Adding SRST signal on $procdff$2010 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1121_Y, Q = \reg_Y_real_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2587 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_4, Q = \reg_Y_real_1_4).
Adding SRST signal on $procdff$2011 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1116_Y, Q = \reg_Y_imag_1_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2589 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_4, Q = \reg_Y_imag_1_4).
Adding SRST signal on $procdff$2012 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1111_Y, Q = \reg_Y_real_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2591 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_5, Q = \reg_Y_real_1_5).
Adding SRST signal on $procdff$2013 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1106_Y, Q = \reg_Y_imag_1_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2593 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_5, Q = \reg_Y_imag_1_5).
Adding SRST signal on $procdff$2014 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1101_Y, Q = \reg_Y_real_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2595 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_6, Q = \reg_Y_real_1_6).
Adding SRST signal on $procdff$2015 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1096_Y, Q = \reg_Y_imag_1_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2597 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_6, Q = \reg_Y_imag_1_6).
Adding SRST signal on $procdff$2016 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1091_Y, Q = \reg_Y_real_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2599 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_7, Q = \reg_Y_real_1_7).
Adding SRST signal on $procdff$2017 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1086_Y, Q = \reg_Y_imag_1_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2601 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_7, Q = \reg_Y_imag_1_7).
Adding SRST signal on $procdff$2018 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1081_Y, Q = \reg_Y_real_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2603 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_8, Q = \reg_Y_real_1_8).
Adding SRST signal on $procdff$2019 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1076_Y, Q = \reg_Y_imag_1_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2605 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_add_y_imag_1_8, Q = \reg_Y_imag_1_8).
Adding SRST signal on $procdff$2020 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1071_Y, Q = \reg_Y_real_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2607 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_7, Q = \reg_Y_real_1_9).
Adding SRST signal on $procdff$2021 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1066_Y, Q = \reg_Y_imag_1_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2609 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1409$32_Y, Q = \reg_Y_imag_1_9).
Adding SRST signal on $procdff$2022 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1061_Y, Q = \reg_Y_real_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2611 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_6, Q = \reg_Y_real_1_10).
Adding SRST signal on $procdff$2023 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1056_Y, Q = \reg_Y_imag_1_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2613 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1411$33_Y, Q = \reg_Y_imag_1_10).
Adding SRST signal on $procdff$2024 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1051_Y, Q = \reg_Y_real_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2615 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_5, Q = \reg_Y_real_1_11).
Adding SRST signal on $procdff$2025 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1046_Y, Q = \reg_Y_imag_1_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2617 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1413$34_Y, Q = \reg_Y_imag_1_11).
Adding SRST signal on $procdff$2026 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1041_Y, Q = \reg_Y_real_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2619 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_4, Q = \reg_Y_real_1_12).
Adding SRST signal on $procdff$2027 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1036_Y, Q = \reg_Y_imag_1_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2621 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1415$35_Y, Q = \reg_Y_imag_1_12).
Adding SRST signal on $procdff$2028 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1031_Y, Q = \reg_Y_real_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2623 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_3, Q = \reg_Y_real_1_13).
Adding SRST signal on $procdff$2029 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1026_Y, Q = \reg_Y_imag_1_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2625 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1417$36_Y, Q = \reg_Y_imag_1_13).
Adding SRST signal on $procdff$2030 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1021_Y, Q = \reg_Y_real_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2627 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_2, Q = \reg_Y_real_1_14).
Adding SRST signal on $procdff$2031 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1016_Y, Q = \reg_Y_imag_1_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2629 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1419$37_Y, Q = \reg_Y_imag_1_14).
Adding SRST signal on $procdff$2032 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1011_Y, Q = \reg_Y_real_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2631 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_sub_y_real_1_1, Q = \reg_Y_real_1_15).
Adding SRST signal on $procdff$2033 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1006_Y, Q = \reg_Y_imag_1_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2633 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1421$38_Y, Q = \reg_Y_imag_1_15).
Adding SRST signal on $procdff$2034 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$1001_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2635 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1288$22_Y, Q = \reg_o_valid).
Adding SRST signal on $procdff$2035 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$996_Y, Q = \fft_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2637 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = \o_fft_next, Q = \fft_valid).
Adding SRST signal on $procdff$2036 ($dff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $procmux$991_Y, Q = \reg_o_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2639 ($sdff) from module c_matrix_vec_mult_core_18_10_16_2_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v:1289$24_Y, Q = \reg_o_ready).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_2_1..
Removed 603 unused cells and 1608 unused wires.
<suppressed ~621 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_2_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_2_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \subfxp_18_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_2_1'.
<suppressed ~42 debug messages>
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\subfxp_18_1'.
Removed a total of 14 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_2_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \subfxp_18_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_2_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_2_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \subfxp_18_1.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_2_1'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\subfxp_18_1'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_2_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \subfxp_18_1..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_2_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== c_matrix_vec_mult_core_18_10_16_2_1 ===

   Number of wires:                505
   Number of wire bits:           8563
   Number of public wires:         488
   Number of public wire bits:    8308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $and                            7
     $neg                          252
     $not                            1
     $sdffe                       2128

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                           72
     $mul                           72
     $sdffe                          3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                          162
     $and                            1
     $sdffe                        488

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                        488
     $sub                          162

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                        180

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== design hierarchy ===

   c_matrix_vec_mult_core_18_10_16_2_1      1
     dft_16_top_18                   0
       codeBlock88206_18             0
         addfxp_18_1                 0
         multfix_alt_dsp_18          0
           dsp_signed_mult_18x18_unit_18_36_0      0
         shiftRegFIFO_5_1            0
         subfxp_18_1                 0
       codeBlock89324_18             0
         addfxp_18_1                 0
         shiftRegFIFO_2_1            0
         subfxp_18_1                 0
     elementwise_add_core_18_18_9      0
     elementwise_mult_core_18_1810_9_1      0
       dsp_signed_mult_18x18_unit_18_18_1      0
       fp_rounding_unit_1_37_10      0
     elementwise_sub_core_18_18_9      0
     shift_register_group_18_910      0
       shift_register_unit_18_10      0

   Number of wires:                505
   Number of wire bits:           8563
   Number of public wires:         488
   Number of public wire bits:    8308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $and                            7
     $neg                          252
     $not                            1
     $sdffe                       2128

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: b806996c8c, CPU: user 1.02s system 0.02s, MEM: 34.90 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 3x opt_clean (0 sec), 19% 3x opt_dff (0 sec), ...
