# ğŸ›ï¸ RISC-V SoC Tapeout Program 2025

Welcome!  
This repository serves as the **master repository** for the documention of my learnings in the 20-week Risc-V SoC Tapeout Program (2025). It contains documentation of the tasks, labs and notes in the form of a weekly repository.

Each week of this program involves:
- ğŸ“š Learning from provided resources  
- ğŸ› ï¸ Performing labs and hands-on tasks  
- ğŸ“ Documenting progress and challenges  
- ğŸ’¾ Maintaining a **separate GitHub repository** for that weekâ€™s work  

This **master repository** provides a structured and organized way to navigate through all the weekly repositories.  
Visitors can simply expand the dropdown menus below to explore the work done in **Week 0 through Week 20**.

---

## ğŸ“‘ Weekly Repositories
- Week 0 â€“ Environment Setup/Installation of Tools. [Learn more](https://github.com/BitopanBaishya/VSD-Tapeout-Program-2025---Week-0/blob/main/README.md)
- Week 1 â€“ Introduction to RTL Design Flow. [Learn more](https://github.com/BitopanBaishya/VSD-Tapeout-Program-2025---Week-1/blob/main/README.md)

---

## ğŸ“Œ Notes
- Each weekly repo will be linked once created.  
- Documentation, challenges, and learnings are all preserved for future reference.  

---

## ğŸ“œ License
This repository is open-sourced under the **MIT License**.  
You are free to use the contents with proper attribution.  

