-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.17
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  constant c_record_type :   t_record_type  :=   (first => 2,
                                             second => 4);
  signal first : std_logic_vector(((2))  - 1 downto 0);
  component a
    generic (
          g_a : t_record_type
         );
    port (
          first : in std_logic_vector ( g_a . first - 1 downto 0 );
          second : out std_logic_vector ( g_a . second - 1 downto 0 )
         );
  end component;


begin
  a_0 : a
    generic map (
      g_a => c_record_type)
    port map (
      first => first,
      second => second);

end rtl;
