\hypertarget{classflip__flop___r_w___r}{}\section{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R Entity Reference}
\label{classflip__flop___r_w___r}\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}


Read\+\_\+\+Write \& Read\+\_\+only flip flop entity.  


Inheritance diagram for flip\+\_\+flop\+\_\+\+R\+W\+\_\+R\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classflip__flop___r_w___r}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classflip__flop___r_w___r_1_1behavior}{behavior} architecture
\begin{DoxyCompactList}\small\item\em behavior architecture \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classflip__flop___r_w___r_a0a6af6eef40212dbaf130d57ce711256}{ieee} 
\begin{DoxyCompactList}\small\item\em Use standard library. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classflip__flop___r_w___r_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\begin{DoxyCompactList}\small\item\em Use logic elements. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classflip__flop___r_w___r_a4a4609c199d30b3adebbeb3a01276ec5}{clk}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em clock input \end{DoxyCompactList}\item 
\hyperlink{classflip__flop___r_w___r_a373faa4fdd1aebdfb0b95d5d53da4434}{clk\+\_\+ena}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em clock enable input \end{DoxyCompactList}\item 
\hyperlink{classflip__flop___r_w___r_acb5ff599d2768c125faacfd9361063eb}{sync\+\_\+rst}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textquotesingle{}0\textquotesingle{} active synchronous reset input \end{DoxyCompactList}\item 
\hyperlink{classflip__flop___r_w___r_aeb86d5268b7f0b59c74427f44096ffd5}{uc\+\_\+data\+\_\+in}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em microcontroller data input \end{DoxyCompactList}\item 
\hyperlink{classflip__flop___r_w___r_adec7180b72b510c9b6576424bd7fde7e}{uc\+\_\+write\+\_\+command}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textquotesingle{}1\textquotesingle{} active microcontroller write command input \end{DoxyCompactList}\item 
\hyperlink{classflip__flop___r_w___r_a8d76ddf4f2f1e1e6689a8d706fe52c10}{data\+\_\+out}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em data\+\_\+out output \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Read\+\_\+\+Write \& Read\+\_\+only flip flop entity. 

\subsection{Member Data Documentation}
\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!clk@{clk}}
\index{clk@{clk}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\subsubsection[{\texorpdfstring{clk}{clk}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classflip__flop___r_w___r_a4a4609c199d30b3adebbeb3a01276ec5}{}\label{classflip__flop___r_w___r_a4a4609c199d30b3adebbeb3a01276ec5}


clock input 

\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!clk\+\_\+ena@{clk\+\_\+ena}}
\index{clk\+\_\+ena@{clk\+\_\+ena}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\subsubsection[{\texorpdfstring{clk\+\_\+ena}{clk_ena}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+ena} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classflip__flop___r_w___r_a373faa4fdd1aebdfb0b95d5d53da4434}{}\label{classflip__flop___r_w___r_a373faa4fdd1aebdfb0b95d5d53da4434}


clock enable input 

\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!data\+\_\+out@{data\+\_\+out}}
\index{data\+\_\+out@{data\+\_\+out}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\subsubsection[{\texorpdfstring{data\+\_\+out}{data_out}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out} {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classflip__flop___r_w___r_a8d76ddf4f2f1e1e6689a8d706fe52c10}{}\label{classflip__flop___r_w___r_a8d76ddf4f2f1e1e6689a8d706fe52c10}


data\+\_\+out output 

\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!ieee@{ieee}}
\index{ieee@{ieee}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\subsubsection[{\texorpdfstring{ieee}{ieee}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\hypertarget{classflip__flop___r_w___r_a0a6af6eef40212dbaf130d57ce711256}{}\label{classflip__flop___r_w___r_a0a6af6eef40212dbaf130d57ce711256}


Use standard library. 

\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\subsubsection[{\texorpdfstring{std\+\_\+logic\+\_\+1164}{std_logic_1164}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\hypertarget{classflip__flop___r_w___r_acd03516902501cd1c7296a98e22c6fcb}{}\label{classflip__flop___r_w___r_acd03516902501cd1c7296a98e22c6fcb}


Use logic elements. 

\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!sync\+\_\+rst@{sync\+\_\+rst}}
\index{sync\+\_\+rst@{sync\+\_\+rst}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\subsubsection[{\texorpdfstring{sync\+\_\+rst}{sync_rst}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+rst} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classflip__flop___r_w___r_acb5ff599d2768c125faacfd9361063eb}{}\label{classflip__flop___r_w___r_acb5ff599d2768c125faacfd9361063eb}


\textquotesingle{}0\textquotesingle{} active synchronous reset input 

\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!uc\+\_\+data\+\_\+in@{uc\+\_\+data\+\_\+in}}
\index{uc\+\_\+data\+\_\+in@{uc\+\_\+data\+\_\+in}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\subsubsection[{\texorpdfstring{uc\+\_\+data\+\_\+in}{uc_data_in}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uc\+\_\+data\+\_\+in} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classflip__flop___r_w___r_aeb86d5268b7f0b59c74427f44096ffd5}{}\label{classflip__flop___r_w___r_aeb86d5268b7f0b59c74427f44096ffd5}


microcontroller data input 

\index{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}!uc\+\_\+write\+\_\+command@{uc\+\_\+write\+\_\+command}}
\index{uc\+\_\+write\+\_\+command@{uc\+\_\+write\+\_\+command}!flip\+\_\+flop\+\_\+\+R\+W\+\_\+R@{flip\+\_\+flop\+\_\+\+R\+W\+\_\+R}}
\subsubsection[{\texorpdfstring{uc\+\_\+write\+\_\+command}{uc_write_command}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uc\+\_\+write\+\_\+command} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classflip__flop___r_w___r_adec7180b72b510c9b6576424bd7fde7e}{}\label{classflip__flop___r_w___r_adec7180b72b510c9b6576424bd7fde7e}


\textquotesingle{}1\textquotesingle{} active microcontroller write command input 



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Public/\+Documents/\+I2\+C\+\_\+\+V\+H\+D\+L/\+V\+H\+D\+L Codes/\+I2\+C/\+I2\+C-\/master/flip\+\_\+flop/\hyperlink{flip__flop___r_w___r_8vhd}{flip\+\_\+flop\+\_\+\+R\+W\+\_\+\+R.\+vhd}\end{DoxyCompactItemize}
