********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : May 29 2020
DATE   : 2020-06-04.16:41:53
COMMAND: -cd generic/class class_test_41.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l class_test_41.sv.log

[ERR:PP0102] class_test_41.sv:8:1: Unknown macro "uvm_object_utils".

[ERR:PP0102] class_test_41.sv:9:1: Unknown macro "uvm_object_registry".

[ERR:PP0102] class_test_41.sv:10:1: Unknown macro "uvm_sweets".

[ERR:PP0102] class_test_41.sv:11:1: Unknown macro "non_uvm_macro".

[ERR:PP0102] class_test_41.sv:11:23: Unknown macro "banana".

[ERR:PA0203] class_test_41.sv:8: Unknown macro "uvm_object_utils".

[ERR:PA0203] class_test_41.sv:9: Unknown macro "uvm_object_registry".

[ERR:PA0203] class_test_41.sv:10: Unknown macro "uvm_sweets".

[ERR:PA0203] class_test_41.sv:11: Unknown macro "non_uvm_macro".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

