{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733493931418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733493931428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:05:31 2024 " "Processing started: Fri Dec 06 15:05:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733493931428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493931428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493931428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733493932354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733493932354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anomaly_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anomaly_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_detection-rtl " "Found design unit 1: anomaly_detection-rtl" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946201 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_detection " "Found entity 1: anomaly_detection" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_row.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_row.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_row-SYN " "Found design unit 1: bram_row-SYN" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946208 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_row " "Found entity 1: bram_row" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_histogram-SYN " "Found design unit 1: bram_histogram-SYN" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946215 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_histogram " "Found entity 1: bram_histogram" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/hist_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/hist_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hist_tb-test " "Found design unit 1: hist_tb-test" {  } { { "tb/hist_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/hist_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946222 ""} { "Info" "ISGN_ENTITY_NAME" "1 hist_tb " "Found entity 1: hist_tb" {  } { { "tb/hist_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/hist_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold_cdf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threshold_cdf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold_cdf-rtl " "Found design unit 1: threshold_cdf-rtl" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946229 ""} { "Info" "ISGN_ENTITY_NAME" "1 threshold_cdf " "Found entity 1: threshold_cdf" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram-rtl " "Found design unit 1: histogram-rtl" {  } { { "histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946236 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram " "Found entity 1: histogram" {  } { { "histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_image-rtl " "Found design unit 1: scan_image-rtl" {  } { { "scan_image.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946243 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_image " "Found entity 1: scan_image" {  } { { "scan_image.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-rtl " "Found design unit 1: control_fsm-rtl" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946250 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/anomaly_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/anomaly_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_detection_tb-tb " "Found design unit 1: anomaly_detection_tb-tb" {  } { { "tb/anomaly_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/anomaly_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946257 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_detection_tb " "Found entity 1: anomaly_detection_tb" {  } { { "tb/anomaly_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/anomaly_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anomaly_detection " "Elaborating entity \"anomaly_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733493946402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram histogram:HIST " "Elaborating entity \"histogram\" for hierarchy \"histogram:HIST\"" {  } { { "anomaly_detection.vhd" "HIST" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_histogram histogram:HIST\|bram_histogram:BRAM " "Elaborating entity \"bram_histogram\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\"" {  } { { "histogram.vhd" "BRAM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_histogram.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946543 ""}  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733493946543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2v3 " "Found entity 1: altsyncram_l2v3" {  } { { "db/altsyncram_l2v3.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2v3 histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated " "Elaborating entity \"altsyncram_l2v3\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_l2v3.tdf" "decode2" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493946845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493946845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_l2v3.tdf" "mux3" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_row bram_row:BRAM " "Elaborating entity \"bram_row\" for hierarchy \"bram_row:BRAM\"" {  } { { "anomaly_detection.vhd" "BRAM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bram_row:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bram_row:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_row.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bram_row:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bram_row:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493946916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bram_row:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"bram_row:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 500 " "Parameter \"numwords_a\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733493946917 ""}  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733493946917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ov3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ov3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ov3 " "Found entity 1: altsyncram_2ov3" {  } { { "db/altsyncram_2ov3.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_2ov3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733493947007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ov3 bram_row:BRAM\|altsyncram:altsyncram_component\|altsyncram_2ov3:auto_generated " "Elaborating entity \"altsyncram_2ov3\" for hierarchy \"bram_row:BRAM\|altsyncram:altsyncram_component\|altsyncram_2ov3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493947009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold_cdf threshold_cdf:THRS " "Elaborating entity \"threshold_cdf\" for hierarchy \"threshold_cdf:THRS\"" {  } { { "anomaly_detection.vhd" "THRS" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493947019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cumulative_sum threshold_cdf.vhd(28) " "Verilog HDL or VHDL warning at threshold_cdf.vhd(28): object \"cumulative_sum\" assigned a value but never read" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733493947022 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "thrs_en threshold_cdf.vhd(60) " "VHDL Process Statement warning at threshold_cdf.vhd(60): signal \"thrs_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733493947022 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in threshold_cdf.vhd(61) " "VHDL Process Statement warning at threshold_cdf.vhd(61): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733493947022 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cumulative threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"cumulative\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733493947022 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outlayer threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"outlayer\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "thrs_sig threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"thrs_sig\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thrs_sig threshold_cdf.vhd(51) " "Inferred latch for \"thrs_sig\" at threshold_cdf.vhd(51)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outlayer threshold_cdf.vhd(51) " "Inferred latch for \"outlayer\" at threshold_cdf.vhd(51)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[0\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[0\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[1\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[1\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[2\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[2\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[3\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[3\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[4\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[4\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[5\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[5\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[6\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[6\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[7\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[7\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[8\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[8\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[9\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[9\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[10\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[10\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[11\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[11\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[12\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[12\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[13\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[13\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947023 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[14\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[14\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[15\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[15\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[16\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[16\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[17\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[17\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[18\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[18\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[19\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[19\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[20\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[20\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[21\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[21\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[22\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[22\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[23\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[23\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[24\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[24\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[25\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[25\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[26\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[26\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[27\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[27\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[28\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[28\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[29\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[29\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[30\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[30\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[31\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[31\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947024 "|anomaly_detection|threshold_cdf:THRS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_image scan_image:SCAN " "Elaborating entity \"scan_image\" for hierarchy \"scan_image:SCAN\"" {  } { { "anomaly_detection.vhd" "SCAN" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493947027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm control_fsm:FSM " "Elaborating entity \"control_fsm\" for hierarchy \"control_fsm:FSM\"" {  } { { "anomaly_detection.vhd" "FSM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493947031 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_fsm.vhd(93) " "VHDL Process Statement warning at control_fsm.vhd(93): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733493947033 "|anomaly_detection|control_fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hist_rst control_fsm.vhd(141) " "VHDL Process Statement warning at control_fsm.vhd(141): inferring latch(es) for signal or variable \"hist_rst\", which holds its previous value in one or more paths through the process" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733493947033 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hist_rst control_fsm.vhd(141) " "Inferred latch for \"hist_rst\" at control_fsm.vhd(141)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947033 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HOLD control_fsm.vhd(93) " "Inferred latch for \"next_state.HOLD\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947033 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SCAN control_fsm.vhd(93) " "Inferred latch for \"next_state.SCAN\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947033 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.THRESHOLD control_fsm.vhd(93) " "Inferred latch for \"next_state.THRESHOLD\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947033 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RECEIVE control_fsm.vhd(93) " "Inferred latch for \"next_state.RECEIVE\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947033 "|anomaly_detection|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE control_fsm.vhd(93) " "Inferred latch for \"next_state.IDLE\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493947033 "|anomaly_detection|control_fsm:FSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fsm:FSM\|next_state.IDLE_345 " "Latch control_fsm:FSM\|next_state.IDLE_345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ready_in " "Ports D and ENA on the latch are fed by the same signal ready_in" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733493947936 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733493947936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fsm:FSM\|next_state.RECEIVE_327 " "Latch control_fsm:FSM\|next_state.RECEIVE_327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA valid_in " "Ports D and ENA on the latch are fed by the same signal valid_in" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733493947937 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733493947937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fsm:FSM\|next_state.SCAN_291 " "Latch control_fsm:FSM\|next_state.SCAN_291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ready_in " "Ports D and ENA on the latch are fed by the same signal ready_in" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733493947937 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733493947937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fsm:FSM\|next_state.THRESHOLD_309 " "Latch control_fsm:FSM\|next_state.THRESHOLD_309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA valid_in " "Ports D and ENA on the latch are fed by the same signal valid_in" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733493947937 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733493947937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fsm:FSM\|next_state.HOLD_273 " "Latch control_fsm:FSM\|next_state.HOLD_273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ready_in " "Ports D and ENA on the latch are fed by the same signal ready_in" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733493947937 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733493947937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733493948255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733493949145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733493949145 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startpacket_in " "No output dependent on input pin \"startpacket_in\"" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733493949280 "|anomaly_detection|startpacket_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "endpacket_in " "No output dependent on input pin \"endpacket_in\"" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733493949280 "|anomaly_detection|endpacket_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733493949280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "477 " "Implemented 477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733493949282 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733493949282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733493949282 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733493949282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733493949282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733493949324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:05:49 2024 " "Processing ended: Fri Dec 06 15:05:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733493949324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733493949324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733493949324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733493949324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733493951980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733493951991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:05:50 2024 " "Processing started: Fri Dec 06 15:05:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733493951991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733493951991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off anomaly_detection -c anomaly_detection " "Command: quartus_fit --read_settings_files=off --write_settings_files=off anomaly_detection -c anomaly_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733493951991 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733493954102 ""}
{ "Info" "0" "" "Project  = anomaly_detection" {  } {  } 0 0 "Project  = anomaly_detection" 0 0 "Fitter" 0 0 1733493954103 ""}
{ "Info" "0" "" "Revision = anomaly_detection" {  } {  } 0 0 "Revision = anomaly_detection" 0 0 "Fitter" 0 0 1733493954104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733493954381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733493954382 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "anomaly_detection 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"anomaly_detection\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733493954413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733493954484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733493954484 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733493955222 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733493955337 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733493955969 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733493956013 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733493956324 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733493973896 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 234 global CLKCTRL_G10 " "clk~inputCLKENA0 with 234 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733493974564 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1733493974564 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733493974565 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733493974639 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733493974641 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733493974643 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733493974644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733493974644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733493974645 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733493976727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "anomaly_detection.sdc " "Synopsys Design Constraints File file not found: 'anomaly_detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733493976730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733493976730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733493976762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733493976763 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733493976766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733493976916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733493976916 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733493976916 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733493977174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733493983942 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1733493984469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:43 " "Fitter placement preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733494027419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733494084495 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733494103114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733494103114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733494105576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.9% " "3e+03 ns of routing delay (approximately 1.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1733494112317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/anomaly_detection/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733494125958 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733494125958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733494223032 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733494223032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:53 " "Fitter routing operations ending: elapsed time is 00:01:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733494223041 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.51 " "Total time spent on timing analysis during the Fitter is 5.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733494229096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733494229232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733494231664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733494231665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733494233868 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733494240554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/anomaly_detection/output_files/anomaly_detection.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/anomaly_detection/output_files/anomaly_detection.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733494241168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7902 " "Peak virtual memory: 7902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733494242526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:10:42 2024 " "Processing ended: Fri Dec 06 15:10:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733494242526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733494242526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:20:03 " "Total CPU time (on all processors): 00:20:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733494242526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733494242526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733494244555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733494244565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:10:44 2024 " "Processing started: Fri Dec 06 15:10:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733494244565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733494244565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off anomaly_detection -c anomaly_detection " "Command: quartus_asm --read_settings_files=off --write_settings_files=off anomaly_detection -c anomaly_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733494244565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733494246028 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733494261590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733494262479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:11:02 2024 " "Processing ended: Fri Dec 06 15:11:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733494262479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733494262479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733494262479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733494262479 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733494263417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733494264715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733494264726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 15:11:03 2024 " "Processing started: Fri Dec 06 15:11:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733494264726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733494264726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta anomaly_detection -c anomaly_detection " "Command: quartus_sta anomaly_detection -c anomaly_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733494264726 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733494265013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733494266423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733494266423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494266489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494266489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733494267391 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "anomaly_detection.sdc " "Synopsys Design Constraints File file not found: 'anomaly_detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733494267476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494267476 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733494267499 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ready_in ready_in " "create_clock -period 1.000 -name ready_in ready_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733494267499 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_fsm:FSM\|state.THRESHOLD control_fsm:FSM\|state.THRESHOLD " "create_clock -period 1.000 -name control_fsm:FSM\|state.THRESHOLD control_fsm:FSM\|state.THRESHOLD" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733494267499 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name threshold_cdf:THRS\|outlayer threshold_cdf:THRS\|outlayer " "create_clock -period 1.000 -name threshold_cdf:THRS\|outlayer threshold_cdf:THRS\|outlayer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733494267499 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733494267499 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733494267524 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733494267526 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733494267530 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733494267545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733494267804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733494267804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.280 " "Worst-case setup slack is -12.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.280            -337.240 control_fsm:FSM\|state.THRESHOLD  " "  -12.280            -337.240 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.423          -18222.979 clk  " "   -7.423          -18222.979 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.632             -19.763 ready_in  " "   -4.632             -19.763 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.113             -46.159 threshold_cdf:THRS\|outlayer  " "   -3.113             -46.159 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494267808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.834 " "Worst-case hold slack is -0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834             -12.015 clk  " "   -0.834             -12.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 control_fsm:FSM\|state.THRESHOLD  " "    0.750               0.000 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 ready_in  " "    0.815               0.000 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.300               0.000 threshold_cdf:THRS\|outlayer  " "    2.300               0.000 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494267832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733494267838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733494267842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20663.627 clk  " "   -2.636          -20663.627 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.329 threshold_cdf:THRS\|outlayer  " "   -0.394              -9.329 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.054 ready_in  " "   -0.024              -0.054 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 control_fsm:FSM\|state.THRESHOLD  " "    0.199               0.000 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494267848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494267848 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733494267945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733494268013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733494271545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733494271870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733494271945 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733494271945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.549 " "Worst-case setup slack is -12.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.549            -343.334 control_fsm:FSM\|state.THRESHOLD  " "  -12.549            -343.334 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.274          -17921.437 clk  " "   -7.274          -17921.437 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.412             -19.862 ready_in  " "   -4.412             -19.862 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.239             -48.055 threshold_cdf:THRS\|outlayer  " "   -3.239             -48.055 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494271949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.122 " "Worst-case hold slack is -1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122             -16.724 clk  " "   -1.122             -16.724 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 ready_in  " "    0.667               0.000 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 control_fsm:FSM\|state.THRESHOLD  " "    0.729               0.000 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.411               0.000 threshold_cdf:THRS\|outlayer  " "    2.411               0.000 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494271974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733494271979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733494271983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20653.333 clk  " "   -2.636          -20653.333 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.196 threshold_cdf:THRS\|outlayer  " "   -0.394              -9.196 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.039 ready_in  " "   -0.024              -0.039 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 control_fsm:FSM\|state.THRESHOLD  " "    0.203               0.000 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494271991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494271991 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733494272092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733494272399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733494275748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733494275998 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733494276023 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733494276023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.709 " "Worst-case setup slack is -6.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.709            -185.281 control_fsm:FSM\|state.THRESHOLD  " "   -6.709            -185.281 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.525          -10346.023 clk  " "   -4.525          -10346.023 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.598             -13.586 ready_in  " "   -3.598             -13.586 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378             -20.088 threshold_cdf:THRS\|outlayer  " "   -1.378             -20.088 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494276029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.541 " "Worst-case hold slack is -0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -7.870 clk  " "   -0.541              -7.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 control_fsm:FSM\|state.THRESHOLD  " "    0.368               0.000 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 ready_in  " "    0.564               0.000 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 threshold_cdf:THRS\|outlayer  " "    1.149               0.000 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494276058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733494276064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733494276069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20525.853 clk  " "   -2.636          -20525.853 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -1.709 ready_in  " "   -0.194              -1.709 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.002 threshold_cdf:THRS\|outlayer  " "   -0.001              -0.002 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 control_fsm:FSM\|state.THRESHOLD  " "    0.261               0.000 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494276079 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733494276189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733494276601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733494276623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733494276623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.352 " "Worst-case setup slack is -6.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.352            -176.442 control_fsm:FSM\|state.THRESHOLD  " "   -6.352            -176.442 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.994           -9219.598 clk  " "   -3.994           -9219.598 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.955             -11.895 ready_in  " "   -2.955             -11.895 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364             -19.931 threshold_cdf:THRS\|outlayer  " "   -1.364             -19.931 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494276627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.702 " "Worst-case hold slack is -0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702             -10.676 clk  " "   -0.702             -10.676 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 control_fsm:FSM\|state.THRESHOLD  " "    0.357               0.000 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 ready_in  " "    0.497               0.000 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162               0.000 threshold_cdf:THRS\|outlayer  " "    1.162               0.000 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494276657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733494276662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733494276666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20533.013 clk  " "   -2.636          -20533.013 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -1.615 ready_in  " "   -0.178              -1.615 ready_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 threshold_cdf:THRS\|outlayer  " "    0.034               0.000 threshold_cdf:THRS\|outlayer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 control_fsm:FSM\|state.THRESHOLD  " "    0.309               0.000 control_fsm:FSM\|state.THRESHOLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733494276677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733494276677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733494279266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733494279270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5340 " "Peak virtual memory: 5340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733494279391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 15:11:19 2024 " "Processing ended: Fri Dec 06 15:11:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733494279391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733494279391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733494279391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733494279391 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733494280270 ""}
