// Seed: 1064364359
module module_0 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7,
    input wor id_8,
    input tri id_9
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3
    , id_6,
    output supply1 id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_1,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.type_11 = 0;
endmodule
module module_2 (
    input tri0 id_0
    , id_15,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    output tri id_4,
    output wire id_5,
    input tri id_6,
    output tri0 id_7,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input supply1 id_13
);
  wire id_16;
  assign id_15 = id_12;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_12,
      id_1,
      id_15,
      id_8,
      id_12,
      id_2,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
