abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 4014093045
maxLevel = 1
G150 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_1_0_1082_21.9.blif
time = 3184974 us
--------------- round 2 ---------------
seed = 1654468357
maxLevel = 1
G1218 is replaced by [99400] with estimated error 1e-05
error = 1e-05
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_2_1e-05_1070_21.9.blif
time = 9532299 us
--------------- round 3 ---------------
seed = 645329387
maxLevel = 1
[101860] is replaced by G303 with estimated error 0
error = 0
area = 1066
delay = 21.9
#gates = 470
output circuit appNtk/c2670_3_0_1066_21.9.blif
time = 15783742 us
--------------- round 4 ---------------
seed = 1272514610
maxLevel = 1
[101864] is replaced by G286 with estimated error 0
error = 0
area = 1062
delay = 21.9
#gates = 469
output circuit appNtk/c2670_4_0_1062_21.9.blif
time = 22070711 us
--------------- round 5 ---------------
seed = 3341320681
maxLevel = 1
[99635] is replaced by one with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_5_0_1059_21.9.blif
time = 28364709 us
--------------- round 6 ---------------
seed = 349297491
maxLevel = 1
[101719] is replaced by [101711] with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_6_0_1057_21.9.blif
time = 34582960 us
--------------- round 7 ---------------
seed = 4208285459
maxLevel = 1
[101370] is replaced by [99648] with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_7_0_1055_21.9.blif
time = 40787156 us
--------------- round 8 ---------------
seed = 2757480858
maxLevel = 1
[101439] is replaced by [99661] with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_8_0_1053_21.9.blif
time = 46992203 us
--------------- round 9 ---------------
seed = 1485070297
maxLevel = 1
[100726] is replaced by [100848] with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_9_0_1051_21.9.blif
time = 53922326 us
--------------- round 10 ---------------
seed = 1547748336
maxLevel = 1
[101383] is replaced by [99442] with inverter with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 464
output circuit appNtk/c2670_10_0_1050_21.9.blif
time = 60529770 us
--------------- round 11 ---------------
seed = 625704243
maxLevel = 1
G311 is replaced by zero with estimated error 0
error = 0
area = 1049
delay = 21.9
#gates = 463
output circuit appNtk/c2670_11_0_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 67351816 us
--------------- round 12 ---------------
seed = 1216778746
maxLevel = 1
[99642] is replaced by [101651] with estimated error 2e-05
error = 2e-05
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_12_2e-05_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 74004819 us
--------------- round 13 ---------------
seed = 447592673
maxLevel = 1
[99652] is replaced by [101808] with estimated error 1e-05
error = 1e-05
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_13_1e-05_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 80786448 us
--------------- round 14 ---------------
seed = 2478601083
maxLevel = 1
[101357] is replaced by [99431] with inverter with estimated error 0
error = 0
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_14_0_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 87138449 us
--------------- round 15 ---------------
seed = 3124960703
maxLevel = 1
[101888] is replaced by [99408] with estimated error 0.00118
error = 0.00118
area = 1042
delay = 21.9
#gates = 460
output circuit appNtk/c2670_15_0.00118_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 93691532 us
--------------- round 16 ---------------
seed = 3998903065
maxLevel = 1
[99700] is replaced by [99409] with estimated error 0.00299
error = 0.00299
area = 1038
delay = 21.9
#gates = 459
output circuit appNtk/c2670_16_0.00299_1038_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 100331704 us
--------------- round 17 ---------------
seed = 1039036352
maxLevel = 1
[101052] is replaced by one with estimated error 0.00631
error = 0.00631
area = 1032
delay = 21.9
#gates = 457
output circuit appNtk/c2670_17_0.00631_1032_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 106535000 us
--------------- round 18 ---------------
seed = 4143076821
maxLevel = 1
G1947 is replaced by [99446] with estimated error 0.00644
error = 0.00644
area = 1029
delay = 21.9
#gates = 456
output circuit appNtk/c2670_18_0.00644_1029_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 112662000 us
--------------- round 19 ---------------
seed = 2382184766
maxLevel = 1
[101220] is replaced by one with estimated error 0.0088
error = 0.0088
area = 1022
delay = 21.9
#gates = 453
output circuit appNtk/c2670_19_0.0088_1022_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 118816177 us
--------------- round 20 ---------------
seed = 1383238986
maxLevel = 1
[101201] is replaced by one with estimated error 0.01466
error = 0.01466
area = 1015
delay = 21.9
#gates = 450
output circuit appNtk/c2670_20_0.01466_1015_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 124887312 us
--------------- round 21 ---------------
seed = 1838308946
maxLevel = 1
[101050] is replaced by one with estimated error 0.02007
error = 0.02007
area = 1008
delay = 21.9
#gates = 448
output circuit appNtk/c2670_21_0.02007_1008_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 130898704 us
--------------- round 22 ---------------
seed = 4060244794
maxLevel = 1
[100934] is replaced by [98018] with estimated error 0.02053
error = 0.02053
area = 1007
delay = 21.9
#gates = 447
output circuit appNtk/c2670_22_0.02053_1007_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 136905136 us
--------------- round 23 ---------------
seed = 3099365586
maxLevel = 1
[101766] is replaced by [100952] with estimated error 0.02742
error = 0.02742
area = 1002
delay = 21.9
#gates = 445
output circuit appNtk/c2670_23_0.02742_1002_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 142775574 us
--------------- round 24 ---------------
seed = 3646766608
maxLevel = 1
[101878] is replaced by [99452] with inverter with estimated error 0.02772
error = 0.02772
area = 1001
delay = 21.9
#gates = 445
output circuit appNtk/c2670_24_0.02772_1001_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 148619254 us
--------------- round 25 ---------------
seed = 1606100934
maxLevel = 1
exceed error bound
