{'baud': {'DefVars': ['baud_count_rollover'],
          'Lines': ['381:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f19bda6db50>]},
 'baud_count': {'DefVars': ['baud_count', 'baud_count_rollover'],
                'Lines': ['377:D', '381:D'],
                'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19bda6da90>,
                                  <pyverilog.vparser.ast.Assign object at 0x7f19bda6db50>]},
 'baud_count_rollover': {'DefVars': [None, None, 'baud_clk_o'],
                         'Lines': ['376:C', '376:C', '468:D'],
                         'Sensitivities': [['baud_count_rollover'],
                                           ['baud_count_rollover'],
                                           <pyverilog.vparser.ast.Assign object at 0x7f19bd62b690>]},
 'character_miscompare': {'DefVars': [None, None],
                          'Lines': ['578:C', '578:C'],
                          'Sensitivities': [['character_miscompare'],
                                            ['character_miscompare']]},
 'clear_counters': {'DefVars': [None,
                                None,
                                None,
                                None,
                                None,
                                None,
                                None,
                                None],
                    'Lines': ['312:C',
                              '312:C',
                              '312:C',
                              '347:C',
                              '347:C',
                              '347:C',
                              '347:C',
                              '434:C'],
                    'Sensitivities': [['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters']]},
 'clock_count': {'DefVars': ['clock_count',
                             'clock_count_rollover',
                             'mid_bit_count'],
                 'Lines': ['316:D', '320:D', '329:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19bd68cb90>,
                                   <pyverilog.vparser.ast.Assign object at 0x7f19bd68cc90>,
                                   <pyverilog.vparser.ast.Assign object at 0x7f19bd68ced0>]},
 'clock_count_rollover': {'DefVars': [None, None],
                          'Lines': ['315:C', '315:C'],
                          'Sensitivities': [['clock_count_rollover'],
                                            ['clock_count_rollover']]},
 'enable_clock_count': {'DefVars': [None, None, 'mid_bit_count'],
                        'Lines': ['313:C', '313:C', '329:D'],
                        'Sensitivities': [['enable_clock_count'],
                                          ['enable_clock_count'],
                                          <pyverilog.vparser.ast.Assign object at 0x7f19bd68ced0>]},
 'idle': {'DefVars': [None, None, None],
          'Lines': ['413:C', '428:C', '428:C'],
          'Sensitivities': [['idle'], ['idle'], ['idle']]},
 'm1_next_state': {'DefVars': ['m1_state'],
                   'Lines': ['488:D'],
                   'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19bd62bd10>]},
 'm1_state': {'DefVars': [None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None],
              'Lines': ['507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C',
                        '507:C'],
              'Sensitivities': [['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state']]},
 'main_count': {'DefVars': ['main_count',
                            'main_count',
                            'main_count_rollover',
                            'measurement'],
                'Lines': ['355:D', '349:D', '360:D', '434:D'],
                'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19bda6d110>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19bda67ad0>,
                                  <pyverilog.vparser.ast.Assign object at 0x7f19bda67bd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19bd636a10>]},
 'main_count_rollover': {'DefVars': ['enable_clock_count', None, None],
                         'Lines': ['308:D', '354:C', '354:C'],
                         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f19bd691e90>,
                                           ['main_count_rollover'],
                                           ['main_count_rollover']]},
 'measure': {'DefVars': ['enable_clock_count', None, None, None],
             'Lines': ['308:D', '349:C', '349:C', '349:C'],
             'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f19bd691e90>,
                               ['measure', 'mid_bit_count'],
                               ['measure', 'mid_bit_count'],
                               ['measure', 'mid_bit_count']]},
 'measurement': {'DefVars': ['main_count_rollover', 'baud'],
                 'Lines': ['360:D', '450:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f19bda67bd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19bd636fd0>]},
 'mid_bit_count': {'DefVars': [None,
                               None,
                               None,
                               None,
                               'verify_done',
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None],
                   'Lines': ['349:C',
                             '349:C',
                             '349:C',
                             '393:C',
                             '397:D',
                             '414:C',
                             '542:C',
                             '542:C',
                             '544:C',
                             '542:C',
                             '544:C',
                             '521:C',
                             '523:C',
                             '521:C',
                             '523:C',
                             '521:C'],
                   'Sensitivities': [['measure', 'mid_bit_count'],
                                     ['measure', 'mid_bit_count'],
                                     ['measure', 'mid_bit_count'],
                                     ['verify', 'mid_bit_count'],
                                     <pyverilog.vparser.ast.Assign object at 0x7f19bda69810>,
                                     ['verify',
                                      'mid_bit_count',
                                      'target_bits',
                                      'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i']]},
 'reset_i': {'DefVars': [None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None],
             'Lines': ['311:C',
                       '311:C',
                       '311:C',
                       '311:C',
                       '343:C',
                       '343:C',
                       '343:C',
                       '343:C',
                       '343:C',
                       '370:C',
                       '370:C',
                       '370:C',
                       '388:C',
                       '388:C',
                       '388:C',
                       '410:C',
                       '410:C',
                       '410:C',
                       '444:C',
                       '444:C',
                       '461:C',
                       '461:C',
                       '487:C',
                       '487:C'],
             'Sensitivities': [['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i']]},
 'run': {'DefVars': [None, None, 'auto_baud_locked_o'],
         'Lines': ['374:C', '374:C', '602:D'],
         'Sensitivities': [['run'],
                           ['run'],
                           <pyverilog.vparser.ast.Assign object at 0x7f19bd656d10>]},
 'serial_dat_i': {'DefVars': [None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None],
                  'Lines': ['414:C',
                            '531:C',
                            '531:C',
                            '512:C',
                            '512:C',
                            '552:C',
                            '552:C',
                            '542:C',
                            '542:C',
                            '544:C',
                            '542:C',
                            '544:C',
                            '521:C',
                            '523:C',
                            '521:C',
                            '523:C',
                            '521:C'],
                  'Sensitivities': [['verify',
                                     'mid_bit_count',
                                     'target_bits',
                                     'serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i']]},
 'target_bits': {'DefVars': ['target_bits', 'verify_done', None],
                 'Lines': ['393:D', '397:D', '414:C'],
                 'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f19bda69590>,
                                   <pyverilog.vparser.ast.Assign object at 0x7f19bda69810>,
                                   ['verify',
                                    'mid_bit_count',
                                    'target_bits',
                                    'serial_dat_i']]},
 'verify': {'DefVars': ['enable_clock_count',
                        None,
                        None,
                        None,
                        None,
                        'verify_done',
                        None],
            'Lines': ['308:D',
                      '352:C',
                      '352:C',
                      '393:C',
                      '391:C',
                      '397:D',
                      '414:C'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f19bd691e90>,
                              ['verify'],
                              ['verify'],
                              ['verify', 'mid_bit_count'],
                              ['verify'],
                              <pyverilog.vparser.ast.Assign object at 0x7f19bda69810>,
                              ['verify',
                               'mid_bit_count',
                               'target_bits',
                               'serial_dat_i']]},
 'verify_done': {'DefVars': [None, None],
                 'Lines': ['569:C', '569:C'],
                 'Sensitivities': [['verify_done'], ['verify_done']]},
 'verify_good': {'DefVars': [None, None],
                 'Lines': ['450:C', '464:C'],
                 'Sensitivities': [['verify_good'], ['verify_good']]}}
