{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558131889401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558131889433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:24:49 2019 " "Processing started: Fri May 17 17:24:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558131889433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131889433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131889433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558131890667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558131890667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_bcd_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_bcd_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_bcd_7seg " "Found entity 1: TOP_bcd_7seg" {  } { { "src/TOP_bcd_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/TOP_bcd_7seg.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_bin_to_thto.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_bin_to_thto.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_bin_to_thto (SystemVerilog) " "Found design unit 1: pkg_bin_to_thto (SystemVerilog)" {  } { { "src/pkg_bin_to_thto.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/pkg_bin_to_thto.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/displays.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/displays.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "src/displays.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/displays.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/complement_a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/complement_a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement_a2 " "Found entity 1: complement_a2" {  } { { "src/complement_a2.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/complement_a2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_thto.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_thto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_thto " "Found entity 1: bin_to_thto" {  } { { "src/bin_to_thto.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/bin_to_thto.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a bin_to_7seg.sv(11) " "Verilog HDL Declaration information at bin_to_7seg.sv(11): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/bin_to_7seg.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558131906901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b bin_to_7seg.sv(12) " "Verilog HDL Declaration information at bin_to_7seg.sv(12): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/bin_to_7seg.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558131906901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c bin_to_7seg.sv(13) " "Verilog HDL Declaration information at bin_to_7seg.sv(13): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/bin_to_7seg.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558131906901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d bin_to_7seg.sv(14) " "Verilog HDL Declaration information at bin_to_7seg.sv(14): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/bin_to_7seg.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558131906901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7seg " "Found entity 1: bin_to_7seg" {  } { { "src/bin_to_7seg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/bin_to_7seg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_con.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/add_con.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_con " "Found entity 1: add_con" {  } { { "src/add_con.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/add_con.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "src/add.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/add.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/square_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/square_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_root " "Found entity 1: square_root" {  } { { "src/square_root.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_reg_right_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_reg_right_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_right_data " "Found entity 1: shift_reg_right_data" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_quotient.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_quotient.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_quotient " "Found entity 1: shift_left_quotient" {  } { { "src/shift_left_quotient.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_left_quotient.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "src/shift_left.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_left.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/root_op_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/root_op_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 root_op_calc " "Found entity 1: root_op_calc" {  } { { "src/root_op_calc.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/root_op_calc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "src/or_gate.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/or_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131906994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131906994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2powern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2powern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2powerN " "Found entity 1: mux_2powerN" {  } { { "src/mux_2powerN.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_2powerN.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplier_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplier_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_reg " "Found entity 1: multiplier_reg" {  } { { "src/multiplier_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplier_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux_2powern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/demux_2powern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2powerN " "Found entity 1: demux_2powerN" {  } { { "src/demux_2powerN.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/demux_2powerN.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "src/and_gate.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/and_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_system_mdr.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_system_mdr.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_system_mdr (SystemVerilog) " "Found design unit 1: pkg_system_mdr (SystemVerilog)" {  } { { "src/pkg_system_mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/pkg_system_mdr.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipo " "Found entity 1: pipo" {  } { { "src/pipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/pipo.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "src/multiplication.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/product_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/product_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 product_reg " "Found entity 1: product_reg" {  } { { "src/product_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/product_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_right_sign.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_right_sign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_sign " "Found entity 1: shift_right_sign" {  } { { "src/shift_right_sign.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_right_sign.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplicand_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplicand_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicand_reg " "Found entity 1: multiplicand_reg" {  } { { "src/multiplicand_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplicand_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_product " "Found entity 1: final_product" {  } { { "src/final_product.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/final_product.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/division.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/remainder_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/remainder_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 remainder_reg " "Found entity 1: remainder_reg" {  } { { "src/remainder_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/remainder_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "src/sub.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/sub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/divisor_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/divisor_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_reg " "Found entity 1: divisor_reg" {  } { { "src/divisor_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/divisor_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quotation_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quotation_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quotation_reg " "Found entity 1: quotation_reg" {  } { { "src/quotation_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/quotation_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rem_full_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rem_full_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rem_full_reg " "Found entity 1: rem_full_reg" {  } { { "src/rem_full_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/rem_full_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quotation_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quotation_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quotation_add " "Found entity 1: quotation_add" {  } { { "src/quotation_add.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/quotation_add.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verification.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/verification.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verification " "Found entity 1: verification" {  } { { "src/verification.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/verification.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/selector_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/selector_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector_op " "Found entity 1: selector_op" {  } { { "src/selector_op.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/selector_op.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/operation_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/operation_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operation_mult " "Found entity 1: operation_mult" {  } { { "src/operation_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/operation_mult.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "src/counter2.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mult " "Found entity 1: alu_mult" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2powern2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2powern2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2powerN2 " "Found entity 1: mux_2powerN2" {  } { { "src/mux_2powerN2.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_2powerN2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_data " "Found entity 1: mux_data" {  } { { "src/mux_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_data.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_remainder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_remainder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_remainder " "Found entity 1: final_remainder" {  } { { "src/final_remainder.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/final_remainder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_quotation.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_quotation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_quotation " "Found entity 1: final_quotation" {  } { { "src/final_quotation.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/final_quotation.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "src/register_en.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/register_en.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_values.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_values.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_values " "Found entity 1: final_values" {  } { { "src/final_values.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/final_values.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/demux_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_output " "Found entity 1: mux_output" {  } { { "src/demux_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/demux_data.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_output.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/mux_output.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "src/clkDivider.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/clkDivider.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "src/sipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/sipo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verification2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/verification2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verification2 " "Found entity 1: verification2" {  } { { "src/verification2.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/verification2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131907463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131907463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out sipo.sv(24) " "Verilog HDL Implicit Net warning at sipo.sv(24): created implicit net for \"out\"" {  } { { "src/sipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/sipo.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131907463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mdr " "Elaborating entity \"mdr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558131907838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CTRL " "Elaborating entity \"control\" for hierarchy \"control:CTRL\"" {  } { { "src/mdr.sv" "CTRL" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131907869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipo pipo:PIPO_X " "Elaborating entity \"pipo\" for hierarchy \"pipo:PIPO_X\"" {  } { { "src/mdr.sv" "PIPO_X" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131907901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verification verification:VERIFICATION " "Elaborating entity \"verification\" for hierarchy \"verification:VERIFICATION\"" {  } { { "src/mdr.sv" "VERIFICATION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131907932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE " "Elaborating entity \"core\" for hierarchy \"core:CORE\"" {  } { { "src/mdr.sv" "CORE" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131907948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_op core:CORE\|selector_op:SELECTOR " "Elaborating entity \"selector_op\" for hierarchy \"core:CORE\|selector_op:SELECTOR\"" {  } { { "src/core.sv" "SELECTOR" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131907994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 core:CORE\|counter2:COUNTER_MULT " "Elaborating entity \"counter2\" for hierarchy \"core:CORE\|counter2:COUNTER_MULT\"" {  } { { "src/core.sv" "COUNTER_MULT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 core:CORE\|counter2:COUNTER_DIV " "Elaborating entity \"counter2\" for hierarchy \"core:CORE\|counter2:COUNTER_DIV\"" {  } { { "src/core.sv" "COUNTER_DIV" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter core:CORE\|counter:COUNT_ROOT " "Elaborating entity \"counter\" for hierarchy \"core:CORE\|counter:COUNT_ROOT\"" {  } { { "src/core.sv" "COUNT_ROOT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(21) " "Verilog HDL assignment warning at counter.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558131908073 "|mdr|core:CORE|counter:COUNT_ROOT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(25) " "Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558131908073 "|mdr|core:CORE|counter:COUNT_ROOT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2powerN core:CORE\|mux_2powerN:MUX_ALU_OP " "Elaborating entity \"mux_2powerN\" for hierarchy \"core:CORE\|mux_2powerN:MUX_ALU_OP\"" {  } { { "src/core.sv" "MUX_ALU_OP" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_data core:CORE\|mux_data:MUX_ALU_A " "Elaborating entity \"mux_data\" for hierarchy \"core:CORE\|mux_data:MUX_ALU_A\"" {  } { { "src/core.sv" "MUX_ALU_A" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mult core:CORE\|alu_mult:ALU " "Elaborating entity \"alu_mult\" for hierarchy \"core:CORE\|alu_mult:ALU\"" {  } { { "src/core.sv" "ALU" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_val_M alu_mult.sv(28) " "Verilog HDL Always Construct warning at alu_mult.sv(28): inferring latch(es) for variable \"r_val_M\", which holds its previous value in one or more paths through the always construct" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_val_DR alu_mult.sv(28) " "Verilog HDL Always Construct warning at alu_mult.sv(28): inferring latch(es) for variable \"r_val_DR\", which holds its previous value in one or more paths through the always construct" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[0\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[0\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[1\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[1\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[2\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[2\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[3\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[3\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[4\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[4\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[5\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[5\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[6\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[6\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[7\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[7\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[8\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[8\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908151 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[9\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[9\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[10\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[10\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[11\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[11\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[12\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[12\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[13\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[13\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[14\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[14\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[15\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[15\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[16\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[16\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[17\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[17\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[18\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[18\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[19\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[19\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[20\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[20\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[21\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[21\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[22\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[22\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[23\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[23\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[24\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[24\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[25\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[25\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[26\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[26\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[27\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[27\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[28\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[28\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[29\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[29\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[30\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[30\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_DR\[31\] alu_mult.sv(71) " "Inferred latch for \"r_val_DR\[31\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[0\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[0\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[1\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[1\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[2\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[2\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[3\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[3\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[4\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[4\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[5\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[5\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[6\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[6\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[7\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[7\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[8\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[8\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[9\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[9\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[10\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[10\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[11\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[11\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[12\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[12\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[13\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[13\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[14\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[14\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val_M\[15\] alu_mult.sv(71) " "Inferred latch for \"r_val_M\[15\]\" at alu_mult.sv(71)" {  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908166 "|mdr|core:CORE|alu_mult:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register core:CORE\|register:REG_ALU " "Elaborating entity \"register\" for hierarchy \"core:CORE\|register:REG_ALU\"" {  } { { "src/core.sv" "REG_ALU" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication core:CORE\|multiplication:MULTIPLICATION " "Elaborating entity \"multiplication\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\"" {  } { { "src/core.sv" "MULTIPLICATION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation_mult core:CORE\|multiplication:MULTIPLICATION\|operation_mult:OPERATION " "Elaborating entity \"operation_mult\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|operation_mult:OPERATION\"" {  } { { "src/multiplication.sv" "OPERATION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "product_reg core:CORE\|multiplication:MULTIPLICATION\|product_reg:PRODUCT " "Elaborating entity \"product_reg\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|product_reg:PRODUCT\"" {  } { { "src/multiplication.sv" "PRODUCT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicand_reg core:CORE\|multiplication:MULTIPLICATION\|multiplicand_reg:MULTIPLICAND " "Elaborating entity \"multiplicand_reg\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|multiplicand_reg:MULTIPLICAND\"" {  } { { "src/multiplication.sv" "MULTIPLICAND" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_sign core:CORE\|multiplication:MULTIPLICATION\|shift_right_sign:SRS " "Elaborating entity \"shift_right_sign\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|shift_right_sign:SRS\"" {  } { { "src/multiplication.sv" "SRS" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_product core:CORE\|multiplication:MULTIPLICATION\|final_product:FINAL " "Elaborating entity \"final_product\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|final_product:FINAL\"" {  } { { "src/multiplication.sv" "FINAL" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ready final_product.sv(17) " "Verilog HDL or VHDL warning at final_product.sv(17): object \"r_ready\" assigned a value but never read" {  } { { "src/final_product.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/final_product.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558131908354 "|mdr|core:CORE|multiplication:MULTIPLICATION|final_product:FINAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division core:CORE\|division:DIVISION " "Elaborating entity \"division\" for hierarchy \"core:CORE\|division:DIVISION\"" {  } { { "src/core.sv" "DIVISION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_reg core:CORE\|division:DIVISION\|remainder_reg:REMAINDER " "Elaborating entity \"remainder_reg\" for hierarchy \"core:CORE\|division:DIVISION\|remainder_reg:REMAINDER\"" {  } { { "src/division.sv" "REMAINDER" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rem_full_reg core:CORE\|division:DIVISION\|rem_full_reg:FULL " "Elaborating entity \"rem_full_reg\" for hierarchy \"core:CORE\|division:DIVISION\|rem_full_reg:FULL\"" {  } { { "src/division.sv" "FULL" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_reg core:CORE\|division:DIVISION\|divisor_reg:DIVISOR " "Elaborating entity \"divisor_reg\" for hierarchy \"core:CORE\|division:DIVISION\|divisor_reg:DIVISOR\"" {  } { { "src/division.sv" "DIVISOR" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotation_add core:CORE\|division:DIVISION\|quotation_add:QUOTATION_ADD " "Elaborating entity \"quotation_add\" for hierarchy \"core:CORE\|division:DIVISION\|quotation_add:QUOTATION_ADD\"" {  } { { "src/division.sv" "QUOTATION_ADD" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotation_reg core:CORE\|division:DIVISION\|quotation_reg:QUOTATION " "Elaborating entity \"quotation_reg\" for hierarchy \"core:CORE\|division:DIVISION\|quotation_reg:QUOTATION\"" {  } { { "src/division.sv" "QUOTATION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_remainder core:CORE\|division:DIVISION\|final_remainder:FINAL_REM " "Elaborating entity \"final_remainder\" for hierarchy \"core:CORE\|division:DIVISION\|final_remainder:FINAL_REM\"" {  } { { "src/division.sv" "FINAL_REM" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_quotation core:CORE\|division:DIVISION\|final_quotation:FINAL_QUO " "Elaborating entity \"final_quotation\" for hierarchy \"core:CORE\|division:DIVISION\|final_quotation:FINAL_QUO\"" {  } { { "src/division.sv" "FINAL_QUO" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_root core:CORE\|square_root:SQUARE_ROOT " "Elaborating entity \"square_root\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\"" {  } { { "src/core.sv" "SQUARE_ROOT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left core:CORE\|square_root:SQUARE_ROOT\|shift_left:REMINDER " "Elaborating entity \"shift_left\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_left:REMINDER\"" {  } { { "src/square_root.sv" "REMINDER" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_right_data core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA " "Elaborating entity \"shift_reg_right_data\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\"" {  } { { "src/square_root.sv" "DATA" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(23) " "Verilog HDL assignment warning at shift_reg_right_data.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(28) " "Verilog HDL assignment warning at shift_reg_right_data.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(33) " "Verilog HDL assignment warning at shift_reg_right_data.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_val shift_reg_right_data.sv(21) " "Verilog HDL Always Construct warning at shift_reg_right_data.sv(21): inferring latch(es) for variable \"r_val\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[0\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[0\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[1\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[1\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[2\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[2\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[3\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[3\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[4\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[4\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[5\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[5\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[6\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[6\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[7\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[7\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[8\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[8\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[9\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[9\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[10\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[10\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[11\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[11\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[12\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[12\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[13\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[13\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[14\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[14\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[15\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[15\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[16\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[16\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[17\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[17\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[18\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[18\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[19\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[19\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[20\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[20\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[21\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[21\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[22\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[22\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[23\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[23\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[24\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[24\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[25\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[25\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[26\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[26\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[27\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[27\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[28\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[28\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[29\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[29\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[30\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[30\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[31\] shift_reg_right_data.sv(26) " "Inferred latch for \"r_val\[31\]\" at shift_reg_right_data.sv(26)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131908651 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate core:CORE\|square_root:SQUARE_ROOT\|and_gate:AND_D_3_ALU " "Elaborating entity \"and_gate\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|and_gate:AND_D_3_ALU\"" {  } { { "src/square_root.sv" "AND_D_3_ALU" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate core:CORE\|square_root:SQUARE_ROOT\|or_gate:OR_R_D_ALU " "Elaborating entity \"or_gate\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|or_gate:OR_R_D_ALU\"" {  } { { "src/square_root.sv" "OR_R_D_ALU" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root_op_calc core:CORE\|square_root:SQUARE_ROOT\|root_op_calc:OPCALCROOT " "Elaborating entity \"root_op_calc\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|root_op_calc:OPCALCROOT\"" {  } { { "src/square_root.sv" "OPCALCROOT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register core:CORE\|square_root:SQUARE_ROOT\|register:REG_ENA " "Elaborating entity \"register\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|register:REG_ENA\"" {  } { { "src/square_root.sv" "REG_ENA" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left core:CORE\|square_root:SQUARE_ROOT\|shift_left:QUOTIENT " "Elaborating entity \"shift_left\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_left:QUOTIENT\"" {  } { { "src/square_root.sv" "QUOTIENT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_en core:CORE\|square_root:SQUARE_ROOT\|register_en:REG_OR_Q " "Elaborating entity \"register_en\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|register_en:REG_OR_Q\"" {  } { { "src/square_root.sv" "REG_OR_Q" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_values core:CORE\|square_root:SQUARE_ROOT\|final_values:REM_QUO " "Elaborating entity \"final_values\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|final_values:REM_QUO\"" {  } { { "src/square_root.sv" "REM_QUO" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_output core:CORE\|mux_output:MUX_OUT " "Elaborating entity \"mux_output\" for hierarchy \"core:CORE\|mux_output:MUX_OUT\"" {  } { { "src/core.sv" "MUX_OUT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verification2 verification2:VERIFICATION2 " "Elaborating entity \"verification2\" for hierarchy \"verification2:VERIFICATION2\"" {  } { { "src/mdr.sv" "VERIFICATION2" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_bcd_7seg TOP_bcd_7seg:BCD " "Elaborating entity \"TOP_bcd_7seg\" for hierarchy \"TOP_bcd_7seg:BCD\"" {  } { { "src/mdr.sv" "BCD" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_a2 TOP_bcd_7seg:BCD\|complement_a2:A2_COM " "Elaborating entity \"complement_a2\" for hierarchy \"TOP_bcd_7seg:BCD\|complement_a2:A2_COM\"" {  } { { "src/TOP_bcd_7seg.sv" "A2_COM" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/TOP_bcd_7seg.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_thto TOP_bcd_7seg:BCD\|bin_to_thto:OTHT " "Elaborating entity \"bin_to_thto\" for hierarchy \"TOP_bcd_7seg:BCD\|bin_to_thto:OTHT\"" {  } { { "src/TOP_bcd_7seg.sv" "OTHT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/TOP_bcd_7seg.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add TOP_bcd_7seg:BCD\|bin_to_thto:OTHT\|add:generate_add\[0\].add " "Elaborating entity \"add\" for hierarchy \"TOP_bcd_7seg:BCD\|bin_to_thto:OTHT\|add:generate_add\[0\].add\"" {  } { { "src/bin_to_thto.sv" "generate_add\[0\].add" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/bin_to_thto.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908963 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_hto_full\[31..28\] add.sv(17) " "Output port \"o_hto_full\[31..28\]\" at add.sv(17) has no driver" {  } { { "src/add.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/add.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558131908963 "|mdr|TOP_bcd_7seg:BCD|bin_to_thto:OTHT|add:generate_add[0].add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_con TOP_bcd_7seg:BCD\|bin_to_thto:OTHT\|add:generate_add\[0\].add\|add_con:generate_con\[0\].ADD_CON " "Elaborating entity \"add_con\" for hierarchy \"TOP_bcd_7seg:BCD\|bin_to_thto:OTHT\|add:generate_add\[0\].add\|add_con:generate_con\[0\].ADD_CON\"" {  } { { "src/add.sv" "generate_con\[0\].ADD_CON" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/add.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131908979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays TOP_bcd_7seg:BCD\|displays:DISPLAY " "Elaborating entity \"displays\" for hierarchy \"TOP_bcd_7seg:BCD\|displays:DISPLAY\"" {  } { { "src/TOP_bcd_7seg.sv" "DISPLAY" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/TOP_bcd_7seg.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131909120 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_7seg\[4\] displays.sv(17) " "Output port \"o_7seg\[4\]\" at displays.sv(17) has no driver" {  } { { "src/displays.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/displays.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558131909120 "|mdr|TOP_bcd_7seg:BCD|displays:DISPLAY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg TOP_bcd_7seg:BCD\|displays:DISPLAY\|bin_to_7seg:generate_7seg\[0\].B7S_O " "Elaborating entity \"bin_to_7seg\" for hierarchy \"TOP_bcd_7seg:BCD\|displays:DISPLAY\|bin_to_7seg:generate_7seg\[0\].B7S_O\"" {  } { { "src/displays.sv" "generate_7seg\[0\].B7S_O" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/displays.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131909136 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[31\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[31\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[31\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[30\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[30\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[30\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[29\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[29\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[29\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[28\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[28\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[28\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[27\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[27\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[27\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[26\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[26\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[26\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[25\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[25\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[25\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[24\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[24\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[24\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[23\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[23\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[23\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[22\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[22\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[22\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[21\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[21\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[21\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[20\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[20\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[20\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[19\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[19\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[19\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[18\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[18\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[18\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[17\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[17\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[17\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|division:DIVISION\|wires.quotation\[16\] " "Net \"core:CORE\|division:DIVISION\|wires.quotation\[16\]\" is missing source, defaulting to GND" {  } { { "src/division.sv" "wires.quotation\[16\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909323 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558131909323 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core:CORE\|multiplication:MULTIPLICATION\|wires.product_in\[33\] " "Net \"core:CORE\|multiplication:MULTIPLICATION\|wires.product_in\[33\]\" is missing source, defaulting to GND" {  } { { "src/multiplication.sv" "wires.product_in\[33\]" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1558131909338 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1558131909338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6224 " "Found entity 1: altsyncram_6224" {  } { { "db/altsyncram_6224.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/altsyncram_6224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131912757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131912757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131913257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131913257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131913507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131913507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/cntr_vei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131913898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131913898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131914101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131914101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131914367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131914367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131914476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131914476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131914679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131914679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131914789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131914789 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131915883 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558131916086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.17.17:25:23 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl " "2019.05.17.17:25:23 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131923196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131926603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131926821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131929537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131929740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131929943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131930162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131930177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131930177 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558131930959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08000000/alt_sld_fab.v" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/ip/sld08000000/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131931365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131931365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131931537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131931537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131931552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131931552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131931709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131931709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131931865 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131931865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131931865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558131932021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131932021 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558131935569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[31\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[29\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[1\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[2\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[3\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[4\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[5\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[6\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[7\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[8\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[9\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[10\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[11\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[12\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[13\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[14\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[15\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[14\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[13\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[12\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[11\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[10\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[9\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[8\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[7\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[6\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[5\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[4\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[3\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[2\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[1\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_M\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[30\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[28\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[27\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[26\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[25\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[24\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[23\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[22\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[21\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[20\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[19\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[18\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[17\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[16\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:CORE\|alu_mult:ALU\|r_val_DR\[15\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_op\[0\] " "Ports D and ENA on the latch are fed by the same signal i_op\[0\]" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558131935709 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/remainder_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/remainder_reg.sv" 30 -1 0 } } { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558131935709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_result\[4\]\[0\] GND " "Pin \"o_result\[4\]\[0\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558131936287 "|mdr|o_result[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_result\[4\]\[1\] GND " "Pin \"o_result\[4\]\[1\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558131936287 "|mdr|o_result[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_result\[4\]\[2\] GND " "Pin \"o_result\[4\]\[2\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558131936287 "|mdr|o_result[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_result\[4\]\[3\] GND " "Pin \"o_result\[4\]\[3\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558131936287 "|mdr|o_result[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_result\[4\]\[4\] GND " "Pin \"o_result\[4\]\[4\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558131936287 "|mdr|o_result[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_result\[4\]\[5\] GND " "Pin \"o_result\[4\]\[5\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558131936287 "|mdr|o_result[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_result\[4\]\[6\] GND " "Pin \"o_result\[4\]\[6\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558131936287 "|mdr|o_result[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_remainder\[15\] GND " "Pin \"o_remainder\[15\]\" is stuck at GND" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558131936287 "|mdr|o_remainder[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558131936287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131936506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/C18561/Documents/Code/SV/P2/output_files/P2.map.smsg " "Generated suppressed messages file C:/Users/C18561/Documents/Code/SV/P2/output_files/P2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131938777 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 50 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 50 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1558131941371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558131941402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558131941402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1809 " "Implemented 1809 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558131941746 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558131941746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1718 " "Implemented 1718 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558131941746 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558131941746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558131941746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558131941793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:25:41 2019 " "Processing ended: Fri May 17 17:25:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558131941793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558131941793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558131941793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558131941793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558131943730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558131943762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:25:42 2019 " "Processing started: Fri May 17 17:25:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558131943762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558131943762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off P2 -c P2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558131943762 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558131944137 ""}
{ "Info" "0" "" "Project  = P2" {  } {  } 0 0 "Project  = P2" 0 0 "Fitter" 0 0 1558131944137 ""}
{ "Info" "0" "" "Revision = P2" {  } {  } 0 0 "Revision = P2" 0 0 "Fitter" 0 0 1558131944137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558131944324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558131944324 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "P2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"P2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558131944355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558131944480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558131944480 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558131945012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558131945027 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558131945512 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558131945512 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 3614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558131945527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 3616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558131945527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 3618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558131945527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 3620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558131945527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558131945527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558131945527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558131945527 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558131945934 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1558131947590 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558131947590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558131947590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558131947590 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558131947590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P2.sdc " "Synopsys Design Constraints File file not found: 'P2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558131947606 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verification2:VERIFICATION2\|r_result\[0\] clk " "Register verification2:VERIFICATION2\|r_result\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131947606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558131947606 "|mdr|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_op\[0\] " "Node: i_op\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] i_op\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] is being clocked by i_op\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131947606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558131947606 "|mdr|i_op[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control:CTRL\|r_control.state\[0\] " "Node: control:CTRL\|r_control.state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[5\] control:CTRL\|r_control.state\[0\] " "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[5\] is being clocked by control:CTRL\|r_control.state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131947606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558131947606 "|mdr|control:CTRL|r_control.state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558131947621 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558131947621 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1558131947621 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558131947621 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558131947621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558131947621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558131947621 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558131947621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558131947762 ""}  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 3585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558131947762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558131947762 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558131947762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:CORE\|alu_mult:ALU\|r_val_DR\[31\]~4  " "Automatically promoted node core:CORE\|alu_mult:ALU\|r_val_DR\[31\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558131947762 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558131947762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:CTRL\|Equal0~9  " "Automatically promoted node control:CTRL\|Equal0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558131947762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|Selector0~0 " "Destination node control:CTRL\|Selector0~0" {  } { { "src/control.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/control.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558131947762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:CORE\|mux_data:MUX_ALU_A\|Selector30~1 " "Destination node core:CORE\|mux_data:MUX_ALU_A\|Selector30~1" {  } { { "src/mux_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_data.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558131947762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:CORE\|mux_data:MUX_ALU_A\|Selector30~2 " "Destination node core:CORE\|mux_data:MUX_ALU_A\|Selector30~2" {  } { { "src/mux_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_data.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558131947762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:CORE\|mux_data:MUX_ALU_A\|Selector31~4 " "Destination node core:CORE\|mux_data:MUX_ALU_A\|Selector31~4" {  } { { "src/mux_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_data.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558131947762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:CORE\|mux_data:MUX_ALU_A\|Selector31~5 " "Destination node core:CORE\|mux_data:MUX_ALU_A\|Selector31~5" {  } { { "src/mux_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_data.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558131947762 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558131947762 ""}  } { { "src/control.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/control.sv" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558131947762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:CORE\|alu_mult:ALU\|r_val_M\[15\]~2  " "Automatically promoted node core:CORE\|alu_mult:ALU\|r_val_M\[15\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558131947762 ""}  } { { "src/alu_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu_mult.sv" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 0 { 0 ""} 0 1731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558131947762 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558131948246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558131948246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558131948246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558131948246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558131948246 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558131948262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558131948262 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558131948262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558131948340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558131948340 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558131948340 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558131948684 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558131948700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558131952856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558131953419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558131953481 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558131954732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558131954732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558131955247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Users/C18561/Documents/Code/SV/P2/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558131959029 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558131959029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558131959435 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1558131959435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558131959435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558131959435 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558131959638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558131959654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558131960154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558131960154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558131960618 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558131961384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/C18561/Documents/Code/SV/P2/output_files/P2.fit.smsg " "Generated suppressed messages file C:/Users/C18561/Documents/Code/SV/P2/output_files/P2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558131962446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1243 " "Peak virtual memory: 1243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558131964572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:26:04 2019 " "Processing ended: Fri May 17 17:26:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558131964572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558131964572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558131964572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558131964572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558131966150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558131966165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:26:06 2019 " "Processing started: Fri May 17 17:26:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558131966165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558131966165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off P2 -c P2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558131966165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558131966858 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558131971436 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558131971577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558131972061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:26:12 2019 " "Processing ended: Fri May 17 17:26:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558131972061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558131972061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558131972061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558131972061 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558131972827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558131973859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558131973874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:26:13 2019 " "Processing started: Fri May 17 17:26:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558131973874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558131973874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta P2 -c P2 " "Command: quartus_sta P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558131973874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1558131974280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558131975249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558131975249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131975390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131975390 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1558131976046 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558131976156 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558131976156 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558131976156 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1558131976156 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P2.sdc " "Synopsys Design Constraints File file not found: 'P2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558131976156 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verification2:VERIFICATION2\|r_result\[0\] clk " "Register verification2:VERIFICATION2\|r_result\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131976171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131976171 "|mdr|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_op\[0\] " "Node: i_op\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] i_op\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] is being clocked by i_op\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131976171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131976171 "|mdr|i_op[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control:CTRL\|r_control.state\[0\] " "Node: control:CTRL\|r_control.state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[5\] control:CTRL\|r_control.state\[0\] " "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[5\] is being clocked by control:CTRL\|r_control.state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131976171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131976171 "|mdr|control:CTRL|r_control.state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558131976171 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558131976171 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558131976171 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558131976171 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558131976203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.951 " "Worst-case setup slack is 44.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.951               0.000 altera_reserved_tck  " "   44.951               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131976249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131976249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.939 " "Worst-case recovery slack is 96.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.939               0.000 altera_reserved_tck  " "   96.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131976265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.004 " "Worst-case removal slack is 1.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004               0.000 altera_reserved_tck  " "    1.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131976265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131976281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131976281 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131976374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131976374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131976374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131976374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.878 ns " "Worst Case Available Settling Time: 342.878 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131976374 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131976374 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558131976374 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558131976374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558131976421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558131976937 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verification2:VERIFICATION2\|r_result\[0\] clk " "Register verification2:VERIFICATION2\|r_result\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131977124 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131977124 "|mdr|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_op\[0\] " "Node: i_op\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] i_op\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] is being clocked by i_op\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131977124 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131977124 "|mdr|i_op[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control:CTRL\|r_control.state\[0\] " "Node: control:CTRL\|r_control.state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[5\] control:CTRL\|r_control.state\[0\] " "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[5\] is being clocked by control:CTRL\|r_control.state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131977124 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131977124 "|mdr|control:CTRL|r_control.state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558131977124 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558131977124 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558131977124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.436 " "Worst-case setup slack is 45.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.436               0.000 altera_reserved_tck  " "   45.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.182 " "Worst-case recovery slack is 97.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.182               0.000 altera_reserved_tck  " "   97.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.909 " "Worst-case removal slack is 0.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 altera_reserved_tck  " "    0.909               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.502 " "Worst-case minimum pulse width slack is 49.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.502               0.000 altera_reserved_tck  " "   49.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977218 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.513 ns " "Worst Case Available Settling Time: 343.513 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977328 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558131977328 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558131977343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verification2:VERIFICATION2\|r_result\[0\] clk " "Register verification2:VERIFICATION2\|r_result\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131977484 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131977484 "|mdr|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_op\[0\] " "Node: i_op\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] i_op\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_DR\[0\] is being clocked by i_op\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131977484 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131977484 "|mdr|i_op[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control:CTRL\|r_control.state\[0\] " "Node: control:CTRL\|r_control.state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[5\] control:CTRL\|r_control.state\[0\] " "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[5\] is being clocked by control:CTRL\|r_control.state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558131977484 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558131977484 "|mdr|control:CTRL|r_control.state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558131977484 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558131977484 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558131977484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.674 " "Worst-case setup slack is 47.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.674               0.000 altera_reserved_tck  " "   47.674               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.387 " "Worst-case recovery slack is 98.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.387               0.000 altera_reserved_tck  " "   98.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.458 " "Worst-case minimum pulse width slack is 49.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.458               0.000 altera_reserved_tck  " "   49.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558131977546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558131977546 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.772 ns " "Worst Case Available Settling Time: 346.772 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558131977656 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558131977656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558131978250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558131978250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558131978422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:26:18 2019 " "Processing ended: Fri May 17 17:26:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558131978422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558131978422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558131978422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558131978422 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 171 s " "Quartus Prime Full Compilation was successful. 0 errors, 171 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558131979328 ""}
